Bochs CPU configurability - go over all CPUID feature extensions and see how and where it affects Bochs configurable CPU engine

1. CPU Feature: x87 (FPU on chip)

 The FPU can be present on chip before CPUID as well, for example in 80386.
 Enables CPUID[0x00000001].EDX[0] and x87 instructions.
 Without X87 FPU CR0[4] bit is always 0 and all X87 instructions execute stub FPU_ESC.

2. CPU Feature: 486ni

 Enables new instructons introduced in 486 processor: CPUID, BSWAP, INVD, WBINVD, XADD, CMPXCHG, INVLPG.
 Enables EFLAGS.ID to indicate CPUID support.
 Enables EFLAGS.AC for alignment control and #AC exception support.

3. CPU Feature: pentium_ni

 Enables Pentium new instructions: RDMSR, WRMSR, RDTSC, CMPXHG8B and corresponding CPU features.

 RDTSC: Time Stamp Counter

        Enables CPUID[0x00000001].EDX[4] flag.
        Controls ability to set CR4[2] (TSD) bit.
        Enables RDTSC instruction (the instruction will #UD if the Time Stamp Counter is not supported).
        Enables MSR 0x010 IA_MSR_TSC.

 RDMSR/WRMSR: Model Specific Registers

        Enables CPUID[0x00000001].EDX[5] flag.
        Enables RDMSR/WRMSR instructions (the instructions will #UD if the MSR is not supported).
        Enables access to Model Specific MSR registers.
 
 CMPXCHG8B instruction

        Enables CPUID[0x00000001].EDX[8] flag.
        Enables CMPXCHG8B instruction (the instruction will #UD otherwise).

4. CPU feature: p6ni

 Enables Pentium Pro (P6) new instructions: CMOVxx, RDPMC and new instructions in x87 space: FCMOVxx, FCOMI/FCOMIP/FUCOMI/FUCOMIP, FISTTP
 The instructions will #UD otherwise.

 Enables CPUID[0x00000001].EDX[15] (CMOV) flag.

 Enables Machine Check architecture:

        Enables CPUID[0x00000001].EDX[7] (Machine Check Exception) flag.
        Enables CPUID[0x00000001].EDX[14] (Machine Check Architecture) flag.
        Controls ability to set CR4[6] (MCE) bit.
        Enables Machine Check MSR registers and ability to trigger machine check exception.
        Note, that Bochs can never trigger the machine check exception.

 Dependency: MSR

5. CPU Feature: mmx

 First introduced in Pentium.
 Enables CPUID[0x00000001].EDX[23] flag.
 Enables MMX instructions (will #UD otherwise).

 Dependency: x87 (sharing the same registers)

6. CPU Feature: 3dnow

 Same feature flag responsible for two features:

 3DNow!
         Enables CPUID[0x80000001].EDX[31] flag.
         Enables 3DNow! instructions (will #UD otherwise).

 3DNow! Extensions
         Enables CPUID[0x80000001].EDX[30] flag.
         Enables 3DNow! EXT instructions (will #UD otherwise).

 Dependency: mmx

 Most 3DNow instructions are not implemented in Bochs yet and PANIC when executed

7. CPU Feature: debugext 

 Debug Extensions (I/O breakpoints)

 Enables CPUID[0x00000001].EDX[2] flag.
 Controls ability to set CR4[3] (Debug Extensions) bit.
 The bit controls DR4/DR5 (DR4/DR5 are aliased to DR6/DR7 without CR4.DE set) and enables I/O breakpoints.

 Dependency: BX_CPU_LEVEL >= 4 for CR4 support.

8. CPU Feature: vme (Virtual-8086 Mode enhancements)

 First introduced in Pentium and later also for 486DX4 processor.
 Enables CPUID[0x00000001].EDX[1] flag.
 Controls ability to set CR4[0] (VME) and CR4[1] (PVE) bits.
 The CR4 controls enable Virtual-8086 Mode enhancements functionality.

 Dependency: BX_CPU_LEVEL >= 4 for CR4 support.

9. CPU Feature: pse (Page Size Extensions)

 Enables CPUID[0x00000001].EDX[3] PSE flag and CPUID[0x00000001].EDX[17] PSE36 flag.
 Controls ability to set CR4[4] (PSE) bit.
 The bit is checked during page walk in order to enable 4MB pages through PDE.PS bit.
 Enables generation of > 32 bit physical address during regular non-PAE page walk.
 The PDE.PS bit is ignored if CR4.PSE is clear.

 Dependency: BX_CPU_LEVEL >= 4 for CR4 support.
             BX_PHY_ADDRESS_LONG for PSE36 support.

10. CPU Feature: pae (Physical Address Extensions)

 Enables CPUID[0x00000001].EDX[6] flag.
 Controls ability to set CR4[5] (PAE) bit.
 The bit is checked during page walk in order to enable PAE paging mode and physical address larger than 36 bit.

 Dependency: BX_CPU_LEVEL >= 4 for CR4 support.

11. CPU Feature: pge (Global Pages)

 Enables CPUID[0x00000001].EDX[13] flag. Controls ability to set CR4[7] (PGE) bit.
 Enables PTE Global bit during page walk and global pages support.

 Dependency: BX_CPU_LEVEL >= 4 for CR4 support.

12. CPU Feature: MTRR

 Enables CPUID[0x00000001].EDX[12] flag.
 Enables MTRR MSR registers.
 Enables Memory Type (if configured with --enable-memtype).

 Dependency: MSR

13. CPU Feature: PAT

 Enables CPUID[0x00000001].EDX[16] flag.
 Enables PAT MSR register.
 Enables PAT bit in page tables.
 Extends Memory Type calculation algorithm (if configured with --enable-memtype).

 Dependency: MSR

14. CPU Feature: legacy_syscall_sysret (SYSCALL/SYSRET in legacy mode)

 First introduced in AMD K6-2 processor.
 Enables CPUID[0x80000001].EDX[11] flag.
 Controls ability to set EFER.SCE bit.
 Enables MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_FMASK registers (MSR_STAR is required for legacy mode, rest for long64 mode only)
 Enables SYSCALL/SYSRET instructions (will #UD otherwise).
 On some Intel processors SYSCALL/SYSRET supported in long mode only, AMD allow protected mode as well.

 Dependency: MSR

15. CPU Feature: sysenter_sysexit (SYSENTER/SYSEXIT support)

 First introduced in P6.
 Enables CPUID[0x00000001].EDX[11] flag.
 Enables IA_SYSENTER_CS_MSR, IA_SYSENTER_ESP_MSR, IA_SYSENTER_EIP_MSR registers.
 Enables SYSENTER/SYSEXIT instructions (will #UD otherwise)
 
 Dependency: MSR

16. CPU Feature: clflush

 Enables CPUID[0x00000001].EDX[19] flag.
 Enables CPUID[0x00000001].EBX[15:08] (CLFLUSH cache line size) reporting.
 Enables CLFLUSH instruction (will #UD otherwise).

17. CPU Feature: clflushopt

 Enables CPUID[0x00000007].subleaf[0].EBX[23] flag.
 Enables CLFLUSHOPT instruction (will #UD otherwise).

 Dependency: clflush

18. CPU Feature: clwb

 Enables CPUID[0x00000007].subleaf[0].EBX[24] flag.
 Enables CLWB instruction (will #UD otherwise).

 Dependency: clflush

19. CPU Feature: sse

 Enables CPUID[0x00000001].EDX[25] flag.
 Controls ability to set CR4[10] (OSXMMEXCPT) bit.
 Enables SSE decoding scheme (0x66, 0xF2 and 0xF3 prefixes as opcode extension).
 Enables MXCSR and SSE registers.
 Enables SSE instructions (will #UD otherwise) and new #XF exception.

 Enables CPUID[0x00000001].EDX[24] flag.
 Controls ability to set CR4[9] (OSFXSR) bit.
 Enables FXSAVE/FXRSTOR instructions (will #UD otherwise).

20. CPU Feature: sse2

 Enables CPUID[0x00000001].EDX[26] flag.
 Enables MXCSR.DAZ bit support.
 Enables SSE2 instructions (will #UD otherwise).

 Dependency: sse

21. CPU Feature: sse3

 Enables CPUID[0x00000001].ECX[0] flag.
 Enables SSE3 instructions (will #UD otherwise).

 Dependency: sse

22. CPU Feature: ssse3

 Enables CPUID[0x00000001].ECX[9] flag.
 Enables SSSE3 instructions (will #UD otherwise).
 Enables 3-byte opcode decoding.

 Dependency: sse

23. CPU Feature: sse4_1

 Enables CPUID[0x00000001].ECX[19] flag.
 Enables SSE4.1 instructions (will #UD otherwise).

 Dependency: ssse3 (3-byte opcodes)

24. CPU Feature: sse4_2

 Enables CPUID[0x00000001].ECX[20] flag.
 Enables SSE4.2 instructions (will #UD otherwise).

 Dependency: ssse3 (3-byte opcodes)

25. CPU Feature: popcnt

 Enables CPUID[0x00000001].ECX[23] flag.
 Enables POPCNT instruction (will #UD otherwise).

 Dependency: sse (encoded with SSE prefixes)

26. CPU Feature: mwait (MONITOR/MWAIT)

 Enables CPUID[0x00000001].ECX[3] flag.
 Enables CPUID[0x00000005] leaf (MONITOR/MWAIT leaf).
 Enables MONITOR/MWAIT instructions (will #UD otherwise).
 Enables power management sleep states (can enter to sleep state with MWAIT).

27. CPU Feature: waitpkg

 Enables CPUID[0x00000007].subleaf[0].ECX[5] WAITPKG flag.
 Enables User-Level MONITOR/MWAIT instructions: UMONITOR, UMWAIT, TPAUSE instructions (will #UD otherwise).
 Enables IA32_UMWAIT_CTRL MSR.

 Dependency: mwait

28. CPU Feature: monitorless_mwait

 Extends ECX MWAIT control with ECX[2]: Monitorless MWAIT
 Allows MONITORLESS MWAIT sleep state.
 The support indicated through CPUID[0x00000005].ECX[3]: Monitorless MWAIT support
 Enables CPUID[0x00000007].subleaf[1].EDX[23] - MWAIT and CPUID leaf5 support (introduced with Monitorless MWAIT support)
 The CPUID leaf5 itself enabled with MWAIT.

 Dependency: mwait

29. CPU Feature: mwaitx

 AMD's MONITOR/MWAIT extensions to support timed MWAIT.
 Enables CPUID[0x80000001].ECX[29] to indicate MONITORX/MWAITX support.
 Enables MONITORX/MWAITX instructions (will #UD otherwise).
 Extends ECX MWAIT control with ECX[1]: Timed MWAIT (for MWAITX instruction only)

 Dependency: mwait, apic (for apic timer)

30. CPU Feature: longmode (Long Mode)

 Enables CPUID[0x80000001].EDX[29] flag.
 Controls setting of EFER.LMA (Long Mode Active) and EFER.LME (Long Mode Enabled) bits.
 Enables Long Mode with new registers, new instructions and new decoding scheme.
 Enables long mode MSR registers.
 Enables long mode page walk.

 Dependency: pae, msr, p6ni, sse and more

31. CPU Feature: lm_lahf_sahf (Long Mode LAHF/SAHF instructions support)

 Enables CPUID[0x80000001].ECX[0] flag.
 Enables LAHF/SAHF instructions in long mode (will #UD otherwise).

 Dependency: longmode

32. CPU Feature: nx

 Enables CPUID[0x80000001].EDX[20] flag.
 Controls ability to set EFER.NX bit.
 Enables Non-Execute protection during PAE mode page walk.

 Dependency: pae

33. CPU Feature: 1g_pages (1G pages support)

 Enables CPUID[0x80000001].EDX[26] flag.
 Enables PDPE.PS bit and 1G paging support during long mode page walk.

 Dependency: longmode

34. CPU Feature: cmpxhg16b

 Enables CPUID[0x00000001].ECX[13] flag.
 Enables CMPXCHG16B instruction (will #UD otherwise).

 Dependency: longmode

35. CPU Feature: RDTSCP

 Enables CPUID[0x80000001].EDX[27] flag.
 Enables MSR_TSC_AUX register.
 Enables RDTSCP instruction (will #UD otherwise).

 Dependency: pentium (for MSR, TSC)

36. CPU Feature: FFXSR

 Enables CPUID[0x80000001].EDX[25] flag.
 Controls ability to set EFER.FFXSR bit.
 Enables Fast FXSAVE/FXRSTOR functionality under long mode.
 Supported only by AMD processors.

 Dependency: longmode

37. CPU Feature: xsave

 Extended State Management instructions.
 Enables CPUID[0x00000001].ECX[26] flag.
 Enables CPUID[0x00000001].ECX[27] flag (copy from CR4.OSXSAVE bit).
 Controls ability to set CR4[18] (OSXSAVE) bit.
 Enables CPUID[0x0000000D] leaf (XSAVE).
 Enables XCR0 register.
 Enables XSETBW/XGETBV/XSAVE/XRSTOR instructions (will #UD otherwise).

 Dependency: sse

38. CPU Feature: xsaveopt

 Enables XSAVEOPT instruction (will #UD otherwise).
 Support for XSAVEOPT instruction is indicated through XSAVE CPUID leaf CPUID[0x0000000D].subleaf[1].EAX[0]

 Dependency: xsave

39. CPU Feature: xsavec

 Enables XSAVEC instruction (will #UD otherwise).

 The CPUID indicates XSAVEC support through:
    XSAVE CPUID leaf CPUID[0x0000000D].subleaf[1].EAX[1]: support for compaction extensions to the XSAVE
    XSAVE CPUID leaf CPUID[0x0000000D].subleaf[1].EAX[2]: support for execution of XGETBV with ECX = 1 (XINUSE)

 Dependency: xsave

40. CPU Feature: xsaves

 Enables XSAVES/XRSTORS instructions (will #UD otherwise).
 Enables IA32_XSS MSR.

 The CPUID indicates XSAVES support through:
    XSAVE CPUID leaf CPUID[0x0000000D].subleaf[1].EAX[3]: support for XSAVES, XRSTORS, and the IA32_XSS MSR

 Dependency: xsave, xsavec

41. CPU Feature: aes_pclmulqdq

 AES and PCLMULQDQ instructions

 Enables CPUID[0x00000001].ECX[1] flag (PCLMULQDQ).
 Enables CPUID[0x00000001].ECX[25] flag (AES).
 Enables PCLMULQDQ instruction (will #UD otherwise).
 Enables AES instructions (will #UD otherwise).

 Dependency: ssse3 (3-byte opcode)

42. CPU Feature: vaes_vpclmulqdq

 Support for AVX extensions to AES and PCLMULQDQ instructions (will #UD otherwise).

 Enables CPUID[0x00000007].subleaf[0].ECX[9] (VAES) flag.
 Enables CPUID[0x00000007].subleaf[0].ECX[10] (VPCLMULQDQ) flag.

 Dependency: avx

43. CPU Feature: movbe

 Enables CPUID[0x00000001].ECX[22] flag.
 Enables MOVBE instruction (will #UD otherwise).

 Dependency: ssse3 (3-byte opcodes)

44. CPU Feature: fsgsbase

 Enables CPUID[0x00000007].EBX[0] flag.
 Controls ability to set CR4[16] (FSGSBASE) bit.
 Enables FS/GS BASE access instructions (will #UD otherwise).

 Dependency: longmode

45. CPU Feature: avx

 Enables CPUID[0x00000001].ECX[28] flag.
 Enables XCR0[2] (AVX) bit.
 Enables CPUID[0x0000000D][2] subleaf leaf.
 Enables AVX registers.
 Enables VEX prefix decoding and AVX instructions (will #UD otherwise).

 Dependency: xsave

---------------------------------------------------------------------------------------------------

10. CPU Feature: APIC on chip

 Enables MSR_APIC_BASE register.
 Enables CPUID[0x00000001].EDX[9] (Apic on Chip) flag. The CPUID bit is read from MSR_APIC_BASE[11] (Global Enable Bit).
 Enables CPUID[0x00000001].EBX[31:24] (Local Apic ID) reporting.
 Enables Local APIC functionality.
 Without Local APIC the system behaves as Local APIC is globally disabled.

 Dependency: MSR

26. CPU Feature: Hyper Threading Technology

 Enables CPUID[0x00000001].EDX[28] flag.
 Enables CPUID[0x00000001].EBX[23:16] (Number of logical processors in one physical processor) reporting.
 Indicates that CPU supports hyper-threading technology (not emulation visible).

34. CPU Feature: VMX

 Enables CPUID[0x00000001].ECX[5] flag.
 Controls ability to set CR4[13] (VMXE) bit.
 Enables VMX MSR registers.
 Enables VMX instructions (will #UD otherwise).
 VMX mode can be enabled only using VMX instructions.

35. CPU Feature: SMX

 Enables CPUID[0x00000001].ECX[6] flag.
 Controls ability to set CR4[14] (SMXE) bit.
 Enables SMX instruction GETSEC (will #UD otherwise).
 SMX mode can be enabled only using SMX instruction.

30. CPU Feature: FMA

 Enables CPUID[0x00000001].ECX[12] flag.
 Enables Intel 3-src FMA instructions (will #UD otherwise).

 Dependency: AVX (VEX encoded)

34. CPU Feature: PCID

 Enables CPUID[0x00000001].ECX[17] flag.
 Controls ability to set CR4[17] (PCID) bit.
 PCID functionality is enabled under CR4.PCID set.
 Selective TLB flush on PCID switch is not implemented in Bochs (always flush whole TLB).

35. CPU Feature: DCA (Direct Cache Access)

 Enables CPUID[0x00000001].ECX[18] flag.
 Enables IA32_PLATFORM_DCA_CAP MSR register.
 Enables CPUID[0x00000009] Direct Cache Access Information Leaf.
 Indicates the processor supports the ability to prefetch data from a memory mapped device.
 Not implemented in Bochs.

38. CPU Feature: X2APIC

 Enables CPUID[0x00000001].ECX[21] flag.
 Enables X2APIC MSR registers.
 Enables X2APIC mode in the Local APIC.

41. CPU Feature: TSC Deadline

 ???
 Enables CPUID[0x00000001].ECX[24] flag.
 Not implemented in Bochs.

44. CPU Feature: AVX_F16C

 Enables CPUID[0x00000001].ECX[29] flag.
 Enables VCVTPH2PS/VCVTPS2PH instructions (will #UD otherwise).

 Dependency: AVX (VEX encoded)

45. CPU Feature: RDRAND

 Enables CPUID[0x00000001].ECX[30] flag.
 Enables RDRAND instructions (will #UD otherwise).
 Not implemented in Bochs.

47. CPU Feature: SMEP

 Enables CPUID[0x00000007].EBX[7] flag.
 Controls ability to set CR4[20] (SMEP) bit.
 Enables Supervisor Mode Execution Protection during PAE mode page walk.

 Dependency: PAE

50. CPU Feature: AMD MMX Extensions

 ???
 Enables CPUID[0x80000001].EDX[22] flag.
 Not implemented in Bochs.

58. CPU Feature: Misaligned SSE

 Enables CPUID[0x80000001].ECX[7] flag.
 Controls setting of MXCSR.MM bit.
 Enables misaligned SSE memory accesses without #GP fault.
 Enables #AC exception checking on all SSE instruction that previously required alignment and caused #GO for misaligned access.

 Dependency: SSE

59. CPU Feature: PrefetchW

 Enables CPUID[0x80000001].ECX[8] flag.
 Set if PREFETCHW implemented as real HW prefetch.
 Uarch only. Has no effect for Bochs. 

60. CPU Feature: ADX

 Enables CPUID[0x00000007].EBX[19] flag.
 Enables ADCX/ADOX instructions (will #UD otherwise).

 Dependency: SSSE3 (3-byte opcodes)

61. CPU Feature: SMAP

 Enables CPUID[0x00000007].EBX[20] flag.
 Controls ability to set CR4[21] (SMAP) bit.
 Enables Supervisor Mode Access Protection during page walk.
 Enables CLAC/STAC instructions.
