<stg><name>load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten56"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln286_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln286

]]></Node>
<StgValue><ssdm name="sext_ln286_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln286_cast = sext i62 %sext_ln286_read

]]></Node>
<StgValue><ssdm name="sext_ln286_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten56_load = load i10 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="indvar_flatten56_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %icmp_ln286 = icmp_eq  i10 %indvar_flatten56_load, i10 576

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln286_1 = add i10 %indvar_flatten56_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln286_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln286 = br i1 %icmp_ln286, void %.split9, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7163:1 %store_ln286 = store i10 %add_ln286_1, i10 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1 %mem_addr = getelementptr i32 %mem, i64 %sext_ln286_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:20 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="32">
<![CDATA[
.split9:21 %trunc_ln288 = trunc i32 %mem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln288"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split9:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split9:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split9:2 %add_ln286 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_286_5_VITIS_LOOP_287_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split9:5 %icmp_ln287 = icmp_eq  i4 %j_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split9:6 %select_ln286 = select i1 %icmp_ln287, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln286"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split9:7 %select_ln286_1 = select i1 %icmp_ln287, i7 %add_ln286, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln286_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="7">
<![CDATA[
.split9:8 %zext_ln286 = zext i7 %select_ln286_1

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:9 %linear_proj_weight_V_0_addr = getelementptr i28 %linear_proj_weight_V_0, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:10 %linear_proj_weight_V_1_addr = getelementptr i28 %linear_proj_weight_V_1, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:11 %linear_proj_weight_V_2_addr = getelementptr i28 %linear_proj_weight_V_2, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:12 %linear_proj_weight_V_3_addr = getelementptr i28 %linear_proj_weight_V_3, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_3_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:13 %linear_proj_weight_V_4_addr = getelementptr i28 %linear_proj_weight_V_4, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:14 %linear_proj_weight_V_5_addr = getelementptr i28 %linear_proj_weight_V_5, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_5_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:15 %linear_proj_weight_V_6_addr = getelementptr i28 %linear_proj_weight_V_6, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_6_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:16 %linear_proj_weight_V_7_addr = getelementptr i28 %linear_proj_weight_V_7, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:17 %linear_proj_weight_V_8_addr = getelementptr i28 %linear_proj_weight_V_8, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_8_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:19 %specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln287"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
.split9:22 %switch_ln288 = switch i4 %select_ln286, void %branch104, i4 0, void %branch96, i4 1, void %branch97, i4 2, void %branch98, i4 3, void %branch99, i4 4, void %branch100, i4 5, void %branch101, i4 6, void %branch102, i4 7, void %branch103

]]></Node>
<StgValue><ssdm name="switch_ln288"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch103:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
branch103:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch102:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch102:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch101:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch101:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch100:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch100:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch99:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch99:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch98:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch98:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch97:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch97:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch96:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch96:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="!0"/>
<literal name="select_ln286" val="!1"/>
<literal name="select_ln286" val="!2"/>
<literal name="select_ln286" val="!3"/>
<literal name="select_ln286" val="!4"/>
<literal name="select_ln286" val="!5"/>
<literal name="select_ln286" val="!6"/>
<literal name="select_ln286" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
branch104:0 %store_ln288 = store i28 %trunc_ln288, i9 %linear_proj_weight_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln286" val="!0"/>
<literal name="select_ln286" val="!1"/>
<literal name="select_ln286" val="!2"/>
<literal name="select_ln286" val="!3"/>
<literal name="select_ln286" val="!4"/>
<literal name="select_ln286" val="!5"/>
<literal name="select_ln286" val="!6"/>
<literal name="select_ln286" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch104:1 %br_ln288 = br void %.split7163

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split7163:0 %add_ln287 = add i4 %select_ln286, i4 1

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7163:2 %store_ln286 = store i7 %select_ln286_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7163:3 %store_ln287 = store i4 %add_ln287, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split7163:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="83" name="sext_ln286" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln286"/></StgValue>
</port>
<port id="84" name="linear_proj_weight_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="linear_proj_weight_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="linear_proj_weight_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="linear_proj_weight_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="linear_proj_weight_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="linear_proj_weight_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="linear_proj_weight_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="linear_proj_weight_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="linear_proj_weight_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="StgValue_93" to="j" fromId="93" toId="6">
</dataflow>
<dataflow id="95" from="StgValue_93" to="i" fromId="93" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_93" to="indvar_flatten56" fromId="93" toId="8">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln286_read" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="sext_ln286" to="sext_ln286_read" fromId="83" toId="9">
</dataflow>
<dataflow id="100" from="sext_ln286_read" to="sext_ln286_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="103" from="mem" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="105" from="empty_51" to="specinterface_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="110" from="empty_50" to="specinterface_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="115" from="empty_24" to="specinterface_ln0" fromId="114" toId="11">
</dataflow>
<dataflow id="117" from="empty_49" to="specinterface_ln0" fromId="116" toId="11">
</dataflow>
<dataflow id="118" from="empty_50" to="specinterface_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="122" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="123" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="124" from="empty_50" to="specinterface_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="125" from="empty_50" to="specinterface_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln0" fromId="126" toId="12">
</dataflow>
<dataflow id="128" from="indvar_flatten56" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_129" to="store_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="131" from="i" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_132" to="store_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="134" from="j" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="135" from="indvar_flatten56" to="indvar_flatten56_load" fromId="8" toId="16">
</dataflow>
<dataflow id="136" from="indvar_flatten56_load" to="icmp_ln286" fromId="16" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_137" to="icmp_ln286" fromId="137" toId="17">
</dataflow>
<dataflow id="139" from="indvar_flatten56_load" to="add_ln286_1" fromId="16" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln286_1" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="icmp_ln286" to="br_ln286" fromId="17" toId="19">
</dataflow>
<dataflow id="143" from="add_ln286_1" to="store_ln286" fromId="18" toId="20">
</dataflow>
<dataflow id="144" from="indvar_flatten56" to="store_ln286" fromId="8" toId="20">
</dataflow>
<dataflow id="145" from="mem" to="mem_addr" fromId="82" toId="21">
</dataflow>
<dataflow id="146" from="sext_ln286_cast" to="mem_addr" fromId="10" toId="21">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specpipeline_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="151" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="22">
</dataflow>
<dataflow id="153" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="155" from="p_str" to="specpipeline_ln0" fromId="154" toId="22">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_read" fromId="156" toId="23">
</dataflow>
<dataflow id="158" from="mem_addr" to="mem_addr_read" fromId="21" toId="23">
</dataflow>
<dataflow id="159" from="mem_addr_read" to="trunc_ln288" fromId="23" toId="24">
</dataflow>
<dataflow id="160" from="j" to="j_load" fromId="6" toId="25">
</dataflow>
<dataflow id="161" from="i" to="i_load" fromId="7" toId="26">
</dataflow>
<dataflow id="162" from="i_load" to="add_ln286" fromId="26" toId="27">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln286" fromId="163" toId="27">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="168" from="VITIS_LOOP_286_5_VITIS_LOOP_287_6_str" to="specloopname_ln0" fromId="167" toId="28">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="169" toId="29">
</dataflow>
<dataflow id="172" from="StgValue_171" to="empty" fromId="171" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_171" to="empty" fromId="171" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_171" to="empty" fromId="171" toId="29">
</dataflow>
<dataflow id="175" from="j_load" to="icmp_ln287" fromId="25" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_176" to="icmp_ln287" fromId="176" toId="30">
</dataflow>
<dataflow id="178" from="icmp_ln287" to="select_ln286" fromId="30" toId="31">
</dataflow>
<dataflow id="179" from="StgValue_132" to="select_ln286" fromId="132" toId="31">
</dataflow>
<dataflow id="180" from="j_load" to="select_ln286" fromId="25" toId="31">
</dataflow>
<dataflow id="181" from="icmp_ln287" to="select_ln286_1" fromId="30" toId="32">
</dataflow>
<dataflow id="182" from="add_ln286" to="select_ln286_1" fromId="27" toId="32">
</dataflow>
<dataflow id="183" from="i_load" to="select_ln286_1" fromId="26" toId="32">
</dataflow>
<dataflow id="184" from="select_ln286_1" to="zext_ln286" fromId="32" toId="33">
</dataflow>
<dataflow id="185" from="linear_proj_weight_V_0" to="linear_proj_weight_V_0_addr" fromId="84" toId="34">
</dataflow>
<dataflow id="187" from="StgValue_186" to="linear_proj_weight_V_0_addr" fromId="186" toId="34">
</dataflow>
<dataflow id="188" from="zext_ln286" to="linear_proj_weight_V_0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="189" from="linear_proj_weight_V_1" to="linear_proj_weight_V_1_addr" fromId="85" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_186" to="linear_proj_weight_V_1_addr" fromId="186" toId="35">
</dataflow>
<dataflow id="191" from="zext_ln286" to="linear_proj_weight_V_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="192" from="linear_proj_weight_V_2" to="linear_proj_weight_V_2_addr" fromId="86" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_186" to="linear_proj_weight_V_2_addr" fromId="186" toId="36">
</dataflow>
<dataflow id="194" from="zext_ln286" to="linear_proj_weight_V_2_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="195" from="linear_proj_weight_V_3" to="linear_proj_weight_V_3_addr" fromId="87" toId="37">
</dataflow>
<dataflow id="196" from="StgValue_186" to="linear_proj_weight_V_3_addr" fromId="186" toId="37">
</dataflow>
<dataflow id="197" from="zext_ln286" to="linear_proj_weight_V_3_addr" fromId="33" toId="37">
</dataflow>
<dataflow id="198" from="linear_proj_weight_V_4" to="linear_proj_weight_V_4_addr" fromId="88" toId="38">
</dataflow>
<dataflow id="199" from="StgValue_186" to="linear_proj_weight_V_4_addr" fromId="186" toId="38">
</dataflow>
<dataflow id="200" from="zext_ln286" to="linear_proj_weight_V_4_addr" fromId="33" toId="38">
</dataflow>
<dataflow id="201" from="linear_proj_weight_V_5" to="linear_proj_weight_V_5_addr" fromId="89" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_186" to="linear_proj_weight_V_5_addr" fromId="186" toId="39">
</dataflow>
<dataflow id="203" from="zext_ln286" to="linear_proj_weight_V_5_addr" fromId="33" toId="39">
</dataflow>
<dataflow id="204" from="linear_proj_weight_V_6" to="linear_proj_weight_V_6_addr" fromId="90" toId="40">
</dataflow>
<dataflow id="205" from="StgValue_186" to="linear_proj_weight_V_6_addr" fromId="186" toId="40">
</dataflow>
<dataflow id="206" from="zext_ln286" to="linear_proj_weight_V_6_addr" fromId="33" toId="40">
</dataflow>
<dataflow id="207" from="linear_proj_weight_V_7" to="linear_proj_weight_V_7_addr" fromId="91" toId="41">
</dataflow>
<dataflow id="208" from="StgValue_186" to="linear_proj_weight_V_7_addr" fromId="186" toId="41">
</dataflow>
<dataflow id="209" from="zext_ln286" to="linear_proj_weight_V_7_addr" fromId="33" toId="41">
</dataflow>
<dataflow id="210" from="linear_proj_weight_V_8" to="linear_proj_weight_V_8_addr" fromId="92" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_186" to="linear_proj_weight_V_8_addr" fromId="186" toId="42">
</dataflow>
<dataflow id="212" from="zext_ln286" to="linear_proj_weight_V_8_addr" fromId="33" toId="42">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="43">
</dataflow>
<dataflow id="214" from="StgValue_149" to="specpipeline_ln0" fromId="149" toId="43">
</dataflow>
<dataflow id="215" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="43">
</dataflow>
<dataflow id="216" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="43">
</dataflow>
<dataflow id="217" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="43">
</dataflow>
<dataflow id="218" from="p_str" to="specpipeline_ln0" fromId="154" toId="43">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopName" to="specloopname_ln287" fromId="165" toId="44">
</dataflow>
<dataflow id="221" from="empty_33" to="specloopname_ln287" fromId="220" toId="44">
</dataflow>
<dataflow id="222" from="select_ln286" to="switch_ln288" fromId="31" toId="45">
</dataflow>
<dataflow id="223" from="StgValue_132" to="switch_ln288" fromId="132" toId="45">
</dataflow>
<dataflow id="225" from="StgValue_224" to="switch_ln288" fromId="224" toId="45">
</dataflow>
<dataflow id="227" from="StgValue_226" to="switch_ln288" fromId="226" toId="45">
</dataflow>
<dataflow id="229" from="StgValue_228" to="switch_ln288" fromId="228" toId="45">
</dataflow>
<dataflow id="231" from="StgValue_230" to="switch_ln288" fromId="230" toId="45">
</dataflow>
<dataflow id="233" from="StgValue_232" to="switch_ln288" fromId="232" toId="45">
</dataflow>
<dataflow id="235" from="StgValue_234" to="switch_ln288" fromId="234" toId="45">
</dataflow>
<dataflow id="237" from="StgValue_236" to="switch_ln288" fromId="236" toId="45">
</dataflow>
<dataflow id="238" from="trunc_ln288" to="store_ln288" fromId="24" toId="46">
</dataflow>
<dataflow id="239" from="linear_proj_weight_V_7_addr" to="store_ln288" fromId="41" toId="46">
</dataflow>
<dataflow id="240" from="trunc_ln288" to="store_ln288" fromId="24" toId="48">
</dataflow>
<dataflow id="241" from="linear_proj_weight_V_6_addr" to="store_ln288" fromId="40" toId="48">
</dataflow>
<dataflow id="242" from="trunc_ln288" to="store_ln288" fromId="24" toId="50">
</dataflow>
<dataflow id="243" from="linear_proj_weight_V_5_addr" to="store_ln288" fromId="39" toId="50">
</dataflow>
<dataflow id="244" from="trunc_ln288" to="store_ln288" fromId="24" toId="52">
</dataflow>
<dataflow id="245" from="linear_proj_weight_V_4_addr" to="store_ln288" fromId="38" toId="52">
</dataflow>
<dataflow id="246" from="trunc_ln288" to="store_ln288" fromId="24" toId="54">
</dataflow>
<dataflow id="247" from="linear_proj_weight_V_3_addr" to="store_ln288" fromId="37" toId="54">
</dataflow>
<dataflow id="248" from="trunc_ln288" to="store_ln288" fromId="24" toId="56">
</dataflow>
<dataflow id="249" from="linear_proj_weight_V_2_addr" to="store_ln288" fromId="36" toId="56">
</dataflow>
<dataflow id="250" from="trunc_ln288" to="store_ln288" fromId="24" toId="58">
</dataflow>
<dataflow id="251" from="linear_proj_weight_V_1_addr" to="store_ln288" fromId="35" toId="58">
</dataflow>
<dataflow id="252" from="trunc_ln288" to="store_ln288" fromId="24" toId="60">
</dataflow>
<dataflow id="253" from="linear_proj_weight_V_0_addr" to="store_ln288" fromId="34" toId="60">
</dataflow>
<dataflow id="254" from="trunc_ln288" to="store_ln288" fromId="24" toId="62">
</dataflow>
<dataflow id="255" from="linear_proj_weight_V_8_addr" to="store_ln288" fromId="42" toId="62">
</dataflow>
<dataflow id="256" from="select_ln286" to="add_ln287" fromId="31" toId="64">
</dataflow>
<dataflow id="257" from="StgValue_224" to="add_ln287" fromId="224" toId="64">
</dataflow>
<dataflow id="258" from="select_ln286_1" to="store_ln286" fromId="32" toId="65">
</dataflow>
<dataflow id="259" from="i" to="store_ln286" fromId="7" toId="65">
</dataflow>
<dataflow id="260" from="add_ln287" to="store_ln287" fromId="64" toId="66">
</dataflow>
<dataflow id="261" from="j" to="store_ln287" fromId="6" toId="66">
</dataflow>
<dataflow id="262" from="icmp_ln286" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="263" from="icmp_ln286" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="264" from="select_ln286" to="StgValue_4" fromId="31" toId="4">
</dataflow>
</dataflows>


</stg>
