[SIM_VHDL]
LastModel=0
Version=2
[SIM_VHDL_PARAM_testbench]
HMin=10 n
HMax=10 n
TEnd=50 u
Iteratmax=20 
Emax=1 m
LDF=1 
Solver=0
Domain=0
Eqsolver=2 
Output_Count=4 
Output_0=testbench~@-100000-@~q_ext1 ::  ==>      0~
Output_1=testbench~@-100000-@~q_ext2 ::  ==>      0~
Output_2=testbench~@-100000-@~u_ext1 ::  ==>      0~
Output_3=testbench~@-100000-@~v_ext1 ::  ==>      0~
