"filename", "language", "System Verilog", "Verilog", "Markdown", "comment", "blank", "total"
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md", "Markdown", 0, 0, 4, 0, 2, 6
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_buffer.sv", "System Verilog", 12, 0, 0, 21, 2, 35
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_pe.sv", "System Verilog", 4, 0, 0, 0, 0, 4
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv", "System Verilog", 20, 0, 0, 0, 8, 28
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv", "System Verilog", 21, 0, 0, 12, 5, 38
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array_configurable.sv", "System Verilog", 22, 0, 0, 1, 2, 25
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv", "System Verilog", 5, 0, 0, 0, 1, 6
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/async_fifo.v", "Verilog", 0, 73, 0, 8, 12, 93
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/data_buffer.v", "Verilog", 0, 35, 0, 1, 10, 46
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagAlloc.v", "Verilog", 0, 37, 0, 20, 5, 62
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagBuff.v", "Verilog", 0, 30, 0, 19, 5, 54
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/weight_buffer.v", "Verilog", 0, 6, 0, 0, 7, 13
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/ccd_pe_driver.sv", "System Verilog", 45, 0, 0, 28, 15, 88
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_ccd_pe.sv", "System Verilog", 74, 0, 0, 21, 14, 109
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv", "System Verilog", 4, 0, 0, 0, 0, 4
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_weight_buffer.sv", "System Verilog", 51, 0, 0, 21, 8, 80
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/weight_buffer_driver.sv", "System Verilog", 27, 0, 0, 21, 6, 54
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/tb_weight_buffer.v", "Verilog", 0, 0, 0, 0, -1, -1
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/weight_buffer_driver.v", "Verilog", 0, -6, 0, -21, -2, -29
"Total", "-", 285, 175, 4, 152, 99, 715