{
  "summary": {
    "total_processors": 40,
    "successful_validations": 39,
    "failed_validations": 1,
    "average_score": 0.5824403832560863,
    "high_scores": 10,
    "medium_scores": 13,
    "low_scores": 16
  },
  "detailed_results": [
    {
      "processor_name": "AUK-V-Aethia",
      "overall_score": 0.6452631578947369,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.42105263157894735,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "aukv_eggs_soc",
          "reference": "aukv",
          "score": 0.7
        },
        "files": {
          "generated": [
            "rtl/core/aukv.v",
            "rtl/core/aukv_alu.v",
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_mem.v",
            "rtl/memory/cache.v",
            "rtl/memory/oc_ram.v",
            "rtl/memory/oc_rom.v",
            "rtl/peripherals/fifo/fifo.v",
            "rtl/peripherals/gpio/gpio.v",
            "rtl/peripherals/uart/baud.v",
            "rtl/peripherals/uart/uart.v",
            "rtl/peripherals/uart/uart_rx.v",
            "rtl/peripherals/uart/uart_tx.v",
            "rtl/soc/aukv_eggs_soc.v",
            "rtl/system/reset_sync.v"
          ],
          "reference": [
            "rtl/core/aukv.v",
            "rtl/core/aukv_alu.v",
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_mem.v"
          ],
          "score": 0.42105263157894735
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/system/reset_sync.v",
            "rtl/memory/cache.v",
            "rtl/peripherals/fifo/fifo.v",
            "rtl/memory/oc_ram.v",
            "rtl/peripherals/uart/uart_tx.v",
            "rtl/peripherals/gpio/gpio.v",
            "rtl/memory/oc_rom.v",
            "rtl/peripherals/uart/uart_rx.v",
            "rtl/peripherals/uart/uart.v",
            "rtl/soc/aukv_eggs_soc.v",
            "rtl/peripherals/uart/baud.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/aukv_mem.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_alu.v"
          ],
          "total_generated": 19,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'aukv_eggs_soc' vs reference 'aukv'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
      "validation_time": 1758922149.7808247
    },
    {
      "processor_name": "Baby-Risco-5",
      "overall_score": 0.7371153846153847,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.3484615384615385,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "debug/clk_divider.v",
            "debug/debug.v",
            "debug/reset.v",
            "fpga/colorlight_i9/main.v",
            "fpga/cyclone10gx/main.v",
            "fpga/de1soc/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/nexys4_ddr/main.v",
            "fpga/tangnano20k/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "fpga/xilinx_vc709/main.v",
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v"
          ],
          "reference": [
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v"
          ],
          "score": 0.3484615384615385
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "fpga/cyclone10gx/main.v",
            "debug/debug.v",
            "fpga/colorlight_i9/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "debug/clk_divider.v",
            "fpga/digilent_arty/main.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v",
            "fpga/de1soc/main.v",
            "fpga/xilinx_vc709/main.v",
            "fpga/nexys4_ddr/main.v",
            "src/peripheral/leds.v",
            "debug/reset.v",
            "fpga/tangnano20k/main.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "src/core/registers.v",
            "src/core/immediate_generator.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/alu.v",
            "src/core/alu_control.v"
          ],
          "total_generated": 20,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Baby-Risco-5",
      "validation_time": 1758922152.4421263
    },
    {
      "processor_name": "Grande-Risco-5",
      "overall_score": 0.3997619047619048,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.6190476190476191,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 0.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "Grande_Risco5",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv"
          ],
          "reference": [
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/IFID.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv",
            "rtl/core/core.sv"
          ],
          "score": 0.6190476190476191
        },
        "include_dirs": {
          "generated": [
            "rtl/peripheral",
            "rtl/core"
          ],
          "reference": [
            "rtl/core"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "march": {
          "generated": "rv32i",
          "reference": "rv32imc",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/IFID.sv",
            "rtl/core/EXMEM.sv"
          ],
          "common_files": [
            "rtl/core/core.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/alu.sv",
            "rtl/core/mdu.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/registers.sv",
            "rtl/core/mux.sv"
          ],
          "total_generated": 13,
          "total_reference": 21
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'Grande_Risco5'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Grande-Risco-5",
      "validation_time": 1758922179.6551816
    },
    {
      "processor_name": "Pequeno-Risco-5",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1800-2012",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/alu_control.v",
            "src/mux.v",
            "src/pc.v",
            "src/alu.v",
            "src/data_memory.v",
            "src/immediate_generator.v",
            "src/control_unit.v",
            "src/core.v",
            "src/instruction_memory.v",
            "src/registers.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Pequeno-Risco-5",
      "validation_time": 1758922181.444117
    },
    {
      "processor_name": "RISC-V",
      "overall_score": 0.8633333333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9333333333333333,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "reference": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/core_wb.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "score": 0.9333333333333333
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/core_wb.v"
          ],
          "common_files": [
            "core/load_store_unit.v",
            "core/control_unit.v",
            "core/muldiv/MULDIV_in.v",
            "core/ALU.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/MULDIV_top.v",
            "core/imm_decoder.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/muldiv/divider_32.v",
            "core/core.v",
            "core/muldiv/multiplier_32.v",
            "core/muldiv/MULDIV_ctrl.v"
          ],
          "total_generated": 14,
          "total_reference": 15
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/yavuz650/RISC-V",
      "validation_time": 1758922186.0990126
    },
    {
      "processor_name": "RPU",
      "overall_score": 1.0,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {},
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "vhdl/alu_int32_div.vhd",
            "vhdl/constants.vhd",
            "vhdl/core.vhd",
            "vhdl/register_set.vhd",
            "vhdl/unit_decoder_RV32I.vhd",
            "vhdl/lint_unit.vhd",
            "vhdl/control_unit.vhd",
            "vhdl/csr_unit.vhd",
            "vhdl/pc_unit.vhd",
            "vhdl/unit_alu_RV32_I.vhd",
            "vhdl/mem_controller.vhd"
          ],
          "total_generated": 11,
          "total_reference": 11
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/Domipheus/RPU",
      "validation_time": 1758922187.509278
    },
    {
      "processor_name": "Risco-5",
      "overall_score": 0.42500000000000004,
      "field_scores": {
        "top_module": 0.0,
        "files": 1.0,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "soc_tb",
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "src/core",
            "src/peripheral"
          ],
          "reference": [
            "src/core/"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [],
          "reference": [
            "tests/soc_test.v",
            "src/peripheral/bus.v",
            "src/peripheral/fifo.v",
            "src/peripheral/gpios.v",
            "src/peripheral/gpio.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/pwm.v",
            "src/peripheral/soc.v",
            "src/peripheral/uart_rx.v",
            "src/peripheral/uart_tx.v",
            "src/peripheral/uart.v"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/core/registers.v",
            "src/core/mdu.v",
            "src/core/csr_unit.v",
            "src/core/immediate_generator.v",
            "src/core/mux.v",
            "src/core/pc.v",
            "src/core/core.v",
            "src/core/control_unit.v",
            "src/core/alu.v",
            "src/core/alu_control.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'soc_tb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Risco-5.git",
      "validation_time": 1758922192.2976992
    },
    {
      "processor_name": "SparrowRV",
      "overall_score": 0.8375,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.7499999999999999,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "reference": [
            "rtl/config.v",
            "rtl/defines.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/rstc.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "score": 0.7499999999999999
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/rstc.v",
            "rtl/defines.v",
            "rtl/config.v"
          ],
          "common_files": [
            "rtl/core/trap.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/dpram.v",
            "rtl/core/regs.v",
            "rtl/core/div.v",
            "rtl/core/sctr.v"
          ],
          "total_generated": 9,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/xiaowuzxc/SparrowRV",
      "validation_time": 1758922200.9924815
    },
    {
      "processor_name": "SuperScalar-RISCV-CPU",
      "overall_score": 0.5607142857142858,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.14285714285714285,
        "include_dirs": 0.16666666666666666,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/alu.v",
            "rtl/ssrv_top.v"
          ],
          "reference": [
            "rtl/alu.v",
            "rtl/define.v",
            "rtl/define_para.v",
            "rtl/include_func.v",
            "rtl/instrbits.v",
            "rtl/instrman.v",
            "rtl/lsu.v",
            "rtl/membuf.v",
            "rtl/mprf.v",
            "rtl/mul.v",
            "rtl/predictor.v",
            "rtl/schedule.v",
            "rtl/ssrv_top.v",
            "rtl/sys_csr.v"
          ],
          "score": 0.14285714285714285
        },
        "include_dirs": {
          "generated": [
            "ssrv-on-scr1/fpga/rtl",
            "rtl",
            "ssrv-on-scr1/sim/scr1/src/includes",
            "ssrv-on-scr1/sim/rtl",
            "ssrv-on-scr1/fpga/scr1/includes",
            "scr1/src/includes"
          ],
          "reference": [
            "rtl/"
          ],
          "score": 0.16666666666666666
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/mul.v",
            "rtl/define_para.v",
            "rtl/schedule.v",
            "rtl/predictor.v",
            "rtl/mprf.v",
            "rtl/include_func.v",
            "rtl/instrman.v",
            "rtl/membuf.v",
            "rtl/define.v",
            "rtl/sys_csr.v",
            "rtl/lsu.v",
            "rtl/instrbits.v"
          ],
          "common_files": [
            "rtl/alu.v",
            "rtl/ssrv_top.v"
          ],
          "total_generated": 2,
          "total_reference": 14
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/risclite/SuperScalar-RISCV-CPU",
      "validation_time": 1758922262.9700947
    },
    {
      "processor_name": "Taiga",
      "overall_score": 0.3896341463414634,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.15853658536585363,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "l2_arbiter",
          "reference": "taiga",
          "score": 0.0
        },
        "files": {
          "generated": [
            "core/csr_types.sv",
            "core/lfsr.sv",
            "core/riscv_types.sv",
            "core/set_clr_reg_with_rst.sv",
            "core/shift_counter.sv",
            "core/tag_bank.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/taiga_types.sv",
            "core/tlb_lut_ram.sv",
            "core/toggle_memory.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/intel/intel_byte_enable_ram.sv",
            "core/lutrams/lutram_1w_1r.sv",
            "core/lutrams/lutram_1w_mr.sv",
            "core/xilinx/taiga_wrapper_xilinx.sv",
            "core/xilinx/xilinx_byte_enable_ram.sv",
            "debug_module/debug_cfg_types.sv",
            "debug_module/debug_module.sv",
            "debug_module/jtag_module.sv",
            "debug_module/jtag_register.sv",
            "debug_module/jtag_registers.sv",
            "examples/zedboard/taiga_wrapper.sv",
            "l2_arbiter/l2_arbiter.sv",
            "l2_arbiter/l2_config_and_types.sv",
            "l2_arbiter/l2_fifo.sv",
            "l2_arbiter/l2_reservation_logic.sv",
            "l2_arbiter/l2_round_robin.sv",
            "local_memory/local_mem.sv",
            "local_memory/local_memory_interface.sv"
          ],
          "reference": [
            "core/addr_hash.sv",
            "core/alu_unit.sv",
            "core/amo_alu.sv",
            "core/avalon_master.sv",
            "core/axi_master.sv",
            "core/axi_to_arb.sv",
            "core/barrel_shifter.sv",
            "core/binary_occupancy.sv",
            "core/branch_comparator.sv",
            "core/branch_predictor.sv",
            "core/branch_predictor_ram.sv",
            "core/branch_unit.sv",
            "core/byte_en_BRAM.sv",
            "core/clz.sv",
            "core/csr_types.sv",
            "core/csr_unit.sv",
            "core/cycler.sv",
            "core/dbram.sv",
            "core/dcache.sv",
            "core/ddata_bank.sv",
            "core/decode_and_issue.sv",
            "core/div_core.sv",
            "core/div_unit.sv",
            "core/dtag_banks.sv",
            "core/external_interfaces.sv",
            "core/fetch.sv",
            "core/gc_unit.sv",
            "core/ibram.sv",
            "core/icache.sv",
            "core/illegal_instruction_checker.sv",
            "core/instruction_metadata_and_id_management.sv",
            "core/interfaces.sv",
            "core/itag_banks.sv",
            "core/l1_arbiter.sv",
            "core/lfsr.sv",
            "core/load_queue.sv",
            "core/load_store_queue.sv",
            "core/load_store_unit.sv",
            "core/mmu.sv",
            "core/mul_unit.sv",
            "core/one_hot_occupancy.sv",
            "core/one_hot_to_integer.sv",
            "core/placer_randomizer.sv",
            "core/priority_encoder.sv",
            "core/ras.sv",
            "core/reg_inuse.sv",
            "core/register_bank.sv",
            "core/register_file.sv",
            "core/register_free_list.sv",
            "core/renamer.sv",
            "core/riscv_types.sv",
            "core/set_clr_reg_with_rst.sv",
            "core/shift_counter.sv",
            "core/store_queue.sv",
            "core/tag_bank.sv",
            "core/taiga.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/taiga_types.sv",
            "core/tlb_lut_ram.sv",
            "core/toggle_memory.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/writeback.sv"
          ],
          "score": 0.15853658536585363
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "l2_arbiter/l2_arbiter.sv",
            "l2_arbiter/l2_round_robin.sv",
            "local_memory/local_mem.sv",
            "debug_module/jtag_registers.sv",
            "debug_module/debug_cfg_types.sv",
            "examples/zedboard/taiga_wrapper.sv",
            "core/xilinx/xilinx_byte_enable_ram.sv",
            "core/lutrams/lutram_1w_1r.sv",
            "debug_module/jtag_register.sv",
            "debug_module/debug_module.sv",
            "core/lutrams/lutram_1w_mr.sv",
            "l2_arbiter/l2_reservation_logic.sv",
            "l2_arbiter/l2_fifo.sv",
            "debug_module/jtag_module.sv",
            "core/intel/intel_byte_enable_ram.sv",
            "l2_arbiter/l2_config_and_types.sv",
            "local_memory/local_memory_interface.sv",
            "core/xilinx/taiga_wrapper_xilinx.sv"
          ],
          "only_in_reference": [
            "core/clz.sv",
            "core/branch_comparator.sv",
            "core/avalon_master.sv",
            "core/register_file.sv",
            "core/load_store_unit.sv",
            "core/csr_unit.sv",
            "core/taiga.sv",
            "core/alu_unit.sv",
            "core/itag_banks.sv",
            "core/addr_hash.sv",
            "core/ddata_bank.sv",
            "core/renamer.sv",
            "core/register_bank.sv",
            "core/branch_unit.sv",
            "core/load_queue.sv",
            "core/one_hot_occupancy.sv",
            "core/amo_alu.sv",
            "core/reg_inuse.sv",
            "core/writeback.sv",
            "core/binary_occupancy.sv",
            "core/axi_master.sv",
            "core/dcache.sv",
            "core/illegal_instruction_checker.sv",
            "core/dbram.sv",
            "core/gc_unit.sv",
            "core/div_unit.sv",
            "core/dtag_banks.sv",
            "core/priority_encoder.sv",
            "core/cycler.sv",
            "core/icache.sv",
            "core/fetch.sv",
            "core/mul_unit.sv",
            "core/div_core.sv",
            "core/store_queue.sv",
            "core/branch_predictor_ram.sv",
            "core/byte_en_BRAM.sv",
            "core/barrel_shifter.sv",
            "core/instruction_metadata_and_id_management.sv",
            "core/one_hot_to_integer.sv",
            "core/branch_predictor.sv",
            "core/decode_and_issue.sv",
            "core/external_interfaces.sv",
            "core/interfaces.sv",
            "core/mmu.sv",
            "core/ibram.sv",
            "core/placer_randomizer.sv",
            "core/load_store_queue.sv",
            "core/ras.sv",
            "core/l1_arbiter.sv",
            "core/register_free_list.sv",
            "core/axi_to_arb.sv"
          ],
          "common_files": [
            "core/riscv_types.sv",
            "core/shift_counter.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/taiga_types.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/tlb_lut_ram.sv",
            "core/tag_bank.sv",
            "core/lfsr.sv",
            "core/toggle_memory.sv",
            "core/csr_types.sv",
            "core/set_clr_reg_with_rst.sv"
          ],
          "total_generated": 31,
          "total_reference": 64
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'l2_arbiter' vs reference 'taiga'"
        ]
      },
      "is_simulable": true,
      "repository": "https://gitlab.com/sfu-rcl/Taiga",
      "validation_time": 1758922283.8701668
    },
    {
      "processor_name": "VexRiscv",
      "overall_score": 0.32999999999999996,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "toplevel",
          "reference": "VexRiscv",
          "score": 0.0
        },
        "files": {
          "generated": [
            "scripts/Murax/arty_a7/toplevel.v",
            "scripts/Murax/iCE40-hx8k_breakout_board/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel_pll.v"
          ],
          "reference": [
            "VexRiscv.v"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "scripts/Murax/arty_a7/toplevel.v",
            "scripts/Murax/iCE40-hx8k_breakout_board/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel_pll.v"
          ],
          "only_in_reference": [
            "VexRiscv.v"
          ],
          "common_files": [],
          "total_generated": 4,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'toplevel' vs reference 'VexRiscv'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/SpinalHDL/VexRiscv",
      "validation_time": 1758922286.8636136
    },
    {
      "error": "not enough values to unpack (expected 5, got 4)",
      "processor_name": "VexiiRiscv"
    },
    {
      "processor_name": "airisc_core_complex",
      "overall_score": 0.3684615384615384,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.7538461538461538,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "is",
          "reference": "airi5c_core",
          "score": 0.0
        },
        "files": {
          "generated": [
            "src/airi5c_EX_pregs.v",
            "src/airi5c_PC_mux.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_alu.v",
            "src/airi5c_branch_prediction.v",
            "src/airi5c_core.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_ctrl.v",
            "src/airi5c_debug_module.v",
            "src/airi5c_debug_rom.v",
            "src/airi5c_decode.v",
            "src/airi5c_decompression.v",
            "src/airi5c_dmem_latch.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/airi5c_fetch.v",
            "src/airi5c_imm_gen.v",
            "src/airi5c_mem_arbiter.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_prebuf_fifo.v",
            "src/airi5c_regfile.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_src_b_mux.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/airi5c_wb_src_mux.v",
            "src/modules/airi5c_custom/src/airi5c_custom.v",
            "src/modules/airi5c_dtm/src/airi5c_dtm.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_gpio/src/airi5c_gpio.v",
            "src/modules/airi5c_icap/src/airi5c_icap.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_spi/src/airi5c_spi.v",
            "src/modules/airi5c_spi/src/airi5c_spi_async_fifo.v",
            "src/modules/airi5c_spi/src/airi5c_spi_master.v",
            "src/modules/airi5c_spi/src/airi5c_spi_slave.v",
            "src/modules/airi5c_timer/src/airi5c_timer.v",
            "src/modules/airi5c_trng/src/airi5c_trng.v",
            "src/modules/airi5c_uart/src/airi5c_uart.v",
            "src/modules/airi5c_uart/src/airi5c_uart_fifo.v",
            "src/modules/airi5c_uart/src/airi5c_uart_rx.v",
            "src/modules/airi5c_uart/src/airi5c_uart_tx.v",
            "external/neoTRNG/rtl/neoTRNG.vhd"
          ],
          "reference": [
            "src/airi5c_core.v",
            "src/airi5c_PC_mux.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/airi5c_alu.v",
            "src/airi5c_ctrl.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_debug_module.v",
            "src/airi5c_EX_pregs.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_wb_src_mux.v",
            "src/airi5c_branch_prediction.v",
            "src/airi5c_debug_rom.v",
            "src/airi5c_fetch.v",
            "src/airi5c_prebuf_fifo.v",
            "src/airi5c_decode.v",
            "src/airi5c_regfile.v",
            "src/airi5c_decompression.v",
            "src/airi5c_imm_gen.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_dmem_latch.v",
            "src/airi5c_mem_arbiter.v",
            "src/airi5c_src_b_mux.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/modules/airi5c_fpu/airi5c_FPU_constants.vh",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v"
          ],
          "score": 0.7538461538461538
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "src/",
            "src/modules/airi5c_mul_div/src/",
            "src/modules/airi5c_fpu/"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "src/modules/airi5c_spi/src/airi5c_spi_slave.v",
            "src/modules/airi5c_gpio/src/airi5c_gpio.v",
            "src/modules/airi5c_uart/src/airi5c_uart_tx.v",
            "src/modules/airi5c_dtm/src/airi5c_dtm.v",
            "src/modules/airi5c_trng/src/airi5c_trng.v",
            "src/modules/airi5c_timer/src/airi5c_timer.v",
            "src/modules/airi5c_uart/src/airi5c_uart.v",
            "src/modules/airi5c_icap/src/airi5c_icap.v",
            "src/modules/airi5c_spi/src/airi5c_spi_master.v",
            "src/modules/airi5c_spi/src/airi5c_spi_async_fifo.v",
            "external/neoTRNG/rtl/neoTRNG.vhd",
            "src/modules/airi5c_uart/src/airi5c_uart_rx.v",
            "src/modules/airi5c_custom/src/airi5c_custom.v",
            "src/modules/airi5c_spi/src/airi5c_spi.v",
            "src/modules/airi5c_uart/src/airi5c_uart_fifo.v"
          ],
          "only_in_reference": [
            "src/modules/airi5c_fpu/airi5c_FPU_constants.vh"
          ],
          "common_files": [
            "src/airi5c_wb_src_mux.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_ctrl.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v",
            "src/airi5c_alu.v",
            "src/airi5c_debug_module.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_prebuf_fifo.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_src_b_mux.v",
            "src/airi5c_PC_mux.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/airi5c_decompression.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/airi5c_fetch.v",
            "src/airi5c_regfile.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/airi5c_EX_pregs.v",
            "src/airi5c_branch_prediction.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/airi5c_core.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/airi5c_imm_gen.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/airi5c_decode.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/airi5c_debug_rom.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/airi5c_dmem_latch.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_mem_arbiter.v"
          ],
          "total_generated": 64,
          "total_reference": 50
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'is' vs reference 'airi5c_core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/Fraunhofer-IMS/airisc_core_complex",
      "validation_time": 1758922324.078349
    },
    {
      "processor_name": "biriscv",
      "overall_score": 0.4831282051282051,
      "field_scores": {
        "top_module": 0.26000000000000006,
        "files": 0.8205128205128205,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "biriscv_frontend",
          "reference": "riscv_top",
          "score": 0.26000000000000006
        },
        "files": {
          "generated": [
            "src/core/biriscv_alu.v",
            "src/core/biriscv_csr.v",
            "src/core/biriscv_csr_regfile.v",
            "src/core/biriscv_decode.v",
            "src/core/biriscv_decoder.v",
            "src/core/biriscv_defs.v",
            "src/core/biriscv_divider.v",
            "src/core/biriscv_exec.v",
            "src/core/biriscv_fetch.v",
            "src/core/biriscv_frontend.v",
            "src/core/biriscv_issue.v",
            "src/core/biriscv_lsu.v",
            "src/core/biriscv_mmu.v",
            "src/core/biriscv_multiplier.v",
            "src/core/biriscv_npc.v",
            "src/core/biriscv_pipe_ctrl.v",
            "src/core/biriscv_regfile.v",
            "src/core/biriscv_xilinx_2r1w.v",
            "src/core/riscv_core.v",
            "src/dcache/dcache.v",
            "src/dcache/dcache_axi.v",
            "src/dcache/dcache_axi_axi.v",
            "src/dcache/dcache_core.v",
            "src/dcache/dcache_core_data_ram.v",
            "src/dcache/dcache_core_tag_ram.v",
            "src/dcache/dcache_if_pmem.v",
            "src/dcache/dcache_mux.v",
            "src/dcache/dcache_pmem_mux.v",
            "src/icache/icache.v",
            "src/icache/icache_data_ram.v",
            "src/icache/icache_tag_ram.v",
            "src/tcm/dport_axi.v",
            "src/tcm/dport_mux.v",
            "src/tcm/tcm_mem.v",
            "src/tcm/tcm_mem_pmem.v",
            "src/tcm/tcm_mem_ram.v",
            "src/top/riscv_tcm_top.v",
            "src/top/riscv_top.v"
          ],
          "reference": [
            "src/core/biriscv_alu.v",
            "src/core/biriscv_csr.v",
            "src/core/biriscv_csr_regfile.v",
            "src/core/biriscv_decode.v",
            "src/core/biriscv_decoder.v",
            "src/core/biriscv_defs.v",
            "src/core/biriscv_divider.v",
            "src/core/biriscv_exec.v",
            "src/core/biriscv_fetch.v",
            "src/core/biriscv_frontend.v",
            "src/core/biriscv_issue.v",
            "src/core/biriscv_lsu.v",
            "src/core/biriscv_mmu.v",
            "src/core/biriscv_multiplier.v",
            "src/core/biriscv_npc.v",
            "src/core/biriscv_pipe_ctrl.v",
            "src/core/biriscv_regfile.v",
            "src/core/biriscv_trace_sim.v",
            "src/core/biriscv_xilinx_2r1w.v",
            "src/core/riscv_core.v",
            "src/dcache/dcache.v",
            "src/dcache/dcache_axi.v",
            "src/dcache/dcache_axi_axi.v",
            "src/dcache/dcache_core.v",
            "src/dcache/dcache_core_data_ram.v",
            "src/dcache/dcache_core_tag_ram.v",
            "src/dcache/dcache_if_pmem.v",
            "src/dcache/dcache_mux.v",
            "src/dcache/dcache_pmem_mux.v",
            "src/icache/icache.v",
            "src/icache/icache_data_ram.v",
            "src/icache/icache_tag_ram.v",
            "src/top/riscv_top.v"
          ],
          "score": 0.8205128205128205
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "src/core",
            "src/dcache",
            "src/icache"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "src/tcm/dport_mux.v",
            "src/tcm/tcm_mem.v",
            "src/top/riscv_tcm_top.v",
            "src/tcm/tcm_mem_pmem.v",
            "src/tcm/tcm_mem_ram.v",
            "src/tcm/dport_axi.v"
          ],
          "only_in_reference": [
            "src/core/biriscv_trace_sim.v"
          ],
          "common_files": [
            "src/core/biriscv_fetch.v",
            "src/dcache/dcache.v",
            "src/core/biriscv_regfile.v",
            "src/core/biriscv_csr.v",
            "src/dcache/dcache_core_tag_ram.v",
            "src/core/biriscv_mmu.v",
            "src/core/biriscv_decode.v",
            "src/top/riscv_top.v",
            "src/dcache/dcache_pmem_mux.v",
            "src/icache/icache_data_ram.v",
            "src/icache/icache.v",
            "src/core/biriscv_exec.v",
            "src/core/biriscv_csr_regfile.v",
            "src/core/biriscv_multiplier.v",
            "src/core/biriscv_defs.v",
            "src/core/biriscv_pipe_ctrl.v",
            "src/core/biriscv_frontend.v",
            "src/dcache/dcache_core_data_ram.v",
            "src/dcache/dcache_mux.v",
            "src/dcache/dcache_core.v",
            "src/core/biriscv_npc.v",
            "src/core/biriscv_decoder.v",
            "src/core/biriscv_divider.v",
            "src/core/biriscv_issue.v",
            "src/core/biriscv_alu.v",
            "src/core/riscv_core.v",
            "src/core/biriscv_xilinx_2r1w.v",
            "src/dcache/dcache_axi_axi.v",
            "src/dcache/dcache_if_pmem.v",
            "src/core/biriscv_lsu.v",
            "src/dcache/dcache_axi.v",
            "src/icache/icache_tag_ram.v"
          ],
          "total_generated": 38,
          "total_reference": 33
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'biriscv_frontend' vs reference 'riscv_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/ultraembedded/biriscv",
      "validation_time": 1758922332.514563
    },
    {
      "processor_name": "core",
      "overall_score": 0.81,
      "field_scores": {
        "top_module": 0.7,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "MyPLL",
          "reference": "",
          "score": 0.7
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "lib/LibFPGA/VGAGenerator.v",
            "lib/LibFPGA/MyPLL.v",
            "lib/LibFPGA/BinaryCounter.v",
            "lib/LibFPGA/AutoReset.v",
            "lib/LibFPGA/LFSR.v",
            "lib/LibFPGA/LCDControler.v"
          ],
          "total_generated": 6,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'MyPLL' vs reference ''"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/RISCuinho/core",
      "validation_time": 1758922335.7560525
    },
    {
      "processor_name": "cve2",
      "overall_score": 0.4809854851031321,
      "field_scores": {
        "top_module": 0.4058823529411765,
        "files": 0.11688311688311688,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "cve2_core",
          "reference": "cve2_top",
          "score": 0.4058823529411765
        },
        "files": {
          "generated": [
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_2p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_rom_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_count_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv",
            "rtl/cve2_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pad_wrapper_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_otp_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_pkg.sv",
            "rtl/cve2_tracer_pkg.sv",
            "examples/obi2ahb/obi2ahbm_adapter.sv",
            "rtl/cve2_counter.sv",
            "rtl/cve2_csr.sv",
            "rtl/cve2_fetch_fifo.sv",
            "rtl/cve2_load_store_unit.sv",
            "rtl/cve2_prefetch_buffer.sv",
            "rtl/cve2_register_file_ff.sv",
            "shared/rtl/bus.sv",
            "shared/rtl/fpga/xilinx/clkgen_xil7series.sv",
            "shared/rtl/ram_1p.sv",
            "shared/rtl/ram_2p.sv",
            "shared/rtl/timer.sv",
            "syn/rtl/cve2_clock_gating.v",
            "syn/rtl/prim_clock_gating.v",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_fixed.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_ppc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_div.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gating_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_meas.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_timeout.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_crc32.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_diff_decode.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_dom_and_2share.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_double_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_edge_detector.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter_ctr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_2sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gate_gen.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gf_mult.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_intr_hw.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_keccak.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_max_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_msb_extend.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_multibit_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer_fifo.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_present.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pulse_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_slicer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sparse_fsm_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sram_arbiter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext_async.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subst_perm.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sum_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack_data.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_slow_fast.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_xoshiro256pp.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_inv.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xor2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_and2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_buf.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_receiver.sv",
            "rtl/cve2_branch_predict.sv",
            "rtl/cve2_id_stage.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_rom.sv",
            "rtl/cve2_multdiv_fast.sv",
            "rtl/cve2_tracer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_sender.sv",
            "rtl/cve2_pmp.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_prince.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_2p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_receiver.sv",
            "rtl/cve2_cs_registers.sv",
            "rtl/cve2_decoder.sv",
            "rtl/cve2_if_stage.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_dec.sv",
            "rtl/cve2_alu.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_scr.sv",
            "rtl/cve2_ex_block.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_dec.sv",
            "rtl/cve2_compressed_decoder.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_sender.sv",
            "rtl/cve2_controller.sv",
            "rtl/cve2_multdiv_slow.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_dec.sv",
            "rtl/cve2_wb.sv"
          ],
          "reference": [
            "rtl/cve2_pkg.sv",
            "rtl/cve2_alu.sv",
            "rtl/cve2_compressed_decoder.sv",
            "rtl/cve2_controller.sv",
            "rtl/cve2_counter.sv",
            "rtl/cve2_cs_registers.sv",
            "rtl/cve2_decoder.sv",
            "rtl/cve2_ex_block.sv",
            "rtl/cve2_fetch_fifo.sv",
            "rtl/cve2_id_stage.sv",
            "rtl/cve2_if_stage.sv",
            "rtl/cve2_load_store_unit.sv",
            "rtl/cve2_multdiv_fast.sv",
            "rtl/cve2_multdiv_slow.sv",
            "rtl/cve2_prefetch_buffer.sv",
            "rtl/cve2_register_file_ff.sv",
            "rtl/cve2_wb.sv",
            "rtl/cve2_csr.sv",
            "rtl/cve2_core.sv"
          ],
          "score": 0.11688311688311688
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "shared/rtl/ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_inv.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gate_gen.sv",
            "rtl/cve2_tracer.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "rtl/cve2_pmp.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_double_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_2p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer_fifo.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv",
            "shared/rtl/fpga/xilinx/clkgen_xil7series.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_intr_hw.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_diff_decode.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext_async.sv",
            "rtl/cve2_branch_predict.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_count_pkg.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_max_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sum_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "examples/obi2ahb/obi2ahbm_adapter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_meas.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_rom_pkg.sv",
            "shared/rtl/timer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_timeout.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pulse_sync.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_dom_and_2share.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_div.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_keccak.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack_data.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_pkg.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pad_wrapper_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_2sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_receiver.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async.sv",
            "shared/rtl/ram_2p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_slow_fast.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_ppc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gating_sync.sv",
            "syn/rtl/cve2_clock_gating.v",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_rom.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_otp_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_edge_detector.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_receiver.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "shared/rtl/bus.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_msb_extend.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_xoshiro256pp.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter_ctr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sram_arbiter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_multibit_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_fixed.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gf_mult.sv",
            "syn/rtl/prim_clock_gating.v",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subst_perm.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_prince.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_2p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_scr.sv",
            "rtl/cve2_tracer_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sparse_fsm_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_and2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_slicer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_present.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_crc32.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_dec.sv"
          ],
          "only_in_reference": [
            "rtl/cve2_core.sv"
          ],
          "common_files": [
            "rtl/cve2_register_file_ff.sv",
            "rtl/cve2_controller.sv",
            "rtl/cve2_fetch_fifo.sv",
            "rtl/cve2_multdiv_slow.sv",
            "rtl/cve2_alu.sv",
            "rtl/cve2_load_store_unit.sv",
            "rtl/cve2_ex_block.sv",
            "rtl/cve2_id_stage.sv",
            "rtl/cve2_csr.sv",
            "rtl/cve2_compressed_decoder.sv",
            "rtl/cve2_counter.sv",
            "rtl/cve2_pkg.sv",
            "rtl/cve2_prefetch_buffer.sv",
            "rtl/cve2_wb.sv",
            "rtl/cve2_multdiv_fast.sv",
            "rtl/cve2_cs_registers.sv",
            "rtl/cve2_decoder.sv",
            "rtl/cve2_if_stage.sv"
          ],
          "total_generated": 153,
          "total_reference": 19
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'cve2_core' vs reference 'cve2_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/openhwgroup/cve2",
      "validation_time": 1758922433.2985198
    },
    {
      "processor_name": "darkriscv",
      "overall_score": 0.483803037608486,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.015212150433944069,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "boards/colorlighti5/pll_ref_25MHz.v",
            "boards/colorlighti9/pll_ref_25MHz.v",
            "boards/de10nano_cyclonev_mister/_darkram.v",
            "boards/de10nano_cyclonev_mister/dut.v",
            "boards/de10nano_cyclonev_mister/rtl/pll.v",
            "boards/de10nano_cyclonev_mister/rtl/vga.v",
            "boards/de10nano_cyclonev_mister/rtl/pll/pll_0002.v",
            "boards/de10nano_cyclonev_mister/sys/arcade_video.v",
            "boards/de10nano_cyclonev_mister/sys/audio_out.v",
            "boards/de10nano_cyclonev_mister/sys/hps_io.v",
            "boards/de10nano_cyclonev_mister/sys/i2c.v",
            "boards/de10nano_cyclonev_mister/sys/i2s.v",
            "boards/de10nano_cyclonev_mister/sys/iir_filter.v",
            "boards/de10nano_cyclonev_mister/sys/osd.v",
            "boards/de10nano_cyclonev_mister/sys/pll_audio.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg.v",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi.v",
            "boards/de10nano_cyclonev_mister/sys/scandoubler.v",
            "boards/de10nano_cyclonev_mister/sys/scanlines.v",
            "boards/de10nano_cyclonev_mister/sys/sigma_delta_dac.v",
            "boards/de10nano_cyclonev_mister/sys/spdif.v",
            "boards/de10nano_cyclonev_mister/sys/sys_top.v",
            "boards/de10nano_cyclonev_mister/sys/pll_audio/pll_audio_0002.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg/altera_pll_reconfig_core.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg/altera_pll_reconfig_top.v",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi/pll_hdmi_0002.v",
            "boards/ice40_breakout_hx8k/pll.v",
            "boards/max1000_max10/_darkram.v",
            "boards/max1000_max10/dut.v",
            "boards/max1000_max10/pll.v",
            "boards/max1000_max10/pll_bb.v",
            "boards/max1000_max10/pmodbutled.v",
            "boards/max1000_max10/top.v",
            "boards/openroad/darkram.v",
            "boards/ulx3s/pll_ref_25MHz.v",
            "rtl/darkbridge.v",
            "rtl/darkcache.v",
            "rtl/darkio.v",
            "rtl/darkmac.v",
            "rtl/darkpll.v",
            "rtl/darkram.v",
            "rtl/darkriscv.v",
            "rtl/darksocv.v",
            "rtl/darkspi.v",
            "rtl/darkuart.v",
            "rtl/lib/sdram/mt48lc16m16a2_ctrl.v",
            "rtl/lib/spi/lis3dh_stub.v",
            "rtl/lib/spi/spi_master.v",
            "rtl/lib/spi/spi_master_bb.v",
            "boards/de10nano_cyclonev_mister/darkriscv_de10nano.sv",
            "boards/de10nano_cyclonev_mister/sys/alsa.sv",
            "boards/de10nano_cyclonev_mister/sys/ddr_svc.sv",
            "boards/de10nano_cyclonev_mister/sys/f2sdram_safe_terminator.sv",
            "boards/de10nano_cyclonev_mister/sys/gamma_corr.sv",
            "boards/de10nano_cyclonev_mister/sys/hdmi_config.sv",
            "boards/de10nano_cyclonev_mister/sys/hq2x.sv",
            "boards/de10nano_cyclonev_mister/sys/ltc2308.sv",
            "boards/de10nano_cyclonev_mister/sys/math.sv",
            "boards/de10nano_cyclonev_mister/sys/mcp23009.sv",
            "boards/de10nano_cyclonev_mister/sys/mt32pi.sv",
            "boards/de10nano_cyclonev_mister/sys/sd_card.sv",
            "boards/de10nano_cyclonev_mister/sys/sysmem.sv",
            "boards/de10nano_cyclonev_mister/sys/vga_out.sv",
            "boards/de10nano_cyclonev_mister/sys/video_cleaner.sv",
            "boards/de10nano_cyclonev_mister/sys/video_freak.sv",
            "boards/de10nano_cyclonev_mister/sys/video_mixer.sv",
            "boards/de10nano_cyclonev_mister/sys/ascal.vhd",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi_adj.vhd"
          ],
          "reference": [
            "rtl/darkriscv.v"
          ],
          "score": 0.015212150433944069
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "rtl"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "boards/ulx3s/pll_ref_25MHz.v",
            "boards/de10nano_cyclonev_mister/sys/f2sdram_safe_terminator.sv",
            "rtl/lib/spi/spi_master_bb.v",
            "boards/de10nano_cyclonev_mister/sys/arcade_video.v",
            "rtl/darkmac.v",
            "rtl/lib/spi/spi_master.v",
            "boards/de10nano_cyclonev_mister/sys/mcp23009.sv",
            "boards/colorlighti5/pll_ref_25MHz.v",
            "rtl/darkpll.v",
            "boards/de10nano_cyclonev_mister/sys/sysmem.sv",
            "boards/de10nano_cyclonev_mister/_darkram.v",
            "rtl/darksocv.v",
            "boards/de10nano_cyclonev_mister/sys/ltc2308.sv",
            "boards/de10nano_cyclonev_mister/sys/scanlines.v",
            "boards/max1000_max10/pmodbutled.v",
            "boards/de10nano_cyclonev_mister/sys/alsa.sv",
            "rtl/darkuart.v",
            "boards/de10nano_cyclonev_mister/sys/vga_out.sv",
            "boards/max1000_max10/top.v",
            "boards/de10nano_cyclonev_mister/rtl/vga.v",
            "rtl/darkram.v",
            "boards/de10nano_cyclonev_mister/sys/hq2x.sv",
            "boards/de10nano_cyclonev_mister/darkriscv_de10nano.sv",
            "boards/de10nano_cyclonev_mister/sys/pll_audio.v",
            "rtl/darkio.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg/altera_pll_reconfig_core.v",
            "boards/de10nano_cyclonev_mister/sys/video_freak.sv",
            "boards/de10nano_cyclonev_mister/dut.v",
            "boards/max1000_max10/pll.v",
            "rtl/darkbridge.v",
            "boards/de10nano_cyclonev_mister/sys/i2c.v",
            "rtl/lib/sdram/mt48lc16m16a2_ctrl.v",
            "rtl/darkcache.v",
            "rtl/darkspi.v",
            "rtl/lib/spi/lis3dh_stub.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg.v",
            "boards/colorlighti9/pll_ref_25MHz.v",
            "boards/de10nano_cyclonev_mister/sys/pll_audio/pll_audio_0002.v",
            "boards/de10nano_cyclonev_mister/sys/video_mixer.sv",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi/pll_hdmi_0002.v",
            "boards/de10nano_cyclonev_mister/sys/mt32pi.sv",
            "boards/de10nano_cyclonev_mister/sys/gamma_corr.sv",
            "boards/de10nano_cyclonev_mister/sys/audio_out.v",
            "boards/de10nano_cyclonev_mister/sys/video_cleaner.sv",
            "boards/de10nano_cyclonev_mister/sys/spdif.v",
            "boards/de10nano_cyclonev_mister/sys/ddr_svc.sv",
            "boards/openroad/darkram.v",
            "boards/de10nano_cyclonev_mister/sys/i2s.v",
            "boards/de10nano_cyclonev_mister/sys/math.sv",
            "boards/de10nano_cyclonev_mister/sys/hdmi_config.sv",
            "boards/ice40_breakout_hx8k/pll.v",
            "boards/de10nano_cyclonev_mister/rtl/pll/pll_0002.v",
            "boards/de10nano_cyclonev_mister/sys/sd_card.sv",
            "boards/de10nano_cyclonev_mister/sys/sigma_delta_dac.v",
            "boards/max1000_max10/pll_bb.v",
            "boards/de10nano_cyclonev_mister/sys/sys_top.v",
            "boards/de10nano_cyclonev_mister/sys/ascal.vhd",
            "boards/de10nano_cyclonev_mister/sys/iir_filter.v",
            "boards/de10nano_cyclonev_mister/sys/osd.v",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi.v",
            "boards/de10nano_cyclonev_mister/sys/pll_cfg/altera_pll_reconfig_top.v",
            "boards/max1000_max10/dut.v",
            "boards/max1000_max10/_darkram.v",
            "boards/de10nano_cyclonev_mister/sys/pll_hdmi_adj.vhd",
            "boards/de10nano_cyclonev_mister/sys/hps_io.v",
            "boards/de10nano_cyclonev_mister/rtl/pll.v",
            "boards/de10nano_cyclonev_mister/sys/scandoubler.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "rtl/darkriscv.v"
          ],
          "total_generated": 68,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/darklife/darkriscv",
      "validation_time": 1758922448.1380847
    },
    {
      "processor_name": "dv-cpu-rv",
      "overall_score": 0.48083333333333333,
      "field_scores": {
        "top_module": 0.36666666666666664,
        "files": 0.08333333333333333,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "rv_rf",
          "reference": "rv_core",
          "score": 0.36666666666666664
        },
        "files": {
          "generated": [
            "core/rtl/rv_rf.v"
          ],
          "reference": [
            "core/rtl/rv_alu.v",
            "core/rtl/rv_alu_ctrl.v",
            "core/rtl/rv_branch_predict.v",
            "core/rtl/rv_core.v",
            "core/rtl/rv_ctrl.v",
            "core/rtl/rv_div.v",
            "core/rtl/rv_forward.v",
            "core/rtl/rv_hzd_detect.v",
            "core/rtl/rv_imm_gen.v",
            "core/rtl/rv_mem_map.v",
            "core/rtl/rv_mul.v",
            "core/rtl/rv_rf.v"
          ],
          "score": 0.08333333333333333
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/rtl/rv_hzd_detect.v",
            "core/rtl/rv_imm_gen.v",
            "core/rtl/rv_alu.v",
            "core/rtl/rv_core.v",
            "core/rtl/rv_forward.v",
            "core/rtl/rv_mul.v",
            "core/rtl/rv_branch_predict.v",
            "core/rtl/rv_ctrl.v",
            "core/rtl/rv_mem_map.v",
            "core/rtl/rv_alu_ctrl.v",
            "core/rtl/rv_div.v"
          ],
          "common_files": [
            "core/rtl/rv_rf.v"
          ],
          "total_generated": 1,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'rv_rf' vs reference 'rv_core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/devindang/dv-cpu-rv",
      "validation_time": 1758922454.3499272
    },
    {
      "processor_name": "e200_opensource",
      "overall_score": 0.175,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sirv_pwm8_core",
          "reference": "e203_cpu_top",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/e203/perips/sirv_pwm8_core.v"
          ],
          "reference": [
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_oitf.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_srams.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/e203/perips",
            "rtl/e203/core"
          ],
          "reference": [
            "rtl/e203/core/"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [],
          "reference": [
            "fpga/fpga_tb_top/fpga_tb_top.v",
            "tb/tb_top.v"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/e203/perips/sirv_pwm8_core.v"
          ],
          "only_in_reference": [
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_exu_oitf.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 41
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sirv_pwm8_core' vs reference 'e203_cpu_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/SI-RISCV/e200_opensource",
      "validation_time": 1758922640.1797838
    },
    {
      "processor_name": "e203_hbirdv2",
      "overall_score": 0.255,
      "field_scores": {
        "top_module": 0.10000000000000003,
        "files": 0.0,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 0.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sirv_pmu_core",
          "reference": "e203_cpu_top",
          "score": 0.10000000000000003
        },
        "files": {
          "generated": [
            "rtl/e203/perips/sirv_pmu_core.v"
          ],
          "reference": [
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_nice.v",
            "rtl/e203/core/e203_exu_oitf.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/general/sirv_1cyc_sram_ctrl.v",
            "rtl/e203/general/sirv_gnrl_bufs.v",
            "rtl/e203/general/sirv_gnrl_dffs.v",
            "rtl/e203/general/sirv_gnrl_icbs.v",
            "rtl/e203/general/sirv_gnrl_ram.v",
            "rtl/e203/general/sirv_gnrl_xchecker.v",
            "rtl/e203/general/sirv_sim_ram.v",
            "rtl/e203/general/sirv_sram_icb_ctrl.v",
            "rtl/e203/subsys/e203_subsys_clint.v",
            "rtl/e203/subsys/e203_subsys_gfcm.v",
            "rtl/e203/subsys/e203_subsys_hclkgen.v",
            "rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v",
            "rtl/e203/subsys/e203_subsys_main.v",
            "rtl/e203/subsys/e203_subsys_mems.v",
            "rtl/e203/subsys/e203_subsys_nice_core.v",
            "rtl/e203/subsys/e203_subsys_perips.v",
            "rtl/e203/subsys/e203_subsys_plic.v",
            "rtl/e203/subsys/e203_subsys_pll.v",
            "rtl/e203/subsys/e203_subsys_pllclkdiv.v",
            "rtl/e203/subsys/e203_subsys_top.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/e203/core",
            "rtl/e203/perips/apb_i2c"
          ],
          "reference": [
            "rtl/e203/core/"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2009",
          "score": 0.0
        },
        "extra_flags": {
          "generated": [],
          "reference": [
            " -DDISABLE_SV_ASSERTION=1",
            "-gsupported-assertions"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/e203/perips/sirv_pmu_core.v"
          ],
          "only_in_reference": [
            "rtl/e203/core/e203_exu_nice.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/subsys/e203_subsys_nice_core.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/subsys/e203_subsys_gfcm.v",
            "rtl/e203/core/config.v",
            "rtl/e203/general/sirv_gnrl_icbs.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/subsys/e203_subsys_hclkgen.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/general/sirv_sim_ram.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/general/sirv_sram_icb_ctrl.v",
            "rtl/e203/subsys/e203_subsys_clint.v",
            "rtl/e203/subsys/e203_subsys_pll.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/general/sirv_gnrl_xchecker.v",
            "rtl/e203/subsys/e203_subsys_pllclkdiv.v",
            "rtl/e203/general/sirv_1cyc_sram_ctrl.v",
            "rtl/e203/subsys/e203_subsys_plic.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/subsys/e203_subsys_top.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/subsys/e203_subsys_main.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/general/sirv_gnrl_dffs.v",
            "rtl/e203/general/sirv_gnrl_bufs.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/general/sirv_gnrl_ram.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/subsys/e203_subsys_mems.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/subsys/e203_subsys_perips.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_exu_oitf.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 62
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sirv_pmu_core' vs reference 'e203_cpu_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/riscv-mcu/e203_hbirdv2",
      "validation_time": 1758922774.652419
    },
    {
      "processor_name": "fedar-f1-rv64im",
      "overall_score": 0.68,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.19999999999999998,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "src/CPU.v"
          ],
          "reference": [
            "src/ALU.v",
            "src/CPU.v",
            "src/Encoders.v",
            "src/ImmediateExtractor.v",
            "src/RegFile.v"
          ],
          "score": 0.19999999999999998
        },
        "language_version": {
          "generated": "1800-2012",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "src/ImmediateExtractor.v",
            "src/ALU.v",
            "src/Encoders.v",
            "src/RegFile.v"
          ],
          "common_files": [
            "src/CPU.v"
          ],
          "total_generated": 1,
          "total_reference": 5
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/eminfedar/fedar-f1-rv64im",
      "validation_time": 1758922777.294514
    },
    {
      "processor_name": "ibex",
      "overall_score": 0.5928494623655914,
      "field_scores": {
        "top_module": 0.9,
        "files": 0.0913978494623656,
        "include_dirs": 0.6666666666666666,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "ibex_core",
          "reference": "rtl/ibex_core",
          "score": 0.9
        },
        "files": {
          "generated": [
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_2p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_rom_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_count_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_trivium_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pad_wrapper_pkg.sv",
            "rtl/ibex_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_otp_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_pkg.sv",
            "rtl/ibex_tracer_pkg.sv",
            "rtl/ibex_csr.sv",
            "rtl/ibex_fetch_fifo.sv",
            "rtl/ibex_load_store_unit.sv",
            "rtl/ibex_prefetch_buffer.sv",
            "rtl/ibex_register_file_ff.sv",
            "rtl/ibex_register_file_fpga.sv",
            "rtl/ibex_register_file_latch.sv",
            "shared/rtl/bus.sv",
            "shared/rtl/fpga/xilinx/clkgen_xil7series.sv",
            "shared/rtl/ram_1p.sv",
            "shared/rtl/ram_2p.sv",
            "shared/rtl/timer.sv",
            "syn/rtl/prim_clock_gating.v",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_fixed.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_ppc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree_dup.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_blanker.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cdc_rand_delay.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gating_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gp_mux2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_meas.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_timeout.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_crc32.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_diff_decode.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_dom_and_2share.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_double_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_edge_detector.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync_cnt.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter_ctr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_2sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_macros.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gate_gen.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gf_mult.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_keccak.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_max_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_msb_extend.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_multibit_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_check.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_mux.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer_fifo.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_present.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pulse_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc_arb.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_we_check.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_slicer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sparse_fsm_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sram_arbiter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subst_perm.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sum_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack_data.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_slow_fast.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_xoshiro256pp.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_div.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_inv.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xnor2.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xor2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_and2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_buf.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_receiver.sv",
            "rtl/ibex_compressed_decoder.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_rom.sv",
            "rtl/ibex_branch_predict.sv",
            "rtl/ibex_tracer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_prince.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_dec.sv",
            "rtl/ibex_icache.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_sender.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_2p.sv",
            "rtl/ibex_alu.sv",
            "rtl/ibex_cs_registers.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sender.sv",
            "rtl/ibex_multdiv_slow.sv",
            "rtl/ibex_core.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_receiver.sv",
            "rtl/ibex_multdiv_fast.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sender.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_dec.sv",
            "rtl/ibex_if_stage.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_scr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_dec.sv",
            "rtl/ibex_lockstep.sv",
            "rtl/ibex_counter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi20_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_dec.sv",
            "rtl/ibex_ex_block.sv",
            "rtl/ibex_wb_stage.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2_pad.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_sync.sv",
            "rtl/ibex_id_stage.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_intr_hw.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_sender.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1r1w.sv",
            "rtl/ibex_dummy_instr.sv",
            "rtl/ibex_decoder.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sender.sv"
          ],
          "reference": [
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv",
            "rtl/ibex_pkg.sv",
            "rtl/ibex_alu.sv",
            "rtl/ibex_compressed_decoder.sv",
            "rtl/ibex_controller.sv",
            "rtl/ibex_counter.sv",
            "rtl/ibex_cs_registers.sv",
            "rtl/ibex_decoder.sv",
            "rtl/ibex_ex_block.sv",
            "rtl/ibex_id_stage.sv",
            "rtl/ibex_if_stage.sv",
            "rtl/ibex_load_store_unit.sv",
            "rtl/ibex_multdiv_slow.sv",
            "rtl/ibex_multdiv_fast.sv",
            "rtl/ibex_prefetch_buffer.sv",
            "rtl/ibex_fetch_fifo.sv",
            "rtl/ibex_register_file_ff.sv",
            "rtl/ibex_core.sv"
          ],
          "score": 0.0913978494623656
        },
        "include_dirs": {
          "generated": [
            "vendor/lowrisc_ip/dv/sv/dv_utils",
            "vendor/lowrisc_ip/ip/prim/rtl"
          ],
          "reference": [
            "rtl",
            "vendor/lowrisc_ip/ip/prim/rtl",
            "vendor/lowrisc_ip/dv/sv/dv_utils/"
          ],
          "score": 0.6666666666666666
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "shared/rtl/ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_macros.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cdc_rand_delay.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv",
            "rtl/ibex_tracer_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_inv.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gate_gen.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_double_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_2p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree_dup.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_check.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer_fifo.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_trivium_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc_arb.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi20_dec.sv",
            "shared/rtl/fpga/xilinx/clkgen_xil7series.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_intr_hw.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_diff_decode.sv",
            "rtl/ibex_dummy_instr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_count_pkg.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop_en.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_max_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sum_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_meas.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_rom_pkg.sv",
            "shared/rtl/timer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_timeout.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pulse_sync.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_dom_and_2share.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack_data.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_keccak.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gp_mux2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_pkg.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "rtl/ibex_wb_stage.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2_pad.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_pad_wrapper_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_flop_2sync.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1r1w.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_receiver.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_async.sv",
            "shared/rtl/ram_2p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_slow_fast.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_cdc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_ppc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_clock_gating_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_rom.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_otp_pkg.sv",
            "rtl/ibex_branch_predict.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sec_anchor_flop.sv",
            "rtl/ibex_tracer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_edge_detector.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_esc_receiver.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_div.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "shared/rtl/bus.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_tree.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_msb_extend.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_xoshiro256pp.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_reg_we_check.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_xor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_filter_ctr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "rtl/ibex_csr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_ext.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sram_arbiter.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_multibit_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "rtl/ibex_register_file_fpga.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_arbiter_fixed.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_xnor2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_packer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_gf_mult.sv",
            "syn/rtl/prim_clock_gating.v",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subst_perm.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_mux.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_alert_sender.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_prince.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_subreg_pkg.sv",
            "rtl/ibex_icache.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_2p_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "rtl/ibex_register_file_latch.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_blanker.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sender.sv",
            "vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_fifo_sync_cnt.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi_pkg.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_scr.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sparse_fsm_flop.sv",
            "rtl/ibex_lockstep.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_and2.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_dec.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sync_reqack.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_slicer.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_sha2.sv",
            "vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_buf.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_sync.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_present.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_crc32.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_enc.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_dec.sv"
          ],
          "only_in_reference": [
            "rtl/ibex_controller.sv"
          ],
          "common_files": [
            "rtl/ibex_prefetch_buffer.sv",
            "rtl/ibex_register_file_ff.sv",
            "vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv",
            "rtl/ibex_if_stage.sv",
            "rtl/ibex_ex_block.sv",
            "rtl/ibex_fetch_fifo.sv",
            "rtl/ibex_compressed_decoder.sv",
            "rtl/ibex_alu.sv",
            "rtl/ibex_cs_registers.sv",
            "rtl/ibex_counter.sv",
            "rtl/ibex_multdiv_slow.sv",
            "rtl/ibex_id_stage.sv",
            "rtl/ibex_pkg.sv",
            "rtl/ibex_core.sv",
            "rtl/ibex_multdiv_fast.sv",
            "rtl/ibex_decoder.sv",
            "rtl/ibex_load_store_unit.sv"
          ],
          "total_generated": 185,
          "total_reference": 18
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'ibex_core' vs reference 'rtl/ibex_core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/lowRISC/ibex",
      "validation_time": 1758922928.8770885
    },
    {
      "processor_name": "kronos",
      "overall_score": 0.8800000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/kronos_types.sv",
            "rtl/core/kronos_alu.sv",
            "rtl/core/kronos_csr.sv",
            "rtl/core/kronos_agu.sv",
            "rtl/core/kronos_EX.sv",
            "rtl/core/kronos_branch.sv",
            "rtl/core/kronos_counter64.sv",
            "rtl/core/kronos_hcu.sv",
            "rtl/core/kronos_lsu.sv",
            "rtl/core/kronos_ID.sv",
            "rtl/core/kronos_core.sv",
            "rtl/core/kronos_RF.sv",
            "rtl/core/kronos_IF.sv"
          ],
          "total_generated": 13,
          "total_reference": 13
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/SonalPinto/kronos",
      "validation_time": 1758922934.893094
    },
    {
      "processor_name": "leaf",
      "overall_score": 0.7088235294117647,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.23529411764705882,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "cpu/rtl/alu.vhdl",
            "cpu/rtl/alu_ctrl.vhdl",
            "cpu/rtl/br_detector.vhdl",
            "cpu/rtl/core.vhdl"
          ],
          "reference": [
            "cpu/rtl/core_pkg.vhdl",
            "cpu/rtl/alu.vhdl",
            "cpu/rtl/alu_ctrl.vhdl",
            "cpu/rtl/br_detector.vhdl",
            "cpu/rtl/csrs.vhdl",
            "cpu/rtl/ex_block.vhdl",
            "cpu/rtl/id_block.vhdl",
            "cpu/rtl/id_ex_stage.vhdl",
            "cpu/rtl/if_stage.vhdl",
            "cpu/rtl/imm_gen.vhdl",
            "cpu/rtl/int_strg.vhdl",
            "cpu/rtl/leaf.vhdl",
            "cpu/rtl/lsu.vhdl",
            "cpu/rtl/main_ctrl.vhdl",
            "cpu/rtl/reg_file.vhdl",
            "cpu/rtl/wb_ctrl.vhdl",
            "cpu/rtl/core.vhdl"
          ],
          "score": 0.23529411764705882
        },
        "sim_files": {
          "generated": [],
          "reference": [
            "cpu/tbs/alu_ctrl_tb.vhdl",
            "cpu/tbs/alu_tb.vhdl",
            "cpu/tbs/br_detector_tb.vhdl",
            "cpu/tbs/core_tb.vhdl",
            "cpu/tbs/csrs_tb.vhdl",
            "cpu/tbs/ex_block_tb.vhdl",
            "cpu/tbs/id_block_tb.vhdl",
            "cpu/tbs/id_ex_stage_tb.vhdl",
            "cpu/tbs/if_stage_tb.vhdl",
            "cpu/tbs/imm_gen_tb.vhdl",
            "cpu/tbs/int_strg_tb.vhdl",
            "cpu/tbs/lsu_tb.vhdl",
            "cpu/tbs/main_ctrl_tb.vhdl",
            "cpu/tbs/reg_file_tb.vhdl",
            "cpu/tbs/tbs_pkg.vhdl",
            "sim/rtl/leaf_sim.vhdl",
            "sim/rtl/leaf_sim_pkg.vhdl",
            "sim/rtl/sim_halt.vhdl",
            "sim/rtl/sim_io.vhdl",
            "sim/rtl/sim_mem.vhdl",
            "sim/rtl/sim_syscon.vhdl",
            "sim/tbs/sim_mem_tb.vhdl",
            "soc/tbs/leaf_soc_tb.vhdl",
            "soc/tbs/ram_tb.vhdl",
            "soc/tbs/soc_syscon_tb.vhdl",
            "uart/tbs/uart_tb.vhdl"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "cpu/rtl/ex_block.vhdl",
            "cpu/rtl/wb_ctrl.vhdl",
            "cpu/rtl/core_pkg.vhdl",
            "cpu/rtl/id_block.vhdl",
            "cpu/rtl/int_strg.vhdl",
            "cpu/rtl/main_ctrl.vhdl",
            "cpu/rtl/imm_gen.vhdl",
            "cpu/rtl/if_stage.vhdl",
            "cpu/rtl/leaf.vhdl",
            "cpu/rtl/lsu.vhdl",
            "cpu/rtl/reg_file.vhdl",
            "cpu/rtl/id_ex_stage.vhdl",
            "cpu/rtl/csrs.vhdl"
          ],
          "common_files": [
            "cpu/rtl/alu_ctrl.vhdl",
            "cpu/rtl/core.vhdl",
            "cpu/rtl/alu.vhdl",
            "cpu/rtl/br_detector.vhdl"
          ],
          "total_generated": 4,
          "total_reference": 17
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/daniel-santos-7/leaf",
      "validation_time": 1758922938.8062267
    },
    {
      "processor_name": "mmRISC-1",
      "overall_score": 0.22974137931034483,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.1189655172413793,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "mmRISC",
          "reference": "CPU_TOP",
          "score": 0.0
        },
        "files": {
          "generated": [
            "fpga/PLL.v",
            "fpga/PLL_bb.v",
            "fpga/RAM128KB_DP.v",
            "fpga/RAM128KB_DP_bb.v",
            "verilog/ahb_matrix/ahb_arb.v",
            "verilog/ahb_matrix/ahb_interconnect.v",
            "verilog/ahb_matrix/ahb_master_port.v",
            "verilog/ahb_matrix/ahb_slave_port.v",
            "verilog/ahb_matrix/ahb_top.v",
            "verilog/ahb_sdram/logic/ahb_lite_sdram.v",
            "verilog/ahb_sdram/model/sdr.v",
            "verilog/ahb_sdram/model/sdr_module.v",
            "verilog/chip/chip_top.v",
            "verilog/chip/chip_top_wrap.v",
            "verilog/chip/slaves_ahb.v",
            "verilog/cjtag/cjtag_2_jtag.v",
            "verilog/cjtag/cjtag_adapter.v",
            "verilog/common/defines_chip.v",
            "verilog/common/defines_core.v",
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_pipeline.v",
            "verilog/cpu/cpu_top.v",
            "verilog/debug/debug_cdc.v",
            "verilog/debug/debug_dm.v",
            "verilog/debug/debug_dtm_jtag.v",
            "verilog/debug/debug_top.v",
            "verilog/i2c/i2c.v",
            "verilog/i2c/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/trunk/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/trunk/bench/verilog/spi_slave_model.v",
            "verilog/i2c/i2c/trunk/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/trunk/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/timescale.v",
            "verilog/int_gen/int_gen.v",
            "verilog/mmRISC/bus_m_ahb.v",
            "verilog/mmRISC/csr_mtime.v",
            "verilog/mmRISC/mmRISC.v",
            "verilog/port/port.v",
            "verilog/ram/ram.v",
            "verilog/ram/ram_fpga.v",
            "verilog/spi/spi.v",
            "verilog/uart/uart.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_brg.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_fifo4.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_top.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/timescale.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v",
            "verilog/uart/sasc/trunk/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/first/tst_ds1621.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/tst_ds1621.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/tst_ds1621.vhd"
          ],
          "reference": [
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_pipeline.v",
            "verilog/cpu/cpu_top.v"
          ],
          "score": 0.1189655172413793
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "verilog/common/"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v",
            "verilog/mmRISC/mmRISC.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/debug/debug_dtm_jtag.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/trunk/bench/verilog/tst_bench_top.v",
            "verilog/ahb_matrix/ahb_interconnect.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/tst_ds1621.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/mmRISC/bus_m_ahb.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_defines.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_fifo4.v",
            "verilog/chip/slaves_ahb.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v",
            "verilog/ahb_sdram/logic/ahb_lite_sdram.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/tst_ds1621.vhd",
            "verilog/uart/sasc/tags/start/rtl/verilog/timescale.v",
            "verilog/i2c/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/first/tst_ds1621.vhd",
            "verilog/uart/sasc/trunk/rtl/verilog/timescale.v",
            "verilog/common/defines_core.v",
            "verilog/debug/debug_top.v",
            "verilog/ram/ram_fpga.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_top.vhd",
            "verilog/uart/uart.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/common/defines_chip.v",
            "verilog/debug/debug_cdc.v",
            "fpga/RAM128KB_DP.v",
            "verilog/int_gen/int_gen.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/i2c_slave_model.v",
            "verilog/cjtag/cjtag_2_jtag.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_defines.v",
            "verilog/ahb_matrix/ahb_arb.v",
            "verilog/ahb_sdram/model/sdr_module.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/trunk/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_brg.v",
            "verilog/debug/debug_dm.v",
            "fpga/RAM128KB_DP_bb.v",
            "fpga/PLL_bb.v",
            "verilog/mmRISC/csr_mtime.v",
            "verilog/ahb_matrix/ahb_master_port.v",
            "verilog/port/port.v",
            "verilog/ram/ram.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/bench/verilog/wb_master_model.v",
            "verilog/spi/spi.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/trunk/bench/verilog/spi_slave_model.v",
            "verilog/i2c/i2c.v",
            "verilog/chip/chip_top.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_top.v",
            "verilog/chip/chip_top_wrap.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v",
            "verilog/ahb_matrix/ahb_slave_port.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/timescale.v",
            "fpga/PLL.v",
            "verilog/ahb_sdram/model/sdr.v",
            "verilog/cjtag/cjtag_adapter.v",
            "verilog/ahb_matrix/ahb_top.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_bit_ctrl.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "verilog/cpu/cpu_top.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_pipeline.v"
          ],
          "total_generated": 87,
          "total_reference": 9
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'mmRISC' vs reference 'CPU_TOP'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/munetomo-maruyama/mmRISC-1",
      "validation_time": 1758923015.9131808
    },
    {
      "processor_name": "mor1kx",
      "overall_score": 0.6352083333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.020833333333333332,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/verilog/mor1kx.v"
          ],
          "reference": [
            "rtl/verilog/mor1kx-defines.v",
            "rtl/verilog/mor1kx-sprs.v",
            "rtl/verilog/mor1kx.v",
            "rtl/verilog/mor1kx_branch_prediction.v",
            "rtl/verilog/mor1kx_branch_predictor_gshare.v",
            "rtl/verilog/mor1kx_branch_predictor_saturation_counter.v",
            "rtl/verilog/mor1kx_branch_predictor_simple.v",
            "rtl/verilog/mor1kx_bus_if_wb32.v",
            "rtl/verilog/mor1kx_cache_lru.v",
            "rtl/verilog/mor1kx_cfgrs.v",
            "rtl/verilog/mor1kx_cpu.v",
            "rtl/verilog/mor1kx_cpu_cappuccino.v",
            "rtl/verilog/mor1kx_cpu_espresso.v",
            "rtl/verilog/mor1kx_cpu_prontoespresso.v",
            "rtl/verilog/mor1kx_ctrl_cappuccino.v",
            "rtl/verilog/mor1kx_ctrl_espresso.v",
            "rtl/verilog/mor1kx_ctrl_prontoespresso.v",
            "rtl/verilog/mor1kx_dcache.v",
            "rtl/verilog/mor1kx_decode.v",
            "rtl/verilog/mor1kx_decode_execute_cappuccino.v",
            "rtl/verilog/mor1kx_dmmu.v",
            "rtl/verilog/mor1kx_execute_alu.v",
            "rtl/verilog/mor1kx_execute_ctrl_cappuccino.v",
            "rtl/verilog/mor1kx_fetch_cappuccino.v",
            "rtl/verilog/mor1kx_fetch_espresso.v",
            "rtl/verilog/mor1kx_fetch_prontoespresso.v",
            "rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v",
            "rtl/verilog/mor1kx_icache.v",
            "rtl/verilog/mor1kx_immu.v",
            "rtl/verilog/mor1kx_lsu_cappuccino.v",
            "rtl/verilog/mor1kx_lsu_espresso.v",
            "rtl/verilog/mor1kx_pcu.v",
            "rtl/verilog/mor1kx_pic.v",
            "rtl/verilog/mor1kx_rf_cappuccino.v",
            "rtl/verilog/mor1kx_rf_espresso.v",
            "rtl/verilog/mor1kx_simple_dpram_sclk.v",
            "rtl/verilog/mor1kx_store_buffer.v",
            "rtl/verilog/mor1kx_ticktimer.v",
            "rtl/verilog/mor1kx_true_dpram_sclk.v",
            "rtl/verilog/mor1kx_wb_mux_cappuccino.v",
            "rtl/verilog/mor1kx_wb_mux_espresso.v",
            "rtl/verilog/pfpu32/pfpu32_addsub.v",
            "rtl/verilog/pfpu32/pfpu32_cmp.v",
            "rtl/verilog/pfpu32/pfpu32_f2i.v",
            "rtl/verilog/pfpu32/pfpu32_i2f.v",
            "rtl/verilog/pfpu32/pfpu32_muldiv.v",
            "rtl/verilog/pfpu32/pfpu32_rnd.v",
            "rtl/verilog/pfpu32/pfpu32_top.v"
          ],
          "score": 0.020833333333333332
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/verilog/mor1kx_true_dpram_sclk.v",
            "rtl/verilog/mor1kx_decode.v",
            "rtl/verilog/mor1kx_store_buffer.v",
            "rtl/verilog/mor1kx_cpu.v",
            "rtl/verilog/pfpu32/pfpu32_i2f.v",
            "rtl/verilog/mor1kx-sprs.v",
            "rtl/verilog/mor1kx_ticktimer.v",
            "rtl/verilog/mor1kx_dmmu.v",
            "rtl/verilog/mor1kx_cpu_prontoespresso.v",
            "rtl/verilog/mor1kx_execute_alu.v",
            "rtl/verilog/pfpu32/pfpu32_top.v",
            "rtl/verilog/mor1kx_pcu.v",
            "rtl/verilog/mor1kx_ctrl_espresso.v",
            "rtl/verilog/mor1kx_branch_prediction.v",
            "rtl/verilog/mor1kx-defines.v",
            "rtl/verilog/mor1kx_icache.v",
            "rtl/verilog/mor1kx_rf_cappuccino.v",
            "rtl/verilog/mor1kx_ctrl_cappuccino.v",
            "rtl/verilog/mor1kx_cpu_cappuccino.v",
            "rtl/verilog/mor1kx_ctrl_prontoespresso.v",
            "rtl/verilog/pfpu32/pfpu32_cmp.v",
            "rtl/verilog/pfpu32/pfpu32_f2i.v",
            "rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v",
            "rtl/verilog/mor1kx_branch_predictor_simple.v",
            "rtl/verilog/mor1kx_rf_espresso.v",
            "rtl/verilog/mor1kx_fetch_espresso.v",
            "rtl/verilog/pfpu32/pfpu32_addsub.v",
            "rtl/verilog/mor1kx_fetch_prontoespresso.v",
            "rtl/verilog/mor1kx_cpu_espresso.v",
            "rtl/verilog/mor1kx_cfgrs.v",
            "rtl/verilog/mor1kx_decode_execute_cappuccino.v",
            "rtl/verilog/mor1kx_fetch_cappuccino.v",
            "rtl/verilog/mor1kx_dcache.v",
            "rtl/verilog/mor1kx_pic.v",
            "rtl/verilog/mor1kx_lsu_cappuccino.v",
            "rtl/verilog/mor1kx_lsu_espresso.v",
            "rtl/verilog/mor1kx_simple_dpram_sclk.v",
            "rtl/verilog/mor1kx_wb_mux_cappuccino.v",
            "rtl/verilog/mor1kx_wb_mux_espresso.v",
            "rtl/verilog/pfpu32/pfpu32_rnd.v",
            "rtl/verilog/mor1kx_branch_predictor_gshare.v",
            "rtl/verilog/mor1kx_branch_predictor_saturation_counter.v",
            "rtl/verilog/mor1kx_cache_lru.v",
            "rtl/verilog/pfpu32/pfpu32_muldiv.v",
            "rtl/verilog/mor1kx_immu.v",
            "rtl/verilog/mor1kx_execute_ctrl_cappuccino.v",
            "rtl/verilog/mor1kx_bus_if_wb32.v"
          ],
          "common_files": [
            "rtl/verilog/mor1kx.v"
          ],
          "total_generated": 1,
          "total_reference": 48
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/openrisc/mor1kx",
      "validation_time": 1758923042.819551
    },
    {
      "processor_name": "mriscv",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "mriscvcore/mriscvcore.v",
            "mriscvcore/FSM/FSM.v",
            "mriscvcore/REG_FILE/REG_FILE.v",
            "mriscvcore/ALU/ALU.v",
            "mriscvcore/MULT/MULT.v",
            "mriscvcore/UTILITIES/UTILITY.v",
            "mriscvcore/IRQ/IRQ.v",
            "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v",
            "mriscvcore/DECO_INSTR/DECO_INSTR.v"
          ],
          "total_generated": 9,
          "total_reference": 9
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/onchipuis/mriscv",
      "validation_time": 1758923051.365133
    },
    {
      "processor_name": "nerv",
      "overall_score": 0.6657142857142857,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.14285714285714285,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "axi_cache/axi_ram.v",
            "examples/icebreaker/top.v",
            "nerv.sv",
            "nervsoc.sv",
            "axi_cache/nerv_axi_cache.sv",
            "axi_cache/nerv_axi_cache_dcache.sv",
            "axi_cache/nerv_axi_cache_icache.sv"
          ],
          "reference": [
            "nerv.sv"
          ],
          "score": 0.14285714285714285
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "axi_cache/axi_ram.v",
            "axi_cache/nerv_axi_cache.sv",
            "axi_cache/nerv_axi_cache_dcache.sv",
            "nervsoc.sv",
            "axi_cache/nerv_axi_cache_icache.sv",
            "examples/icebreaker/top.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "nerv.sv"
          ],
          "total_generated": 7,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/YosysHQ/nerv",
      "validation_time": 1758923054.274057
    },
    {
      "processor_name": "nox",
      "overall_score": 0.5029372197309416,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.07174887892376682,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "nox_coremark",
          "reference": "nox",
          "score": 0.7
        },
        "files": {
          "generated": [
            "synth/prim/rtl/prim_sha2_pkg.sv",
            "synth/prim/rtl/prim_trivium_pkg.sv",
            "rtl/inc/nox_utils_pkg.sv",
            "synth/prim/rtl/prim_alert_pkg.sv",
            "synth/prim/rtl/prim_esc_pkg.sv",
            "synth/prim/rtl/prim_rom_pkg.sv",
            "synth/prim/rtl/prim_ram_1p_pkg.sv",
            "synth/prim/rtl/prim_otp_pkg.sv",
            "synth/prim/rtl/prim_pad_wrapper_pkg.sv",
            "synth/prim/rtl/prim_ram_2p_pkg.sv",
            "synth/prim/rtl/prim_subreg_pkg.sv",
            "synth/prim/rtl/prim_util_pkg.sv",
            "bus_arch_sv_pkg/amba_axi_pkg.sv",
            "synth/prim/rtl/prim_mubi_pkg.sv",
            "bus_arch_sv_pkg/amba_ahb_pkg.sv",
            "synth/prim/rtl/prim_secded_pkg.sv",
            "synth/prim/rtl/prim_cipher_pkg.sv",
            "bus_arch_sv_pkg/intel_avalon_pkg.sv",
            "rtl/reset_sync.sv",
            "sw/coremark/boot_rom.sv",
            "synth/prim/rtl/prim_arbiter_fixed.sv",
            "synth/prim/rtl/prim_arbiter_ppc.sv",
            "synth/prim/rtl/prim_arbiter_tree.sv",
            "synth/prim/rtl/prim_arbiter_tree_dup.sv",
            "synth/prim/rtl/prim_blanker.sv",
            "synth/prim/rtl/prim_cdc_rand_delay.sv",
            "synth/prim/rtl/prim_clock_gating_sync.sv",
            "synth/prim/rtl/prim_clock_gp_mux2.sv",
            "synth/prim/rtl/prim_clock_meas.sv",
            "synth/prim/rtl/prim_clock_timeout.sv",
            "synth/prim/rtl/prim_count.sv",
            "synth/prim/rtl/prim_crc32.sv",
            "synth/prim/rtl/prim_diff_decode.sv",
            "synth/prim/rtl/prim_dom_and_2share.sv",
            "synth/prim/rtl/prim_double_lfsr.sv",
            "synth/prim/rtl/prim_edge_detector.sv",
            "synth/prim/rtl/prim_fifo_async.sv",
            "synth/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "synth/prim/rtl/prim_fifo_sync.sv",
            "synth/prim/rtl/prim_fifo_sync_cnt.sv",
            "synth/prim/rtl/prim_filter.sv",
            "synth/prim/rtl/prim_filter_ctr.sv",
            "synth/prim/rtl/prim_flop_2sync.sv",
            "synth/prim/rtl/prim_flop_macros.sv",
            "synth/prim/rtl/prim_gate_gen.sv",
            "synth/prim/rtl/prim_gf_mult.sv",
            "synth/prim/rtl/prim_keccak.sv",
            "synth/prim/rtl/prim_lfsr.sv",
            "synth/prim/rtl/prim_max_tree.sv",
            "synth/prim/rtl/prim_msb_extend.sv",
            "synth/prim/rtl/prim_multibit_sync.sv",
            "synth/prim/rtl/prim_onehot_check.sv",
            "synth/prim/rtl/prim_onehot_enc.sv",
            "synth/prim/rtl/prim_onehot_mux.sv",
            "synth/prim/rtl/prim_packer.sv",
            "synth/prim/rtl/prim_packer_fifo.sv",
            "synth/prim/rtl/prim_present.sv",
            "synth/prim/rtl/prim_pulse_sync.sv",
            "synth/prim/rtl/prim_reg_cdc.sv",
            "synth/prim/rtl/prim_reg_cdc_arb.sv",
            "synth/prim/rtl/prim_reg_we_check.sv",
            "synth/prim/rtl/prim_sec_anchor_buf.sv",
            "synth/prim/rtl/prim_sec_anchor_flop.sv",
            "synth/prim/rtl/prim_secded_22_16_dec.sv",
            "synth/prim/rtl/prim_secded_22_16_enc.sv",
            "synth/prim/rtl/prim_secded_28_22_dec.sv",
            "synth/prim/rtl/prim_secded_28_22_enc.sv",
            "synth/prim/rtl/prim_secded_39_32_dec.sv",
            "synth/prim/rtl/prim_secded_39_32_enc.sv",
            "synth/prim/rtl/prim_secded_64_57_dec.sv",
            "synth/prim/rtl/prim_secded_64_57_enc.sv",
            "synth/prim/rtl/prim_secded_72_64_dec.sv",
            "synth/prim/rtl/prim_secded_72_64_enc.sv",
            "synth/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "synth/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "synth/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "synth/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "synth/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "synth/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "synth/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "synth/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "synth/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "synth/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "synth/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "synth/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "synth/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "synth/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "synth/prim/rtl/prim_slicer.sv",
            "synth/prim/rtl/prim_sparse_fsm_flop.sv",
            "synth/prim/rtl/prim_sram_arbiter.sv",
            "synth/prim/rtl/prim_subreg_ext.sv",
            "synth/prim/rtl/prim_subst_perm.sv",
            "synth/prim/rtl/prim_sum_tree.sv",
            "synth/prim/rtl/prim_sync_reqack.sv",
            "synth/prim/rtl/prim_sync_reqack_data.sv",
            "synth/prim/rtl/prim_sync_slow_fast.sv",
            "synth/prim/rtl/prim_xoshiro256pp.sv",
            "synth/prim_generic/rtl/prim_generic_and2.sv",
            "synth/prim_generic/rtl/prim_generic_buf.sv",
            "synth/prim_generic/rtl/prim_generic_clock_buf.sv",
            "synth/prim_generic/rtl/prim_generic_clock_div.sv",
            "synth/prim_generic/rtl/prim_generic_clock_gating.sv",
            "synth/prim_generic/rtl/prim_generic_clock_inv.sv",
            "synth/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "synth/prim_generic/rtl/prim_generic_flop.sv",
            "synth/prim_generic/rtl/prim_generic_flop_en.sv",
            "synth/prim_generic/rtl/prim_generic_usb_diff_rx.sv",
            "synth/prim_generic/rtl/prim_generic_xnor2.sv",
            "synth/prim_generic/rtl/prim_generic_xor2.sv",
            "synth/rtl/prim_clock_gating.v",
            "xlnx/rtl/cdc_2ff_sync.sv",
            "xlnx/rtl/cdc_async_fifo.sv",
            "xlnx/rtl/clk_mgmt.sv",
            "xlnx/rtl/verilog-axi/rtl/arbiter.v",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter.v",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter.v",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_cdma.v",
            "xlnx/rtl/verilog-axi/rtl/axi_cdma_desc_mux.v",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar.v",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_addr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_desc_mux.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dp_ram.v",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo.v",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_interconnect.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_rd_if.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_if.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_rd_if.v",
            "xlnx/rtl/verilog-axi/rtl/axi_register.v",
            "xlnx/rtl/verilog-axi/rtl/axi_register_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_register_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter.v",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc.v",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_addr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_dp_ram.v",
            "xlnx/rtl/verilog-axi/rtl/axil_interconnect.v",
            "xlnx/rtl/verilog-axi/rtl/axil_ram.v",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if.v",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axil_register.v",
            "xlnx/rtl/verilog-axi/rtl/axil_register_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_register_wr.v",
            "xlnx/rtl/verilog-axi/rtl/priority_encoder.v",
            "xlnx/rtl/wbuart32/bench/verilog/helloworld.v",
            "xlnx/rtl/wbuart32/bench/verilog/speechfifo.v",
            "xlnx/rtl/wbuart32/rtl/axiluart.v",
            "xlnx/rtl/wbuart32/rtl/rxuart.v",
            "xlnx/rtl/wbuart32/rtl/rxuartlite.v",
            "xlnx/rtl/wbuart32/rtl/skidbuffer.v",
            "xlnx/rtl/wbuart32/rtl/txuartlite.v",
            "xlnx/rtl/wbuart32/rtl/ufifo.v",
            "xlnx/rtl/wbuart32/rtl/wbuart.v",
            "synth/prim/rtl/prim_alert_receiver.sv",
            "xlnx/rtl/axi_mem_wrapper_coremark.sv",
            "rtl/wb.sv",
            "synth/prim/rtl/prim_intr_hw.sv",
            "synth/prim/rtl/prim_mubi16_dec.sv",
            "synth/prim/rtl/prim_mubi4_dec.sv",
            "synth/prim/rtl/prim_esc_sender.sv",
            "synth/prim_generic/rtl/prim_generic_ram_1r1w.sv",
            "synth/prim/rtl/prim_alert_sender.sv",
            "synth/prim/rtl/prim_esc_receiver.sv",
            "synth/prim/rtl/prim_mubi8_dec.sv",
            "xlnx/rtl/axi_rom_wrapper.sv",
            "synth/prim/rtl/prim_prince.sv",
            "synth/prim/rtl/prim_sha2.sv",
            "rtl/execute.sv",
            "xlnx/rtl/axi_mem_wrapper.sv",
            "synth/prim/rtl/prim_mubi12_dec.sv",
            "rtl/fetch.sv",
            "synth/prim_generic/rtl/prim_generic_rom.sv",
            "xlnx/rtl/axi_gpio.sv",
            "rtl/nox.sv",
            "rtl/cb_to_ahb.sv",
            "xlnx/rtl/wbuart32/rtl/txuart.v",
            "synth/prim/rtl/prim_ram_1p_scr.sv",
            "synth/prim/rtl/prim_sha2_pad.sv",
            "xlnx/rtl/rst_ctrl.sv",
            "xlnx/rtl/axi_mtimer.sv",
            "xlnx/rtl/nox_wrapper.sv",
            "synth/prim_generic/rtl/prim_generic_ram_2p.sv",
            "rtl/lsu.sv",
            "synth/prim_generic/rtl/prim_generic_ram_1p.sv",
            "rtl/decode.sv",
            "rtl/skid_buffer.sv",
            "synth/prim/rtl/prim_mubi16_sender.sv",
            "synth/prim/rtl/prim_sha2_32.sv",
            "rtl/cb_to_axi.sv",
            "xlnx/rtl/axi_uart_wrapper.sv",
            "rtl/csr.sv",
            "rtl/register_file.sv"
          ],
          "reference": [
            "bus_arch_sv_pkg/amba_ahb_pkg.sv",
            "bus_arch_sv_pkg/amba_axi_pkg.sv",
            "bus_arch_sv_pkg/intel_avalon_pkg.sv",
            "rtl/cb_to_ahb.sv",
            "rtl/cb_to_axi.sv",
            "rtl/csr.sv",
            "rtl/decode.sv",
            "rtl/execute.sv",
            "rtl/fetch.sv",
            "rtl/fifo_nox.sv",
            "rtl/lsu.sv",
            "rtl/nox.sv",
            "rtl/register_file.sv",
            "rtl/reset_sync.sv",
            "rtl/skid_buffer.sv",
            "rtl/wb.sv",
            "rtl/inc/nox_utils_pkg.sv"
          ],
          "score": 0.07174887892376682
        },
        "include_dirs": {
          "generated": [
            "rtl/inc",
            "synth/prim/rtl"
          ],
          "reference": [],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "synth/prim/rtl/prim_trivium_pkg.sv",
            "synth/prim/rtl/prim_double_lfsr.sv",
            "synth/prim/rtl/prim_secded_72_64_dec.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar.v",
            "synth/prim/rtl/prim_onehot_mux.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_dp_ram.v",
            "synth/prim/rtl/prim_intr_hw.sv",
            "synth/prim/rtl/prim_util_pkg.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter.v",
            "synth/prim/rtl/prim_sum_tree.sv",
            "synth/prim/rtl/prim_sync_reqack_data.sv",
            "xlnx/rtl/verilog-axi/rtl/arbiter.v",
            "synth/prim/rtl/prim_fifo_sync.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_wr.v",
            "synth/prim/rtl/prim_mubi8_dec.sv",
            "synth/prim/rtl/prim_arbiter_ppc.sv",
            "synth/prim/rtl/prim_packer_fifo.sv",
            "synth/prim/rtl/prim_sha2.sv",
            "xlnx/rtl/axi_mem_wrapper.sv",
            "synth/prim/rtl/prim_mubi12_dec.sv",
            "synth/prim/rtl/prim_packer.sv",
            "synth/prim/rtl/prim_reg_cdc.sv",
            "synth/prim/rtl/prim_fifo_async.sv",
            "synth/prim/rtl/prim_secded_inv_72_64_enc.sv",
            "synth/prim/rtl/prim_secded_28_22_dec.sv",
            "synth/prim/rtl/prim_esc_pkg.sv",
            "xlnx/rtl/rst_ctrl.sv",
            "xlnx/rtl/cdc_async_fifo.sv",
            "synth/prim/rtl/prim_otp_pkg.sv",
            "synth/prim/rtl/prim_sync_slow_fast.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_register.v",
            "synth/prim/rtl/prim_fifo_async_sram_adapter.sv",
            "synth/prim/rtl/prim_secded_28_22_enc.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter_wr.v",
            "sw/coremark/boot_rom.sv",
            "synth/prim/rtl/prim_arbiter_tree_dup.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter.v",
            "synth/prim/rtl/prim_arbiter_tree.sv",
            "synth/prim/rtl/prim_ram_2p_pkg.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if_rd.v",
            "xlnx/rtl/axi_uart_wrapper.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_ram.v",
            "synth/prim/rtl/prim_arbiter_fixed.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo.v",
            "synth/prim/rtl/prim_secded_22_16_enc.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo_wr.v",
            "synth/prim/rtl/prim_subreg_pkg.sv",
            "synth/prim/rtl/prim_secded_hamming_39_32_dec.sv",
            "synth/prim/rtl/prim_sram_arbiter.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_interconnect.v",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc.v",
            "synth/prim/rtl/prim_reg_we_check.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_cdma.v",
            "synth/prim/rtl/prim_secded_inv_39_32_enc.sv",
            "synth/prim/rtl/prim_blanker.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar.v",
            "xlnx/rtl/wbuart32/rtl/wbuart.v",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_desc_mux.v",
            "synth/prim/rtl/prim_clock_gp_mux2.sv",
            "synth/prim/rtl/prim_gf_mult.sv",
            "synth/prim/rtl/prim_alert_sender.sv",
            "synth/prim/rtl/prim_secded_hamming_76_68_enc.sv",
            "synth/prim/rtl/prim_edge_detector.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
            "synth/prim/rtl/prim_prince.sv",
            "synth/prim/rtl/prim_secded_inv_28_22_enc.sv",
            "synth/prim/rtl/prim_msb_extend.sv",
            "xlnx/rtl/axi_gpio.sv",
            "synth/prim/rtl/prim_secded_hamming_72_64_dec.sv",
            "synth/prim_generic/rtl/prim_generic_clock_inv.sv",
            "synth/prim/rtl/prim_reg_cdc_arb.sv",
            "synth/prim/rtl/prim_secded_22_16_dec.sv",
            "synth/prim/rtl/prim_keccak.sv",
            "synth/prim_generic/rtl/prim_generic_ram_2p.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_register_wr.v",
            "synth/prim_generic/rtl/prim_generic_ram_1p.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter.v",
            "xlnx/rtl/verilog-axi/rtl/priority_encoder.v",
            "synth/prim/rtl/prim_mubi16_sender.sv",
            "xlnx/rtl/cdc_2ff_sync.sv",
            "synth/prim/rtl/prim_dom_and_2share.sv",
            "synth/prim/rtl/prim_clock_gating_sync.sv",
            "synth/prim/rtl/prim_sha2_32.sv",
            "synth/prim_generic/rtl/prim_generic_flop.sv",
            "synth/prim/rtl/prim_xoshiro256pp.sv",
            "xlnx/rtl/wbuart32/rtl/ufifo.v",
            "synth/prim/rtl/prim_diff_decode.sv",
            "synth/prim/rtl/prim_secded_64_57_enc.sv",
            "synth/prim_generic/rtl/prim_generic_clock_buf.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_register.v",
            "xlnx/rtl/wbuart32/rtl/skidbuffer.v",
            "synth/prim/rtl/prim_secded_inv_39_32_dec.sv",
            "synth/prim_generic/rtl/prim_generic_clock_div.sv",
            "xlnx/rtl/axi_mem_wrapper_coremark.sv",
            "synth/prim/rtl/prim_sync_reqack.sv",
            "synth/prim_generic/rtl/prim_generic_buf.sv",
            "synth/prim_generic/rtl/prim_generic_xor2.sv",
            "synth/prim/rtl/prim_mubi16_dec.sv",
            "synth/prim/rtl/prim_mubi4_dec.sv",
            "synth/prim/rtl/prim_esc_sender.sv",
            "synth/prim/rtl/prim_cipher_pkg.sv",
            "synth/prim/rtl/prim_onehot_check.sv",
            "synth/prim/rtl/prim_secded_hamming_76_68_dec.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_rd_if.v",
            "synth/prim/rtl/prim_alert_pkg.sv",
            "synth/prim/rtl/prim_rom_pkg.sv",
            "synth/prim/rtl/prim_filter_ctr.sv",
            "synth/prim/rtl/prim_pad_wrapper_pkg.sv",
            "synth/rtl/prim_clock_gating.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_addr.v",
            "synth/prim/rtl/prim_cdc_rand_delay.sv",
            "synth/prim/rtl/prim_sec_anchor_buf.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
            "synth/prim_generic/rtl/prim_generic_rom.sv",
            "synth/prim/rtl/prim_esc_receiver.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_if.v",
            "synth/prim/rtl/prim_flop_macros.sv",
            "synth/prim/rtl/prim_max_tree.sv",
            "xlnx/rtl/wbuart32/rtl/txuart.v",
            "synth/prim_generic/rtl/prim_generic_flop_en.sv",
            "synth/prim_generic/rtl/prim_generic_usb_diff_rx.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_register_rd.v",
            "xlnx/rtl/axi_mtimer.sv",
            "xlnx/rtl/nox_wrapper.sv",
            "synth/prim/rtl/prim_pulse_sync.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_adapter_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_rd_if.v",
            "synth/prim/rtl/prim_present.sv",
            "synth/prim/rtl/prim_secded_inv_72_64_dec.sv",
            "xlnx/rtl/wbuart32/rtl/rxuartlite.v",
            "xlnx/rtl/verilog-axi/rtl/axi_register_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter_rd.v",
            "synth/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
            "synth/prim/rtl/prim_secded_39_32_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_39_32_enc.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_crossbar_addr.v",
            "synth/prim/rtl/prim_secded_hamming_22_16_dec.sv",
            "synth/prim/rtl/prim_gate_gen.sv",
            "xlnx/rtl/clk_mgmt.sv",
            "synth/prim/rtl/prim_secded_inv_64_57_dec.sv",
            "synth/prim/rtl/prim_secded_hamming_72_64_enc.sv",
            "synth/prim/rtl/prim_clock_meas.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_dp_ram.v",
            "xlnx/rtl/wbuart32/rtl/txuartlite.v",
            "synth/prim/rtl/prim_alert_receiver.sv",
            "synth/prim_generic/rtl/prim_generic_clock_mux2.sv",
            "synth/prim/rtl/prim_clock_timeout.sv",
            "synth/prim_generic/rtl/prim_generic_xnor2.sv",
            "synth/prim/rtl/prim_flop_2sync.sv",
            "synth/prim/rtl/prim_secded_64_57_dec.sv",
            "synth/prim/rtl/prim_ram_1p_pkg.sv",
            "synth/prim_generic/rtl/prim_generic_ram_1r1w.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_interconnect.v",
            "synth/prim/rtl/prim_sha2_pkg.sv",
            "synth/prim/rtl/prim_secded_39_32_enc.sv",
            "xlnx/rtl/axi_rom_wrapper.sv",
            "synth/prim/rtl/prim_crc32.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_cdma_desc_mux.v",
            "xlnx/rtl/wbuart32/rtl/rxuart.v",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_rd.v",
            "synth/prim/rtl/prim_secded_pkg.sv",
            "synth/prim/rtl/prim_subst_perm.sv",
            "synth/prim/rtl/prim_sha2_pad.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc_wr.v",
            "xlnx/rtl/wbuart32/rtl/axiluart.v",
            "synth/prim/rtl/prim_ram_1p_scr.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_ram.v",
            "synth/prim/rtl/prim_secded_inv_28_22_dec.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_reg_if.v",
            "synth/prim/rtl/prim_filter.sv",
            "synth/prim_generic/rtl/prim_generic_and2.sv",
            "synth/prim/rtl/prim_count.sv",
            "synth/prim/rtl/prim_subreg_ext.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_dma_wr.v",
            "xlnx/rtl/verilog-axi/rtl/axi_fifo_rd.v",
            "xlnx/rtl/verilog-axi/rtl/axil_cdc_rd.v",
            "synth/prim/rtl/prim_secded_72_64_enc.sv",
            "synth/prim/rtl/prim_lfsr.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_crossbar_wr.v",
            "synth/prim/rtl/prim_multibit_sync.sv",
            "synth/prim/rtl/prim_sparse_fsm_flop.sv",
            "synth/prim/rtl/prim_secded_inv_22_16_enc.sv",
            "xlnx/rtl/wbuart32/bench/verilog/helloworld.v",
            "synth/prim_generic/rtl/prim_generic_clock_gating.sv",
            "synth/prim/rtl/prim_slicer.sv",
            "synth/prim/rtl/prim_secded_inv_22_16_dec.sv",
            "synth/prim/rtl/prim_secded_inv_64_57_enc.sv",
            "synth/prim/rtl/prim_fifo_sync_cnt.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
            "xlnx/rtl/verilog-axi/rtl/axi_adapter_wr.v",
            "synth/prim/rtl/prim_onehot_enc.sv",
            "synth/prim/rtl/prim_secded_hamming_22_16_enc.sv",
            "synth/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
            "synth/prim/rtl/prim_mubi_pkg.sv",
            "xlnx/rtl/verilog-axi/rtl/axil_register_wr.v",
            "synth/prim/rtl/prim_sec_anchor_flop.sv",
            "xlnx/rtl/wbuart32/bench/verilog/speechfifo.v"
          ],
          "only_in_reference": [
            "rtl/fifo_nox.sv"
          ],
          "common_files": [
            "rtl/inc/nox_utils_pkg.sv",
            "rtl/skid_buffer.sv",
            "rtl/register_file.sv",
            "rtl/decode.sv",
            "rtl/execute.sv",
            "rtl/wb.sv",
            "rtl/cb_to_axi.sv",
            "rtl/fetch.sv",
            "bus_arch_sv_pkg/amba_axi_pkg.sv",
            "rtl/csr.sv",
            "rtl/lsu.sv",
            "bus_arch_sv_pkg/amba_ahb_pkg.sv",
            "rtl/nox.sv",
            "rtl/cb_to_ahb.sv",
            "rtl/reset_sync.sv",
            "bus_arch_sv_pkg/intel_avalon_pkg.sv"
          ],
          "total_generated": 222,
          "total_reference": 17
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'nox_coremark' vs reference 'nox'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/aignacio/nox",
      "validation_time": 1758923268.4557335
    },
    {
      "processor_name": "picorv32",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "picorv32.v"
          ],
          "total_generated": 1,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/YosysHQ/picorv32",
      "validation_time": 1758923271.591772
    },
    {
      "processor_name": "potato",
      "overall_score": 0.56625,
      "field_scores": {
        "top_module": 0.2,
        "files": 0.625,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "pp_core",
          "reference": "pp_potato",
          "score": 0.2
        },
        "files": {
          "generated": [
            "src/pp_alu.vhd",
            "src/pp_alu_control_unit.vhd",
            "src/pp_alu_mux.vhd",
            "src/pp_comparator.vhd",
            "src/pp_constants.vhd",
            "src/pp_control_unit.vhd",
            "src/pp_core.vhd",
            "src/pp_csr_unit.vhd",
            "src/pp_decode.vhd",
            "src/pp_execute.vhd",
            "src/pp_fetch.vhd",
            "src/pp_icache.vhd",
            "src/pp_memory.vhd",
            "src/pp_register_file.vhd",
            "src/pp_utilities.vhd"
          ],
          "reference": [
            "src/pp_alu.vhd",
            "src/pp_alu_control_unit.vhd",
            "src/pp_alu_mux.vhd",
            "src/pp_comparator.vhd",
            "src/pp_constants.vhd",
            "src/pp_control_unit.vhd",
            "src/pp_core.vhd",
            "src/pp_counter.vhd",
            "src/pp_csr.vhd",
            "src/pp_csr_alu.vhd",
            "src/pp_csr_unit.vhd",
            "src/pp_decode.vhd",
            "src/pp_execute.vhd",
            "src/pp_fetch.vhd",
            "src/pp_icache.vhd",
            "src/pp_imm_decoder.vhd",
            "src/pp_memory.vhd",
            "src/pp_register_file.vhd",
            "src/pp_types.vhd",
            "src/pp_utilities.vhd",
            "src/pp_wb_adapter.vhd",
            "src/pp_wb_arbiter.vhd",
            "src/pp_writeback.vhd",
            "src/pp_potato.vhd"
          ],
          "score": 0.625
        },
        "sim_files": {
          "generated": [],
          "reference": [
            "example/tb_toplevel.vhd",
            "testbenches/tb_processor.vhd",
            "testbenches/tb_soc.vhd",
            "testbenches/tb_soc_gpio.vhd",
            "testbenches/tb_soc_intercon.vhd",
            "testbenches/tb_soc_memory.vhd",
            "testbenches/tb_soc_timer.vhd",
            "testbenches/tb_soc_uart.vhd"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "src/pp_potato.vhd",
            "src/pp_counter.vhd",
            "src/pp_writeback.vhd",
            "src/pp_wb_adapter.vhd",
            "src/pp_csr.vhd",
            "src/pp_wb_arbiter.vhd",
            "src/pp_csr_alu.vhd",
            "src/pp_imm_decoder.vhd",
            "src/pp_types.vhd"
          ],
          "common_files": [
            "src/pp_execute.vhd",
            "src/pp_constants.vhd",
            "src/pp_fetch.vhd",
            "src/pp_utilities.vhd",
            "src/pp_alu_control_unit.vhd",
            "src/pp_core.vhd",
            "src/pp_icache.vhd",
            "src/pp_memory.vhd",
            "src/pp_control_unit.vhd",
            "src/pp_decode.vhd",
            "src/pp_alu.vhd",
            "src/pp_csr_unit.vhd",
            "src/pp_register_file.vhd",
            "src/pp_alu_mux.vhd",
            "src/pp_comparator.vhd"
          ],
          "total_generated": 15,
          "total_reference": 24
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'pp_core' vs reference 'pp_potato'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/skordal/potato",
      "validation_time": 1758923275.7726612
    },
    {
      "processor_name": "pulpino",
      "overall_score": 0.5673529411764706,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.029411764705882353,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "rstgen",
          "reference": "",
          "score": 0.7
        },
        "files": {
          "generated": [
            "rtl/components/rstgen.sv"
          ],
          "reference": [
            "rtl/apb_mock_uart.sv",
            "rtl/axi2apb_wrap.sv",
            "rtl/axi_mem_if_SP_wrap.sv",
            "rtl/axi_node_intf_wrap.sv",
            "rtl/axi_slice_wrap.sv",
            "rtl/axi_spi_slave_wrap.sv",
            "rtl/boot_code.sv",
            "rtl/boot_rom_wrap.sv",
            "rtl/clk_rst_gen.sv",
            "rtl/core2axi_wrap.sv",
            "rtl/core_region.sv",
            "rtl/dp_ram_wrap.sv",
            "rtl/instr_ram_wrap.sv",
            "rtl/periph_bus_wrap.sv",
            "rtl/peripherals.sv",
            "rtl/pulpino_top.sv",
            "rtl/ram_mux.sv",
            "rtl/random_stalls.sv",
            "rtl/sp_ram_wrap.sv",
            "rtl/components/cluster_clock_gating.sv",
            "rtl/components/cluster_clock_inverter.sv",
            "rtl/components/cluster_clock_mux2.sv",
            "rtl/components/dp_ram.sv",
            "rtl/components/generic_fifo.sv",
            "rtl/components/pulp_clock_gating.sv",
            "rtl/components/pulp_clock_inverter.sv",
            "rtl/components/pulp_clock_mux2.sv",
            "rtl/components/rstgen.sv",
            "rtl/components/sp_ram.sv",
            "rtl/includes/apb_bus.sv",
            "rtl/includes/apu_defines.sv",
            "rtl/includes/axi_bus.sv",
            "rtl/includes/config.sv",
            "rtl/includes/debug_bus.sv"
          ],
          "score": 0.029411764705882353
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/includes/apb_bus.sv",
            "rtl/axi_node_intf_wrap.sv",
            "rtl/random_stalls.sv",
            "rtl/components/cluster_clock_mux2.sv",
            "rtl/components/cluster_clock_gating.sv",
            "rtl/core2axi_wrap.sv",
            "rtl/axi_mem_if_SP_wrap.sv",
            "rtl/includes/axi_bus.sv",
            "rtl/dp_ram_wrap.sv",
            "rtl/components/sp_ram.sv",
            "rtl/components/dp_ram.sv",
            "rtl/apb_mock_uart.sv",
            "rtl/components/cluster_clock_inverter.sv",
            "rtl/axi_spi_slave_wrap.sv",
            "rtl/periph_bus_wrap.sv",
            "rtl/axi_slice_wrap.sv",
            "rtl/includes/config.sv",
            "rtl/components/generic_fifo.sv",
            "rtl/components/pulp_clock_mux2.sv",
            "rtl/core_region.sv",
            "rtl/instr_ram_wrap.sv",
            "rtl/includes/apu_defines.sv",
            "rtl/clk_rst_gen.sv",
            "rtl/boot_code.sv",
            "rtl/axi2apb_wrap.sv",
            "rtl/includes/debug_bus.sv",
            "rtl/sp_ram_wrap.sv",
            "rtl/ram_mux.sv",
            "rtl/components/pulp_clock_gating.sv",
            "rtl/boot_rom_wrap.sv",
            "rtl/peripherals.sv",
            "rtl/components/pulp_clock_inverter.sv",
            "rtl/pulpino_top.sv"
          ],
          "common_files": [
            "rtl/components/rstgen.sv"
          ],
          "total_generated": 1,
          "total_reference": 34
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'rstgen' vs reference ''"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/pulp-platform/pulpino",
      "validation_time": 1758923282.3601556
    },
    {
      "processor_name": "riscado-v",
      "overall_score": 0.2,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "GPU",
          "reference": "RISCV",
          "score": 0.0
        },
        "files": {
          "generated": [
            "clk_divider.v",
            "gpu.v",
            "vga_encoder.v",
            "vram.v"
          ],
          "reference": [
            "alu.v",
            "control_unit.v",
            "program_counter.v",
            "register_file.v",
            "riscv.v",
            "load_store.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "./"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "gpu.v",
            "vga_encoder.v",
            "vram.v",
            "clk_divider.v"
          ],
          "only_in_reference": [
            "riscv.v",
            "register_file.v",
            "alu.v",
            "program_counter.v",
            "control_unit.v",
            "load_store.v"
          ],
          "common_files": [],
          "total_generated": 4,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'GPU' vs reference 'RISCV'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/zxmarcos/riscado-v",
      "validation_time": 1758923284.243899
    },
    {
      "processor_name": "riscv",
      "overall_score": 0.4137913096695226,
      "field_scores": {
        "top_module": 0.43684210526315786,
        "files": 0.4109547123623011,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "riscv_core",
          "reference": "riscv_top",
          "score": 0.43684210526315786
        },
        "files": {
          "generated": [
            "core/riscv/riscv_alu.v",
            "core/riscv/riscv_core.v",
            "core/riscv/riscv_csr.v",
            "core/riscv/riscv_csr_regfile.v",
            "core/riscv/riscv_decode.v",
            "core/riscv/riscv_decoder.v",
            "core/riscv/riscv_defs.v",
            "core/riscv/riscv_divider.v",
            "core/riscv/riscv_exec.v",
            "core/riscv/riscv_fetch.v",
            "core/riscv/riscv_issue.v",
            "core/riscv/riscv_lsu.v",
            "core/riscv/riscv_mmu.v",
            "core/riscv/riscv_multiplier.v",
            "core/riscv/riscv_pipe_ctrl.v",
            "core/riscv/riscv_regfile.v",
            "core/riscv/riscv_xilinx_2r1w.v",
            "top_cache_axi/src_v/dcache.v",
            "top_cache_axi/src_v/dcache_axi.v",
            "top_cache_axi/src_v/dcache_axi_axi.v",
            "top_cache_axi/src_v/dcache_core.v",
            "top_cache_axi/src_v/dcache_core_data_ram.v",
            "top_cache_axi/src_v/dcache_core_tag_ram.v",
            "top_cache_axi/src_v/dcache_if_pmem.v",
            "top_cache_axi/src_v/dcache_mux.v",
            "top_cache_axi/src_v/dcache_pmem_mux.v",
            "top_cache_axi/src_v/icache.v",
            "top_cache_axi/src_v/icache_data_ram.v",
            "top_cache_axi/src_v/icache_tag_ram.v",
            "top_cache_axi/src_v/riscv_top.v",
            "top_tcm_axi/src_v/dport_axi.v",
            "top_tcm_axi/src_v/dport_mux.v",
            "top_tcm_axi/src_v/riscv_tcm_top.v",
            "top_tcm_axi/src_v/tcm_mem.v",
            "top_tcm_axi/src_v/tcm_mem_pmem.v",
            "top_tcm_axi/src_v/tcm_mem_ram.v",
            "top_tcm_wrapper/dport_axi.v",
            "top_tcm_wrapper/dport_mux.v",
            "top_tcm_wrapper/riscv_tcm_wrapper.v",
            "top_tcm_wrapper/tcm_mem.v",
            "top_tcm_wrapper/tcm_mem_pmem.v",
            "top_tcm_wrapper/tcm_mem_ram.v"
          ],
          "reference": [
            "core/riscv/riscv_alu.v",
            "core/riscv/riscv_core.v",
            "core/riscv/riscv_csr.v",
            "core/riscv/riscv_csr_regfile.v",
            "core/riscv/riscv_decode.v",
            "core/riscv/riscv_decoder.v",
            "core/riscv/riscv_defs.v",
            "core/riscv/riscv_divider.v",
            "core/riscv/riscv_exec.v",
            "core/riscv/riscv_fetch.v",
            "core/riscv/riscv_issue.v",
            "core/riscv/riscv_lsu.v",
            "core/riscv/riscv_mmu.v",
            "core/riscv/riscv_multiplier.v",
            "core/riscv/riscv_pipe_ctrl.v",
            "core/riscv/riscv_regfile.v",
            "core/riscv/riscv_trace_sim.v",
            "core/riscv/riscv_xilinx_2r1w.v"
          ],
          "score": 0.4109547123623011
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "core/riscv/"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "top_tcm_wrapper/tcm_mem.v",
            "top_tcm_wrapper/tcm_mem_pmem.v",
            "top_cache_axi/src_v/dcache_pmem_mux.v",
            "top_cache_axi/src_v/dcache_axi.v",
            "top_tcm_axi/src_v/dport_mux.v",
            "top_cache_axi/src_v/dcache_core_data_ram.v",
            "top_tcm_axi/src_v/tcm_mem_pmem.v",
            "top_tcm_axi/src_v/tcm_mem_ram.v",
            "top_cache_axi/src_v/dcache_core_tag_ram.v",
            "top_cache_axi/src_v/dcache_mux.v",
            "top_cache_axi/src_v/dcache_axi_axi.v",
            "top_tcm_axi/src_v/tcm_mem.v",
            "top_cache_axi/src_v/dcache_if_pmem.v",
            "top_cache_axi/src_v/icache_tag_ram.v",
            "top_cache_axi/src_v/dcache_core.v",
            "top_tcm_wrapper/tcm_mem_ram.v",
            "top_cache_axi/src_v/riscv_top.v",
            "top_cache_axi/src_v/dcache.v",
            "top_cache_axi/src_v/icache.v",
            "top_tcm_wrapper/dport_axi.v",
            "top_tcm_axi/src_v/riscv_tcm_top.v",
            "top_tcm_wrapper/dport_mux.v",
            "top_tcm_axi/src_v/dport_axi.v",
            "top_cache_axi/src_v/icache_data_ram.v",
            "top_tcm_wrapper/riscv_tcm_wrapper.v"
          ],
          "only_in_reference": [
            "core/riscv/riscv_trace_sim.v"
          ],
          "common_files": [
            "core/riscv/riscv_xilinx_2r1w.v",
            "core/riscv/riscv_divider.v",
            "core/riscv/riscv_lsu.v",
            "core/riscv/riscv_decode.v",
            "core/riscv/riscv_csr.v",
            "core/riscv/riscv_decoder.v",
            "core/riscv/riscv_multiplier.v",
            "core/riscv/riscv_csr_regfile.v",
            "core/riscv/riscv_pipe_ctrl.v",
            "core/riscv/riscv_defs.v",
            "core/riscv/riscv_core.v",
            "core/riscv/riscv_issue.v",
            "core/riscv/riscv_alu.v",
            "core/riscv/riscv_mmu.v",
            "core/riscv/riscv_exec.v",
            "core/riscv/riscv_regfile.v",
            "core/riscv/riscv_fetch.v"
          ],
          "total_generated": 42,
          "total_reference": 18
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'riscv_core' vs reference 'riscv_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/ultraembedded/riscv",
      "validation_time": 1758923293.289965
    },
    {
      "processor_name": "riscv-atom",
      "overall_score": 0.24000000000000002,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.4,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "IOBuf",
          "reference": "AtomRV_wb",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/uncore/gpio/IOBuf.v"
          ],
          "reference": [
            "rtl/core/Alu.v",
            "rtl/core/AtomRV.v",
            "rtl/core/AtomRV_wb.v",
            "rtl/core/CSR_Unit.v",
            "rtl/core/Decode.v",
            "rtl/core/RVC_Aligner.v",
            "rtl/core/RVC_Decoder.v",
            "rtl/core/RegisterFile.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/core",
            "rtl/common",
            "rtl/soc/atombones",
            "rtl/uncore/gpio",
            "rtl/soc/hydrogensoc"
          ],
          "reference": [
            "rtl/core/",
            "rtl/common/"
          ],
          "score": 0.4
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/uncore/gpio/IOBuf.v"
          ],
          "only_in_reference": [
            "rtl/core/RVC_Aligner.v",
            "rtl/core/AtomRV_wb.v",
            "rtl/core/Decode.v",
            "rtl/core/AtomRV.v",
            "rtl/core/CSR_Unit.v",
            "rtl/core/RegisterFile.v",
            "rtl/core/Alu.v",
            "rtl/core/RVC_Decoder.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'IOBuf' vs reference 'AtomRV_wb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/saursin/riscv-atom",
      "validation_time": 1758923298.8558004
    },
    {
      "processor_name": "riskow",
      "overall_score": 0.8166666666666668,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.6666666666666666,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "top.v",
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/cpu.v",
            "cpu/instruction_decoder.v",
            "cpu/program_counter.v",
            "cpu/register_bank.v",
            "devices/digital_port.v",
            "devices/timer.v"
          ],
          "reference": [
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/cpu.v",
            "cpu/instruction_decoder.v",
            "cpu/program_counter.v",
            "cpu/register_bank.v"
          ],
          "score": 0.6666666666666666
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "devices/timer.v",
            "devices/digital_port.v",
            "top.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "cpu/instruction_decoder.v",
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/register_bank.v",
            "cpu/cpu.v",
            "cpu/program_counter.v"
          ],
          "total_generated": 9,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/racerxdl/riskow",
      "validation_time": 1758923300.312913
    },
    {
      "processor_name": "rsd",
      "overall_score": 0.3945186696503006,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.47807467860120223,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "RSD",
          "reference": "Core",
          "score": 0.0
        },
        "files": {
          "generated": [
            "Processor/Project/VivadoSim/Src/BasicMacros.sv",
            "Processor/Project/VivadoSim/Src/BasicTypes.sv",
            "Processor/Project/VivadoSim/Src/Controller.sv",
            "Processor/Project/VivadoSim/Src/ControllerIF.sv",
            "Processor/Project/VivadoSim/Src/Core.sv",
            "Processor/Project/VivadoSim/Src/Main_Fpga.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/MicroArchConf.sv",
            "Processor/Project/VivadoSim/Src/ResetController.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManager.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemTypes.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCache.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCacheIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/ICache.sv",
            "Processor/Project/VivadoSim/Src/Cache/MemoryAccessController.sv",
            "Processor/Project/VivadoSim/Src/Debug/Debug.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugIF.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugTypes.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounter.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Project/VivadoSim/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Project/VivadoSim/Src/Decoder/Decoder.sv",
            "Processor/Project/VivadoSim/Src/Decoder/MicroOp.sv",
            "Processor/Project/VivadoSim/Src/Decoder/OpFormat.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/BitCounter.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/DividerUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/IntALU.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/Shifter.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BTB.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Bimodal.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Gshare.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_Unit.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4Memory.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/ControlQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/Memory.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryMapTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PipelineTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Divider.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FlipFlop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FreeList.sv",
            "Processor/Project/VivadoSim/Src/Primitives/LRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Multiplier.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Picker.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Queue.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Synplify.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Vivado.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_Unit.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Privileged/InterruptController.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManager.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassController.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassTypes.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFile.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveList.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RMT.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogic.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/DestinationRAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/IssueQueue.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReplayQueue.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/Scheduler.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SelectLogic.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupLogic.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Project/VivadoSim/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestIntALU.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Main_Fpga.sv",
            "Processor/Src/Main_Zynq.sv",
            "Processor/Src/Main_Zynq_Wrapper.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/FetchUnit/BTB.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/Scheduler/Scheduler.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Src/Verification/Dumper.sv",
            "Processor/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Src/Verification/TestIntALU.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv"
          ],
          "reference": [
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Main.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/SynthesisMacros.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/Scheduler/Scheduler.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv"
          ],
          "score": 0.47807467860120223
        },
        "include_dirs": {
          "generated": [
            "Processor/Src",
            "Processor/Src/SysDeps"
          ],
          "reference": [],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/MicroArchConf.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManager.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Controller.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStageIF.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Project/VivadoSim/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FreeList.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Vivado.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryMapTypes.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Src/Verification/TestIntALU.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Project/VivadoSim/Src/Decoder/Decoder.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugTypes.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassTypes.sv",
            "Processor/Project/VivadoSim/Src/Cache/ICache.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BTB.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/ControlQueue.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReplayQueue.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Bimodal.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SelectLogic.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/Scheduler.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/DividerUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Memory.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Decoder/OpFormat.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/FetchUnit/BTB.sv",
            "Processor/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/InterruptController.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FlipFlop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Main_Fpga.sv",
            "Processor/Project/VivadoSim/Src/ResetController.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/IntALU.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugIF.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Gshare.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCacheIF.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/BasicTypes.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCache.sv",
            "Processor/Project/VivadoSim/Src/Main_Fpga.sv",
            "Processor/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4Memory.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Picker.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_Unit.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassController.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFile.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveList.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/Shifter.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestIntALU.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Primitives/LRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Queue.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RMT.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/BitCounter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManager.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogic.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Project/VivadoSim/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Debug/Debug.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemTypes.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Multiplier.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStageIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Project/VivadoSim/Src/ControllerIF.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/BasicMacros.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerIF.sv",
            "Processor/Project/VivadoSim/Src/Core.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_Unit.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Decoder/MicroOp.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Divider.sv",
            "Processor/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStageIF.sv"
          ],
          "only_in_reference": [
            "Processor/Src/Main.sv",
            "Processor/Src/SynthesisMacros.sv"
          ],
          "common_files": [
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Scheduler/Scheduler.sv"
          ],
          "total_generated": 424,
          "total_reference": 159
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'RSD' vs reference 'Core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/rsd-devel/rsd",
      "validation_time": 1758923663.271216
    },
    {
      "processor_name": "rv3n",
      "overall_score": 0.645625,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.0625,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/rv3n_top.v"
          ],
          "reference": [
            "rtl/define.v",
            "rtl/define_para.v",
            "rtl/include_func.v",
            "rtl/rv3n_chain_manager.v",
            "rtl/rv3n_csr.v",
            "rtl/rv3n_func_jcond.v",
            "rtl/rv3n_func_lsu.v",
            "rtl/rv3n_func_muldiv.v",
            "rtl/rv3n_func_op.v",
            "rtl/rv3n_gsr.v",
            "rtl/rv3n_predictor.v",
            "rtl/rv3n_stage_ch.v",
            "rtl/rv3n_stage_dc.v",
            "rtl/rv3n_stage_id.v",
            "rtl/rv3n_stage_if.v",
            "rtl/rv3n_top.v"
          ],
          "score": 0.0625
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/rv3n_func_op.v",
            "rtl/define_para.v",
            "rtl/rv3n_stage_if.v",
            "rtl/rv3n_stage_dc.v",
            "rtl/define.v",
            "rtl/rv3n_gsr.v",
            "rtl/rv3n_func_lsu.v",
            "rtl/rv3n_stage_ch.v",
            "rtl/rv3n_func_jcond.v",
            "rtl/rv3n_chain_manager.v",
            "rtl/include_func.v",
            "rtl/rv3n_predictor.v",
            "rtl/rv3n_csr.v",
            "rtl/rv3n_func_muldiv.v",
            "rtl/rv3n_stage_id.v"
          ],
          "common_files": [
            "rtl/rv3n_top.v"
          ],
          "total_generated": 1,
          "total_reference": 16
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/risclite/rv3n",
      "validation_time": 1758923669.3290489
    },
    {
      "processor_name": "rvx",
      "overall_score": 0.6615259740259741,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.0461038961038961,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "examples/freertos/boards/arty_a7/freertos_arty_a7.v",
            "examples/freertos/boards/cmod_a7/freertos_cmod_a7.v",
            "examples/gpio/boards/arty_a7/gpio_arty_a7.v",
            "examples/gpio/boards/cmod_a7/gpio_cmod_a7.v",
            "examples/hello_world/boards/arty_a7/hello_world_arty_a7.v",
            "examples/hello_world/boards/cmod_a7/hello_world_cmod_a7.v",
            "examples/mtimer/boards/arty_a7/mtimer_arty_a7.v",
            "examples/mtimer/boards/cmod_a7/mtimer_cmod_a7.v",
            "examples/spi/boards/arty_a7/spi_arty_a7.v",
            "examples/spi/boards/cmod_a7/spi_cmod_a7.v",
            "examples/uart/boards/arty_a7/uart_arty_a7.v",
            "examples/uart/boards/cmod_a7/uart_cmod_a7.v",
            "hardware/rvx.v",
            "hardware/rvx_bus.v",
            "hardware/rvx_core.v",
            "hardware/rvx_gpio.v",
            "hardware/rvx_mtimer.v",
            "hardware/rvx_ram.v",
            "hardware/rvx_spi.v",
            "hardware/rvx_uart.v",
            "templates/baremetal/rvx_wrapper.v",
            "templates/freertos/rvx_wrapper.v"
          ],
          "reference": [
            "hardware/rvx_core.v"
          ],
          "score": 0.0461038961038961
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "examples/gpio/boards/cmod_a7/gpio_cmod_a7.v",
            "examples/freertos/boards/arty_a7/freertos_arty_a7.v",
            "hardware/rvx_gpio.v",
            "templates/baremetal/rvx_wrapper.v",
            "examples/hello_world/boards/arty_a7/hello_world_arty_a7.v",
            "examples/spi/boards/arty_a7/spi_arty_a7.v",
            "hardware/rvx_ram.v",
            "hardware/rvx_mtimer.v",
            "examples/uart/boards/arty_a7/uart_arty_a7.v",
            "hardware/rvx_uart.v",
            "examples/uart/boards/cmod_a7/uart_cmod_a7.v",
            "hardware/rvx_spi.v",
            "examples/freertos/boards/cmod_a7/freertos_cmod_a7.v",
            "examples/spi/boards/cmod_a7/spi_cmod_a7.v",
            "hardware/rvx.v",
            "templates/freertos/rvx_wrapper.v",
            "examples/mtimer/boards/arty_a7/mtimer_arty_a7.v",
            "hardware/rvx_bus.v",
            "examples/gpio/boards/arty_a7/gpio_arty_a7.v",
            "examples/hello_world/boards/cmod_a7/hello_world_cmod_a7.v",
            "examples/mtimer/boards/cmod_a7/mtimer_cmod_a7.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "hardware/rvx_core.v"
          ],
          "total_generated": 22,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/rafaelcalcada/rvx",
      "validation_time": 1758923679.5639837
    },
    {
      "processor_name": "scr1",
      "overall_score": 0.8886363636363637,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9545454545454546,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_core_top.sv",
            "src/core/scr1_dm.sv",
            "src/core/scr1_dmi.sv",
            "src/core/scr1_scu.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/primitives/scr1_reset_cells.sv"
          ],
          "reference": [
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_core_top.sv",
            "src/core/scr1_dm.sv",
            "src/core/scr1_dmi.sv",
            "src/core/scr1_scu.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/pipeline/scr1_tracelog.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/primitives/scr1_reset_cells.sv"
          ],
          "score": 0.9545454545454546
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "src/core/pipeline/scr1_tracelog.sv"
          ],
          "common_files": [
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/scr1_dm.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/primitives/scr1_reset_cells.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/scr1_scu.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_dmi.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/scr1_core_top.sv"
          ],
          "total_generated": 21,
          "total_reference": 22
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/syntacore/scr1",
      "validation_time": 1758923805.9316287
    }
  ],
  "top_performers": [
    {
      "processor_name": "RPU",
      "overall_score": 1.0,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {},
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "vhdl/alu_int32_div.vhd",
            "vhdl/constants.vhd",
            "vhdl/core.vhd",
            "vhdl/register_set.vhd",
            "vhdl/unit_decoder_RV32I.vhd",
            "vhdl/lint_unit.vhd",
            "vhdl/control_unit.vhd",
            "vhdl/csr_unit.vhd",
            "vhdl/pc_unit.vhd",
            "vhdl/unit_alu_RV32_I.vhd",
            "vhdl/mem_controller.vhd"
          ],
          "total_generated": 11,
          "total_reference": 11
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/Domipheus/RPU",
      "validation_time": 1758922187.509278
    },
    {
      "processor_name": "Pequeno-Risco-5",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1800-2012",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/alu_control.v",
            "src/mux.v",
            "src/pc.v",
            "src/alu.v",
            "src/data_memory.v",
            "src/immediate_generator.v",
            "src/control_unit.v",
            "src/core.v",
            "src/instruction_memory.v",
            "src/registers.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Pequeno-Risco-5",
      "validation_time": 1758922181.444117
    },
    {
      "processor_name": "mriscv",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "mriscvcore/mriscvcore.v",
            "mriscvcore/FSM/FSM.v",
            "mriscvcore/REG_FILE/REG_FILE.v",
            "mriscvcore/ALU/ALU.v",
            "mriscvcore/MULT/MULT.v",
            "mriscvcore/UTILITIES/UTILITY.v",
            "mriscvcore/IRQ/IRQ.v",
            "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v",
            "mriscvcore/DECO_INSTR/DECO_INSTR.v"
          ],
          "total_generated": 9,
          "total_reference": 9
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/onchipuis/mriscv",
      "validation_time": 1758923051.365133
    },
    {
      "processor_name": "picorv32",
      "overall_score": 0.9000000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "picorv32.v"
          ],
          "total_generated": 1,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/YosysHQ/picorv32",
      "validation_time": 1758923271.591772
    },
    {
      "processor_name": "scr1",
      "overall_score": 0.8886363636363637,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9545454545454546,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_core_top.sv",
            "src/core/scr1_dm.sv",
            "src/core/scr1_dmi.sv",
            "src/core/scr1_scu.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/primitives/scr1_reset_cells.sv"
          ],
          "reference": [
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_core_top.sv",
            "src/core/scr1_dm.sv",
            "src/core/scr1_dmi.sv",
            "src/core/scr1_scu.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/pipeline/scr1_tracelog.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/primitives/scr1_reset_cells.sv"
          ],
          "score": 0.9545454545454546
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "src/core/pipeline/scr1_tracelog.sv"
          ],
          "common_files": [
            "src/core/pipeline/scr1_pipe_idu.sv",
            "src/core/scr1_dm.sv",
            "src/core/pipeline/scr1_pipe_hdu.sv",
            "src/core/pipeline/scr1_pipe_ifu.sv",
            "src/core/pipeline/scr1_pipe_csr.sv",
            "src/core/pipeline/scr1_pipe_top.sv",
            "src/core/scr1_tapc_synchronizer.sv",
            "src/core/pipeline/scr1_pipe_ialu.sv",
            "src/core/scr1_tapc_shift_reg.sv",
            "src/core/pipeline/scr1_pipe_mprf.sv",
            "src/core/primitives/scr1_reset_cells.sv",
            "src/core/pipeline/scr1_pipe_lsu.sv",
            "src/core/pipeline/scr1_ipic.sv",
            "src/core/pipeline/scr1_pipe_tdu.sv",
            "src/core/scr1_scu.sv",
            "src/core/pipeline/scr1_pipe_exu.sv",
            "src/core/scr1_clk_ctrl.sv",
            "src/core/scr1_tapc.sv",
            "src/core/scr1_dmi.sv",
            "src/core/primitives/scr1_cg.sv",
            "src/core/scr1_core_top.sv"
          ],
          "total_generated": 21,
          "total_reference": 22
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/syntacore/scr1",
      "validation_time": 1758923805.9316287
    },
    {
      "processor_name": "kronos",
      "overall_score": 0.8800000000000001,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/kronos_types.sv",
            "rtl/core/kronos_alu.sv",
            "rtl/core/kronos_csr.sv",
            "rtl/core/kronos_agu.sv",
            "rtl/core/kronos_EX.sv",
            "rtl/core/kronos_branch.sv",
            "rtl/core/kronos_counter64.sv",
            "rtl/core/kronos_hcu.sv",
            "rtl/core/kronos_lsu.sv",
            "rtl/core/kronos_ID.sv",
            "rtl/core/kronos_core.sv",
            "rtl/core/kronos_RF.sv",
            "rtl/core/kronos_IF.sv"
          ],
          "total_generated": 13,
          "total_reference": 13
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/SonalPinto/kronos",
      "validation_time": 1758922934.893094
    },
    {
      "processor_name": "RISC-V",
      "overall_score": 0.8633333333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9333333333333333,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "reference": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/core_wb.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "score": 0.9333333333333333
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/core_wb.v"
          ],
          "common_files": [
            "core/load_store_unit.v",
            "core/control_unit.v",
            "core/muldiv/MULDIV_in.v",
            "core/ALU.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/MULDIV_top.v",
            "core/imm_decoder.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/muldiv/divider_32.v",
            "core/core.v",
            "core/muldiv/multiplier_32.v",
            "core/muldiv/MULDIV_ctrl.v"
          ],
          "total_generated": 14,
          "total_reference": 15
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/yavuz650/RISC-V",
      "validation_time": 1758922186.0990126
    },
    {
      "processor_name": "SparrowRV",
      "overall_score": 0.8375,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.7499999999999999,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "reference": [
            "rtl/config.v",
            "rtl/defines.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/rstc.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "score": 0.7499999999999999
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/rstc.v",
            "rtl/defines.v",
            "rtl/config.v"
          ],
          "common_files": [
            "rtl/core/trap.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/dpram.v",
            "rtl/core/regs.v",
            "rtl/core/div.v",
            "rtl/core/sctr.v"
          ],
          "total_generated": 9,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/xiaowuzxc/SparrowRV",
      "validation_time": 1758922200.9924815
    },
    {
      "processor_name": "riskow",
      "overall_score": 0.8166666666666668,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.6666666666666666,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "top.v",
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/cpu.v",
            "cpu/instruction_decoder.v",
            "cpu/program_counter.v",
            "cpu/register_bank.v",
            "devices/digital_port.v",
            "devices/timer.v"
          ],
          "reference": [
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/cpu.v",
            "cpu/instruction_decoder.v",
            "cpu/program_counter.v",
            "cpu/register_bank.v"
          ],
          "score": 0.6666666666666666
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "devices/timer.v",
            "devices/digital_port.v",
            "top.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "cpu/instruction_decoder.v",
            "cpu/alu.v",
            "cpu/comp.v",
            "cpu/register_bank.v",
            "cpu/cpu.v",
            "cpu/program_counter.v"
          ],
          "total_generated": 9,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/racerxdl/riskow",
      "validation_time": 1758923300.312913
    },
    {
      "processor_name": "core",
      "overall_score": 0.81,
      "field_scores": {
        "top_module": 0.7,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "MyPLL",
          "reference": "",
          "score": 0.7
        },
        "language_version": {
          "generated": "1800-2017",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "lib/LibFPGA/VGAGenerator.v",
            "lib/LibFPGA/MyPLL.v",
            "lib/LibFPGA/BinaryCounter.v",
            "lib/LibFPGA/AutoReset.v",
            "lib/LibFPGA/LFSR.v",
            "lib/LibFPGA/LCDControler.v"
          ],
          "total_generated": 6,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'MyPLL' vs reference ''"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/RISCuinho/core",
      "validation_time": 1758922335.7560525
    }
  ],
  "problem_cases": [
    {
      "processor_name": "e200_opensource",
      "overall_score": 0.175,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sirv_pwm8_core",
          "reference": "e203_cpu_top",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/e203/perips/sirv_pwm8_core.v"
          ],
          "reference": [
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_oitf.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_srams.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/e203/perips",
            "rtl/e203/core"
          ],
          "reference": [
            "rtl/e203/core/"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [],
          "reference": [
            "fpga/fpga_tb_top/fpga_tb_top.v",
            "tb/tb_top.v"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/e203/perips/sirv_pwm8_core.v"
          ],
          "only_in_reference": [
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_exu_oitf.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 41
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sirv_pwm8_core' vs reference 'e203_cpu_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/SI-RISCV/e200_opensource",
      "validation_time": 1758922640.1797838
    },
    {
      "processor_name": "riscado-v",
      "overall_score": 0.2,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "GPU",
          "reference": "RISCV",
          "score": 0.0
        },
        "files": {
          "generated": [
            "clk_divider.v",
            "gpu.v",
            "vga_encoder.v",
            "vram.v"
          ],
          "reference": [
            "alu.v",
            "control_unit.v",
            "program_counter.v",
            "register_file.v",
            "riscv.v",
            "load_store.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "./"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "gpu.v",
            "vga_encoder.v",
            "vram.v",
            "clk_divider.v"
          ],
          "only_in_reference": [
            "riscv.v",
            "register_file.v",
            "alu.v",
            "program_counter.v",
            "control_unit.v",
            "load_store.v"
          ],
          "common_files": [],
          "total_generated": 4,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'GPU' vs reference 'RISCV'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/zxmarcos/riscado-v",
      "validation_time": 1758923284.243899
    },
    {
      "processor_name": "mmRISC-1",
      "overall_score": 0.22974137931034483,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.1189655172413793,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "mmRISC",
          "reference": "CPU_TOP",
          "score": 0.0
        },
        "files": {
          "generated": [
            "fpga/PLL.v",
            "fpga/PLL_bb.v",
            "fpga/RAM128KB_DP.v",
            "fpga/RAM128KB_DP_bb.v",
            "verilog/ahb_matrix/ahb_arb.v",
            "verilog/ahb_matrix/ahb_interconnect.v",
            "verilog/ahb_matrix/ahb_master_port.v",
            "verilog/ahb_matrix/ahb_slave_port.v",
            "verilog/ahb_matrix/ahb_top.v",
            "verilog/ahb_sdram/logic/ahb_lite_sdram.v",
            "verilog/ahb_sdram/model/sdr.v",
            "verilog/ahb_sdram/model/sdr_module.v",
            "verilog/chip/chip_top.v",
            "verilog/chip/chip_top_wrap.v",
            "verilog/chip/slaves_ahb.v",
            "verilog/cjtag/cjtag_2_jtag.v",
            "verilog/cjtag/cjtag_adapter.v",
            "verilog/common/defines_chip.v",
            "verilog/common/defines_core.v",
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_pipeline.v",
            "verilog/cpu/cpu_top.v",
            "verilog/debug/debug_cdc.v",
            "verilog/debug/debug_dm.v",
            "verilog/debug/debug_dtm_jtag.v",
            "verilog/debug/debug_top.v",
            "verilog/i2c/i2c.v",
            "verilog/i2c/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/trunk/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/trunk/bench/verilog/spi_slave_model.v",
            "verilog/i2c/i2c/trunk/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/trunk/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/timescale.v",
            "verilog/int_gen/int_gen.v",
            "verilog/mmRISC/bus_m_ahb.v",
            "verilog/mmRISC/csr_mtime.v",
            "verilog/mmRISC/mmRISC.v",
            "verilog/port/port.v",
            "verilog/ram/ram.v",
            "verilog/ram/ram_fpga.v",
            "verilog/spi/spi.v",
            "verilog/uart/uart.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_brg.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_fifo4.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_top.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/timescale.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v",
            "verilog/uart/sasc/trunk/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/first/tst_ds1621.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/tst_ds1621.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/trunk/rtl/vhdl/tst_ds1621.vhd"
          ],
          "reference": [
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_pipeline.v",
            "verilog/cpu/cpu_top.v"
          ],
          "score": 0.1189655172413793
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "verilog/common/"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v",
            "verilog/mmRISC/mmRISC.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/debug/debug_dtm_jtag.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/trunk/bench/verilog/tst_bench_top.v",
            "verilog/ahb_matrix/ahb_interconnect.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/wb_master_model.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/tst_ds1621.vhd",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_top.vhd",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/tst_bench_top.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/mmRISC/bus_m_ahb.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_defines.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_fifo4.v",
            "verilog/chip/slaves_ahb.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v",
            "verilog/ahb_sdram/logic/ahb_lite_sdram.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/tst_ds1621.vhd",
            "verilog/uart/sasc/tags/start/rtl/verilog/timescale.v",
            "verilog/i2c/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/first/tst_ds1621.vhd",
            "verilog/uart/sasc/trunk/rtl/verilog/timescale.v",
            "verilog/common/defines_core.v",
            "verilog/debug/debug_top.v",
            "verilog/ram/ram_fpga.v",
            "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_top.vhd",
            "verilog/uart/uart.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/common/defines_chip.v",
            "verilog/debug/debug_cdc.v",
            "fpga/RAM128KB_DP.v",
            "verilog/int_gen/int_gen.v",
            "verilog/i2c/i2c/tags/rel_1/bench/verilog/i2c_slave_model.v",
            "verilog/cjtag/cjtag_2_jtag.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_defines.v",
            "verilog/ahb_matrix/ahb_arb.v",
            "verilog/ahb_sdram/model/sdr_module.v",
            "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_defines.v",
            "verilog/i2c/i2c/trunk/bench/verilog/i2c_slave_model.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_brg.v",
            "verilog/debug/debug_dm.v",
            "fpga/RAM128KB_DP_bb.v",
            "fpga/PLL_bb.v",
            "verilog/mmRISC/csr_mtime.v",
            "verilog/ahb_matrix/ahb_master_port.v",
            "verilog/port/port.v",
            "verilog/ram/ram.v",
            "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/timescale.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_byte_ctrl.v",
            "verilog/i2c/i2c/trunk/bench/verilog/wb_master_model.v",
            "verilog/spi/spi.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v",
            "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_byte_ctrl.vhd",
            "verilog/i2c/i2c/trunk/bench/verilog/spi_slave_model.v",
            "verilog/i2c/i2c.v",
            "verilog/chip/chip_top.v",
            "verilog/uart/sasc/tags/start/rtl/verilog/sasc_top.v",
            "verilog/chip/chip_top_wrap.v",
            "verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v",
            "verilog/ahb_matrix/ahb_slave_port.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/timescale.v",
            "fpga/PLL.v",
            "verilog/ahb_sdram/model/sdr.v",
            "verilog/cjtag/cjtag_adapter.v",
            "verilog/ahb_matrix/ahb_top.v",
            "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_bit_ctrl.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "verilog/cpu/cpu_top.v",
            "verilog/cpu/cpu_csr_dbg.v",
            "verilog/cpu/cpu_fpu32.v",
            "verilog/cpu/cpu_csr_int.v",
            "verilog/cpu/cpu_csr.v",
            "verilog/cpu/cpu_datapath.v",
            "verilog/cpu/cpu_debug.v",
            "verilog/cpu/cpu_fetch.v",
            "verilog/cpu/cpu_pipeline.v"
          ],
          "total_generated": 87,
          "total_reference": 9
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'mmRISC' vs reference 'CPU_TOP'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/munetomo-maruyama/mmRISC-1",
      "validation_time": 1758923015.9131808
    },
    {
      "processor_name": "riscv-atom",
      "overall_score": 0.24000000000000002,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 0.4,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "IOBuf",
          "reference": "AtomRV_wb",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/uncore/gpio/IOBuf.v"
          ],
          "reference": [
            "rtl/core/Alu.v",
            "rtl/core/AtomRV.v",
            "rtl/core/AtomRV_wb.v",
            "rtl/core/CSR_Unit.v",
            "rtl/core/Decode.v",
            "rtl/core/RVC_Aligner.v",
            "rtl/core/RVC_Decoder.v",
            "rtl/core/RegisterFile.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/core",
            "rtl/common",
            "rtl/soc/atombones",
            "rtl/uncore/gpio",
            "rtl/soc/hydrogensoc"
          ],
          "reference": [
            "rtl/core/",
            "rtl/common/"
          ],
          "score": 0.4
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/uncore/gpio/IOBuf.v"
          ],
          "only_in_reference": [
            "rtl/core/RVC_Aligner.v",
            "rtl/core/AtomRV_wb.v",
            "rtl/core/Decode.v",
            "rtl/core/AtomRV.v",
            "rtl/core/CSR_Unit.v",
            "rtl/core/RegisterFile.v",
            "rtl/core/Alu.v",
            "rtl/core/RVC_Decoder.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'IOBuf' vs reference 'AtomRV_wb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/saursin/riscv-atom",
      "validation_time": 1758923298.8558004
    },
    {
      "processor_name": "e203_hbirdv2",
      "overall_score": 0.255,
      "field_scores": {
        "top_module": 0.10000000000000003,
        "files": 0.0,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 0.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sirv_pmu_core",
          "reference": "e203_cpu_top",
          "score": 0.10000000000000003
        },
        "files": {
          "generated": [
            "rtl/e203/perips/sirv_pmu_core.v"
          ],
          "reference": [
            "rtl/e203/core/config.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_nice.v",
            "rtl/e203/core/e203_exu_oitf.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/general/sirv_1cyc_sram_ctrl.v",
            "rtl/e203/general/sirv_gnrl_bufs.v",
            "rtl/e203/general/sirv_gnrl_dffs.v",
            "rtl/e203/general/sirv_gnrl_icbs.v",
            "rtl/e203/general/sirv_gnrl_ram.v",
            "rtl/e203/general/sirv_gnrl_xchecker.v",
            "rtl/e203/general/sirv_sim_ram.v",
            "rtl/e203/general/sirv_sram_icb_ctrl.v",
            "rtl/e203/subsys/e203_subsys_clint.v",
            "rtl/e203/subsys/e203_subsys_gfcm.v",
            "rtl/e203/subsys/e203_subsys_hclkgen.v",
            "rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v",
            "rtl/e203/subsys/e203_subsys_main.v",
            "rtl/e203/subsys/e203_subsys_mems.v",
            "rtl/e203/subsys/e203_subsys_nice_core.v",
            "rtl/e203/subsys/e203_subsys_perips.v",
            "rtl/e203/subsys/e203_subsys_plic.v",
            "rtl/e203/subsys/e203_subsys_pll.v",
            "rtl/e203/subsys/e203_subsys_pllclkdiv.v",
            "rtl/e203/subsys/e203_subsys_top.v"
          ],
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "rtl/e203/core",
            "rtl/e203/perips/apb_i2c"
          ],
          "reference": [
            "rtl/e203/core/"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2009",
          "score": 0.0
        },
        "extra_flags": {
          "generated": [],
          "reference": [
            " -DDISABLE_SV_ASSERTION=1",
            "-gsupported-assertions"
          ],
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/e203/perips/sirv_pmu_core.v"
          ],
          "only_in_reference": [
            "rtl/e203/core/e203_exu_nice.v",
            "rtl/e203/core/e203_exu_alu_lsuagu.v",
            "rtl/e203/subsys/e203_subsys_nice_core.v",
            "rtl/e203/core/e203_itcm_ram.v",
            "rtl/e203/core/e203_lsu_ctrl.v",
            "rtl/e203/core/e203_exu_decode.v",
            "rtl/e203/subsys/e203_subsys_gfcm.v",
            "rtl/e203/core/config.v",
            "rtl/e203/general/sirv_gnrl_icbs.v",
            "rtl/e203/core/e203_exu.v",
            "rtl/e203/subsys/e203_subsys_hclkgen.v",
            "rtl/e203/core/e203_exu_branchslv.v",
            "rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v",
            "rtl/e203/core/e203_exu_excp.v",
            "rtl/e203/core/e203_ifu_minidec.v",
            "rtl/e203/core/e203_reset_ctrl.v",
            "rtl/e203/general/sirv_sim_ram.v",
            "rtl/e203/core/e203_exu_disp.v",
            "rtl/e203/core/e203_extend_csr.v",
            "rtl/e203/core/e203_exu_wbck.v",
            "rtl/e203/general/sirv_sram_icb_ctrl.v",
            "rtl/e203/subsys/e203_subsys_clint.v",
            "rtl/e203/subsys/e203_subsys_pll.v",
            "rtl/e203/core/e203_srams.v",
            "rtl/e203/core/e203_lsu.v",
            "rtl/e203/general/sirv_gnrl_xchecker.v",
            "rtl/e203/subsys/e203_subsys_pllclkdiv.v",
            "rtl/e203/general/sirv_1cyc_sram_ctrl.v",
            "rtl/e203/subsys/e203_subsys_plic.v",
            "rtl/e203/core/e203_exu_longpwbck.v",
            "rtl/e203/core/e203_exu_alu_csrctrl.v",
            "rtl/e203/core/e203_exu_alu_rglr.v",
            "rtl/e203/core/e203_ifu.v",
            "rtl/e203/core/e203_dtcm_ram.v",
            "rtl/e203/subsys/e203_subsys_top.v",
            "rtl/e203/core/e203_exu_alu.v",
            "rtl/e203/core/e203_ifu_litebpu.v",
            "rtl/e203/core/e203_exu_commit.v",
            "rtl/e203/core/e203_exu_csr.v",
            "rtl/e203/core/e203_exu_alu_muldiv.v",
            "rtl/e203/core/e203_ifu_ift2icb.v",
            "rtl/e203/core/e203_cpu.v",
            "rtl/e203/core/e203_defines.v",
            "rtl/e203/core/e203_exu_alu_bjp.v",
            "rtl/e203/core/e203_biu.v",
            "rtl/e203/subsys/e203_subsys_main.v",
            "rtl/e203/core/e203_clkgate.v",
            "rtl/e203/general/sirv_gnrl_dffs.v",
            "rtl/e203/general/sirv_gnrl_bufs.v",
            "rtl/e203/core/e203_exu_alu_dpath.v",
            "rtl/e203/core/e203_exu_regfile.v",
            "rtl/e203/general/sirv_gnrl_ram.v",
            "rtl/e203/core/e203_dtcm_ctrl.v",
            "rtl/e203/core/e203_clk_ctrl.v",
            "rtl/e203/core/e203_cpu_top.v",
            "rtl/e203/core/e203_itcm_ctrl.v",
            "rtl/e203/core/e203_irq_sync.v",
            "rtl/e203/subsys/e203_subsys_mems.v",
            "rtl/e203/core/e203_ifu_ifetch.v",
            "rtl/e203/subsys/e203_subsys_perips.v",
            "rtl/e203/core/e203_core.v",
            "rtl/e203/core/e203_exu_oitf.v"
          ],
          "common_files": [],
          "total_generated": 1,
          "total_reference": 62
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sirv_pmu_core' vs reference 'e203_cpu_top'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/riscv-mcu/e203_hbirdv2",
      "validation_time": 1758922774.652419
    },
    {
      "processor_name": "VexRiscv",
      "overall_score": 0.32999999999999996,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "toplevel",
          "reference": "VexRiscv",
          "score": 0.0
        },
        "files": {
          "generated": [
            "scripts/Murax/arty_a7/toplevel.v",
            "scripts/Murax/iCE40-hx8k_breakout_board/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel_pll.v"
          ],
          "reference": [
            "VexRiscv.v"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "scripts/Murax/arty_a7/toplevel.v",
            "scripts/Murax/iCE40-hx8k_breakout_board/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel.v",
            "scripts/Murax/iCE40HX8K-EVB/toplevel_pll.v"
          ],
          "only_in_reference": [
            "VexRiscv.v"
          ],
          "common_files": [],
          "total_generated": 4,
          "total_reference": 1
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'toplevel' vs reference 'VexRiscv'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/SpinalHDL/VexRiscv",
      "validation_time": 1758922286.8636136
    },
    {
      "processor_name": "airisc_core_complex",
      "overall_score": 0.3684615384615384,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.7538461538461538,
        "include_dirs": 0.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "is",
          "reference": "airi5c_core",
          "score": 0.0
        },
        "files": {
          "generated": [
            "src/airi5c_EX_pregs.v",
            "src/airi5c_PC_mux.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_alu.v",
            "src/airi5c_branch_prediction.v",
            "src/airi5c_core.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_ctrl.v",
            "src/airi5c_debug_module.v",
            "src/airi5c_debug_rom.v",
            "src/airi5c_decode.v",
            "src/airi5c_decompression.v",
            "src/airi5c_dmem_latch.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/airi5c_fetch.v",
            "src/airi5c_imm_gen.v",
            "src/airi5c_mem_arbiter.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_prebuf_fifo.v",
            "src/airi5c_regfile.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_src_b_mux.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/airi5c_wb_src_mux.v",
            "src/modules/airi5c_custom/src/airi5c_custom.v",
            "src/modules/airi5c_dtm/src/airi5c_dtm.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_gpio/src/airi5c_gpio.v",
            "src/modules/airi5c_icap/src/airi5c_icap.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_spi/src/airi5c_spi.v",
            "src/modules/airi5c_spi/src/airi5c_spi_async_fifo.v",
            "src/modules/airi5c_spi/src/airi5c_spi_master.v",
            "src/modules/airi5c_spi/src/airi5c_spi_slave.v",
            "src/modules/airi5c_timer/src/airi5c_timer.v",
            "src/modules/airi5c_trng/src/airi5c_trng.v",
            "src/modules/airi5c_uart/src/airi5c_uart.v",
            "src/modules/airi5c_uart/src/airi5c_uart_fifo.v",
            "src/modules/airi5c_uart/src/airi5c_uart_rx.v",
            "src/modules/airi5c_uart/src/airi5c_uart_tx.v",
            "external/neoTRNG/rtl/neoTRNG.vhd"
          ],
          "reference": [
            "src/airi5c_core.v",
            "src/airi5c_PC_mux.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/airi5c_alu.v",
            "src/airi5c_ctrl.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_debug_module.v",
            "src/airi5c_EX_pregs.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_wb_src_mux.v",
            "src/airi5c_branch_prediction.v",
            "src/airi5c_debug_rom.v",
            "src/airi5c_fetch.v",
            "src/airi5c_prebuf_fifo.v",
            "src/airi5c_decode.v",
            "src/airi5c_regfile.v",
            "src/airi5c_decompression.v",
            "src/airi5c_imm_gen.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_dmem_latch.v",
            "src/airi5c_mem_arbiter.v",
            "src/airi5c_src_b_mux.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/modules/airi5c_fpu/airi5c_FPU_constants.vh",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v"
          ],
          "score": 0.7538461538461538
        },
        "include_dirs": {
          "generated": [],
          "reference": [
            "src/",
            "src/modules/airi5c_mul_div/src/",
            "src/modules/airi5c_fpu/"
          ],
          "score": 0.0
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2005",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "src/modules/airi5c_spi/src/airi5c_spi_slave.v",
            "src/modules/airi5c_gpio/src/airi5c_gpio.v",
            "src/modules/airi5c_uart/src/airi5c_uart_tx.v",
            "src/modules/airi5c_dtm/src/airi5c_dtm.v",
            "src/modules/airi5c_trng/src/airi5c_trng.v",
            "src/modules/airi5c_timer/src/airi5c_timer.v",
            "src/modules/airi5c_uart/src/airi5c_uart.v",
            "src/modules/airi5c_icap/src/airi5c_icap.v",
            "src/modules/airi5c_spi/src/airi5c_spi_master.v",
            "src/modules/airi5c_spi/src/airi5c_spi_async_fifo.v",
            "external/neoTRNG/rtl/neoTRNG.vhd",
            "src/modules/airi5c_uart/src/airi5c_uart_rx.v",
            "src/modules/airi5c_custom/src/airi5c_custom.v",
            "src/modules/airi5c_spi/src/airi5c_spi.v",
            "src/modules/airi5c_uart/src/airi5c_uart_fifo.v"
          ],
          "only_in_reference": [
            "src/modules/airi5c_fpu/airi5c_FPU_constants.vh"
          ],
          "common_files": [
            "src/airi5c_wb_src_mux.v",
            "src/airi5c_pipeline.v",
            "src/airi5c_ctrl.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_32.v",
            "src/modules/airi5c_fpu/airi5c_rshifter_static.v",
            "src/airi5c_alu.v",
            "src/airi5c_debug_module.v",
            "src/modules/airi5c_fpu/airi5c_pre_normalizer.v",
            "src/airi5c_csr_file.v",
            "src/airi5c_prebuf_fifo.v",
            "src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
            "src/modules/airi5c_fpu/airi5c_ftoi_converter.v",
            "src/airi5c_src_a_mux.v",
            "src/airi5c_dpsram_4x8to32bit_wrapper.v",
            "src/modules/airi5c_fpu/airi5c_float_divider.v",
            "src/modules/airi5c_fpu/airi5c_float_adder.v",
            "src/airi5c_WB_pregs.v",
            "src/airi5c_src_b_mux.v",
            "src/airi5c_PC_mux.v",
            "src/modules/airi5c_fpu/airi5c_selector.v",
            "src/airi5c_sync_to_hasti_bridge.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_4.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_comb.v",
            "src/airi5c_decompression.v",
            "src/modules/airi5c_fpu/airi5c_float_arithmetic.v",
            "src/airi5c_fetch.v",
            "src/airi5c_regfile.v",
            "src/modules/airi5c_fpu/airi5c_splitter.v",
            "src/modules/airi5c_fpu/airi5c_float_sqrt.v",
            "src/airi5c_EX_pregs.v",
            "src/airi5c_branch_prediction.v",
            "src/modules/airi5c_fpu/airi5c_post_processing.v",
            "src/airi5c_core.v",
            "src/modules/airi5c_fpu/airi5c_rshifter.v",
            "src/airi5c_imm_gen.v",
            "src/modules/airi5c_fpu/airi5c_classifier.v",
            "src/modules/airi5c_fpu/airi5c_float_comparator_seq.v",
            "src/modules/airi5c_fpu/airi5c_itof_converter.v",
            "src/modules/airi5c_fpu/airi5c_FPU.v",
            "src/airi5c_decode.v",
            "src/modules/airi5c_fpu/airi5c_rounding_logic.v",
            "src/modules/airi5c_fpu/airi5c_FPU_core.v",
            "src/airi5c_debug_rom.v",
            "src/modules/airi5c_fpu/airi5c_float_multiplier.v",
            "src/modules/airi5c_fpu/airi5c_leading_zero_counter_24.v",
            "src/airi5c_dmem_latch.v",
            "src/modules/airi5c_fpu/airi5c_sign_modifier.v",
            "src/airi5c_periph_mux.v",
            "src/airi5c_mem_arbiter.v"
          ],
          "total_generated": 64,
          "total_reference": 50
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'is' vs reference 'airi5c_core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/Fraunhofer-IMS/airisc_core_complex",
      "validation_time": 1758922324.078349
    },
    {
      "processor_name": "Taiga",
      "overall_score": 0.3896341463414634,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.15853658536585363,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "l2_arbiter",
          "reference": "taiga",
          "score": 0.0
        },
        "files": {
          "generated": [
            "core/csr_types.sv",
            "core/lfsr.sv",
            "core/riscv_types.sv",
            "core/set_clr_reg_with_rst.sv",
            "core/shift_counter.sv",
            "core/tag_bank.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/taiga_types.sv",
            "core/tlb_lut_ram.sv",
            "core/toggle_memory.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/intel/intel_byte_enable_ram.sv",
            "core/lutrams/lutram_1w_1r.sv",
            "core/lutrams/lutram_1w_mr.sv",
            "core/xilinx/taiga_wrapper_xilinx.sv",
            "core/xilinx/xilinx_byte_enable_ram.sv",
            "debug_module/debug_cfg_types.sv",
            "debug_module/debug_module.sv",
            "debug_module/jtag_module.sv",
            "debug_module/jtag_register.sv",
            "debug_module/jtag_registers.sv",
            "examples/zedboard/taiga_wrapper.sv",
            "l2_arbiter/l2_arbiter.sv",
            "l2_arbiter/l2_config_and_types.sv",
            "l2_arbiter/l2_fifo.sv",
            "l2_arbiter/l2_reservation_logic.sv",
            "l2_arbiter/l2_round_robin.sv",
            "local_memory/local_mem.sv",
            "local_memory/local_memory_interface.sv"
          ],
          "reference": [
            "core/addr_hash.sv",
            "core/alu_unit.sv",
            "core/amo_alu.sv",
            "core/avalon_master.sv",
            "core/axi_master.sv",
            "core/axi_to_arb.sv",
            "core/barrel_shifter.sv",
            "core/binary_occupancy.sv",
            "core/branch_comparator.sv",
            "core/branch_predictor.sv",
            "core/branch_predictor_ram.sv",
            "core/branch_unit.sv",
            "core/byte_en_BRAM.sv",
            "core/clz.sv",
            "core/csr_types.sv",
            "core/csr_unit.sv",
            "core/cycler.sv",
            "core/dbram.sv",
            "core/dcache.sv",
            "core/ddata_bank.sv",
            "core/decode_and_issue.sv",
            "core/div_core.sv",
            "core/div_unit.sv",
            "core/dtag_banks.sv",
            "core/external_interfaces.sv",
            "core/fetch.sv",
            "core/gc_unit.sv",
            "core/ibram.sv",
            "core/icache.sv",
            "core/illegal_instruction_checker.sv",
            "core/instruction_metadata_and_id_management.sv",
            "core/interfaces.sv",
            "core/itag_banks.sv",
            "core/l1_arbiter.sv",
            "core/lfsr.sv",
            "core/load_queue.sv",
            "core/load_store_queue.sv",
            "core/load_store_unit.sv",
            "core/mmu.sv",
            "core/mul_unit.sv",
            "core/one_hot_occupancy.sv",
            "core/one_hot_to_integer.sv",
            "core/placer_randomizer.sv",
            "core/priority_encoder.sv",
            "core/ras.sv",
            "core/reg_inuse.sv",
            "core/register_bank.sv",
            "core/register_file.sv",
            "core/register_free_list.sv",
            "core/renamer.sv",
            "core/riscv_types.sv",
            "core/set_clr_reg_with_rst.sv",
            "core/shift_counter.sv",
            "core/store_queue.sv",
            "core/tag_bank.sv",
            "core/taiga.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/taiga_types.sv",
            "core/tlb_lut_ram.sv",
            "core/toggle_memory.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/writeback.sv"
          ],
          "score": 0.15853658536585363
        },
        "language_version": {
          "generated": "1364-1995",
          "reference": "2005",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "l2_arbiter/l2_arbiter.sv",
            "l2_arbiter/l2_round_robin.sv",
            "local_memory/local_mem.sv",
            "debug_module/jtag_registers.sv",
            "debug_module/debug_cfg_types.sv",
            "examples/zedboard/taiga_wrapper.sv",
            "core/xilinx/xilinx_byte_enable_ram.sv",
            "core/lutrams/lutram_1w_1r.sv",
            "debug_module/jtag_register.sv",
            "debug_module/debug_module.sv",
            "core/lutrams/lutram_1w_mr.sv",
            "l2_arbiter/l2_reservation_logic.sv",
            "l2_arbiter/l2_fifo.sv",
            "debug_module/jtag_module.sv",
            "core/intel/intel_byte_enable_ram.sv",
            "l2_arbiter/l2_config_and_types.sv",
            "local_memory/local_memory_interface.sv",
            "core/xilinx/taiga_wrapper_xilinx.sv"
          ],
          "only_in_reference": [
            "core/clz.sv",
            "core/branch_comparator.sv",
            "core/avalon_master.sv",
            "core/register_file.sv",
            "core/load_store_unit.sv",
            "core/csr_unit.sv",
            "core/taiga.sv",
            "core/alu_unit.sv",
            "core/itag_banks.sv",
            "core/addr_hash.sv",
            "core/ddata_bank.sv",
            "core/renamer.sv",
            "core/register_bank.sv",
            "core/branch_unit.sv",
            "core/load_queue.sv",
            "core/one_hot_occupancy.sv",
            "core/amo_alu.sv",
            "core/reg_inuse.sv",
            "core/writeback.sv",
            "core/binary_occupancy.sv",
            "core/axi_master.sv",
            "core/dcache.sv",
            "core/illegal_instruction_checker.sv",
            "core/dbram.sv",
            "core/gc_unit.sv",
            "core/div_unit.sv",
            "core/dtag_banks.sv",
            "core/priority_encoder.sv",
            "core/cycler.sv",
            "core/icache.sv",
            "core/fetch.sv",
            "core/mul_unit.sv",
            "core/div_core.sv",
            "core/store_queue.sv",
            "core/branch_predictor_ram.sv",
            "core/byte_en_BRAM.sv",
            "core/barrel_shifter.sv",
            "core/instruction_metadata_and_id_management.sv",
            "core/one_hot_to_integer.sv",
            "core/branch_predictor.sv",
            "core/decode_and_issue.sv",
            "core/external_interfaces.sv",
            "core/interfaces.sv",
            "core/mmu.sv",
            "core/ibram.sv",
            "core/placer_randomizer.sv",
            "core/load_store_queue.sv",
            "core/ras.sv",
            "core/l1_arbiter.sv",
            "core/register_free_list.sv",
            "core/axi_to_arb.sv"
          ],
          "common_files": [
            "core/riscv_types.sv",
            "core/shift_counter.sv",
            "core/toggle_memory_set.sv",
            "core/wishbone_master.sv",
            "core/taiga_types.sv",
            "core/taiga_config.sv",
            "core/taiga_fifo.sv",
            "core/tlb_lut_ram.sv",
            "core/tag_bank.sv",
            "core/lfsr.sv",
            "core/toggle_memory.sv",
            "core/csr_types.sv",
            "core/set_clr_reg_with_rst.sv"
          ],
          "total_generated": 31,
          "total_reference": 64
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'l2_arbiter' vs reference 'taiga'"
        ]
      },
      "is_simulable": true,
      "repository": "https://gitlab.com/sfu-rcl/Taiga",
      "validation_time": 1758922283.8701668
    },
    {
      "processor_name": "rsd",
      "overall_score": 0.3945186696503006,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.47807467860120223,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "RSD",
          "reference": "Core",
          "score": 0.0
        },
        "files": {
          "generated": [
            "Processor/Project/VivadoSim/Src/BasicMacros.sv",
            "Processor/Project/VivadoSim/Src/BasicTypes.sv",
            "Processor/Project/VivadoSim/Src/Controller.sv",
            "Processor/Project/VivadoSim/Src/ControllerIF.sv",
            "Processor/Project/VivadoSim/Src/Core.sv",
            "Processor/Project/VivadoSim/Src/Main_Fpga.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/MicroArchConf.sv",
            "Processor/Project/VivadoSim/Src/ResetController.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManager.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemTypes.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCache.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCacheIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/ICache.sv",
            "Processor/Project/VivadoSim/Src/Cache/MemoryAccessController.sv",
            "Processor/Project/VivadoSim/Src/Debug/Debug.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugIF.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugTypes.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounter.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Project/VivadoSim/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Project/VivadoSim/Src/Decoder/Decoder.sv",
            "Processor/Project/VivadoSim/Src/Decoder/MicroOp.sv",
            "Processor/Project/VivadoSim/Src/Decoder/OpFormat.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/BitCounter.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/DividerUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/IntALU.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/Shifter.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BTB.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Bimodal.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Gshare.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_Unit.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4Memory.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/ControlQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/Memory.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryMapTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PipelineTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Divider.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FlipFlop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FreeList.sv",
            "Processor/Project/VivadoSim/Src/Primitives/LRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Multiplier.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Picker.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Queue.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Synplify.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Vivado.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_Unit.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Privileged/InterruptController.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManager.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassController.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassTypes.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFile.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveList.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RMT.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogic.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/DestinationRAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/IssueQueue.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReplayQueue.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/Scheduler.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SelectLogic.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupLogic.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Project/VivadoSim/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestIntALU.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Main_Fpga.sv",
            "Processor/Src/Main_Zynq.sv",
            "Processor/Src/Main_Zynq_Wrapper.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/FetchUnit/BTB.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/Scheduler/Scheduler.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Src/Verification/Dumper.sv",
            "Processor/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Src/Verification/TestIntALU.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv"
          ],
          "reference": [
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Main.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/SynthesisMacros.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/Scheduler/Scheduler.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv"
          ],
          "score": 0.47807467860120223
        },
        "include_dirs": {
          "generated": [
            "Processor/Src",
            "Processor/Src/SysDeps"
          ],
          "reference": [],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/MicroArchConf.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManager.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Controller.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStageIF.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Project/VivadoSim/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FreeList.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Vivado.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStage.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/RenameStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryMapTypes.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/RAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Src/Verification/TestIntALU.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_Counter.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Src/Verification/Dumper.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Project/VivadoSim/Src/Decoder/Decoder.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugTypes.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassTypes.sv",
            "Processor/Project/VivadoSim/Src/Cache/ICache.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BTB.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemoryTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDivider.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Memory/ControlQueue.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReplayQueue.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Bimodal.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SelectLogic.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/Scheduler.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/DividerUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Memory.sv",
            "Processor/Project/VivadoSim/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Project/VivadoSim/Src/Decoder/OpFormat.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/FetchUnit/BTB.sv",
            "Processor/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Src/Verification/UnitTest/ICache/TestICacheTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Memory/TestMemory.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedDualPortRAM/TestDistributedDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICache/TestICache.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Privileged/InterruptController.sv",
            "Processor/Project/VivadoSim/Src/Primitives/FlipFlop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Main_Fpga.sv",
            "Processor/Project/VivadoSim/Src/ResetController.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/IntALU.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockTrueDualPortRAM/TestBlockTrueDualPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheFiller/TestICacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointerTop.sv",
            "Processor/Project/VivadoSim/Src/Debug/DebugIF.sv",
            "Processor/Project/VivadoSim/Src/FetchUnit/Gshare.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCacheIF.sv",
            "Processor/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_ControllerTop.sv",
            "Processor/Project/VivadoSim/Src/Main_Zynq.sv",
            "Processor/Project/VivadoSim/Src/BasicTypes.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Cache/DCache.sv",
            "Processor/Project/VivadoSim/Src/Main_Fpga.sv",
            "Processor/Src/Verification/UnitTest/Divider/RefDivider.sv",
            "Processor/Src/Verification/UnitTest/SourceCAM/TestSourceCAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4Memory.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DRAM_Controller/TestDRAM_Controller.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Picker.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystem.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Project/VivadoSim/Src/Privileged/CSR_Unit.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemIF.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassController.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/RegisterFile.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveList.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/Shifter.sv",
            "Processor/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/ICacheSystem/TestICacheSystem.sv",
            "Processor/Project/VivadoSim/Src/Verification/TestIntALU.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Primitives/LRU_Counter.sv",
            "Processor/Project/VivadoSim/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Verification/UnitTest/ICacheFiller/TestICacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Queue.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/SourceCAM/TestSourceCAM.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/Verification/UnitTest/ICacheSystem/TestICacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/Verification/TestBenchClockGenerator.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeListTop.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/LRU_Counter/TestLRU_CounterTop.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/CacheSystem/TestCacheSystemTop.sv",
            "Processor/Project/VivadoSim/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RMT.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedMultiPortRAM/TestDistributedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/Verification/UnitTest/RegisterMultiPortRAM/TestRegisterMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Project/VivadoSim/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FPBackEnd/FPRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DistributedSharedMultiPortRAM/TestDistributedSharedMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/DCache/TestDCacheTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/BitCounter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManager.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogic.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Project/VivadoSim/Src/SysDeps/Verilator/VerilatorHelper.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/Verification/UnitTest/DistributedSinglePortRAM/TestDistributedSinglePortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Verification/UnitTest/InitializedBlockRAM/TestInitializedBlockRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/Verification/UnitTest/MultiWidthQueuePointer/TestMultiWidthQueuePointer.sv",
            "Processor/Src/Verification/UnitTest/DistributedMultiBankRAM/TestDistributedMultiBankRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Debug/Debug.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFiller.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Project/VivadoSim/Src/Cache/CacheSystemTypes.sv",
            "Processor/Project/VivadoSim/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/Verification/UnitTest/DCache/TestDCache.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/Verification/UnitTest/BlockDualPortRAM/TestBlockDualPortRAM.sv",
            "Processor/Project/VivadoSim/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Multiplier.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/CommitStageIF.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/MultiWidthFreeList/TestMultiWidthFreeList.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Project/VivadoSim/Src/ControllerIF.sv",
            "Processor/Src/Verification/UnitTest/Divider/TestDividerTop.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv",
            "Processor/Project/VivadoSim/Src/BasicMacros.sv",
            "Processor/Project/VivadoSim/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Project/VivadoSim/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Project/VivadoSim/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM_Top.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/SchedulerIF.sv",
            "Processor/Project/VivadoSim/Src/Core.sv",
            "Processor/Project/VivadoSim/Src/IO/IO_Unit.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Project/VivadoSim/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Project/VivadoSim/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Project/VivadoSim/Src/Decoder/MicroOp.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv",
            "Processor/Src/Verification/UnitTest/DCacheFiller/TestDCacheFillerTop.sv",
            "Processor/Project/VivadoSim/Src/Primitives/Divider.sv",
            "Processor/Src/Main_Zynq_Wrapper.sv",
            "Processor/Project/VivadoSim/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/Verification/UnitTest/BlockMultiPortRAM/TestBlockMultiPortRAM.sv",
            "Processor/Project/VivadoSim/Src/Pipeline/FetchStage/FetchStageIF.sv"
          ],
          "only_in_reference": [
            "Processor/Src/Main.sv",
            "Processor/Src/SynthesisMacros.sv"
          ],
          "common_files": [
            "Processor/Src/Pipeline/PreDecodeStage.sv",
            "Processor/Src/Pipeline/RenameStage.sv",
            "Processor/Src/Debug/DebugTypes.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
            "Processor/Src/Privileged/CSR_UnitTypes.sv",
            "Processor/Src/RegisterFile/BypassTypes.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
            "Processor/Src/Pipeline/DecodeStage.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
            "Processor/Src/Memory/Memory.sv",
            "Processor/Src/Primitives/Picker.sv",
            "Processor/Src/Memory/Axi4MemoryIF.sv",
            "Processor/Src/Privileged/InterruptController.sv",
            "Processor/Src/ControllerIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
            "Processor/Src/LoadStoreUnit/LoadQueue.sv",
            "Processor/Src/Scheduler/SourceCAM.sv",
            "Processor/Src/Pipeline/DispatchStageIF.sv",
            "Processor/Src/LoadStoreUnit/StoreQueue.sv",
            "Processor/Src/Memory/MemoryMapTypes.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
            "Processor/Src/Core.sv",
            "Processor/Src/Memory/MemoryWriteDataQueue.sv",
            "Processor/Src/Pipeline/CommitStageIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
            "Processor/Src/RenameLogic/RenameLogicTypes.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
            "Processor/Src/FetchUnit/BranchPredictor.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
            "Processor/Src/Memory/MemoryReadReqQueue.sv",
            "Processor/Src/Scheduler/SchedulerIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
            "Processor/Src/Scheduler/SchedulerTypes.sv",
            "Processor/Src/Scheduler/DestinationRAM.sv",
            "Processor/Src/Memory/ControlQueue.sv",
            "Processor/Src/Primitives/RAM.sv",
            "Processor/Src/RenameLogic/RMT.sv",
            "Processor/Src/Primitives/RAM_Synplify.sv",
            "Processor/Src/RenameLogic/ActiveList.sv",
            "Processor/Src/Recovery/RecoveryManager.sv",
            "Processor/Src/RenameLogic/ActiveListIF.sv",
            "Processor/Src/Scheduler/WakeupLogic.sv",
            "Processor/Src/FloatingPointUnit/FPUTypes.sv",
            "Processor/Src/Memory/Axi4LiteControlRegister.sv",
            "Processor/Src/Cache/MemoryAccessController.sv",
            "Processor/Src/ResetController.sv",
            "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
            "Processor/Src/Cache/ICache.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
            "Processor/Src/Decoder/MicroOp.sv",
            "Processor/Src/Debug/PerformanceCounterIF.sv",
            "Processor/Src/ExecUnit/IntALU.sv",
            "Processor/Src/Cache/DCache.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
            "Processor/Src/Memory/MemoryTypes.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
            "Processor/Src/Primitives/FlipFlop.sv",
            "Processor/Src/Memory/MemoryLatencySimulator.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
            "Processor/Src/Cache/CacheSystemIF.sv",
            "Processor/Src/Memory/Axi4Memory.sv",
            "Processor/Src/Privileged/CSR_UnitIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
            "Processor/Src/Pipeline/RenameStageIF.sv",
            "Processor/Src/Scheduler/IssueQueue.sv",
            "Processor/Src/Scheduler/ProducerMatrix.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
            "Processor/Src/BasicMacros.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
            "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
            "Processor/Src/RegisterFile/RegisterFile.sv",
            "Processor/Src/Pipeline/ScheduleStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
            "Processor/Src/RenameLogic/RenameLogic.sv",
            "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
            "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
            "Processor/Src/ExecUnit/Shifter.sv",
            "Processor/Src/Cache/CacheFlushManagerIF.sv",
            "Processor/Src/Primitives/Divider.sv",
            "Processor/Src/Cache/DCacheIF.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
            "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
            "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
            "Processor/Src/RegisterFile/BypassController.sv",
            "Processor/Src/Pipeline/ScheduleStageIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
            "Processor/Src/Debug/DebugIF.sv",
            "Processor/Src/Pipeline/PreDecodeStageIF.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
            "Processor/Src/Primitives/Multiplier.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
            "Processor/Src/Primitives/FreeList.sv",
            "Processor/Src/Pipeline/FetchStage/PC.sv",
            "Processor/Src/Scheduler/WakeupSelectIF.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
            "Processor/Src/FetchUnit/Gshare.sv",
            "Processor/Src/FetchUnit/Bimodal.sv",
            "Processor/Src/Pipeline/CommitStage.sv",
            "Processor/Src/BasicTypes.sv",
            "Processor/Src/Primitives/RAM_Vivado.sv",
            "Processor/Src/RegisterFile/RegisterFileIF.sv",
            "Processor/Src/Scheduler/ReadyBitTable.sv",
            "Processor/Src/Scheduler/ReplayQueue.sv",
            "Processor/Src/RegisterFile/BypassNetwork.sv",
            "Processor/Src/Decoder/OpFormat.sv",
            "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
            "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
            "Processor/Src/Pipeline/DecodeStageIF.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
            "Processor/Src/Pipeline/DispatchStage.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
            "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
            "Processor/Src/ExecUnit/BitCounter.sv",
            "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
            "Processor/Src/RenameLogic/RenameLogicIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
            "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
            "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
            "Processor/Src/RegisterFile/BypassNetworkIF.sv",
            "Processor/Src/Debug/PerformanceCounter.sv",
            "Processor/Src/RenameLogic/RetirementRMT.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
            "Processor/Src/Primitives/LRU_Counter.sv",
            "Processor/Src/MulDivUnit/MulDivUnit.sv",
            "Processor/Src/Recovery/RecoveryManagerIF.sv",
            "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
            "Processor/Src/Cache/CacheFlushManager.sv",
            "Processor/Src/FetchUnit/FetchUnitTypes.sv",
            "Processor/Src/Scheduler/SelectLogic.sv",
            "Processor/Src/Primitives/Queue.sv",
            "Processor/Src/IO/IO_UnitTypes.sv",
            "Processor/Src/Decoder/DecodedBranchResolver.sv",
            "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
            "Processor/Src/Privileged/CSR_Unit.sv",
            "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
            "Processor/Src/Controller.sv",
            "Processor/Src/ExecUnit/DividerUnit.sv",
            "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
            "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
            "Processor/Src/IO/IO_UnitIF.sv",
            "Processor/Src/IO/IO_Unit.sv",
            "Processor/Src/Decoder/Decoder.sv",
            "Processor/Src/Pipeline/PipelineTypes.sv",
            "Processor/Src/ExecUnit/MultiplierUnit.sv",
            "Processor/Src/MicroArchConf.sv",
            "Processor/Src/Cache/CacheSystemTypes.sv",
            "Processor/Src/Debug/Debug.sv",
            "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
            "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
            "Processor/Src/Memory/Axi4LiteMemory.sv",
            "Processor/Src/Scheduler/Scheduler.sv"
          ],
          "total_generated": 424,
          "total_reference": 159
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'RSD' vs reference 'Core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/rsd-devel/rsd",
      "validation_time": 1758923663.271216
    },
    {
      "processor_name": "Grande-Risco-5",
      "overall_score": 0.3997619047619048,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.6190476190476191,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 0.0,
        "two_memory": 1.0
      },
      "matches": {
        "sim_files": true,
        "extra_flags": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "Grande_Risco5",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv"
          ],
          "reference": [
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/IFID.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv",
            "rtl/core/core.sv"
          ],
          "score": 0.6190476190476191
        },
        "include_dirs": {
          "generated": [
            "rtl/peripheral",
            "rtl/core"
          ],
          "reference": [
            "rtl/core"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "1364-2005",
          "reference": "2012",
          "score": 0.0
        },
        "march": {
          "generated": "rv32i",
          "reference": "rv32imc",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [
        "is_simulable"
      ],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/IFID.sv",
            "rtl/core/EXMEM.sv"
          ],
          "common_files": [
            "rtl/core/core.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/alu.sv",
            "rtl/core/mdu.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/registers.sv",
            "rtl/core/mux.sv"
          ],
          "total_generated": 13,
          "total_reference": 21
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'Grande_Risco5'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Grande-Risco-5",
      "validation_time": 1758922179.6551816
    }
  ],
  "common_issues": {
    "top_module_mismatches": 21,
    "file_list_issues": 32,
    "include_dir_issues": 15,
    "language_version_issues": 36,
    "missing_fields": {},
    "low_scores_by_field": {
      "files": 24,
      "language_version": 36,
      "two_memory": 13,
      "top_module": 16,
      "march": 1,
      "sim_files": 4,
      "include_dirs": 8,
      "extra_flags": 1
    }
  },
  "field_performance": {
    "top_module": {
      "average_score": 0.601779259612077,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 18,
      "total_cases": 39
    },
    "files": {
      "average_score": 0.41839565225908343,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 7,
      "total_cases": 39
    },
    "include_dirs": {
      "average_score": 0.7239316239316239,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 24,
      "total_cases": 39
    },
    "language_version": {
      "average_score": 0.07692307692307693,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 3,
      "total_cases": 39
    },
    "sim_files": {
      "average_score": 0.8974358974358975,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 35,
      "total_cases": 39
    },
    "extra_flags": {
      "average_score": 0.9743589743589743,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 38,
      "total_cases": 39
    },
    "march": {
      "average_score": 0.9743589743589743,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 38,
      "total_cases": 39
    },
    "two_memory": {
      "average_score": 0.6666666666666666,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 26,
      "total_cases": 39
    }
  }
}