
---------- Begin Simulation Statistics ----------
final_tick                                13465129500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682396                       # Number of bytes of host memory used
host_op_rate                                   106302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   103.10                       # Real time elapsed on the host
host_tick_rate                              130598564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10960110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013465                       # Number of seconds simulated
sim_ticks                                 13465129500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.977926                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377774                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381675                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            691224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807709                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7083                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10960110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.693026                       # CPI: cycles per instruction
system.cpu.discardedOps                         15823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2262724                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5744248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1187333                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11647007                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371330                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26930259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3179297     29.01%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                5969501     54.47%     83.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1811223     16.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10960110                       # Class of committed instruction
system.cpu.tickCycles                        15283252                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        205093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           77                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57797                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28224                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48798                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       324165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 324165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11319616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11319616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            119072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  119072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              119072                       # Request fanout histogram
system.membus.respLayer1.occupancy          626651000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           446325000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       128259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          299                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       359306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                361073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12196608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12262720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86435                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3699008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206780     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    498      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          190875500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180168992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1101000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1674                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1764                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data                1674                       # number of overall hits
system.l2.overall_hits::total                    1764                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             118436                       # number of demand (read+write) misses
system.l2.demand_misses::total                 119080                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data            118436                       # number of overall misses
system.l2.overall_misses::total                119080                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9395242500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9445346000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50103500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9395242500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9445346000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77800.465839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79327.590429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79319.331542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77800.465839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79327.590429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79319.331542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               57797                       # number of writebacks
system.l2.writebacks::total                     57797                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            119072                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           119072                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43663500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8210424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8254087500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43663500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8210424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8254087500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985336                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67800.465839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69328.402067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69320.138236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67800.465839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69328.402067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69320.138236                       # average overall mshr miss latency
system.l2.replacements                          86435                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              276                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          276                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5696983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5696983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81068.154652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81068.154652                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4994243500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4994243500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71068.154652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71068.154652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77800.465839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77800.465839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67800.465839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67800.465839                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3698259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3698259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.966662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76787.903326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76787.903326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3216180500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3216180500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.966501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.966501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66789.477510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66789.477510                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27539.468254                       # Cycle average of tags in use
system.l2.tags.total_refs                      240143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    119203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.014572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.350718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       170.812285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27300.305251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.833139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.840438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2040419                       # Number of tag accesses
system.l2.tags.data_accesses                  2040419                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7579392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7620608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3699008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3699008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          118428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57797                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57797                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3060943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         562890390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565951334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3060943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3060943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      274710169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274710169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      274710169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3060943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        562890390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            840661503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001081822500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57797                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57797                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1155946000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  595360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3388546000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9707.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28457.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57797                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    563.771269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   442.715561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.899520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1587      7.90%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2253     11.22%     19.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1007      5.02%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          905      4.51%     28.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8386     41.77%     70.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          261      1.30%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          231      1.15%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          404      2.01%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5042     25.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.033851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.401005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.369433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3472     96.34%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.25%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          122      3.39%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.291168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3558     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      0.92%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7620608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3697728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7620608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3699008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       274.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    274.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13462802000                       # Total gap between requests
system.mem_ctrls.avgGap                      76117.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7579392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3697728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3060943.453978663776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 562890390.322647809982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 274615108.603300094604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       118428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        57797                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17288000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3371258000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 318916475000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26844.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28466.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5517872.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             70593180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37517370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           423958920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          149318100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3431201640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2281176960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7456478730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.762125                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5880491500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    449540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7135098000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72756600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38671050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           426215160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152277840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4237423890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1602252960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7592310060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.849762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4107718250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    449540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8907871250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706495                       # number of overall hits
system.cpu.icache.overall_hits::total         1706495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          734                       # number of overall misses
system.cpu.icache.overall_misses::total           734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52947500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52947500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52947500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52947500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1707229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1707229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1707229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1707229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72135.558583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72135.558583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72135.558583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72135.558583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu.icache.writebacks::total               299                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          734                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52213500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52213500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71135.558583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71135.558583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71135.558583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71135.558583                       # average overall mshr miss latency
system.cpu.icache.replacements                    299                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1707229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1707229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72135.558583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72135.558583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71135.558583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71135.558583                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.504504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1707229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2325.925068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.504504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3415192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3415192                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7539899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7539899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7539992                       # number of overall hits
system.cpu.dcache.overall_hits::total         7539992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       199422                       # number of overall misses
system.cpu.dcache.overall_misses::total        199422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9775175000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9775175000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9775175000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9775175000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80903.579557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80903.579557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49017.535678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49017.535678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70462                       # number of writebacks
system.cpu.dcache.writebacks::total             70462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40023                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40023                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6528305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6528305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9593013500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9593013500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80793.860300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80793.860300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79868.566314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79868.566314                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5837676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5837676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67847.021736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67847.021736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    725752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    725752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69020.637185                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69020.637185                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1702223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1702223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8957347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8957347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82350.507029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82350.507029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        38484                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38484                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5802553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5802553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82555.145333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82555.145333                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3064708000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3064708000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77966.520810                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77966.520810                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.416593                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7660178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.776355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.416593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          583                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15599090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15599090                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
