

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 16:34:27 2022

* Version:        2020.1 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.971 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.140 us|  0.140 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       12|       12|         4|          1|          1|    10|       yes|
        |- VITIS_LOOP_32_2  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i1 %in_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [firmware/myproject_axi.cpp:22]   --->   Operation 24 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_9_083 = phi i32 0, void, i32 %in_local_V_9_9, void %.split15_ifconv"   --->   Operation 25 'phi' 'in_local_V_9_083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_8_082 = phi i32 0, void, i32 %in_local_V_9_19, void %.split15_ifconv"   --->   Operation 26 'phi' 'in_local_V_8_082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_9_18 = phi i32 0, void, i32 %in_local_V_9_28, void %.split15_ifconv"   --->   Operation 27 'phi' 'in_local_V_9_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_9_27 = phi i32 0, void, i32 %in_local_V_9_36, void %.split15_ifconv"   --->   Operation 28 'phi' 'in_local_V_9_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_9_35 = phi i32 0, void, i32 %in_local_V_9_43, void %.split15_ifconv"   --->   Operation 29 'phi' 'in_local_V_9_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_9_42 = phi i32 0, void, i32 %in_local_V_9_49, void %.split15_ifconv"   --->   Operation 30 'phi' 'in_local_V_9_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_9_48 = phi i32 0, void, i32 %in_local_V_9_54, void %.split15_ifconv"   --->   Operation 31 'phi' 'in_local_V_9_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_9_53 = phi i32 0, void, i32 %in_local_V_9_58, void %.split15_ifconv"   --->   Operation 32 'phi' 'in_local_V_9_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%in_local_V_9_57 = phi i32 0, void, i32 %in_local_V_9_61, void %.split15_ifconv"   --->   Operation 33 'phi' 'in_local_V_9_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_local_V_9_60 = phi i32 0, void, i32 %in_local_V_9_62, void %.split15_ifconv"   --->   Operation 34 'phi' 'in_local_V_9_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i4 0, void, i4 %add_ln22, void %.split15_ifconv" [firmware/myproject_axi.cpp:26]   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%is_last = phi i1 0, void, i1 %is_last_1, void %.split15_ifconv"   --->   Operation 36 'phi' 'is_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%add_ln22 = add i4 %i, i4 1" [firmware/myproject_axi.cpp:22]   --->   Operation 37 'add' 'add_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i, i4 10" [firmware/myproject_axi.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split15_ifconv, void" [firmware/myproject_axi.cpp:22]   --->   Operation 40 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_18 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i1 %in_V_last_V"   --->   Operation 41 'read' 'empty_18' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ref_tmp_data = extractvalue i41 %empty_18"   --->   Operation 42 'extractvalue' 'ref_tmp_data' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node is_last_1)   --->   "%in_struct_last_V = extractvalue i41 %empty_18"   --->   Operation 43 'extractvalue' 'in_struct_last_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%in_struct_data = bitcast i32 %ref_tmp_data" [firmware/myproject_axi.cpp:25]   --->   Operation 44 'bitcast' 'in_struct_data' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.78ns)   --->   "%d = fpext i32 %in_struct_data"   --->   Operation 45 'fpext' 'd' <Predicate = (!icmp_ln22)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.33ns) (out node of the LUT)   --->   "%is_last_1 = or i1 %in_struct_last_V, i1 %is_last" [firmware/myproject_axi.cpp:27]   --->   Operation 46 'or' 'is_last_1' <Predicate = (!icmp_ln22)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.71>
ST_3 : Operation 47 [1/2] (2.78ns)   --->   "%d = fpext i32 %in_struct_data"   --->   Operation 47 'fpext' 'd' <Predicate = (!icmp_ln22)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 48 'bitcast' 'ireg' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 49 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 50 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 51 'partselect' 'exp_tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 52 'zext' 'zext_ln455' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 53 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 54 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_3"   --->   Operation 55 'zext' 'zext_ln569' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 56 'sub' 'man_V_1' <Predicate = (!icmp_ln22)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_2, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 57 'select' 'man_V_2' <Predicate = (!icmp_ln22)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 58 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln22)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 59 'sub' 'F2' <Predicate = (!icmp_ln22)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 60 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln22)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4080"   --->   Operation 61 'add' 'add_ln581' <Predicate = (!icmp_ln22)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 16, i12 %F2"   --->   Operation 62 'sub' 'sub_ln581' <Predicate = (!icmp_ln22)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 16"   --->   Operation 63 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln22)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 64 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.97>
ST_4 : Operation 65 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 65 'select' 'sh_amt' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 66 'sext' 'sext_ln581' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 67 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 68 'partselect' 'tmp_3' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_3, i7 0"   --->   Operation 69 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 70 'zext' 'zext_ln586' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 71 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 72 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ref_tmp_data, i32 31"   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%select_ln588 = select i1 %tmp_4, i32 4294967295, i32 0"   --->   Operation 74 'select' 'select_ln588' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 75 'shl' 'shl_ln604' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 76 'xor' 'xor_ln571' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 77 'and' 'and_ln582' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 78 'select' 'select_ln582' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 79 'or' 'or_ln582' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 80 'xor' 'xor_ln582' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 81 'and' 'and_ln581' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 82 'and' 'and_ln585' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i32 %trunc_ln586, i32 %select_ln582"   --->   Operation 83 'select' 'select_ln585' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1 1"   --->   Operation 84 'xor' 'xor_ln585' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 85 'and' 'and_ln585_1' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i32 %select_ln588, i32 %select_ln585"   --->   Operation 86 'select' 'select_ln585_1' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 87 'or' 'or_ln581' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 88 'xor' 'xor_ln581' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 89 'and' 'and_ln603' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %select_ln585_1"   --->   Operation 90 'select' 'select_ln603' <Predicate = (!icmp_ln22 & !icmp_ln571)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_0 = select i1 %icmp_ln571, i32 0, i32 %select_ln603"   --->   Operation 93 'select' 'in_local_V_0' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.88ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i, i4 8" [firmware/myproject_axi.cpp:26]   --->   Operation 94 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_2)   --->   "%in_local_V_9 = select i1 %icmp_ln26, i32 %in_local_V_9_083, i32 %in_local_V_0" [firmware/myproject_axi.cpp:26]   --->   Operation 95 'select' 'in_local_V_9' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.88ns)   --->   "%icmp_ln26_1 = icmp_eq  i4 %i, i4 7" [firmware/myproject_axi.cpp:26]   --->   Operation 96 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_2 = select i1 %icmp_ln26_1, i32 %in_local_V_9_083, i32 %in_local_V_9" [firmware/myproject_axi.cpp:26]   --->   Operation 97 'select' 'in_local_V_9_2' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.88ns)   --->   "%icmp_ln26_2 = icmp_eq  i4 %i, i4 6" [firmware/myproject_axi.cpp:26]   --->   Operation 98 'icmp' 'icmp_ln26_2' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_4)   --->   "%in_local_V_9_3 = select i1 %icmp_ln26_2, i32 %in_local_V_9_083, i32 %in_local_V_9_2" [firmware/myproject_axi.cpp:26]   --->   Operation 99 'select' 'in_local_V_9_3' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.88ns)   --->   "%icmp_ln26_3 = icmp_eq  i4 %i, i4 5" [firmware/myproject_axi.cpp:26]   --->   Operation 100 'icmp' 'icmp_ln26_3' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_4 = select i1 %icmp_ln26_3, i32 %in_local_V_9_083, i32 %in_local_V_9_3" [firmware/myproject_axi.cpp:26]   --->   Operation 101 'select' 'in_local_V_9_4' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.88ns)   --->   "%icmp_ln26_4 = icmp_eq  i4 %i, i4 4" [firmware/myproject_axi.cpp:26]   --->   Operation 102 'icmp' 'icmp_ln26_4' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_6)   --->   "%in_local_V_9_5 = select i1 %icmp_ln26_4, i32 %in_local_V_9_083, i32 %in_local_V_9_4" [firmware/myproject_axi.cpp:26]   --->   Operation 103 'select' 'in_local_V_9_5' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln26_5 = icmp_eq  i4 %i, i4 3" [firmware/myproject_axi.cpp:26]   --->   Operation 104 'icmp' 'icmp_ln26_5' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_6 = select i1 %icmp_ln26_5, i32 %in_local_V_9_083, i32 %in_local_V_9_5" [firmware/myproject_axi.cpp:26]   --->   Operation 105 'select' 'in_local_V_9_6' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.88ns)   --->   "%icmp_ln26_6 = icmp_eq  i4 %i, i4 2" [firmware/myproject_axi.cpp:26]   --->   Operation 106 'icmp' 'icmp_ln26_6' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_8)   --->   "%in_local_V_9_7 = select i1 %icmp_ln26_6, i32 %in_local_V_9_083, i32 %in_local_V_9_6" [firmware/myproject_axi.cpp:26]   --->   Operation 107 'select' 'in_local_V_9_7' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.88ns)   --->   "%icmp_ln26_7 = icmp_eq  i4 %i, i4 1" [firmware/myproject_axi.cpp:26]   --->   Operation 108 'icmp' 'icmp_ln26_7' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_8 = select i1 %icmp_ln26_7, i32 %in_local_V_9_083, i32 %in_local_V_9_7" [firmware/myproject_axi.cpp:26]   --->   Operation 109 'select' 'in_local_V_9_8' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.88ns)   --->   "%icmp_ln26_8 = icmp_eq  i4 %i, i4 0" [firmware/myproject_axi.cpp:26]   --->   Operation 110 'icmp' 'icmp_ln26_8' <Predicate = (!icmp_ln22)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_9 = select i1 %icmp_ln26_8, i32 %in_local_V_9_083, i32 %in_local_V_9_8" [firmware/myproject_axi.cpp:26]   --->   Operation 111 'select' 'in_local_V_9_9' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_11)   --->   "%in_local_V_9_10 = select i1 %icmp_ln26, i32 %in_local_V_0, i32 %in_local_V_8_082" [firmware/myproject_axi.cpp:26]   --->   Operation 112 'select' 'in_local_V_9_10' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_11 = select i1 %icmp_ln26_1, i32 %in_local_V_8_082, i32 %in_local_V_9_10" [firmware/myproject_axi.cpp:26]   --->   Operation 113 'select' 'in_local_V_9_11' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_13)   --->   "%in_local_V_9_12 = select i1 %icmp_ln26_2, i32 %in_local_V_8_082, i32 %in_local_V_9_11" [firmware/myproject_axi.cpp:26]   --->   Operation 114 'select' 'in_local_V_9_12' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_13 = select i1 %icmp_ln26_3, i32 %in_local_V_8_082, i32 %in_local_V_9_12" [firmware/myproject_axi.cpp:26]   --->   Operation 115 'select' 'in_local_V_9_13' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_15)   --->   "%in_local_V_9_14 = select i1 %icmp_ln26_4, i32 %in_local_V_8_082, i32 %in_local_V_9_13" [firmware/myproject_axi.cpp:26]   --->   Operation 116 'select' 'in_local_V_9_14' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_15 = select i1 %icmp_ln26_5, i32 %in_local_V_8_082, i32 %in_local_V_9_14" [firmware/myproject_axi.cpp:26]   --->   Operation 117 'select' 'in_local_V_9_15' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_17)   --->   "%in_local_V_9_16 = select i1 %icmp_ln26_6, i32 %in_local_V_8_082, i32 %in_local_V_9_15" [firmware/myproject_axi.cpp:26]   --->   Operation 118 'select' 'in_local_V_9_16' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_17 = select i1 %icmp_ln26_7, i32 %in_local_V_8_082, i32 %in_local_V_9_16" [firmware/myproject_axi.cpp:26]   --->   Operation 119 'select' 'in_local_V_9_17' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_19 = select i1 %icmp_ln26_8, i32 %in_local_V_8_082, i32 %in_local_V_9_17" [firmware/myproject_axi.cpp:26]   --->   Operation 120 'select' 'in_local_V_9_19' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_21)   --->   "%in_local_V_9_20 = select i1 %icmp_ln26_1, i32 %in_local_V_0, i32 %in_local_V_9_18" [firmware/myproject_axi.cpp:26]   --->   Operation 121 'select' 'in_local_V_9_20' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_21 = select i1 %icmp_ln26_2, i32 %in_local_V_9_18, i32 %in_local_V_9_20" [firmware/myproject_axi.cpp:26]   --->   Operation 122 'select' 'in_local_V_9_21' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_23)   --->   "%in_local_V_9_22 = select i1 %icmp_ln26_3, i32 %in_local_V_9_18, i32 %in_local_V_9_21" [firmware/myproject_axi.cpp:26]   --->   Operation 123 'select' 'in_local_V_9_22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_23 = select i1 %icmp_ln26_4, i32 %in_local_V_9_18, i32 %in_local_V_9_22" [firmware/myproject_axi.cpp:26]   --->   Operation 124 'select' 'in_local_V_9_23' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_25)   --->   "%in_local_V_9_24 = select i1 %icmp_ln26_5, i32 %in_local_V_9_18, i32 %in_local_V_9_23" [firmware/myproject_axi.cpp:26]   --->   Operation 125 'select' 'in_local_V_9_24' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_25 = select i1 %icmp_ln26_6, i32 %in_local_V_9_18, i32 %in_local_V_9_24" [firmware/myproject_axi.cpp:26]   --->   Operation 126 'select' 'in_local_V_9_25' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_28)   --->   "%in_local_V_9_26 = select i1 %icmp_ln26_7, i32 %in_local_V_9_18, i32 %in_local_V_9_25" [firmware/myproject_axi.cpp:26]   --->   Operation 127 'select' 'in_local_V_9_26' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_28 = select i1 %icmp_ln26_8, i32 %in_local_V_9_18, i32 %in_local_V_9_26" [firmware/myproject_axi.cpp:26]   --->   Operation 128 'select' 'in_local_V_9_28' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_30)   --->   "%in_local_V_9_29 = select i1 %icmp_ln26_2, i32 %in_local_V_0, i32 %in_local_V_9_27" [firmware/myproject_axi.cpp:26]   --->   Operation 129 'select' 'in_local_V_9_29' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_30 = select i1 %icmp_ln26_3, i32 %in_local_V_9_27, i32 %in_local_V_9_29" [firmware/myproject_axi.cpp:26]   --->   Operation 130 'select' 'in_local_V_9_30' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_32)   --->   "%in_local_V_9_31 = select i1 %icmp_ln26_4, i32 %in_local_V_9_27, i32 %in_local_V_9_30" [firmware/myproject_axi.cpp:26]   --->   Operation 131 'select' 'in_local_V_9_31' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_32 = select i1 %icmp_ln26_5, i32 %in_local_V_9_27, i32 %in_local_V_9_31" [firmware/myproject_axi.cpp:26]   --->   Operation 132 'select' 'in_local_V_9_32' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_34)   --->   "%in_local_V_9_33 = select i1 %icmp_ln26_6, i32 %in_local_V_9_27, i32 %in_local_V_9_32" [firmware/myproject_axi.cpp:26]   --->   Operation 133 'select' 'in_local_V_9_33' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_34 = select i1 %icmp_ln26_7, i32 %in_local_V_9_27, i32 %in_local_V_9_33" [firmware/myproject_axi.cpp:26]   --->   Operation 134 'select' 'in_local_V_9_34' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_36 = select i1 %icmp_ln26_8, i32 %in_local_V_9_27, i32 %in_local_V_9_34" [firmware/myproject_axi.cpp:26]   --->   Operation 135 'select' 'in_local_V_9_36' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_38)   --->   "%in_local_V_9_37 = select i1 %icmp_ln26_3, i32 %in_local_V_0, i32 %in_local_V_9_35" [firmware/myproject_axi.cpp:26]   --->   Operation 136 'select' 'in_local_V_9_37' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_38 = select i1 %icmp_ln26_4, i32 %in_local_V_9_35, i32 %in_local_V_9_37" [firmware/myproject_axi.cpp:26]   --->   Operation 137 'select' 'in_local_V_9_38' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_40)   --->   "%in_local_V_9_39 = select i1 %icmp_ln26_5, i32 %in_local_V_9_35, i32 %in_local_V_9_38" [firmware/myproject_axi.cpp:26]   --->   Operation 138 'select' 'in_local_V_9_39' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_40 = select i1 %icmp_ln26_6, i32 %in_local_V_9_35, i32 %in_local_V_9_39" [firmware/myproject_axi.cpp:26]   --->   Operation 139 'select' 'in_local_V_9_40' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_43)   --->   "%in_local_V_9_41 = select i1 %icmp_ln26_7, i32 %in_local_V_9_35, i32 %in_local_V_9_40" [firmware/myproject_axi.cpp:26]   --->   Operation 140 'select' 'in_local_V_9_41' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_43 = select i1 %icmp_ln26_8, i32 %in_local_V_9_35, i32 %in_local_V_9_41" [firmware/myproject_axi.cpp:26]   --->   Operation 141 'select' 'in_local_V_9_43' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_45)   --->   "%in_local_V_9_44 = select i1 %icmp_ln26_4, i32 %in_local_V_0, i32 %in_local_V_9_42" [firmware/myproject_axi.cpp:26]   --->   Operation 142 'select' 'in_local_V_9_44' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_45 = select i1 %icmp_ln26_5, i32 %in_local_V_9_42, i32 %in_local_V_9_44" [firmware/myproject_axi.cpp:26]   --->   Operation 143 'select' 'in_local_V_9_45' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_47)   --->   "%in_local_V_9_46 = select i1 %icmp_ln26_6, i32 %in_local_V_9_42, i32 %in_local_V_9_45" [firmware/myproject_axi.cpp:26]   --->   Operation 144 'select' 'in_local_V_9_46' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_47 = select i1 %icmp_ln26_7, i32 %in_local_V_9_42, i32 %in_local_V_9_46" [firmware/myproject_axi.cpp:26]   --->   Operation 145 'select' 'in_local_V_9_47' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_49 = select i1 %icmp_ln26_8, i32 %in_local_V_9_42, i32 %in_local_V_9_47" [firmware/myproject_axi.cpp:26]   --->   Operation 146 'select' 'in_local_V_9_49' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_51)   --->   "%in_local_V_9_50 = select i1 %icmp_ln26_5, i32 %in_local_V_0, i32 %in_local_V_9_48" [firmware/myproject_axi.cpp:26]   --->   Operation 147 'select' 'in_local_V_9_50' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_51 = select i1 %icmp_ln26_6, i32 %in_local_V_9_48, i32 %in_local_V_9_50" [firmware/myproject_axi.cpp:26]   --->   Operation 148 'select' 'in_local_V_9_51' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_54)   --->   "%in_local_V_9_52 = select i1 %icmp_ln26_7, i32 %in_local_V_9_48, i32 %in_local_V_9_51" [firmware/myproject_axi.cpp:26]   --->   Operation 149 'select' 'in_local_V_9_52' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_54 = select i1 %icmp_ln26_8, i32 %in_local_V_9_48, i32 %in_local_V_9_52" [firmware/myproject_axi.cpp:26]   --->   Operation 150 'select' 'in_local_V_9_54' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_56)   --->   "%in_local_V_9_55 = select i1 %icmp_ln26_6, i32 %in_local_V_0, i32 %in_local_V_9_53" [firmware/myproject_axi.cpp:26]   --->   Operation 151 'select' 'in_local_V_9_55' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_56 = select i1 %icmp_ln26_7, i32 %in_local_V_9_53, i32 %in_local_V_9_55" [firmware/myproject_axi.cpp:26]   --->   Operation 152 'select' 'in_local_V_9_56' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_58 = select i1 %icmp_ln26_8, i32 %in_local_V_9_53, i32 %in_local_V_9_56" [firmware/myproject_axi.cpp:26]   --->   Operation 153 'select' 'in_local_V_9_58' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_9_61)   --->   "%in_local_V_9_59 = select i1 %icmp_ln26_7, i32 %in_local_V_0, i32 %in_local_V_9_57" [firmware/myproject_axi.cpp:26]   --->   Operation 154 'select' 'in_local_V_9_59' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9_61 = select i1 %icmp_ln26_8, i32 %in_local_V_9_57, i32 %in_local_V_9_59" [firmware/myproject_axi.cpp:26]   --->   Operation 155 'select' 'in_local_V_9_61' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.52ns)   --->   "%in_local_V_9_62 = select i1 %icmp_ln26_8, i32 %in_local_V_0, i32 %in_local_V_9_60" [firmware/myproject_axi.cpp:26]   --->   Operation 156 'select' 'in_local_V_9_62' <Predicate = (!icmp_ln22)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.71>
ST_6 : Operation 158 [1/1] (4.71ns)   --->   "%out_local_V_0 = call i32 @myproject, i32 %in_local_V_9_60, i32 %in_local_V_9_57, i32 %in_local_V_9_53, i32 %in_local_V_9_48, i32 %in_local_V_9_42, i32 %in_local_V_9_35, i32 %in_local_V_9_27, i32 %in_local_V_9_18, i32 %in_local_V_8_082, i32 %in_local_V_9_083" [firmware/myproject_axi.cpp:30]   --->   Operation 158 'call' 'out_local_V_0' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V_0, i32 31"   --->   Operation 159 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.72>
ST_7 : Operation 160 [1/1] (1.11ns)   --->   "%icmp_ln935 = icmp_eq  i32 %out_local_V_0, i32 0"   --->   Operation 160 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %out_local_V_0"   --->   Operation 161 'sub' 'tmp_V' <Predicate = (p_Result_4)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.52ns)   --->   "%m = select i1 %p_Result_4, i32 %tmp_V, i32 %out_local_V_0"   --->   Operation 162 'select' 'm' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i32 %m"   --->   Operation 163 'zext' 'zext_ln957' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.48ns)   --->   "%br_ln32 = br void" [firmware/myproject_axi.cpp:32]   --->   Operation 164 'br' 'br_ln32' <Predicate = true> <Delay = 0.48>

State 8 <SV = 4> <Delay = 4.19>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %add_ln32, void %.split_ifconv, i2 0, void" [firmware/myproject_axi.cpp:32]   --->   Operation 165 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.62ns)   --->   "%add_ln32 = add i2 %i_1, i2 1" [firmware/myproject_axi.cpp:32]   --->   Operation 166 'add' 'add_ln32' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.51ns)   --->   "%icmp_ln32 = icmp_eq  i2 %i_1, i2 2" [firmware/myproject_axi.cpp:32]   --->   Operation 167 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 168 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split_ifconv, void" [firmware/myproject_axi.cpp:32]   --->   Operation 169 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.51ns)   --->   "%icmp_ln34 = icmp_eq  i2 %i_1, i2 1" [firmware/myproject_axi.cpp:34]   --->   Operation 170 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.33ns)   --->   "%out_struct_last_V = and i1 %is_last, i1 %icmp_ln34" [firmware/myproject_axi.cpp:34]   --->   Operation 171 'and' 'out_struct_last_V' <Predicate = (!icmp_ln32)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m, i32 31, i32 0"   --->   Operation 172 'partselect' 'p_Result_5' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1"   --->   Operation 173 'cttz' 'l' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (1.20ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 174 'sub' 'sub_ln944' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 175 'add' 'lsb_index' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 176 'partselect' 'tmp' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (1.09ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 177 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 178 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.88ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 179 'sub' 'sub_ln947' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 180 'zext' 'zext_ln947' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 181 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 182 'shl' 'shl_ln949' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 183 'or' 'or_ln949_1' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m, i32 %or_ln949_1"   --->   Operation 184 'and' 'and_ln949' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 185 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 186 'bitselect' 'tmp_5' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_5, i1 1"   --->   Operation 187 'xor' 'xor_ln949' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m, i32 %lsb_index"   --->   Operation 188 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.11ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 189 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_6, i1 %xor_ln949"   --->   Operation 190 'and' 'and_ln949_1' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_6"   --->   Operation 191 'select' 'select_ln946' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 192 'select' 'select_ln958' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 193 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 4.86>
ST_9 : Operation 194 [1/1] (1.20ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 194 'sub' 'sub_ln959' <Predicate = (!icmp_ln32 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 195 'zext' 'zext_ln959' <Predicate = (!icmp_ln32 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959"   --->   Operation 196 'shl' 'shl_ln959' <Predicate = (!icmp_ln32 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (1.20ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 197 'add' 'add_ln958' <Predicate = (!icmp_ln32 & icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 198 'zext' 'zext_ln958' <Predicate = (!icmp_ln32 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958"   --->   Operation 199 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln32 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 200 'select' 'm_1' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 201 'zext' 'zext_ln961' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m_1, i64 %zext_ln961"   --->   Operation 202 'add' 'm_2' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 203 'partselect' 'm_5' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_5"   --->   Operation 204 'zext' 'zext_ln962' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 205 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.44ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 206 'select' 'select_ln943' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 16, i8 %trunc_ln943"   --->   Operation 207 'sub' 'sub_ln964' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 208 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 208 'add' 'add_ln964' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_4, i8 %add_ln964"   --->   Operation 209 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_1, i32 23, i32 31"   --->   Operation 210 'partset' 'p_Result_7' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_7"   --->   Operation 211 'trunc' 'LD_1' <Predicate = (!icmp_ln32 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.52ns)   --->   "%select_ln303 = select i1 %icmp_ln935, i32 0, i32 %LD_1"   --->   Operation 212 'select' 'select_ln303' <Predicate = (!icmp_ln32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_last_V, i32 %select_ln303, i4 15, i4 15, i1 %out_struct_last_V"   --->   Operation 213 'write' 'write_ln304' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/myproject_axi.cpp:32]   --->   Operation 214 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/myproject_axi.cpp:32]   --->   Operation 215 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 216 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_last_V, i32 %select_ln303, i4 15, i4 15, i1 %out_struct_last_V"   --->   Operation 216 'write' 'write_ln304' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [firmware/myproject_axi.cpp:46]   --->   Operation 218 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_local.V[9]') with incoming values : ('in_local.V[9]', firmware/myproject_axi.cpp:26) [23]  (0.489 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	axis read on port 'in_V_data_V' [42]  (0 ns)
	'fpext' operation ('d') [46]  (2.79 ns)

 <State 3>: 4.71ns
The critical path consists of the following:
	'fpext' operation ('d') [46]  (2.79 ns)
	'sub' operation ('F2') [58]  (0.962 ns)
	'add' operation ('add_ln581') [60]  (0.962 ns)

 <State 4>: 4.97ns
The critical path consists of the following:
	'select' operation ('sh_amt') [62]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [66]  (0.861 ns)
	'and' operation ('and_ln585') [81]  (0 ns)
	'select' operation ('select_ln585') [82]  (1.7 ns)
	'select' operation ('select_ln585_1') [85]  (0.525 ns)
	'select' operation ('select_ln603') [89]  (1.45 ns)

 <State 5>: 3.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln26', firmware/myproject_axi.cpp:26) [91]  (0.884 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [92]  (0 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [94]  (0.525 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [96]  (0 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [98]  (0.525 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [100]  (0 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [102]  (0.525 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [104]  (0 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [106]  (0.525 ns)
	'select' operation ('in_local.V[9]', firmware/myproject_axi.cpp:26) [108]  (0.525 ns)

 <State 6>: 4.71ns
The critical path consists of the following:
	'call' operation ('out_local.V[0]', firmware/myproject_axi.cpp:30) to 'myproject' [157]  (4.71 ns)

 <State 7>: 1.73ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [160]  (1.2 ns)
	'select' operation ('m') [161]  (0.525 ns)

 <State 8>: 4.19ns
The critical path consists of the following:
	'cttz' operation ('l') [176]  (0 ns)
	'sub' operation ('sub_ln944') [177]  (1.2 ns)
	'add' operation ('lsb_index') [178]  (1.2 ns)
	'shl' operation ('shl_ln949') [185]  (0 ns)
	'or' operation ('or_ln949_1') [186]  (0 ns)
	'and' operation ('and_ln949') [187]  (0 ns)
	'icmp' operation ('icmp_ln949') [188]  (1.45 ns)
	'select' operation ('select_ln946') [197]  (0 ns)
	'select' operation ('select_ln958') [201]  (0.331 ns)

 <State 9>: 4.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [194]  (1.2 ns)
	'shl' operation ('shl_ln959') [196]  (0 ns)
	'select' operation ('m') [202]  (0 ns)
	'add' operation ('m') [204]  (1.47 ns)
	'select' operation ('select_ln943') [208]  (0.445 ns)
	'add' operation ('add_ln964') [211]  (1.22 ns)
	'select' operation ('select_ln303') [215]  (0.525 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
