#ifndef _CPU_PPC_REGS_H
#define _CPU_PPC_REGS_H

// GPRs
#define REG_GPR0     (1              )
#define REG_GPR1     (REG_GPR0    + 1)
#define REG_GPR2     (REG_GPR1    + 1)
#define REG_GPR3     (REG_GPR2    + 1)
#define REG_GPR4     (REG_GPR3    + 1)
#define REG_GPR5     (REG_GPR4    + 1)
#define REG_GPR6     (REG_GPR5    + 1)
#define REG_GPR7     (REG_GPR6    + 1)
#define REG_GPR8     (REG_GPR7    + 1)
#define REG_GPR9     (REG_GPR8    + 1)
#define REG_GPR10    (REG_GPR9    + 1)
#define REG_GPR11    (REG_GPR10   + 1)
#define REG_GPR12    (REG_GPR11   + 1)
#define REG_GPR13    (REG_GPR12   + 1)
#define REG_GPR14    (REG_GPR13   + 1)
#define REG_GPR15    (REG_GPR14   + 1)
#define REG_GPR16    (REG_GPR15   + 1)
#define REG_GPR17    (REG_GPR16   + 1)
#define REG_GPR18    (REG_GPR17   + 1)
#define REG_GPR19    (REG_GPR18   + 1)
#define REG_GPR20    (REG_GPR19   + 1)
#define REG_GPR21    (REG_GPR20   + 1)
#define REG_GPR22    (REG_GPR21   + 1)
#define REG_GPR23    (REG_GPR22   + 1)
#define REG_GPR24    (REG_GPR23   + 1)
#define REG_GPR25    (REG_GPR24   + 1)
#define REG_GPR26    (REG_GPR25   + 1)
#define REG_GPR27    (REG_GPR26   + 1)
#define REG_GPR28    (REG_GPR27   + 1)
#define REG_GPR29    (REG_GPR28   + 1)
#define REG_GPR30    (REG_GPR29   + 1)
#define REG_GPR31    (REG_GPR30   + 1)

// FPRs
#define REG_FPR0     (50             )
#define REG_FPR1     (REG_FPR0    + 1)
#define REG_FPR2     (REG_FPR1    + 1)
#define REG_FPR3     (REG_FPR2    + 1)
#define REG_FPR4     (REG_FPR3    + 1)
#define REG_FPR5     (REG_FPR4    + 1)
#define REG_FPR6     (REG_FPR5    + 1)
#define REG_FPR7     (REG_FPR6    + 1)
#define REG_FPR8     (REG_FPR7    + 1)
#define REG_FPR9     (REG_FPR8    + 1)
#define REG_FPR10    (REG_FPR9    + 1)
#define REG_FPR11    (REG_FPR10   + 1)
#define REG_FPR12    (REG_FPR11   + 1)
#define REG_FPR13    (REG_FPR12   + 1)
#define REG_FPR14    (REG_FPR13   + 1)
#define REG_FPR15    (REG_FPR14   + 1)
#define REG_FPR16    (REG_FPR15   + 1)
#define REG_FPR17    (REG_FPR16   + 1)
#define REG_FPR18    (REG_FPR17   + 1)
#define REG_FPR19    (REG_FPR18   + 1)
#define REG_FPR20    (REG_FPR19   + 1)
#define REG_FPR21    (REG_FPR20   + 1)
#define REG_FPR22    (REG_FPR21   + 1)
#define REG_FPR23    (REG_FPR22   + 1)
#define REG_FPR24    (REG_FPR23   + 1)
#define REG_FPR25    (REG_FPR24   + 1)
#define REG_FPR26    (REG_FPR25   + 1)
#define REG_FPR27    (REG_FPR26   + 1)
#define REG_FPR28    (REG_FPR27   + 1)
#define REG_FPR29    (REG_FPR28   + 1)
#define REG_FPR30    (REG_FPR29   + 1)
#define REG_FPR31    (REG_FPR30   + 1)

// Hidden
#define REG_PC       (100            )
#define REG_MSR      (REG_PC      + 1)
#define REG_CR       (REG_MSR     + 1)
#define REG_FPSCR    (REG_CR      + 1)

// SPRs
#define REG_ATBL     (REG_FPSCR   + 1)
#define REG_ATBU     (REG_ATBL    + 1)
#define REG_CSRR0    (REG_ATBU    + 1)
#define REG_CSRR1    (REG_CSRR0   + 1)
#define REG_CTR      (REG_CSRR1   + 1)
#define REG_DAC1     (REG_CTR     + 1)
#define REG_DAC2     (REG_DAC1    + 1)
#define REG_DBCR0    (REG_DAC2    + 1)
#define REG_DBCR1    (REG_DBCR0   + 1)
#define REG_DBCR2    (REG_DBCR1   + 1)
#define REG_DBSR     (REG_DBCR2   + 1)
#define REG_DEAR     (REG_DBSR    + 1)
#define REG_DEC      (REG_DEAR    + 1)
#define REG_DECAR    (REG_DEC     + 1)
#define REG_ESR      (REG_DECAR   + 1)
#define REG_IAC1     (REG_ESR     + 1)
#define REG_IAC2     (REG_IAC1    + 1)
#define REG_IVOR0    (REG_IAC2    + 1)
#define REG_IVOR1    (REG_IVOR0   + 1)
#define REG_IVOR2    (REG_IVOR1   + 1)
#define REG_IVOR3    (REG_IVOR2   + 1)
#define REG_IVOR4    (REG_IVOR3   + 1)
#define REG_IVOR5    (REG_IVOR4   + 1)
#define REG_IVOR6    (REG_IVOR5   + 1)
#define REG_IVOR8    (REG_IVOR6   + 1)
#define REG_IVOR10   (REG_IVOR8   + 1)
#define REG_IVOR11   (REG_IVOR10  + 1)
#define REG_IVOR12   (REG_IVOR11  + 1)
#define REG_IVOR13   (REG_IVOR12  + 1)
#define REG_IVOR14   (REG_IVOR13  + 1)
#define REG_IVOR15   (REG_IVOR14  + 1)
#define REG_IVPR     (REG_IVOR15  + 1)
#define REG_LR       (REG_IVPR    + 1)
#define REG_PID      (REG_LR      + 1)
#define REG_PIR      (REG_PID     + 1)
#define REG_PVR      (REG_PIR     + 1)
#define REG_SPRG0    (REG_PVR     + 1)
#define REG_SPRG1    (REG_SPRG0   + 1)
#define REG_SPRG2    (REG_SPRG1   + 1)
#define REG_SPRG3R   (REG_SPRG2   + 1)
#define REG_SPRG3    (REG_SPRG3R  + 1)
#define REG_SPRG4R   (REG_SPRG3   + 1)
#define REG_SPRG4    (REG_SPRG4R  + 1)
#define REG_SPRG5R   (REG_SPRG4   + 1)
#define REG_SPRG5    (REG_SPRG5R  + 1)
#define REG_SPRG6R   (REG_SPRG5   + 1)
#define REG_SPRG6    (REG_SPRG6R  + 1)
#define REG_SPRG7R   (REG_SPRG6   + 1)
#define REG_SPRG7    (REG_SPRG7R  + 1)
#define REG_SRR0     (REG_SPRG7   + 1)
#define REG_SRR1     (REG_SRR0    + 1)
#define REG_TBRL     (REG_SRR1    + 1)
#define REG_TBWL     (REG_TBRL    + 1)
#define REG_TBRU     (REG_TBWL    + 1)
#define REG_TBWU     (REG_TBRU    + 1)
#define REG_TCR      (REG_TBWU    + 1)
#define REG_TSR      (REG_TCR     + 1)
#define REG_USPRG0   (REG_TSR     + 1)
#define REG_XER      (REG_USPRG0  + 1)

#define REG_BBEAR    (REG_XER     + 1)
#define REG_BBTAR    (REG_BBEAR   + 1)
#define REG_BUCSR    (REG_BBTAR   + 1)
#define REG_HID0     (REG_BUCSR   + 1)
#define REG_HID1     (REG_HID0    + 1)
#define REG_IVOR32   (REG_HID1    + 1)
#define REG_IVOR33   (REG_IVOR32  + 1)
#define REG_IVOR34   (REG_IVOR33  + 1)
#define REG_IVOR35   (REG_IVOR34  + 1)
#define REG_L1CFG0   (REG_IVOR35  + 1)
#define REG_L1CFG1   (REG_L1CFG0  + 1)
#define REG_L1CSR0   (REG_L1CFG1  + 1)
#define REG_L1CSR1   (REG_L1CSR0  + 1)
#define REG_MAS0     (REG_L1CSR1  + 1)
#define REG_MAS1     (REG_MAS0    + 1)
#define REG_MAS2     (REG_MAS1    + 1)
#define REG_MAS3     (REG_MAS2    + 1)
#define REG_MAS4     (REG_MAS3    + 1)
#define REG_MAS5     (REG_MAS4    + 1)
#define REG_MAS6     (REG_MAS5    + 1)
#define REG_MAS7     (REG_MAS6    + 1)
#define REG_MCAR     (REG_MAS7    + 1)
#define REG_MCSR     (REG_MCAR    + 1)
#define REG_MCSRR0   (REG_MCSR    + 1)
#define REG_MCSRR1   (REG_MCSRR0  + 1)
#define REG_MMUCFG   (REG_MCSRR1  + 1)
#define REG_MMUCSR0  (REG_MMUCFG  + 1)
#define REG_PID0     (REG_MMUCSR0 + 1)
#define REG_PID1     (REG_PID0    + 1)
#define REG_PID2     (REG_PID1    + 1)
#define REG_SPEFSCR  (REG_PID2    + 1)
#define REG_SVR      (REG_SPEFSCR + 1)
#define REG_TLB0CFG  (REG_SVR     + 1)
#define REG_TLB1CFG  (REG_TLB0CFG + 1)

#endif
