{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 16:06:13 2019 " "Info: Processing started: Mon Sep 30 16:06:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv27m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv27m.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDIV27M " "Info: Found entity 1: fDIV27M" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_divn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sel_divn.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_DIVN " "Info: Found entity 1: sel_DIVN" {  } { { "sel_DIVN.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/sel_DIVN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stepMotorctr.v(19) " "Warning (10268): Verilog HDL information at stepMotorctr.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotorctr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stepmotorctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepMotorctr " "Info: Found entity 1: stepMotorctr" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw2 " "Info: Found entity 1: hw2" {  } { { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw2 " "Info: Elaborating entity \"hw2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepMotorctr stepMotorctr:inst2 " "Info: Elaborating entity \"stepMotorctr\" for hierarchy \"stepMotorctr:inst2\"" {  } { { "hw2.bdf" "inst2" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 56 520 648 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rest stepMotorctr.v(20) " "Warning (10235): Verilog HDL Always Construct warning at stepMotorctr.v(20): variable \"rest\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir stepMotorctr.v(25) " "Warning (10235): Verilog HDL Always Construct warning at stepMotorctr.v(25): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir stepMotorctr.v(26) " "Warning (10235): Verilog HDL Always Construct warning at stepMotorctr.v(26): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir stepMotorctr.v(27) " "Warning (10235): Verilog HDL Always Construct warning at stepMotorctr.v(27): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir stepMotorctr.v(28) " "Warning (10235): Verilog HDL Always Construct warning at stepMotorctr.v(28): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fDIV27M fDIV27M:inst " "Info: Elaborating entity \"fDIV27M\" for hierarchy \"fDIV27M:inst\"" {  } { { "hw2.bdf" "inst" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 88 328 464 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_DIVN sel_DIVN:inst1 " "Info: Elaborating entity \"sel_DIVN\" for hierarchy \"sel_DIVN:inst1\"" {  } { { "hw2.bdf" "inst1" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 192 144 296 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepMotorctr:inst2\|cs~2 " "Info: Register \"stepMotorctr:inst2\|cs~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepMotorctr:inst2\|cs~3 " "Info: Register \"stepMotorctr:inst2\|cs~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mings/Desktop/Exp3/hw2/hw2.map.smsg " "Info: Generated suppressed messages file C:/Users/mings/Desktop/Exp3/hw2/hw2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 16:06:16 2019 " "Info: Processing ended: Mon Sep 30 16:06:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
