

================================================================
== Vitis HLS Report for 'fpadd503_1_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:36:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       24|       24|         3|          3|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    565|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     79|    -|
|Register         |        -|    -|     204|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     268|    652|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_113_p2       |         +|   0|  0|  13|           4|           1|
    |sub_ln29_fu_223_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_183_p2       |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_150_p2        |         -|   0|  0|  71|          64|          64|
    |and_ln29_fu_207_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_107_p2      |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_213_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_164_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_188_p2        |        or|   0|  0|  64|          64|          64|
    |xor_ln105_114_fu_160_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_115_fu_170_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_156_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln29_fu_201_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 565|         460|         522|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i    |   9|          2|    4|          8|
    |carry_reg_87          |   9|          2|    1|          2|
    |coeff_address0_local  |  14|          3|    6|         18|
    |coeff_we0_local       |   9|          2|    8|         16|
    |i_151_fu_50           |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  79|         17|   25|         58|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |carry_reg_87           |   1|   0|    1|          0|
    |coeff_addr_reg_239     |   3|   0|    6|          3|
    |coeff_load_reg_249     |  64|   0|   64|          0|
    |i_151_fu_50            |   4|   0|    4|          0|
    |p503x2_1_load_reg_255  |  64|   0|   64|          0|
    |tempReg_reg_261        |  64|   0|   64|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 204|   0|  207|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fpadd503.1_Pipeline_VITIS_LOOP_28_2|  return value|
|coeff_address0        |  out|    6|   ap_memory|                                coeff|         array|
|coeff_ce0             |  out|    1|   ap_memory|                                coeff|         array|
|coeff_we0             |  out|    8|   ap_memory|                                coeff|         array|
|coeff_d0              |  out|   64|   ap_memory|                                coeff|         array|
|coeff_q0              |   in|   64|   ap_memory|                                coeff|         array|
|carry_220_out         |  out|    1|      ap_vld|                        carry_220_out|       pointer|
|carry_220_out_ap_vld  |  out|    1|      ap_vld|                        carry_220_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_151 = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_151" [src/generic/fp_generic.c:20]   --->   Operation 8 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%carry = phi i1 %borrowReg, void %for.inc29.split, i1 0, void %newFuncRoot"   --->   Operation 10 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_151" [src/generic/fp_generic.c:29]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:28]   --->   Operation 12 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [src/generic/fp_generic.c:28]   --->   Operation 13 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc29.split, void %for.end31.exitStub" [src/generic/fp_generic.c:28]   --->   Operation 14 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [src/generic/fp_generic.c:29]   --->   Operation 15 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i3 %trunc_ln29" [src/generic/fp_generic.c:29]   --->   Operation 16 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln29_21" [src/generic/fp_generic.c:29]   --->   Operation 17 'bitconcatenate' 'zext_ln29_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i6 %zext_ln29_s" [src/generic/fp_generic.c:29]   --->   Operation 18 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln29_22" [src/generic/fp_generic.c:29]   --->   Operation 19 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:29]   --->   Operation 20 'load' 'coeff_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i3 %trunc_ln29" [src/generic/fp_generic.c:29]   --->   Operation 21 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_23" [src/generic/fp_generic.c:29]   --->   Operation 22 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 23 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln28, i4 %i_151" [src/generic/fp_generic.c:20]   --->   Operation 24 'store' 'store_ln20' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_220_out, i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 46 'write' 'write_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:29]   --->   Operation 25 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 26 'load' 'p503x2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 27 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %coeff_load, i64 %p503x2_1_load" [src/generic/fp_generic.c:29]   --->   Operation 27 'sub' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 28 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/generic/fp_generic.c:28]   --->   Operation 30 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %p503x2_1_load, i64 %coeff_load" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 31 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_114 = xor i64 %p503x2_1_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 32 'xor' 'xor_ln105_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_114, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 33 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_115 = xor i64 %coeff_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 34 'xor' 'xor_ln105_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_115, i32 63" [src/config.h:98->src/generic/fp_generic.c:29]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.99>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 36 'sub' 'sub_ln95' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 37 'or' 'or_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:29]   --->   Operation 38 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln29 = xor i1 %tmp_213, i1 1" [src/generic/fp_generic.c:29]   --->   Operation 39 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln29 = and i1 %carry, i1 %xor_ln29" [src/generic/fp_generic.c:29]   --->   Operation 40 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln29, i1 %tmp" [src/generic/fp_generic.c:29]   --->   Operation 41 'or' 'borrowReg' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 42 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.52ns)   --->   "%sub_ln29 = sub i64 %tempReg, i64 %zext_ln29" [src/generic/fp_generic.c:29]   --->   Operation 43 'sub' 'sub_ln29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln29 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %sub_ln29, i8 255" [src/generic/fp_generic.c:29]   --->   Operation 44 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc29" [src/generic/fp_generic.c:28]   --->   Operation 45 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ carry_220_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_151                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln20                 (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
carry                      (phi                   ) [ 0111]
i                          (load                  ) [ 0000]
icmp_ln28                  (icmp                  ) [ 0100]
add_ln28                   (add                   ) [ 0000]
br_ln28                    (br                    ) [ 0000]
trunc_ln29                 (trunc                 ) [ 0000]
zext_ln29_21               (zext                  ) [ 0000]
zext_ln29_s                (bitconcatenate        ) [ 0000]
zext_ln29_22               (zext                  ) [ 0000]
coeff_addr                 (getelementptr         ) [ 0011]
zext_ln29_23               (zext                  ) [ 0000]
p503x2_1_addr              (getelementptr         ) [ 0010]
store_ln20                 (store                 ) [ 0000]
coeff_load                 (load                  ) [ 0001]
p503x2_1_load              (load                  ) [ 0001]
tempReg                    (sub                   ) [ 0001]
specpipeline_ln20          (specpipeline          ) [ 0000]
speclooptripcount_ln20     (speclooptripcount     ) [ 0000]
specloopname_ln28          (specloopname          ) [ 0000]
xor_ln105                  (xor                   ) [ 0000]
xor_ln105_114              (xor                   ) [ 0000]
or_ln105                   (or                    ) [ 0000]
xor_ln105_115              (xor                   ) [ 0000]
tmp                        (bitselect             ) [ 0000]
sub_ln95                   (sub                   ) [ 0000]
or_ln95                    (or                    ) [ 0000]
tmp_213                    (bitselect             ) [ 0000]
xor_ln29                   (xor                   ) [ 0000]
and_ln29                   (and                   ) [ 0000]
borrowReg                  (or                    ) [ 0101]
zext_ln29                  (zext                  ) [ 0000]
sub_ln29                   (sub                   ) [ 0000]
store_ln29                 (store                 ) [ 0000]
br_ln28                    (br                    ) [ 0101]
write_ln29                 (write                 ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coeff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="carry_220_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_220_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_151_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_151/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln29_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="coeff_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="6" slack="0"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="coeff_load/1 store_ln29/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p503x2_1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="87" class="1005" name="carry_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="2"/>
<pin id="89" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="carry_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln20_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln28_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln28_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln29_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln29_21_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_21/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln29_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln29_s/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln29_22_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_22/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln29_23_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_23/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln20_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tempReg_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln105_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="xor_ln105_114_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_114/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_ln105_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln105_115_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_115/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_ln95_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="1"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln95_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_213_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_213/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln29_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="and_ln29_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="borrowReg_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln29_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sub_ln29_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_151_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_151 "/>
</bind>
</comp>

<comp id="239" class="1005" name="coeff_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="p503x2_1_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="1"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="coeff_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="p503x2_1_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="tempReg_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="269" class="1005" name="borrowReg_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="48" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="90" pin="4"/><net_sink comp="54" pin=2"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="143"><net_src comp="119" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="149"><net_src comp="113" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="68" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="81" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="168"><net_src comp="160" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="87" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="175" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="87" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="228"><net_src comp="223" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="232"><net_src comp="50" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="242"><net_src comp="61" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="247"><net_src comp="74" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="252"><net_src comp="68" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="258"><net_src comp="81" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="264"><net_src comp="150" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="272"><net_src comp="213" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {3 }
	Port: carry_220_out | {1 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpadd503.1_Pipeline_VITIS_LOOP_28_2 : coeff | {1 2 }
	Port: fpadd503.1_Pipeline_VITIS_LOOP_28_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		carry : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		trunc_ln29 : 2
		zext_ln29_21 : 3
		zext_ln29_s : 4
		zext_ln29_22 : 5
		coeff_addr : 6
		coeff_load : 7
		zext_ln29_23 : 3
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln20 : 3
		write_ln29 : 2
	State 2
		tempReg : 1
	State 3
		or_ln95 : 1
		tmp_213 : 1
		xor_ln29 : 2
		and_ln29 : 2
		borrowReg : 2
		sub_ln29 : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_150     |    0    |    71   |
|    sub   |     sub_ln95_fu_183    |    0    |    71   |
|          |     sub_ln29_fu_223    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_156    |    0    |    64   |
|    xor   |  xor_ln105_114_fu_160  |    0    |    64   |
|          |  xor_ln105_115_fu_170  |    0    |    64   |
|          |     xor_ln29_fu_201    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_164    |    0    |    64   |
|    or    |     or_ln95_fu_188     |    0    |    64   |
|          |    borrowReg_fu_213    |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln28_fu_107    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln28_fu_113    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln29_fu_207    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln29_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln29_fu_119   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln29_21_fu_123  |    0    |    0    |
|   zext   |   zext_ln29_22_fu_135  |    0    |    0    |
|          |   zext_ln29_23_fu_140  |    0    |    0    |
|          |    zext_ln29_fu_219    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   zext_ln29_s_fu_127   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_175       |    0    |    0    |
|          |     tmp_213_fu_193     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   565   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  borrowReg_reg_269  |    1   |
|     carry_reg_87    |    1   |
|  coeff_addr_reg_239 |    6   |
|  coeff_load_reg_249 |   64   |
|    i_151_reg_229    |    4   |
|p503x2_1_addr_reg_244|    3   |
|p503x2_1_load_reg_255|   64   |
|   tempReg_reg_261   |   64   |
+---------------------+--------+
|        Total        |   207  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_81 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   207  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   207  |   583  |
+-----------+--------+--------+--------+
