Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ecb831053f436698041211ea37f077 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot TB_ROM_behav xil_defaultlib.TB_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 12 [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sim_1/imports/new/TB_ROM.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rom in library work failed.
