
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006364  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000718  080064f4  080064f4  000074f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c0c  08006c0c  000080e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006c0c  08006c0c  00007c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c14  08006c14  000080e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c14  08006c14  00007c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c18  08006c18  00007c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  08006c1c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001339c  200000e0  08006cfc  000080e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001347c  08006cfc  0000847c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e50c  00000000  00000000  00008110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d4a  00000000  00000000  0001661c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  00019368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab9  00000000  00000000  0001a198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f0a  00000000  00000000  0001ac51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001263e  00000000  00000000  0003eb5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbe6b  00000000  00000000  00051199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d004  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004354  00000000  00000000  0011d048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0012139c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080064dc 	.word	0x080064dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	080064dc 	.word	0x080064dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <API_draw_line>:

extern char printing_done_flag;

int API_draw_line (int x1, int y1, int x2, int y2, 
int color, int weight, int reserved) 
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b090      	sub	sp, #64	@ 0x40
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
	//check of coordinaten op het scherm liggen
	if((x1 < VGA_DISPLAY_X) && 
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005e0:	f280 80a3 	bge.w	800072a <API_draw_line+0x15e>
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	2bef      	cmp	r3, #239	@ 0xef
 80005e8:	f300 809f 	bgt.w	800072a <API_draw_line+0x15e>
	(y1 < VGA_DISPLAY_Y) && 
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005f2:	f280 809a 	bge.w	800072a <API_draw_line+0x15e>
	(x2 < VGA_DISPLAY_X) &&
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	2bef      	cmp	r3, #239	@ 0xef
 80005fa:	f300 8096 	bgt.w	800072a <API_draw_line+0x15e>
	(y2 < VGA_DISPLAY_Y))
	{	
		//Bresenhams lijnalgoritme:( https://en.wikipedia.org/wiki/Bresenham%27s_line_algorithm
		int dx, sx, dy, sy;
		dx = abs(x2 - x1);
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	1ad3      	subs	r3, r2, r3
 8000604:	2b00      	cmp	r3, #0
 8000606:	bfb8      	it	lt
 8000608:	425b      	neglt	r3, r3
 800060a:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (x1< x2)
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	429a      	cmp	r2, r3
 8000612:	da02      	bge.n	800061a <API_draw_line+0x4e>
			sx=1;
 8000614:	2301      	movs	r3, #1
 8000616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000618:	e002      	b.n	8000620 <API_draw_line+0x54>
		else
			sx=-1;
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
 800061e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		dy = 0-abs(y1-y2);
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	bfb8      	it	lt
 800062a:	425b      	neglt	r3, r3
 800062c:	425b      	negs	r3, r3
 800062e:	627b      	str	r3, [r7, #36]	@ 0x24
		if(y1 < y2)
 8000630:	68ba      	ldr	r2, [r7, #8]
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	429a      	cmp	r2, r3
 8000636:	da02      	bge.n	800063e <API_draw_line+0x72>
			sy=1;
 8000638:	2301      	movs	r3, #1
 800063a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800063c:	e002      	b.n	8000644 <API_draw_line+0x78>
		else
			sy=-1;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
 8000642:	63bb      	str	r3, [r7, #56]	@ 0x38
		int error = dx+dy;
 8000644:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000648:	4413      	add	r3, r2
 800064a:	637b      	str	r3, [r7, #52]	@ 0x34


		for(int tel = 0;tel<maxloop;tel++)
 800064c:	2300      	movs	r3, #0
 800064e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000650:	e05e      	b.n	8000710 <API_draw_line+0x144>
		{
			//schrijf naar scherm
			UB_VGA_SetPixel(x1,y1,color);
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	b29b      	uxth	r3, r3
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	b291      	uxth	r1, r2
 800065a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800065c:	b2d2      	uxtb	r2, r2
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fa9c 	bl	8001b9c <UB_VGA_SetPixel>
			//breedte van de lijn
			
			//if ((y1 < y2-weight)||(x1 < x2-weight))
			//{	
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 8000664:	2301      	movs	r3, #1
 8000666:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000668:	e028      	b.n	80006bc <API_draw_line+0xf0>
				{	
					if(((y1+w_tel<=y2)||(x1+w_tel<=x2)))
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800066e:	4413      	add	r3, r2
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	429a      	cmp	r2, r3
 8000674:	da05      	bge.n	8000682 <API_draw_line+0xb6>
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800067a:	4413      	add	r3, r2
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	429a      	cmp	r2, r3
 8000680:	db19      	blt.n	80006b6 <API_draw_line+0xea>
					{
						UB_VGA_SetPixel((x1 + w_tel), y1, color);
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	b29a      	uxth	r2, r3
 8000686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000688:	b29b      	uxth	r3, r3
 800068a:	4413      	add	r3, r2
 800068c:	b29b      	uxth	r3, r3
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	b291      	uxth	r1, r2
 8000692:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fa80 	bl	8001b9c <UB_VGA_SetPixel>
	               		UB_VGA_SetPixel((x1), y1 + w_tel, color);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	b298      	uxth	r0, r3
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	4413      	add	r3, r2
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80006ae:	b2d2      	uxtb	r2, r2
 80006b0:	4619      	mov	r1, r3
 80006b2:	f001 fa73 	bl	8001b9c <UB_VGA_SetPixel>
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 80006b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b8:	3301      	adds	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbd2      	blt.n	800066a <API_draw_line+0x9e>
	               	}
	            }
	        //}
        	//naar volgende ding
			int e2 = 2*error;
 80006c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	623b      	str	r3, [r7, #32]
			if (e2 >= dy)
 80006ca:	6a3a      	ldr	r2, [r7, #32]
 80006cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ce:	429a      	cmp	r2, r3
 80006d0:	db0b      	blt.n	80006ea <API_draw_line+0x11e>
			{
				if(x1 == x2)
 80006d2:	68fa      	ldr	r2, [r7, #12]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d01f      	beq.n	800071a <API_draw_line+0x14e>
					break;
				error = error +dy;
 80006da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006de:	4413      	add	r3, r2
 80006e0:	637b      	str	r3, [r7, #52]	@ 0x34
				x1 =x1 + sx;
 80006e2:	68fa      	ldr	r2, [r7, #12]
 80006e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80006e6:	4413      	add	r3, r2
 80006e8:	60fb      	str	r3, [r7, #12]
			}
			if (e2 <= dx)
 80006ea:	6a3a      	ldr	r2, [r7, #32]
 80006ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ee:	429a      	cmp	r2, r3
 80006f0:	dc0b      	bgt.n	800070a <API_draw_line+0x13e>
			{
				if (y1 == y2) 
 80006f2:	68ba      	ldr	r2, [r7, #8]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d011      	beq.n	800071e <API_draw_line+0x152>
					break;
				error = error + dx;
 80006fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006fe:	4413      	add	r3, r2
 8000700:	637b      	str	r3, [r7, #52]	@ 0x34
				y1= y1+sy;
 8000702:	68ba      	ldr	r2, [r7, #8]
 8000704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000706:	4413      	add	r3, r2
 8000708:	60bb      	str	r3, [r7, #8]
		for(int tel = 0;tel<maxloop;tel++)
 800070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070c:	3301      	adds	r3, #1
 800070e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000712:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000716:	db9c      	blt.n	8000652 <API_draw_line+0x86>
 8000718:	e002      	b.n	8000720 <API_draw_line+0x154>
					break;
 800071a:	bf00      	nop
 800071c:	e000      	b.n	8000720 <API_draw_line+0x154>
					break;
 800071e:	bf00      	nop
			}
		}
		printing_done_flag = TRUE;		//klaar voor het volgende commando
 8000720:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <API_draw_line+0x184>)
 8000722:	22ff      	movs	r2, #255	@ 0xff
 8000724:	701a      	strb	r2, [r3, #0]
		return 1; 	//lijn succesvol
 8000726:	2301      	movs	r3, #1
 8000728:	e00e      	b.n	8000748 <API_draw_line+0x17c>
	}
	else
	{
		printing_done_flag = TRUE; 		//klaar voor het volgende commando
 800072a:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <API_draw_line+0x184>)
 800072c:	22ff      	movs	r2, #255	@ 0xff
 800072e:	701a      	strb	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "coordinaten buiten scherm" }; Error_Report(&err); }
 8000730:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <API_draw_line+0x188>)
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	ca07      	ldmia	r2, {r0, r1, r2}
 8000738:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4618      	mov	r0, r3
 8000742:	f000 faa7 	bl	8000c94 <Error_Report>
		return 0; //error, de waardes liggen buiten het scherm
 8000746:	2300      	movs	r3, #0
	}
}
 8000748:	4618      	mov	r0, r3
 800074a:	3740      	adds	r7, #64	@ 0x40
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000074 	.word	0x20000074
 8000754:	08006514 	.word	0x08006514

08000758 <parse_msg>:
 * @brief functie om inkomende berichten te parsen voor de individuele commando's. run "argList args;" voor het aanmaken van de struct.
 * @param msg, de array om door te parsen
 * @param args, &adres van de struct waar de argumenten in moeten komen
 */
uint8_t parse_msg(char *msg, argList *args)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
	args->count = 0;
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	2200      	movs	r2, #0
 8000766:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	printing_done_flag = FALSE;
 800076a:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <parse_msg+0x80>)
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
	
	char *tok = strtok(msg, ",");
 8000770:	491a      	ldr	r1, [pc, #104]	@ (80007dc <parse_msg+0x84>)
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f005 f852 	bl	800581c <strtok>
 8000778:	6178      	str	r0, [r7, #20]
	
	if (tok == NULL){
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d11e      	bne.n	80007be <parse_msg+0x66>
		{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "geen tokens in bericht" }; Error_Report(&err); }
 8000780:	4a17      	ldr	r2, [pc, #92]	@ (80007e0 <parse_msg+0x88>)
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	ca07      	ldmia	r2, {r0, r1, r2}
 8000788:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	4618      	mov	r0, r3
 8000792:	f000 fa7f 	bl	8000c94 <Error_Report>
		return (0);
 8000796:	2300      	movs	r3, #0
 8000798:	e01a      	b.n	80007d0 <parse_msg+0x78>
	}

	while (tok && args->count < MAX_ARG_COUNT){
		args->tokens[args->count++] = tok;		//zet elke token in opvolgende posities van args.tokens
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80007a0:	1c5a      	adds	r2, r3, #1
 80007a2:	b2d1      	uxtb	r1, r2
 80007a4:	683a      	ldr	r2, [r7, #0]
 80007a6:	f882 1030 	strb.w	r1, [r2, #48]	@ 0x30
 80007aa:	4619      	mov	r1, r3
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		tok = strtok(NULL, ",");
 80007b4:	4909      	ldr	r1, [pc, #36]	@ (80007dc <parse_msg+0x84>)
 80007b6:	2000      	movs	r0, #0
 80007b8:	f005 f830 	bl	800581c <strtok>
 80007bc:	6178      	str	r0, [r7, #20]
	while (tok && args->count < MAX_ARG_COUNT){
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d004      	beq.n	80007ce <parse_msg+0x76>
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80007ca:	2b0b      	cmp	r3, #11
 80007cc:	d9e5      	bls.n	800079a <parse_msg+0x42>
	}
	return (1);
 80007ce:	2301      	movs	r3, #1
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3718      	adds	r7, #24
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000074 	.word	0x20000074
 80007dc:	08006570 	.word	0x08006570
 80007e0:	08006598 	.word	0x08006598

080007e4 <process_msg>:
/*
 * @brief functie om het gesplitste bericht te analyseren voor welk commando is aangevraagd. en roept vervolgens de bijbehorende functie aan
 * @param
 */
uint8_t process_msg(const argList *args)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    if (args->count == 0)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d10c      	bne.n	8000810 <process_msg+0x2c>
    {
	    	{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "geen argumenten" }; Error_Report(&err); }
 80007f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000860 <process_msg+0x7c>)
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80007fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000802:	f107 030c 	add.w	r3, r7, #12
 8000806:	4618      	mov	r0, r3
 8000808:	f000 fa44 	bl	8000c94 <Error_Report>
	    	return (0);
 800080c:	2300      	movs	r3, #0
 800080e:	e023      	b.n	8000858 <process_msg+0x74>
    }


    const char *cmd = args->tokens[0];
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	61bb      	str	r3, [r7, #24]

	int i;
    for (i = 0; commands[i].name != NULL; i++) {
 8000816:	2300      	movs	r3, #0
 8000818:	61fb      	str	r3, [r7, #28]
 800081a:	e016      	b.n	800084a <process_msg+0x66>
        if (strcmp(cmd, commands[i].name) == 0) {
 800081c:	4a11      	ldr	r2, [pc, #68]	@ (8000864 <process_msg+0x80>)
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000824:	4619      	mov	r1, r3
 8000826:	69b8      	ldr	r0, [r7, #24]
 8000828:	f7ff fcd2 	bl	80001d0 <strcmp>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d108      	bne.n	8000844 <process_msg+0x60>
            return commands[i].fn((argList *)args);
 8000832:	4a0c      	ldr	r2, [pc, #48]	@ (8000864 <process_msg+0x80>)
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	00db      	lsls	r3, r3, #3
 8000838:	4413      	add	r3, r2
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	4798      	blx	r3
 8000840:	4603      	mov	r3, r0
 8000842:	e009      	b.n	8000858 <process_msg+0x74>
    for (i = 0; commands[i].name != NULL; i++) {
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	3301      	adds	r3, #1
 8000848:	61fb      	str	r3, [r7, #28]
 800084a:	4a06      	ldr	r2, [pc, #24]	@ (8000864 <process_msg+0x80>)
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d1e2      	bne.n	800081c <process_msg+0x38>
        }
    }

    return (0); 		//error code onbekend argument
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	3720      	adds	r7, #32
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	080065b4 	.word	0x080065b4
 8000864:	20000000 	.word	0x20000000

08000868 <call_tekst>:
/**
 * @brief functie om de logic layer aan te sturen (tekst)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_tekst(argList *args)
{/*
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	char modif[15];
	strcpy(modif, 		args->tokens[7]);

	//API calling functie
	//return logicAPICalltxt(xp, yp, color, txtPrint, font, siz, modif);*/
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "tekst niet geïmplementeerd" }; Error_Report(&err); }
 8000870:	4a07      	ldr	r2, [pc, #28]	@ (8000890 <call_tekst+0x28>)
 8000872:	f107 030c 	add.w	r3, r7, #12
 8000876:	ca07      	ldmia	r2, {r0, r1, r2}
 8000878:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	4618      	mov	r0, r3
 8000882:	f000 fa07 	bl	8000c94 <Error_Report>
	return 0;
 8000886:	2300      	movs	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	080065dc 	.word	0x080065dc

08000894 <call_fill>:
/**
 * @brief functie om de logic layer aan te sturen (clearscherm)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_fill(argList *args)
{/*
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	char color[10];
	strcpy(color, args->tokens[1]);

	//logicAPICallfill(color);								//TODO
	//return logicAPICallfill(color);*/
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "fill niet geïmplementeerd" }; Error_Report(&err); }
 800089c:	4a07      	ldr	r2, [pc, #28]	@ (80008bc <call_fill+0x28>)
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80008a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 f9f1 	bl	8000c94 <Error_Report>
	return 0;
 80008b2:	2300      	movs	r3, #0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	08006604 	.word	0x08006604

080008c0 <call_lijn>:
/**
 * @brief functie om de logic layer aan te sturen (lijn)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_lijn(argList *args)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b089      	sub	sp, #36	@ 0x24
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	6078      	str	r0, [r7, #4]
	//check voor argument aantal
	if (args->count < 7){
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80008ce:	2b06      	cmp	r3, #6
 80008d0:	d801      	bhi.n	80008d6 <call_lijn+0x16>
			return(0); 	//error code te weinig argumenten  	//TODO
 80008d2:	2300      	movs	r3, #0
 80008d4:	e03e      	b.n	8000954 <call_lijn+0x94>
		} else if(args->count > 7){
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80008dc:	2b07      	cmp	r3, #7
 80008de:	d901      	bls.n	80008e4 <call_lijn+0x24>
			return(0); 	//error code te veel argumenten 	//TODO
 80008e0:	2300      	movs	r3, #0
 80008e2:	e037      	b.n	8000954 <call_lijn+0x94>
		}

	//integer argumenten
	uint8_t x1p = 	atoi(args->tokens[1]);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f004 fd0f 	bl	800530c <atoi>
 80008ee:	4603      	mov	r3, r0
 80008f0:	75fb      	strb	r3, [r7, #23]
	uint8_t y1p = 	atoi(args->tokens[2]);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f004 fd08 	bl	800530c <atoi>
 80008fc:	4603      	mov	r3, r0
 80008fe:	75bb      	strb	r3, [r7, #22]
	uint8_t x2p = 	atoi(args->tokens[3]);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	4618      	mov	r0, r3
 8000906:	f004 fd01 	bl	800530c <atoi>
 800090a:	4603      	mov	r3, r0
 800090c:	757b      	strb	r3, [r7, #21]
	uint8_t y2p = 	atoi(args->tokens[4]);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	691b      	ldr	r3, [r3, #16]
 8000912:	4618      	mov	r0, r3
 8000914:	f004 fcfa 	bl	800530c <atoi>
 8000918:	4603      	mov	r3, r0
 800091a:	753b      	strb	r3, [r7, #20]
	uint8_t siz = 	atoi(args->tokens[6]);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4618      	mov	r0, r3
 8000922:	f004 fcf3 	bl	800530c <atoi>
 8000926:	4603      	mov	r3, r0
 8000928:	74fb      	strb	r3, [r7, #19]
	//string argumenten
	char color[10];
	strcpy(color, 	args->tokens[5]);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	695a      	ldr	r2, [r3, #20]
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	4611      	mov	r1, r2
 8000934:	4618      	mov	r0, r3
 8000936:	f005 f840 	bl	80059ba <strcpy>

	//logicAPICallLijn(x1p, y1p, x2p, y2p, color, siz);		//TODO
	return logicAPICallLijn(x1p, y1p, x2p, y2p, color, siz);
 800093a:	7d3c      	ldrb	r4, [r7, #20]
 800093c:	7d7a      	ldrb	r2, [r7, #21]
 800093e:	7db9      	ldrb	r1, [r7, #22]
 8000940:	7df8      	ldrb	r0, [r7, #23]
 8000942:	7cfb      	ldrb	r3, [r7, #19]
 8000944:	9301      	str	r3, [sp, #4]
 8000946:	f107 0308 	add.w	r3, r7, #8
 800094a:	9300      	str	r3, [sp, #0]
 800094c:	4623      	mov	r3, r4
 800094e:	f000 f8fd 	bl	8000b4c <logicAPICallLijn>
 8000952:	4603      	mov	r3, r0
}
 8000954:	4618      	mov	r0, r3
 8000956:	371c      	adds	r7, #28
 8000958:	46bd      	mov	sp, r7
 800095a:	bd90      	pop	{r4, r7, pc}

0800095c <call_rechthoek>:
/**
 * @brief functie om de logic layer aan te sturen (rechthoek)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_rechthoek(argList *args)
{/*
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	char color[10];
	strcpy(color, 		args->tokens[5]);

	//logicAPICallRechthoek(x1p, y1p, x2p, y2p, color, filled);	//TODO
	//return logicAPICallRechthoek(x1p, y1p, x2p, y2p, color, filled);*/
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "rechthoek niet geïmplementeerd" }; Error_Report(&err); }
 8000964:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <call_rechthoek+0x28>)
 8000966:	f107 030c 	add.w	r3, r7, #12
 800096a:	ca07      	ldmia	r2, {r0, r1, r2}
 800096c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000970:	f107 030c 	add.w	r3, r7, #12
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f98d 	bl	8000c94 <Error_Report>
	return 0;
 800097a:	2300      	movs	r3, #0
}
 800097c:	4618      	mov	r0, r3
 800097e:	3718      	adds	r7, #24
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	08006630 	.word	0x08006630

08000988 <call_bitmap>:
/**
 * @brief functie om de logic layer aan te sturen (bitmap)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_bitmap(argList *args)
{/*
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	uint8_t xp = 	atoi(args->tokens[2]);
	uint8_t yp =	atoi(args->tokens[3]);

	//logicAPICallbitmap(bmpnr, xp, yp);					//TODO
	//return logicAPICallbitmap(bmpnr, xp, yp);*/
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "bitmap niet geïmplementeerd" }; Error_Report(&err); }
 8000990:	4a07      	ldr	r2, [pc, #28]	@ (80009b0 <call_bitmap+0x28>)
 8000992:	f107 030c 	add.w	r3, r7, #12
 8000996:	ca07      	ldmia	r2, {r0, r1, r2}
 8000998:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 f977 	bl	8000c94 <Error_Report>
	return 0;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	0800665c 	.word	0x0800665c

080009b4 <call_wacht>:
/**
 * @brief functie om de logic layer aan te sturen (wacht)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_wacht(argList *args)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "wacht niet ondersteund" }; Error_Report(&err); }
 80009bc:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <call_wacht+0x28>)
 80009be:	f107 030c 	add.w	r3, r7, #12
 80009c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80009c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80009c8:	f107 030c 	add.w	r3, r7, #12
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 f961 	bl	8000c94 <Error_Report>
	return(0); 		//error: deze doen we niet
 80009d2:	2300      	movs	r3, #0
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	08006680 	.word	0x08006680

080009e0 <call_herhaal>:
/**
 * @brief functie om de logic layer aan te sturen (herhaal)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_herhaal(argList *args)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "herhaal niet ondersteund" }; Error_Report(&err); }
 80009e8:	4a07      	ldr	r2, [pc, #28]	@ (8000a08 <call_herhaal+0x28>)
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80009f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4618      	mov	r0, r3
 80009fa:	f000 f94b 	bl	8000c94 <Error_Report>
	return(0); 		//error deze doen we niet
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3718      	adds	r7, #24
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	080066a8 	.word	0x080066a8

08000a0c <call_cirkel>:
/**
 * @brief functie om de logic layer aan te sturen (cirkel)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_cirkel(argList *args)
{/*
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	char color[10];
	strcpy(color, args->tokens[4]);

	//logicAPICallcirkel(xp, yp, siz, color);				//TODO
	//return logicAPICallcirkel(xp, yp, siz, color);*/
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "cirkel niet geïmplementeerd" }; Error_Report(&err); }
 8000a14:	4a07      	ldr	r2, [pc, #28]	@ (8000a34 <call_cirkel+0x28>)
 8000a16:	f107 030c 	add.w	r3, r7, #12
 8000a1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000a20:	f107 030c 	add.w	r3, r7, #12
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 f935 	bl	8000c94 <Error_Report>
	return 0;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	080066d4 	.word	0x080066d4

08000a38 <call_figuur>:
/**
 * @brief functie om de logic layer aan te sturen (figuur)
 * @param struct met pointers naar de argumenten in het ontvangen bericht (ln. 55 van msg_parser.h)
 */
uint8_t call_figuur(argList *args)
{/*
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	char color[10];
	strcpy(color, args->tokens[11]);

	//logicAPICallFunc(xp1,yp1,xp2,yp2,xp3,yp3,xp4,yp4,xp5,yp5,color);	//TODO
	(void)xp1; (void)yp1; (void)xp2; (void)yp2; (void)xp3; (void)yp3; (void)xp4; (void)yp4; (void)xp5; (void)yp5; (void)color;
	*/{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "figuur niet geïmplementeerd" }; Error_Report(&err); return 0; }
 8000a40:	4a07      	ldr	r2, [pc, #28]	@ (8000a60 <call_figuur+0x28>)
 8000a42:	f107 030c 	add.w	r3, r7, #12
 8000a46:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	4618      	mov	r0, r3
 8000a52:	f000 f91f 	bl	8000c94 <Error_Report>
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	08006700 	.word	0x08006700

08000a64 <color_from_string>:
#include "api_draw_functies.h"
#include <string.h>
#include <stdlib.h>

static uint8_t color_from_string(const char *color)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
    if (color == NULL) return VGA_COL_BLACK;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d101      	bne.n	8000a76 <color_from_string+0x12>
 8000a72:	2300      	movs	r3, #0
 8000a74:	e056      	b.n	8000b24 <color_from_string+0xc0>
    // If numeric string, use atoi
    if (color[0] >= '0' && color[0] <= '9'){
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a7c:	d909      	bls.n	8000a92 <color_from_string+0x2e>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b39      	cmp	r3, #57	@ 0x39
 8000a84:	d805      	bhi.n	8000a92 <color_from_string+0x2e>
        return (uint8_t)atoi(color);
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f004 fc40 	bl	800530c <atoi>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	e048      	b.n	8000b24 <color_from_string+0xc0>
    }
    // Kleuren naam mapping
	if (strcmp(color, "wit") == 0)     return VGA_COL_WHITE;
 8000a92:	4926      	ldr	r1, [pc, #152]	@ (8000b2c <color_from_string+0xc8>)
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fb9b 	bl	80001d0 <strcmp>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d101      	bne.n	8000aa4 <color_from_string+0x40>
 8000aa0:	23ff      	movs	r3, #255	@ 0xff
 8000aa2:	e03f      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "zwart") == 0)   return VGA_COL_BLACK;
 8000aa4:	4922      	ldr	r1, [pc, #136]	@ (8000b30 <color_from_string+0xcc>)
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f7ff fb92 	bl	80001d0 <strcmp>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d101      	bne.n	8000ab6 <color_from_string+0x52>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	e036      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "rood") == 0)    return VGA_COL_RED;
 8000ab6:	491f      	ldr	r1, [pc, #124]	@ (8000b34 <color_from_string+0xd0>)
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff fb89 	bl	80001d0 <strcmp>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d101      	bne.n	8000ac8 <color_from_string+0x64>
 8000ac4:	23e0      	movs	r3, #224	@ 0xe0
 8000ac6:	e02d      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "groen") == 0)   return VGA_COL_GREEN;
 8000ac8:	491b      	ldr	r1, [pc, #108]	@ (8000b38 <color_from_string+0xd4>)
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff fb80 	bl	80001d0 <strcmp>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <color_from_string+0x76>
 8000ad6:	231c      	movs	r3, #28
 8000ad8:	e024      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "blauw") == 0)   return VGA_COL_BLUE;
 8000ada:	4918      	ldr	r1, [pc, #96]	@ (8000b3c <color_from_string+0xd8>)
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff fb77 	bl	80001d0 <strcmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d101      	bne.n	8000aec <color_from_string+0x88>
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e01b      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "geel") == 0)    return VGA_COL_YELLOW;
 8000aec:	4914      	ldr	r1, [pc, #80]	@ (8000b40 <color_from_string+0xdc>)
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff fb6e 	bl	80001d0 <strcmp>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d101      	bne.n	8000afe <color_from_string+0x9a>
 8000afa:	23fc      	movs	r3, #252	@ 0xfc
 8000afc:	e012      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "cyaan") == 0)   return VGA_COL_CYAN;
 8000afe:	4911      	ldr	r1, [pc, #68]	@ (8000b44 <color_from_string+0xe0>)
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff fb65 	bl	80001d0 <strcmp>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d101      	bne.n	8000b10 <color_from_string+0xac>
 8000b0c:	231f      	movs	r3, #31
 8000b0e:	e009      	b.n	8000b24 <color_from_string+0xc0>
    if (strcmp(color, "magenta") == 0) return VGA_COL_MAGENTA;
 8000b10:	490d      	ldr	r1, [pc, #52]	@ (8000b48 <color_from_string+0xe4>)
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fb5c 	bl	80001d0 <strcmp>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d101      	bne.n	8000b22 <color_from_string+0xbe>
 8000b1e:	23e3      	movs	r3, #227	@ 0xe3
 8000b20:	e000      	b.n	8000b24 <color_from_string+0xc0>
    // fallback: use white
    return VGA_COL_WHITE;
 8000b22:	23ff      	movs	r3, #255	@ 0xff
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	0800670c 	.word	0x0800670c
 8000b30:	08006710 	.word	0x08006710
 8000b34:	08006718 	.word	0x08006718
 8000b38:	08006720 	.word	0x08006720
 8000b3c:	08006728 	.word	0x08006728
 8000b40:	08006730 	.word	0x08006730
 8000b44:	08006738 	.word	0x08006738
 8000b48:	08006740 	.word	0x08006740

08000b4c <logicAPICallLijn>:
    return (res != 0) ? 1 : 0;
}
*/

uint8_t logicAPICallLijn(uint8_t x1p, uint8_t y1p, uint8_t x2p, uint8_t y2p, const char *color, uint8_t siz)
{
 8000b4c:	b590      	push	{r4, r7, lr}
 8000b4e:	b08d      	sub	sp, #52	@ 0x34
 8000b50:	af04      	add	r7, sp, #16
 8000b52:	4604      	mov	r4, r0
 8000b54:	4608      	mov	r0, r1
 8000b56:	4611      	mov	r1, r2
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4623      	mov	r3, r4
 8000b5c:	71fb      	strb	r3, [r7, #7]
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71bb      	strb	r3, [r7, #6]
 8000b62:	460b      	mov	r3, r1
 8000b64:	717b      	strb	r3, [r7, #5]
 8000b66:	4613      	mov	r3, r2
 8000b68:	713b      	strb	r3, [r7, #4]
    int x1 = x1p; int y1 = y1p; int x2 = x2p; int y2 = y2p;
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	61fb      	str	r3, [r7, #28]
 8000b6e:	79bb      	ldrb	r3, [r7, #6]
 8000b70:	61bb      	str	r3, [r7, #24]
 8000b72:	797b      	ldrb	r3, [r7, #5]
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	793b      	ldrb	r3, [r7, #4]
 8000b78:	613b      	str	r3, [r7, #16]
    uint8_t c = color_from_string(color);
 8000b7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000b7c:	f7ff ff72 	bl	8000a64 <color_from_string>
 8000b80:	4603      	mov	r3, r0
 8000b82:	73fb      	strb	r3, [r7, #15]
    // Use API layer to draw the line so LogicLayer does not depend on low-level
    // drawing implementation. API_draw_line returns non-zero on success.
    int res = API_draw_line(x1, y1, x2, y2, (int)c, (int)siz, 0);
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	9102      	str	r1, [sp, #8]
 8000b8e:	9201      	str	r2, [sp, #4]
 8000b90:	9300      	str	r3, [sp, #0]
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	697a      	ldr	r2, [r7, #20]
 8000b96:	69b9      	ldr	r1, [r7, #24]
 8000b98:	69f8      	ldr	r0, [r7, #28]
 8000b9a:	f7ff fd17 	bl	80005cc <API_draw_line>
 8000b9e:	60b8      	str	r0, [r7, #8]
    return (res != 0) ? 1 : 0;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	bf14      	ite	ne
 8000ba6:	2301      	movne	r3, #1
 8000ba8:	2300      	moveq	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3724      	adds	r7, #36	@ 0x24
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd90      	pop	{r4, r7, pc}

08000bb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_DMA_Init+0x3c>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf0 <MX_DMA_Init+0x3c>)
 8000bc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_DMA_Init+0x3c>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2044      	movs	r0, #68	@ 0x44
 8000bdc:	f001 f953 	bl	8001e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000be0:	2044      	movs	r0, #68	@ 0x44
 8000be2:	f001 f96c 	bl	8001ebe <HAL_NVIC_EnableIRQ>

}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40023800 	.word	0x40023800

08000bf4 <layerToStr>:

static const char *layer_names[] = { "HW", "MIDDLE", "APP" };
static const char *error_names[] = { "ERR_OK", "ERR_PARAM", "ERR_TIMEOUT", "ERR_HW", "ERR_STATE", "ERR_UNKNOWN" };

const char *layerToStr(ErrorLayer_t l)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
    if ((int)l < 0 || (int)l > 2) return "?";
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d901      	bls.n	8000c08 <layerToStr+0x14>
 8000c04:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <layerToStr+0x28>)
 8000c06:	e003      	b.n	8000c10 <layerToStr+0x1c>
    return layer_names[l];
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <layerToStr+0x2c>)
 8000c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	08006798 	.word	0x08006798
 8000c20:	20000050 	.word	0x20000050

08000c24 <errorToStr>:

const char *errorToStr(ErrorCode_t e)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
    if ((int)e < 0 || (int)e > 5) return "?";
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2b05      	cmp	r3, #5
 8000c32:	d901      	bls.n	8000c38 <errorToStr+0x14>
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <errorToStr+0x28>)
 8000c36:	e003      	b.n	8000c40 <errorToStr+0x1c>
    return error_names[e];
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	4a05      	ldr	r2, [pc, #20]	@ (8000c50 <errorToStr+0x2c>)
 8000c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	08006798 	.word	0x08006798
 8000c50:	2000005c 	.word	0x2000005c

08000c54 <UART_Print>:

static void UART_Print(const char *s)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d00f      	beq.n	8000c82 <UART_Print+0x2e>
    size_t len = strlen(s);
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff fabe 	bl	80001e4 <strlen>
 8000c68:	60f8      	str	r0, [r7, #12]
    if (len == 0) return;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00a      	beq.n	8000c86 <UART_Print+0x32>
    HAL_UART_Transmit(&huart2, (uint8_t *)s, (uint16_t)len, 1000);
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	4805      	ldr	r0, [pc, #20]	@ (8000c90 <UART_Print+0x3c>)
 8000c7c:	f003 fafd 	bl	800427a <HAL_UART_Transmit>
 8000c80:	e002      	b.n	8000c88 <UART_Print+0x34>
    if (s == NULL) return;
 8000c82:	bf00      	nop
 8000c84:	e000      	b.n	8000c88 <UART_Print+0x34>
    if (len == 0) return;
 8000c86:	bf00      	nop
}
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200005f0 	.word	0x200005f0

08000c94 <Error_Report>:

void Error_Report(const Error_t *err)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
    if (err == NULL) return;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d037      	beq.n	8000d12 <Error_Report+0x7e>
    UART_Print("[");
 8000ca2:	481e      	ldr	r0, [pc, #120]	@ (8000d1c <Error_Report+0x88>)
 8000ca4:	f7ff ffd6 	bl	8000c54 <UART_Print>
    UART_Print(layerToStr(err->layer));
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ffa1 	bl	8000bf4 <layerToStr>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ffcd 	bl	8000c54 <UART_Print>
    UART_Print("][");
 8000cba:	4819      	ldr	r0, [pc, #100]	@ (8000d20 <Error_Report+0x8c>)
 8000cbc:	f7ff ffca 	bl	8000c54 <UART_Print>
    UART_Print(errorToStr(err->code));
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	785b      	ldrb	r3, [r3, #1]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ffad 	bl	8000c24 <errorToStr>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ffc1 	bl	8000c54 <UART_Print>
    UART_Print("][");
 8000cd2:	4813      	ldr	r0, [pc, #76]	@ (8000d20 <Error_Report+0x8c>)
 8000cd4:	f7ff ffbe 	bl	8000c54 <UART_Print>
    UART_Print(err->module ? err->module : "?");
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d002      	beq.n	8000ce6 <Error_Report+0x52>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	e000      	b.n	8000ce8 <Error_Report+0x54>
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <Error_Report+0x90>)
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff ffb3 	bl	8000c54 <UART_Print>
    UART_Print("] ");
 8000cee:	480e      	ldr	r0, [pc, #56]	@ (8000d28 <Error_Report+0x94>)
 8000cf0:	f7ff ffb0 	bl	8000c54 <UART_Print>
    UART_Print(err->msg ? err->msg : "(geen bericht)");
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d002      	beq.n	8000d02 <Error_Report+0x6e>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	e000      	b.n	8000d04 <Error_Report+0x70>
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <Error_Report+0x98>)
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff ffa5 	bl	8000c54 <UART_Print>
    UART_Print("\r\n");
 8000d0a:	4809      	ldr	r0, [pc, #36]	@ (8000d30 <Error_Report+0x9c>)
 8000d0c:	f7ff ffa2 	bl	8000c54 <UART_Print>
 8000d10:	e000      	b.n	8000d14 <Error_Report+0x80>
    if (err == NULL) return;
 8000d12:	bf00      	nop
}
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	0800679c 	.word	0x0800679c
 8000d20:	080067a0 	.word	0x080067a0
 8000d24:	08006798 	.word	0x08006798
 8000d28:	080067a4 	.word	0x080067a4
 8000d2c:	080067a8 	.word	0x080067a8
 8000d30:	080067b8 	.word	0x080067b8

08000d34 <HAL_StatusToErrorCode>:

ErrorCode_t HAL_StatusToErrorCode(int status)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
    switch (status) {
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d00b      	beq.n	8000d5a <HAL_StatusToErrorCode+0x26>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	dc0c      	bgt.n	8000d62 <HAL_StatusToErrorCode+0x2e>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d003      	beq.n	8000d56 <HAL_StatusToErrorCode+0x22>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d004      	beq.n	8000d5e <HAL_StatusToErrorCode+0x2a>
 8000d54:	e005      	b.n	8000d62 <HAL_StatusToErrorCode+0x2e>
        case HAL_OK: return ERR_OK;
 8000d56:	2300      	movs	r3, #0
 8000d58:	e004      	b.n	8000d64 <HAL_StatusToErrorCode+0x30>
        case HAL_TIMEOUT: return ERR_TIMEOUT;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	e002      	b.n	8000d64 <HAL_StatusToErrorCode+0x30>
        case HAL_ERROR: return ERR_HW;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e000      	b.n	8000d64 <HAL_StatusToErrorCode+0x30>
        default: return ERR_UNKNOWN;
 8000d62:	2305      	movs	r3, #5
    }
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	@ 0x28
 8000d74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	f107 0314 	add.w	r3, r7, #20
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
 8000d8a:	4b32      	ldr	r3, [pc, #200]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	4a31      	ldr	r2, [pc, #196]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d96:	4b2f      	ldr	r3, [pc, #188]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	4a2a      	ldr	r2, [pc, #168]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a23      	ldr	r2, [pc, #140]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000dc8:	f043 0310 	orr.w	r3, r3, #16
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b21      	ldr	r3, [pc, #132]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0310 	and.w	r3, r3, #16
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	4b1d      	ldr	r3, [pc, #116]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <MX_GPIO_Init+0xe4>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8000dfc:	4816      	ldr	r0, [pc, #88]	@ (8000e58 <MX_GPIO_Init+0xe8>)
 8000dfe:	f001 fda7 	bl	8002950 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e08:	4814      	ldr	r0, [pc, #80]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000e0a:	f001 fda1 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000e0e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000e12:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	4619      	mov	r1, r3
 8000e26:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <MX_GPIO_Init+0xe8>)
 8000e28:	f001 fbf6 	bl	8002618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 8000e2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000e46:	f001 fbe7 	bl	8002618 <HAL_GPIO_Init>

}
 8000e4a:	bf00      	nop
 8000e4c:	3728      	adds	r7, #40	@ 0x28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40023800 	.word	0x40023800
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40020400 	.word	0x40020400

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08e      	sub	sp, #56	@ 0x38
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f000 fec1 	bl	8001bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 f863 	bl	8000f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e6e:	f7ff ff7f 	bl	8000d70 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e72:	f7ff fe9f 	bl	8000bb4 <MX_DMA_Init>
  MX_TIM1_Init();
 8000e76:	f000 fb0f 	bl	8001498 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e7a:	f000 fbb3 	bl	80015e4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000e7e:	f000 fd59 	bl	8001934 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8000e82:	f000 fe15 	bl	8001ab0 <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_WHITE);
 8000e86:	20ff      	movs	r0, #255	@ 0xff
 8000e88:	f000 fe64 	bl	8001b54 <UB_VGA_FillScreen>
  UB_VGA_SetPixel(10,10,10);
 8000e8c:	220a      	movs	r2, #10
 8000e8e:	210a      	movs	r1, #10
 8000e90:	200a      	movs	r0, #10
 8000e92:	f000 fe83 	bl	8001b9c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,0x00);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f000 fe7e 	bl	8001b9c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,0x00);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f240 103f 	movw	r0, #319	@ 0x13f
 8000ea8:	f000 fe78 	bl	8001b9c <UB_VGA_SetPixel>

  int i;

  for(i = 0; i < LINE_BUFLEN; i++)
 8000eac:	2300      	movs	r3, #0
 8000eae:	637b      	str	r3, [r7, #52]	@ 0x34
 8000eb0:	e008      	b.n	8000ec4 <main+0x64>
	  input.line_rx_buffer[i] = 0;
 8000eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f20 <main+0xc0>)
 8000eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3301      	adds	r3, #1
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8000ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000eca:	dbf2      	blt.n	8000eb2 <main+0x52>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <main+0xc0>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8000ed2:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <main+0xc0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  input.command_execute_flag = FALSE;
 8000eda:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <main+0xc0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c

  // HAl wants a memory location to store the character it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interrupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	490e      	ldr	r1, [pc, #56]	@ (8000f20 <main+0xc0>)
 8000ee6:	480f      	ldr	r0, [pc, #60]	@ (8000f24 <main+0xc4>)
 8000ee8:	f003 fa60 	bl	80043ac <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <main+0xc0>)
 8000eee:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8000ef2:	2bff      	cmp	r3, #255	@ 0xff
 8000ef4:	d1fa      	bne.n	8000eec <main+0x8c>
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <main+0xc8>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2bff      	cmp	r3, #255	@ 0xff
 8000efc:	d1f6      	bne.n	8000eec <main+0x8c>
	  {
		  // Do some stuff
		  printf("yes\n");
 8000efe:	480b      	ldr	r0, [pc, #44]	@ (8000f2c <main+0xcc>)
 8000f00:	f004 fba4 	bl	800564c <puts>
		  argList args;
		  parse_msg(input.line_rx_buffer, &args);
 8000f04:	463b      	mov	r3, r7
 8000f06:	4619      	mov	r1, r3
 8000f08:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <main+0xd0>)
 8000f0a:	f7ff fc25 	bl	8000758 <parse_msg>
		  process_msg(&args);
 8000f0e:	463b      	mov	r3, r7
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fc67 	bl	80007e4 <process_msg>

		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 8000f16:	4b02      	ldr	r3, [pc, #8]	@ (8000f20 <main+0xc0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 8000f1e:	e7e5      	b.n	8000eec <main+0x8c>
 8000f20:	200000fc 	.word	0x200000fc
 8000f24:	200005f0 	.word	0x200005f0
 8000f28:	20000074 	.word	0x20000074
 8000f2c:	080067bc 	.word	0x080067bc
 8000f30:	200000fd 	.word	0x200000fd

08000f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b094      	sub	sp, #80	@ 0x50
 8000f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3a:	f107 0320 	add.w	r3, r7, #32
 8000f3e:	2230      	movs	r2, #48	@ 0x30
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f004 fc62 	bl	800580c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	4b28      	ldr	r3, [pc, #160]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f60:	4a27      	ldr	r2, [pc, #156]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f68:	4b25      	ldr	r3, [pc, #148]	@ (8001000 <SystemClock_Config+0xcc>)
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f70:	60bb      	str	r3, [r7, #8]
 8000f72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f74:	2300      	movs	r3, #0
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	4b22      	ldr	r3, [pc, #136]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a21      	ldr	r2, [pc, #132]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f82:	6013      	str	r3, [r2, #0]
 8000f84:	4b1f      	ldr	r3, [pc, #124]	@ (8001004 <SystemClock_Config+0xd0>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f90:	2301      	movs	r3, #1
 8000f92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000fa8:	23a8      	movs	r3, #168	@ 0xa8
 8000faa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fac:	2302      	movs	r3, #2
 8000fae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fb0:	2304      	movs	r3, #4
 8000fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb4:	f107 0320 	add.w	r3, r7, #32
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fce3 	bl	8002984 <HAL_RCC_OscConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fc4:	f000 f832 	bl	800102c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc8:	230f      	movs	r3, #15
 8000fca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fd4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fd8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	2105      	movs	r1, #5
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f001 ff3a 	bl	8002e60 <HAL_RCC_ClockConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ff2:	f000 f81b 	bl	800102c <Error_Handler>
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3750      	adds	r7, #80	@ 0x50
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40007000 	.word	0x40007000

08001008 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8001010:	1d39      	adds	r1, r7, #4
 8001012:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001016:	2201      	movs	r2, #1
 8001018:	4803      	ldr	r0, [pc, #12]	@ (8001028 <__io_putchar+0x20>)
 800101a:	f003 f92e 	bl	800427a <HAL_UART_Transmit>
	return ch;												//Return the character
 800101e:	687b      	ldr	r3, [r7, #4]
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200005f0 	.word	0x200005f0

0800102c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  Error_t err;
  err.layer = LAYER_HW;
 8001032:	2300      	movs	r3, #0
 8001034:	713b      	strb	r3, [r7, #4]
  err.code = ERR_HW;
 8001036:	2303      	movs	r3, #3
 8001038:	717b      	strb	r3, [r7, #5]
  err.module = "MAIN";
 800103a:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <Error_Handler+0x28>)
 800103c:	60bb      	str	r3, [r7, #8]
  err.msg = "Fataal: Error_Handler opgeroepen";
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <Error_Handler+0x2c>)
 8001040:	60fb      	str	r3, [r7, #12]
  Error_Report(&err);
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fe25 	bl	8000c94 <Error_Report>
  /* USER CODE END Error_Handler_Debug */
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	080067c0 	.word	0x080067c0
 8001058:	080067c8 	.word	0x080067c8

0800105c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	4a0f      	ldr	r2, [pc, #60]	@ (80010a8 <HAL_MspInit+0x4c>)
 800106c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001070:	6453      	str	r3, [r2, #68]	@ 0x44
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	603b      	str	r3, [r7, #0]
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001086:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800108c:	6413      	str	r3, [r2, #64]	@ 0x40
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010be:	bf00      	nop
 80010c0:	e7fd      	b.n	80010be <HardFault_Handler+0x4>

080010c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c6:	bf00      	nop
 80010c8:	e7fd      	b.n	80010c6 <MemManage_Handler+0x4>

080010ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ce:	bf00      	nop
 80010d0:	e7fd      	b.n	80010ce <BusFault_Handler+0x4>

080010d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d6:	bf00      	nop
 80010d8:	e7fd      	b.n	80010d6 <UsageFault_Handler+0x4>

080010da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001108:	f000 fdc2 	bl	8001c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001114:	4828      	ldr	r0, [pc, #160]	@ (80011b8 <TIM2_IRQHandler+0xa8>)
 8001116:	f002 f9ff 	bl	8003518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 800111a:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <TIM2_IRQHandler+0xa8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f06f 0208 	mvn.w	r2, #8
 8001122:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8001124:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	3301      	adds	r3, #1
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b23      	ldr	r3, [pc, #140]	@ (80011bc <TIM2_IRQHandler+0xac>)
 800112e:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8001138:	d905      	bls.n	8001146 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 800113a:	4b20      	ldr	r3, [pc, #128]	@ (80011bc <TIM2_IRQHandler+0xac>)
 800113c:	2200      	movs	r2, #0
 800113e:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8001140:	4a1f      	ldr	r2, [pc, #124]	@ (80011c0 <TIM2_IRQHandler+0xb0>)
 8001142:	4b1e      	ldr	r3, [pc, #120]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001144:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8001146:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d802      	bhi.n	8001154 <TIM2_IRQHandler+0x44>
 800114e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001152:	e001      	b.n	8001158 <TIM2_IRQHandler+0x48>
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	4a1a      	ldr	r2, [pc, #104]	@ (80011c4 <TIM2_IRQHandler+0xb4>)
 800115a:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 800115c:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <TIM2_IRQHandler+0xac>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	2b23      	cmp	r3, #35	@ 0x23
 8001162:	d927      	bls.n	80011b4 <TIM2_IRQHandler+0xa4>
 8001164:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001166:	881b      	ldrh	r3, [r3, #0]
 8001168:	f240 2202 	movw	r2, #514	@ 0x202
 800116c:	4293      	cmp	r3, r2
 800116e:	d821      	bhi.n	80011b4 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8001170:	4a15      	ldr	r2, [pc, #84]	@ (80011c8 <TIM2_IRQHandler+0xb8>)
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <TIM2_IRQHandler+0xac>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8001178:	4a13      	ldr	r2, [pc, #76]	@ (80011c8 <TIM2_IRQHandler+0xb8>)
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <TIM2_IRQHandler+0xac>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <TIM2_IRQHandler+0xbc>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <TIM2_IRQHandler+0xbc>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 800118c:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <TIM2_IRQHandler+0xc0>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <TIM2_IRQHandler+0xc0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 0201 	orr.w	r2, r2, #1
 800119a:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 800119c:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <TIM2_IRQHandler+0xac>)
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d005      	beq.n	80011b4 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <TIM2_IRQHandler+0xac>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f203 1341 	addw	r3, r3, #321	@ 0x141
 80011b0:	4a02      	ldr	r2, [pc, #8]	@ (80011bc <TIM2_IRQHandler+0xac>)
 80011b2:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000550 	.word	0x20000550
 80011bc:	20013320 	.word	0x20013320
 80011c0:	20000630 	.word	0x20000630
 80011c4:	40020400 	.word	0x40020400
 80011c8:	40026488 	.word	0x40026488
 80011cc:	40010000 	.word	0x40010000
 80011d0:	20000590 	.word	0x20000590

080011d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <USART2_IRQHandler+0x70>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	2b0a      	cmp	r3, #10
 80011e4:	d026      	beq.n	8001234 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2b0d      	cmp	r3, #13
 80011ea:	d002      	beq.n	80011f2 <USART2_IRQHandler+0x1e>
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80011f0:	d10e      	bne.n	8001210 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <USART2_IRQHandler+0x74>)
 80011f4:	22ff      	movs	r2, #255	@ 0xff
 80011f6:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 80011fa:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <USART2_IRQHandler+0x74>)
 80011fc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8001200:	4a11      	ldr	r2, [pc, #68]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001202:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 800120e:	e011      	b.n	8001234 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8001210:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001218:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <USART2_IRQHandler+0x74>)
 800121a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800121e:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001220:	4413      	add	r3, r2
 8001222:	79fa      	ldrb	r2, [r7, #7]
 8001224:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001228:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800122c:	3301      	adds	r3, #1
 800122e:	4a06      	ldr	r2, [pc, #24]	@ (8001248 <USART2_IRQHandler+0x74>)
 8001230:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001234:	4805      	ldr	r0, [pc, #20]	@ (800124c <USART2_IRQHandler+0x78>)
 8001236:	f003 f90f 	bl	8004458 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40004400 	.word	0x40004400
 8001248:	200000fc 	.word	0x200000fc
 800124c:	200005f0 	.word	0x200005f0

08001250 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8001254:	4b10      	ldr	r3, [pc, #64]	@ (8001298 <DMA2_Stream5_IRQHandler+0x48>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6a1a      	ldr	r2, [r3, #32]
 800125a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800125e:	4013      	ands	r3, r2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10f      	bne.n	8001284 <DMA2_Stream5_IRQHandler+0x34>
 8001264:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <DMA2_Stream5_IRQHandler+0x48>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6a1a      	ldr	r2, [r3, #32]
 800126a:	f240 4344 	movw	r3, #1092	@ 0x444
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d107      	bne.n	8001284 <DMA2_Stream5_IRQHandler+0x34>
 8001274:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <DMA2_Stream5_IRQHandler+0x48>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <DMA2_Stream5_IRQHandler+0x48>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f022 0201 	bic.w	r2, r2, #1
 8001282:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8001284:	4b05      	ldr	r3, [pc, #20]	@ (800129c <DMA2_Stream5_IRQHandler+0x4c>)
 8001286:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800128a:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 800128c:	4804      	ldr	r0, [pc, #16]	@ (80012a0 <DMA2_Stream5_IRQHandler+0x50>)
 800128e:	f000 ff59 	bl	8002144 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000510 	.word	0x20000510
 800129c:	40021000 	.word	0x40021000
 80012a0:	20000590 	.word	0x20000590

080012a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
	return 1;
 80012a8:	2301      	movs	r3, #1
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <_kill>:

int _kill(int pid, int sig)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012be:	f004 fb4f 	bl	8005960 <__errno>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2216      	movs	r2, #22
 80012c6:	601a      	str	r2, [r3, #0]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_kill faalt" }; Error_Report(&err); }
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <_kill+0x38>)
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80012d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fcdb 	bl	8000c94 <Error_Report>
	return -1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	08006804 	.word	0x08006804

080012f0 <_exit>:

void _exit (int status)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012f8:	f04f 31ff 	mov.w	r1, #4294967295
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ffd9 	bl	80012b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001302:	bf00      	nop
 8001304:	e7fd      	b.n	8001302 <_exit+0x12>

08001306 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b086      	sub	sp, #24
 800130a:	af00      	add	r7, sp, #0
 800130c:	60f8      	str	r0, [r7, #12]
 800130e:	60b9      	str	r1, [r7, #8]
 8001310:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	e00a      	b.n	800132e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001318:	f3af 8000 	nop.w
 800131c:	4601      	mov	r1, r0
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	60ba      	str	r2, [r7, #8]
 8001324:	b2ca      	uxtb	r2, r1
 8001326:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3301      	adds	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	429a      	cmp	r2, r3
 8001334:	dbf0      	blt.n	8001318 <_read+0x12>
	}

return len;
 8001336:	687b      	ldr	r3, [r7, #4]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	e009      	b.n	8001366 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1c5a      	adds	r2, r3, #1
 8001356:	60ba      	str	r2, [r7, #8]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fe54 	bl	8001008 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	3301      	adds	r3, #1
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	429a      	cmp	r2, r3
 800136c:	dbf1      	blt.n	8001352 <_write+0x12>
	}
	return len;
 800136e:	687b      	ldr	r3, [r7, #4]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <_close>:

int _close(int file)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_close faalt" }; Error_Report(&err); }
 8001380:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <_close+0x2c>)
 8001382:	f107 030c 	add.w	r3, r7, #12
 8001386:	ca07      	ldmia	r2, {r0, r1, r2}
 8001388:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fc7f 	bl	8000c94 <Error_Report>
	return -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
}
 800139a:	4618      	mov	r0, r3
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	08006820 	.word	0x08006820

080013a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013b8:	605a      	str	r2, [r3, #4]
	return 0;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <_isatty>:

int _isatty(int file)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	return 1;
 80013d0:	2301      	movs	r3, #1
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013de:	b480      	push	{r7}
 80013e0:	b085      	sub	sp, #20
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
	return 0;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001400:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <_sbrk+0x68>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d102      	bne.n	800140e <_sbrk+0x16>
		heap_end = &end;
 8001408:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <_sbrk+0x68>)
 800140a:	4a16      	ldr	r2, [pc, #88]	@ (8001464 <_sbrk+0x6c>)
 800140c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <_sbrk+0x68>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	617b      	str	r3, [r7, #20]
	if (heap_end + incr > stack_ptr)
 8001414:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <_sbrk+0x68>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4413      	add	r3, r2
 800141c:	466a      	mov	r2, sp
 800141e:	4293      	cmp	r3, r2
 8001420:	d912      	bls.n	8001448 <_sbrk+0x50>
	{
		errno = ENOMEM;
 8001422:	f004 fa9d 	bl	8005960 <__errno>
 8001426:	4603      	mov	r3, r0
 8001428:	220c      	movs	r2, #12
 800142a:	601a      	str	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_UNKNOWN, .module = "SysMem", .msg = "_sbrk: onvoldoende geheugen" }; Error_Report(&err); }
 800142c:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <_sbrk+0x70>)
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	ca07      	ldmia	r2, {r0, r1, r2}
 8001434:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001438:	f107 0308 	add.w	r3, r7, #8
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fc29 	bl	8000c94 <Error_Report>
		return (caddr_t) -1;
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	e006      	b.n	8001456 <_sbrk+0x5e>
	}

	heap_end += incr;
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <_sbrk+0x68>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	4a03      	ldr	r2, [pc, #12]	@ (8001460 <_sbrk+0x68>)
 8001452:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001454:	697b      	ldr	r3, [r7, #20]
}
 8001456:	4618      	mov	r0, r3
 8001458:	3718      	adds	r7, #24
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000050c 	.word	0x2000050c
 8001464:	20013480 	.word	0x20013480
 8001468:	08006904 	.word	0x08006904

0800146c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <SystemInit+0x28>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001476:	4a07      	ldr	r2, [pc, #28]	@ (8001494 <SystemInit+0x28>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <SystemInit+0x28>)
 8001482:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001486:	609a      	str	r2, [r3, #8]
#endif
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b092      	sub	sp, #72	@ 0x48
 800149c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80014b6:	4b45      	ldr	r3, [pc, #276]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014b8:	4a45      	ldr	r2, [pc, #276]	@ (80015d0 <MX_TIM1_Init+0x138>)
 80014ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 80014bc:	4b43      	ldr	r3, [pc, #268]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c2:	4b42      	ldr	r3, [pc, #264]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 80014c8:	4b40      	ldr	r3, [pc, #256]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014ca:	220b      	movs	r2, #11
 80014cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ce:	4b3f      	ldr	r3, [pc, #252]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014d4:	4b3d      	ldr	r3, [pc, #244]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014da:	4b3c      	ldr	r3, [pc, #240]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_Base_Init(&htim1);
 80014e0:	483a      	ldr	r0, [pc, #232]	@ (80015cc <MX_TIM1_Init+0x134>)
 80014e2:	f001 fedd 	bl	80032a0 <HAL_TIM_Base_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 80014ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d017      	beq.n	8001524 <MX_TIM1_Init+0x8c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 80014f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fc1b 	bl	8000d34 <HAL_StatusToErrorCode>
 80014fe:	4603      	mov	r3, r0
 8001500:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_Base_Init faalt" }; Error_Report(&err); }
 8001504:	2300      	movs	r3, #0
 8001506:	773b      	strb	r3, [r7, #28]
 8001508:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800150c:	777b      	strb	r3, [r7, #29]
 800150e:	4b31      	ldr	r3, [pc, #196]	@ (80015d4 <MX_TIM1_Init+0x13c>)
 8001510:	623b      	str	r3, [r7, #32]
 8001512:	4b31      	ldr	r3, [pc, #196]	@ (80015d8 <MX_TIM1_Init+0x140>)
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
 8001516:	f107 031c 	add.w	r3, r7, #28
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fbba 	bl	8000c94 <Error_Report>
      Error_Handler();
 8001520:	f7ff fd84 	bl	800102c <Error_Handler>
    }
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001528:	633b      	str	r3, [r7, #48]	@ 0x30
  {
    HAL_StatusTypeDef status = HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800152a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800152e:	4619      	mov	r1, r3
 8001530:	4826      	ldr	r0, [pc, #152]	@ (80015cc <MX_TIM1_Init+0x134>)
 8001532:	f002 f9bf 	bl	80038b4 <HAL_TIM_ConfigClockSource>
 8001536:	4603      	mov	r3, r0
 8001538:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    if (status != HAL_OK)
 800153c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001540:	2b00      	cmp	r3, #0
 8001542:	d017      	beq.n	8001574 <MX_TIM1_Init+0xdc>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001544:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fbf3 	bl	8000d34 <HAL_StatusToErrorCode>
 800154e:	4603      	mov	r3, r0
 8001550:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_ConfigClockSource faalt" }; Error_Report(&err); }
 8001554:	2300      	movs	r3, #0
 8001556:	743b      	strb	r3, [r7, #16]
 8001558:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800155c:	747b      	strb	r3, [r7, #17]
 800155e:	4b1d      	ldr	r3, [pc, #116]	@ (80015d4 <MX_TIM1_Init+0x13c>)
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	4b1e      	ldr	r3, [pc, #120]	@ (80015dc <MX_TIM1_Init+0x144>)
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	f107 0310 	add.w	r3, r7, #16
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fb92 	bl	8000c94 <Error_Report>
      Error_Handler();
 8001570:	f7ff fd5c 	bl	800102c <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001574:	2300      	movs	r3, #0
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800157c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001580:	4619      	mov	r1, r3
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <MX_TIM1_Init+0x134>)
 8001584:	f002 fd9c 	bl	80040c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001588:	4603      	mov	r3, r0
 800158a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (status != HAL_OK)
 800158e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001592:	2b00      	cmp	r3, #0
 8001594:	d016      	beq.n	80015c4 <MX_TIM1_Init+0x12c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001596:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fbca 	bl	8000d34 <HAL_StatusToErrorCode>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 80015a6:	2300      	movs	r3, #0
 80015a8:	713b      	strb	r3, [r7, #4]
 80015aa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80015ae:	717b      	strb	r3, [r7, #5]
 80015b0:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <MX_TIM1_Init+0x13c>)
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <MX_TIM1_Init+0x148>)
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fb6a 	bl	8000c94 <Error_Report>
      Error_Handler();
 80015c0:	f7ff fd34 	bl	800102c <Error_Handler>
    }
  }

}
 80015c4:	bf00      	nop
 80015c6:	3748      	adds	r7, #72	@ 0x48
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000510 	.word	0x20000510
 80015d0:	40010000 	.word	0x40010000
 80015d4:	08006910 	.word	0x08006910
 80015d8:	08006914 	.word	0x08006914
 80015dc:	0800692c 	.word	0x0800692c
 80015e0:	0800694c 	.word	0x0800694c

080015e4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b098      	sub	sp, #96	@ 0x60
 80015e8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ea:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]
 8001604:	615a      	str	r2, [r3, #20]
 8001606:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001608:	4b5f      	ldr	r3, [pc, #380]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 800160a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800160e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001610:	4b5d      	ldr	r3, [pc, #372]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001612:	2200      	movs	r2, #0
 8001614:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b5c      	ldr	r3, [pc, #368]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 800161c:	4b5a      	ldr	r3, [pc, #360]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 800161e:	f640 226b 	movw	r2, #2667	@ 0xa6b
 8001622:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001624:	4b58      	ldr	r3, [pc, #352]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162a:	4b57      	ldr	r3, [pc, #348]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_Init(&htim2);
 8001630:	4855      	ldr	r0, [pc, #340]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001632:	f001 fe84 	bl	800333e <HAL_TIM_PWM_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (status != HAL_OK)
 800163c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001640:	2b00      	cmp	r3, #0
 8001642:	d019      	beq.n	8001678 <MX_TIM2_Init+0x94>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001644:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fb73 	bl	8000d34 <HAL_StatusToErrorCode>
 800164e:	4603      	mov	r3, r0
 8001650:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_Init faalt" }; Error_Report(&err); }
 8001654:	2300      	movs	r3, #0
 8001656:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800165a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800165e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001662:	4b4a      	ldr	r3, [pc, #296]	@ (800178c <MX_TIM2_Init+0x1a8>)
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001666:	4b4a      	ldr	r3, [pc, #296]	@ (8001790 <MX_TIM2_Init+0x1ac>)
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
 800166a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fb10 	bl	8000c94 <Error_Report>
      Error_Handler();
 8001674:	f7ff fcda 	bl	800102c <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001678:	2300      	movs	r3, #0
 800167a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	657b      	str	r3, [r7, #84]	@ 0x54
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8001680:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001684:	4619      	mov	r1, r3
 8001686:	4840      	ldr	r0, [pc, #256]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001688:	f002 fd1a 	bl	80040c0 <HAL_TIMEx_MasterConfigSynchronization>
 800168c:	4603      	mov	r3, r0
 800168e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    if (status != HAL_OK)
 8001692:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001696:	2b00      	cmp	r3, #0
 8001698:	d017      	beq.n	80016ca <MX_TIM2_Init+0xe6>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800169a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fb48 	bl	8000d34 <HAL_StatusToErrorCode>
 80016a4:	4603      	mov	r3, r0
 80016a6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 80016aa:	2300      	movs	r3, #0
 80016ac:	773b      	strb	r3, [r7, #28]
 80016ae:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80016b2:	777b      	strb	r3, [r7, #29]
 80016b4:	4b35      	ldr	r3, [pc, #212]	@ (800178c <MX_TIM2_Init+0x1a8>)
 80016b6:	623b      	str	r3, [r7, #32]
 80016b8:	4b36      	ldr	r3, [pc, #216]	@ (8001794 <MX_TIM2_Init+0x1b0>)
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fae7 	bl	8000c94 <Error_Report>
      Error_Handler();
 80016c6:	f7ff fcb1 	bl	800102c <Error_Handler>
    }
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ca:	2360      	movs	r3, #96	@ 0x60
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 80016ce:	f240 13bb 	movw	r3, #443	@ 0x1bb
 80016d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80016d4:	2302      	movs	r3, #2
 80016d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d8:	2300      	movs	r3, #0
 80016da:	647b      	str	r3, [r7, #68]	@ 0x44
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80016dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80016e0:	2208      	movs	r2, #8
 80016e2:	4619      	mov	r1, r3
 80016e4:	4828      	ldr	r0, [pc, #160]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 80016e6:	f002 f81f 	bl	8003728 <HAL_TIM_PWM_ConfigChannel>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    if (status != HAL_OK)
 80016f0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d017      	beq.n	8001728 <MX_TIM2_Init+0x144>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 80016f8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fb19 	bl	8000d34 <HAL_StatusToErrorCode>
 8001702:	4603      	mov	r3, r0
 8001704:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH3 faalt" }; Error_Report(&err); }
 8001708:	2300      	movs	r3, #0
 800170a:	743b      	strb	r3, [r7, #16]
 800170c:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001710:	747b      	strb	r3, [r7, #17]
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <MX_TIM2_Init+0x1a8>)
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <MX_TIM2_Init+0x1b4>)
 8001718:	61bb      	str	r3, [r7, #24]
 800171a:	f107 0310 	add.w	r3, r7, #16
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fab8 	bl	8000c94 <Error_Report>
      Error_Handler();
 8001724:	f7ff fc82 	bl	800102c <Error_Handler>
    }
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8001728:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800172c:	63bb      	str	r3, [r7, #56]	@ 0x38
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 800172e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001732:	220c      	movs	r2, #12
 8001734:	4619      	mov	r1, r3
 8001736:	4814      	ldr	r0, [pc, #80]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 8001738:	f001 fff6 	bl	8003728 <HAL_TIM_PWM_ConfigChannel>
 800173c:	4603      	mov	r3, r0
 800173e:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    if (status != HAL_OK)
 8001742:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001746:	2b00      	cmp	r3, #0
 8001748:	d016      	beq.n	8001778 <MX_TIM2_Init+0x194>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800174a:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff faf0 	bl	8000d34 <HAL_StatusToErrorCode>
 8001754:	4603      	mov	r3, r0
 8001756:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH4 faalt" }; Error_Report(&err); }
 800175a:	2300      	movs	r3, #0
 800175c:	713b      	strb	r3, [r7, #4]
 800175e:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001762:	717b      	strb	r3, [r7, #5]
 8001764:	4b09      	ldr	r3, [pc, #36]	@ (800178c <MX_TIM2_Init+0x1a8>)
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <MX_TIM2_Init+0x1b8>)
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fa90 	bl	8000c94 <Error_Report>
      Error_Handler();
 8001774:	f7ff fc5a 	bl	800102c <Error_Handler>
    }
  }
  HAL_TIM_MspPostInit(&htim2);
 8001778:	4803      	ldr	r0, [pc, #12]	@ (8001788 <MX_TIM2_Init+0x1a4>)
 800177a:	f000 f8a3 	bl	80018c4 <HAL_TIM_MspPostInit>

}
 800177e:	bf00      	nop
 8001780:	3760      	adds	r7, #96	@ 0x60
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000550 	.word	0x20000550
 800178c:	08006910 	.word	0x08006910
 8001790:	08006978 	.word	0x08006978
 8001794:	0800694c 	.word	0x0800694c
 8001798:	08006990 	.word	0x08006990
 800179c:	080069b4 	.word	0x080069b4

080017a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a2c      	ldr	r2, [pc, #176]	@ (8001860 <HAL_TIM_Base_MspInit+0xc0>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d151      	bne.n	8001856 <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001864 <HAL_TIM_Base_MspInit+0xc4>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001864 <HAL_TIM_Base_MspInit+0xc4>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017c2:	4b28      	ldr	r3, [pc, #160]	@ (8001864 <HAL_TIM_Base_MspInit+0xc4>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	61bb      	str	r3, [r7, #24]
 80017cc:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80017ce:	4b26      	ldr	r3, [pc, #152]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017d0:	4a26      	ldr	r2, [pc, #152]	@ (800186c <HAL_TIM_Base_MspInit+0xcc>)
 80017d2:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 80017d4:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017d6:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80017da:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017dc:	4b22      	ldr	r3, [pc, #136]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017de:	2240      	movs	r2, #64	@ 0x40
 80017e0:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e2:	4b21      	ldr	r3, [pc, #132]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80017e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017ee:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001802:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 8001804:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001808:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 800180c:	2200      	movs	r2, #0
 800180e:	625a      	str	r2, [r3, #36]	@ 0x24
    {
      HAL_StatusTypeDef status = HAL_DMA_Init(&hdma_tim1_up);
 8001810:	4815      	ldr	r0, [pc, #84]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 8001812:	f000 fb6f 	bl	8001ef4 <HAL_DMA_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	77fb      	strb	r3, [r7, #31]
      if (status != HAL_OK)
 800181a:	7ffb      	ldrb	r3, [r7, #31]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d014      	beq.n	800184a <HAL_TIM_Base_MspInit+0xaa>
      {
        ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001820:	7ffb      	ldrb	r3, [r7, #31]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fa86 	bl	8000d34 <HAL_StatusToErrorCode>
 8001828:	4603      	mov	r3, r0
 800182a:	77bb      	strb	r3, [r7, #30]
        { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_DMA_Init faalt" }; Error_Report(&err); }
 800182c:	2300      	movs	r3, #0
 800182e:	733b      	strb	r3, [r7, #12]
 8001830:	7fbb      	ldrb	r3, [r7, #30]
 8001832:	737b      	strb	r3, [r7, #13]
 8001834:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <HAL_TIM_Base_MspInit+0xd0>)
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <HAL_TIM_Base_MspInit+0xd4>)
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fa27 	bl	8000c94 <Error_Report>
        Error_Handler();
 8001846:	f7ff fbf1 	bl	800102c <Error_Handler>
      }
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a06      	ldr	r2, [pc, #24]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 800184e:	621a      	str	r2, [r3, #32]
 8001850:	4a05      	ldr	r2, [pc, #20]	@ (8001868 <HAL_TIM_Base_MspInit+0xc8>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001856:	bf00      	nop
 8001858:	3720      	adds	r7, #32
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40010000 	.word	0x40010000
 8001864:	40023800 	.word	0x40023800
 8001868:	20000590 	.word	0x20000590
 800186c:	40026488 	.word	0x40026488
 8001870:	08006910 	.word	0x08006910
 8001874:	080069d8 	.word	0x080069d8

08001878 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001888:	d115      	bne.n	80018b6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <HAL_TIM_PWM_MspInit+0x48>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	4a0b      	ldr	r2, [pc, #44]	@ (80018c0 <HAL_TIM_PWM_MspInit+0x48>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6413      	str	r3, [r2, #64]	@ 0x40
 800189a:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <HAL_TIM_PWM_MspInit+0x48>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	201c      	movs	r0, #28
 80018ac:	f000 faeb 	bl	8001e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018b0:	201c      	movs	r0, #28
 80018b2:	f000 fb04 	bl	8001ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018e4:	d11e      	bne.n	8001924 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <HAL_TIM_MspPostInit+0x68>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a0f      	ldr	r2, [pc, #60]	@ (800192c <HAL_TIM_MspPostInit+0x68>)
 80018f0:	f043 0302 	orr.w	r3, r3, #2
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <HAL_TIM_MspPostInit+0x68>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8001902:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001906:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001910:	2303      	movs	r3, #3
 8001912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001914:	2301      	movs	r3, #1
 8001916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4619      	mov	r1, r3
 800191e:	4804      	ldr	r0, [pc, #16]	@ (8001930 <HAL_TIM_MspPostInit+0x6c>)
 8001920:	f000 fe7a 	bl	8002618 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001924:	bf00      	nop
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	40020400 	.word	0x40020400

08001934 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 800193c:	4a1c      	ldr	r2, [pc, #112]	@ (80019b0 <MX_USART2_UART_Init+0x7c>)
 800193e:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001940:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 8001942:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001946:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800194e:	4b17      	ldr	r3, [pc, #92]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 8001950:	2200      	movs	r2, #0
 8001952:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001954:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 800195c:	220c      	movs	r2, #12
 800195e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 8001968:	2200      	movs	r2, #0
 800196a:	61da      	str	r2, [r3, #28]
  {
    HAL_StatusTypeDef status = HAL_UART_Init(&huart2);
 800196c:	480f      	ldr	r0, [pc, #60]	@ (80019ac <MX_USART2_UART_Init+0x78>)
 800196e:	f002 fc37 	bl	80041e0 <HAL_UART_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d013      	beq.n	80019a4 <MX_USART2_UART_Init+0x70>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800197c:	7bfb      	ldrb	r3, [r7, #15]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff f9d8 	bl	8000d34 <HAL_StatusToErrorCode>
 8001984:	4603      	mov	r3, r0
 8001986:	73bb      	strb	r3, [r7, #14]
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "UART", .msg = "HAL_UART_Init faalt" }; Error_Report(&err); }
 8001988:	2300      	movs	r3, #0
 800198a:	703b      	strb	r3, [r7, #0]
 800198c:	7bbb      	ldrb	r3, [r7, #14]
 800198e:	707b      	strb	r3, [r7, #1]
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <MX_USART2_UART_Init+0x80>)
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <MX_USART2_UART_Init+0x84>)
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	463b      	mov	r3, r7
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f97a 	bl	8000c94 <Error_Report>
      Error_Handler();
 80019a0:	f7ff fb44 	bl	800102c <Error_Handler>
    }
  }

}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200005f0 	.word	0x200005f0
 80019b0:	40004400 	.word	0x40004400
 80019b4:	080069ec 	.word	0x080069ec
 80019b8:	080069f4 	.word	0x080069f4

080019bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	@ 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001a50 <HAL_UART_MspInit+0x94>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d133      	bne.n	8001a46 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 80019e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ee:	4b19      	ldr	r3, [pc, #100]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	4a14      	ldr	r2, [pc, #80]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0a:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <HAL_UART_MspInit+0x98>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a16:	230c      	movs	r3, #12
 8001a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a26:	2307      	movs	r3, #7
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4809      	ldr	r0, [pc, #36]	@ (8001a58 <HAL_UART_MspInit+0x9c>)
 8001a32:	f000 fdf1 	bl	8002618 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	2026      	movs	r0, #38	@ 0x26
 8001a3c:	f000 fa23 	bl	8001e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a40:	2026      	movs	r0, #38	@ 0x26
 8001a42:	f000 fa3c 	bl	8001ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	@ 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40004400 	.word	0x40004400
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40020000 	.word	0x40020000

08001a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a62:	e003      	b.n	8001a6c <LoopCopyDataInit>

08001a64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a6a:	3104      	adds	r1, #4

08001a6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a6c:	480b      	ldr	r0, [pc, #44]	@ (8001a9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a74:	d3f6      	bcc.n	8001a64 <CopyDataInit>
  ldr  r2, =_sbss
 8001a76:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a78:	e002      	b.n	8001a80 <LoopFillZerobss>

08001a7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a7c:	f842 3b04 	str.w	r3, [r2], #4

08001a80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a80:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a84:	d3f9      	bcc.n	8001a7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a86:	f7ff fcf1 	bl	800146c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a8a:	f003 ff6f 	bl	800596c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a8e:	f7ff f9e7 	bl	8000e60 <main>
  bx  lr    
 8001a92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a94:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001a98:	08006c1c 	.word	0x08006c1c
  ldr  r0, =_sdata
 8001a9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001aa0:	200000e0 	.word	0x200000e0
  ldr  r2, =_sbss
 8001aa4:	200000e0 	.word	0x200000e0
  ldr  r3, = _ebss
 8001aa8:	2001347c 	.word	0x2001347c

08001aac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aac:	e7fe      	b.n	8001aac <ADC_IRQHandler>
	...

08001ab0 <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <UB_VGA_Screen_Init+0x84>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 8001aba:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <UB_VGA_Screen_Init+0x84>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8001ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b34 <UB_VGA_Screen_Init+0x84>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <UB_VGA_Screen_Init+0x88>)
 8001ac8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001acc:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 8001ace:	481b      	ldr	r0, [pc, #108]	@ (8001b3c <UB_VGA_Screen_Init+0x8c>)
 8001ad0:	f001 fc11 	bl	80032f6 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001ad4:	210c      	movs	r1, #12
 8001ad6:	4819      	ldr	r0, [pc, #100]	@ (8001b3c <UB_VGA_Screen_Init+0x8c>)
 8001ad8:	f001 fc5c 	bl	8003394 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8001adc:	2108      	movs	r1, #8
 8001ade:	4817      	ldr	r0, [pc, #92]	@ (8001b3c <UB_VGA_Screen_Init+0x8c>)
 8001ae0:	f001 fc96 	bl	8003410 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8001ae4:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <UB_VGA_Screen_Init+0x90>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <UB_VGA_Screen_Init+0x90>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001af2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8001af4:	4b12      	ldr	r3, [pc, #72]	@ (8001b40 <UB_VGA_Screen_Init+0x90>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	4b11      	ldr	r3, [pc, #68]	@ (8001b40 <UB_VGA_Screen_Init+0x90>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f042 0201 	orr.w	r2, r2, #1
 8001b02:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8001b04:	490f      	ldr	r1, [pc, #60]	@ (8001b44 <UB_VGA_Screen_Init+0x94>)
 8001b06:	f240 1341 	movw	r3, #321	@ 0x141
 8001b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001b48 <UB_VGA_Screen_Init+0x98>)
 8001b0c:	480f      	ldr	r0, [pc, #60]	@ (8001b4c <UB_VGA_Screen_Init+0x9c>)
 8001b0e:	f000 fa9f 	bl	8002050 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8001b12:	480e      	ldr	r0, [pc, #56]	@ (8001b4c <UB_VGA_Screen_Init+0x9c>)
 8001b14:	f000 f9ee 	bl	8001ef4 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <UB_VGA_Screen_Init+0x9c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <UB_VGA_Screen_Init+0x9c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0210 	orr.w	r2, r2, #16
 8001b26:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <UB_VGA_Screen_Init+0xa0>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a01      	ldr	r2, [pc, #4]	@ (8001b34 <UB_VGA_Screen_Init+0x84>)
 8001b2e:	6093      	str	r3, [r2, #8]
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20013320 	.word	0x20013320
 8001b38:	40020400 	.word	0x40020400
 8001b3c:	20000550 	.word	0x20000550
 8001b40:	20000510 	.word	0x20000510
 8001b44:	20000630 	.word	0x20000630
 8001b48:	40021015 	.word	0x40021015
 8001b4c:	20000590 	.word	0x20000590
 8001b50:	40026488 	.word	0x40026488

08001b54 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001b5e:	2300      	movs	r3, #0
 8001b60:	81bb      	strh	r3, [r7, #12]
 8001b62:	e012      	b.n	8001b8a <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001b64:	2300      	movs	r3, #0
 8001b66:	81fb      	strh	r3, [r7, #14]
 8001b68:	e008      	b.n	8001b7c <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8001b6a:	79fa      	ldrb	r2, [r7, #7]
 8001b6c:	89b9      	ldrh	r1, [r7, #12]
 8001b6e:	89fb      	ldrh	r3, [r7, #14]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 f813 	bl	8001b9c <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001b76:	89fb      	ldrh	r3, [r7, #14]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	81fb      	strh	r3, [r7, #14]
 8001b7c:	89fb      	ldrh	r3, [r7, #14]
 8001b7e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001b82:	d3f2      	bcc.n	8001b6a <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001b84:	89bb      	ldrh	r3, [r7, #12]
 8001b86:	3301      	adds	r3, #1
 8001b88:	81bb      	strh	r3, [r7, #12]
 8001b8a:	89bb      	ldrh	r3, [r7, #12]
 8001b8c:	2bef      	cmp	r3, #239	@ 0xef
 8001b8e:	d9e9      	bls.n	8001b64 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	80bb      	strh	r3, [r7, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001bb4:	d301      	bcc.n	8001bba <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8001bba:	88bb      	ldrh	r3, [r7, #4]
 8001bbc:	2bef      	cmp	r3, #239	@ 0xef
 8001bbe:	d901      	bls.n	8001bc4 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8001bc4:	88ba      	ldrh	r2, [r7, #4]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	019b      	lsls	r3, r3, #6
 8001bce:	441a      	add	r2, r3
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	4904      	ldr	r1, [pc, #16]	@ (8001be8 <UB_VGA_SetPixel+0x4c>)
 8001bd6:	78fa      	ldrb	r2, [r7, #3]
 8001bd8:	54ca      	strb	r2, [r1, r3]
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000630 	.word	0x20000630

08001bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <HAL_Init+0x40>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c2c <HAL_Init+0x40>)
 8001bf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <HAL_Init+0x40>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <HAL_Init+0x40>)
 8001c02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <HAL_Init+0x40>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a07      	ldr	r2, [pc, #28]	@ (8001c2c <HAL_Init+0x40>)
 8001c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c14:	2003      	movs	r0, #3
 8001c16:	f000 f92b 	bl	8001e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f000 f808 	bl	8001c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c20:	f7ff fa1c 	bl	800105c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023c00 	.word	0x40023c00

08001c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c38:	4b12      	ldr	r3, [pc, #72]	@ (8001c84 <HAL_InitTick+0x54>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b12      	ldr	r3, [pc, #72]	@ (8001c88 <HAL_InitTick+0x58>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f943 	bl	8001eda <HAL_SYSTICK_Config>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00e      	b.n	8001c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2b0f      	cmp	r3, #15
 8001c62:	d80a      	bhi.n	8001c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c64:	2200      	movs	r2, #0
 8001c66:	6879      	ldr	r1, [r7, #4]
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f000 f90b 	bl	8001e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c70:	4a06      	ldr	r2, [pc, #24]	@ (8001c8c <HAL_InitTick+0x5c>)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	e000      	b.n	8001c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000078 	.word	0x20000078
 8001c88:	20000080 	.word	0x20000080
 8001c8c:	2000007c 	.word	0x2000007c

08001c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_IncTick+0x20>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <HAL_IncTick+0x24>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	4a04      	ldr	r2, [pc, #16]	@ (8001cb4 <HAL_IncTick+0x24>)
 8001ca2:	6013      	str	r3, [r2, #0]
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000080 	.word	0x20000080
 8001cb4:	2001332c 	.word	0x2001332c

08001cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return uwTick;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	@ (8001ccc <HAL_GetTick+0x14>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	2001332c 	.word	0x2001332c

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4907      	ldr	r1, [pc, #28]	@ (8001d6c <__NVIC_EnableIRQ+0x38>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	db0a      	blt.n	8001d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	490c      	ldr	r1, [pc, #48]	@ (8001dbc <__NVIC_SetPriority+0x4c>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	440b      	add	r3, r1
 8001d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d98:	e00a      	b.n	8001db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4908      	ldr	r1, [pc, #32]	@ (8001dc0 <__NVIC_SetPriority+0x50>)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3b04      	subs	r3, #4
 8001da8:	0112      	lsls	r2, r2, #4
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	761a      	strb	r2, [r3, #24]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	e000e100 	.word	0xe000e100
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	@ 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f1c3 0307 	rsb	r3, r3, #7
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	bf28      	it	cs
 8001de2:	2304      	movcs	r3, #4
 8001de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d902      	bls.n	8001df4 <NVIC_EncodePriority+0x30>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b03      	subs	r3, #3
 8001df2:	e000      	b.n	8001df6 <NVIC_EncodePriority+0x32>
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	401a      	ands	r2, r3
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43d9      	mvns	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	4313      	orrs	r3, r2
         );
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3724      	adds	r7, #36	@ 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e3c:	d301      	bcc.n	8001e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e00f      	b.n	8001e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e42:	4a0a      	ldr	r2, [pc, #40]	@ (8001e6c <SysTick_Config+0x40>)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e4a:	210f      	movs	r1, #15
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f7ff ff8e 	bl	8001d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e54:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <SysTick_Config+0x40>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e5a:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <SysTick_Config+0x40>)
 8001e5c:	2207      	movs	r2, #7
 8001e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	e000e010 	.word	0xe000e010

08001e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff ff29 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b086      	sub	sp, #24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e98:	f7ff ff3e 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	6978      	ldr	r0, [r7, #20]
 8001ea4:	f7ff ff8e 	bl	8001dc4 <NVIC_EncodePriority>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff5d 	bl	8001d70 <__NVIC_SetPriority>
}
 8001eb6:	bf00      	nop
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff31 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff ffa2 	bl	8001e2c <SysTick_Config>
 8001ee8:	4603      	mov	r3, r0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff feda 	bl	8001cb8 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d101      	bne.n	8001f10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e099      	b.n	8002044 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f30:	e00f      	b.n	8001f52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f32:	f7ff fec1 	bl	8001cb8 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b05      	cmp	r3, #5
 8001f3e:	d908      	bls.n	8001f52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2220      	movs	r2, #32
 8001f44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2203      	movs	r2, #3
 8001f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e078      	b.n	8002044 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1e8      	bne.n	8001f32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	4b38      	ldr	r3, [pc, #224]	@ (800204c <HAL_DMA_Init+0x158>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa8:	2b04      	cmp	r3, #4
 8001faa:	d107      	bne.n	8001fbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f023 0307 	bic.w	r3, r3, #7
 8001fd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd8:	697a      	ldr	r2, [r7, #20]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	d117      	bne.n	8002016 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00e      	beq.n	8002016 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 fa91 	bl	8002520 <DMA_CheckFifoParam>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d008      	beq.n	8002016 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2240      	movs	r2, #64	@ 0x40
 8002008:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002012:	2301      	movs	r3, #1
 8002014:	e016      	b.n	8002044 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa48 	bl	80024b4 <DMA_CalcBaseAndBitshift>
 8002024:	4603      	mov	r3, r0
 8002026:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800202c:	223f      	movs	r2, #63	@ 0x3f
 800202e:	409a      	lsls	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	f010803f 	.word	0xf010803f

08002050 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002066:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_DMA_Start_IT+0x26>
 8002072:	2302      	movs	r3, #2
 8002074:	e040      	b.n	80020f8 <HAL_DMA_Start_IT+0xa8>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b01      	cmp	r3, #1
 8002088:	d12f      	bne.n	80020ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2202      	movs	r2, #2
 800208e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	68b9      	ldr	r1, [r7, #8]
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f9da 	bl	8002458 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a8:	223f      	movs	r2, #63	@ 0x3f
 80020aa:	409a      	lsls	r2, r3
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0216 	orr.w	r2, r2, #22
 80020be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0208 	orr.w	r2, r2, #8
 80020d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 0201 	orr.w	r2, r2, #1
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	e005      	b.n	80020f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020f2:	2302      	movs	r3, #2
 80020f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d004      	beq.n	800211e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2280      	movs	r2, #128	@ 0x80
 8002118:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e00c      	b.n	8002138 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2205      	movs	r2, #5
 8002122:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0201 	bic.w	r2, r2, #1
 8002134:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002150:	4b8e      	ldr	r3, [pc, #568]	@ (800238c <HAL_DMA_IRQHandler+0x248>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a8e      	ldr	r2, [pc, #568]	@ (8002390 <HAL_DMA_IRQHandler+0x24c>)
 8002156:	fba2 2303 	umull	r2, r3, r2, r3
 800215a:	0a9b      	lsrs	r3, r3, #10
 800215c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002162:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800216e:	2208      	movs	r2, #8
 8002170:	409a      	lsls	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01a      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d013      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0204 	bic.w	r2, r2, #4
 8002196:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800219c:	2208      	movs	r2, #8
 800219e:	409a      	lsls	r2, r3
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b4:	2201      	movs	r2, #1
 80021b6:	409a      	lsls	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d2:	2201      	movs	r2, #1
 80021d4:	409a      	lsls	r2, r3
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021de:	f043 0202 	orr.w	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ea:	2204      	movs	r2, #4
 80021ec:	409a      	lsls	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d012      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00b      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002208:	2204      	movs	r2, #4
 800220a:	409a      	lsls	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002214:	f043 0204 	orr.w	r2, r3, #4
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002220:	2210      	movs	r2, #16
 8002222:	409a      	lsls	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d043      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d03c      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	2210      	movs	r2, #16
 8002240:	409a      	lsls	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d018      	beq.n	8002286 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d108      	bne.n	8002274 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	2b00      	cmp	r3, #0
 8002268:	d024      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4798      	blx	r3
 8002272:	e01f      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002278:	2b00      	cmp	r3, #0
 800227a:	d01b      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	4798      	blx	r3
 8002284:	e016      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002290:	2b00      	cmp	r3, #0
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0208 	bic.w	r2, r2, #8
 80022a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b8:	2220      	movs	r2, #32
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 808f 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8087 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022da:	2220      	movs	r2, #32
 80022dc:	409a      	lsls	r2, r3
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d136      	bne.n	800235c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0216 	bic.w	r2, r2, #22
 80022fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	695a      	ldr	r2, [r3, #20]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800230c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	2b00      	cmp	r3, #0
 8002314:	d103      	bne.n	800231e <HAL_DMA_IRQHandler+0x1da>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0208 	bic.w	r2, r2, #8
 800232c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002332:	223f      	movs	r2, #63	@ 0x3f
 8002334:	409a      	lsls	r2, r3
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        if(hdma->XferAbortCallback != NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800234e:	2b00      	cmp	r3, #0
 8002350:	d07e      	beq.n	8002450 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	4798      	blx	r3
        }
        return;
 800235a:	e079      	b.n	8002450 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01d      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10d      	bne.n	8002394 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237c:	2b00      	cmp	r3, #0
 800237e:	d031      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	4798      	blx	r3
 8002388:	e02c      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
 800238a:	bf00      	nop
 800238c:	20000078 	.word	0x20000078
 8002390:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002398:	2b00      	cmp	r3, #0
 800239a:	d023      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
 80023a4:	e01e      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d10f      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0210 	bic.w	r2, r2, #16
 80023c2:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d032      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d022      	beq.n	800243e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2205      	movs	r2, #5
 80023fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	3301      	adds	r3, #1
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	429a      	cmp	r2, r3
 800241a:	d307      	bcc.n	800242c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f2      	bne.n	8002410 <HAL_DMA_IRQHandler+0x2cc>
 800242a:	e000      	b.n	800242e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800242c:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
 800244e:	e000      	b.n	8002452 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002450:	bf00      	nop
    }
  }
}
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002474:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b40      	cmp	r3, #64	@ 0x40
 8002484:	d108      	bne.n	8002498 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002496:	e007      	b.n	80024a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	60da      	str	r2, [r3, #12]
}
 80024a8:	bf00      	nop
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	3b10      	subs	r3, #16
 80024c4:	4a14      	ldr	r2, [pc, #80]	@ (8002518 <DMA_CalcBaseAndBitshift+0x64>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	091b      	lsrs	r3, r3, #4
 80024cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024ce:	4a13      	ldr	r2, [pc, #76]	@ (800251c <DMA_CalcBaseAndBitshift+0x68>)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4413      	add	r3, r2
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d909      	bls.n	80024f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80024ea:	f023 0303 	bic.w	r3, r3, #3
 80024ee:	1d1a      	adds	r2, r3, #4
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80024f4:	e007      	b.n	8002506 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80024fe:	f023 0303 	bic.w	r3, r3, #3
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	aaaaaaab 	.word	0xaaaaaaab
 800251c:	08006a20 	.word	0x08006a20

08002520 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002530:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11f      	bne.n	800257a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d856      	bhi.n	80025ee <DMA_CheckFifoParam+0xce>
 8002540:	a201      	add	r2, pc, #4	@ (adr r2, 8002548 <DMA_CheckFifoParam+0x28>)
 8002542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002546:	bf00      	nop
 8002548:	08002559 	.word	0x08002559
 800254c:	0800256b 	.word	0x0800256b
 8002550:	08002559 	.word	0x08002559
 8002554:	080025ef 	.word	0x080025ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d046      	beq.n	80025f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002568:	e043      	b.n	80025f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002572:	d140      	bne.n	80025f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002578:	e03d      	b.n	80025f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002582:	d121      	bne.n	80025c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b03      	cmp	r3, #3
 8002588:	d837      	bhi.n	80025fa <DMA_CheckFifoParam+0xda>
 800258a:	a201      	add	r2, pc, #4	@ (adr r2, 8002590 <DMA_CheckFifoParam+0x70>)
 800258c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002590:	080025a1 	.word	0x080025a1
 8002594:	080025a7 	.word	0x080025a7
 8002598:	080025a1 	.word	0x080025a1
 800259c:	080025b9 	.word	0x080025b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
      break;
 80025a4:	e030      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d025      	beq.n	80025fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b6:	e022      	b.n	80025fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025c0:	d11f      	bne.n	8002602 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025c6:	e01c      	b.n	8002602 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d903      	bls.n	80025d6 <DMA_CheckFifoParam+0xb6>
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	2b03      	cmp	r3, #3
 80025d2:	d003      	beq.n	80025dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025d4:	e018      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
      break;
 80025da:	e015      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      break;
 80025ec:	e00b      	b.n	8002606 <DMA_CheckFifoParam+0xe6>
      break;
 80025ee:	bf00      	nop
 80025f0:	e00a      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025f2:	bf00      	nop
 80025f4:	e008      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025f6:	bf00      	nop
 80025f8:	e006      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025fa:	bf00      	nop
 80025fc:	e004      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025fe:	bf00      	nop
 8002600:	e002      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;   
 8002602:	bf00      	nop
 8002604:	e000      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 8002606:	bf00      	nop
    }
  } 
  
  return status; 
 8002608:	7bfb      	ldrb	r3, [r7, #15]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop

08002618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002626:	2300      	movs	r3, #0
 8002628:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	e16b      	b.n	800290c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002634:	2201      	movs	r2, #1
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	4013      	ands	r3, r2
 8002646:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	429a      	cmp	r2, r3
 800264e:	f040 815a 	bne.w	8002906 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d00b      	beq.n	8002672 <HAL_GPIO_Init+0x5a>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b02      	cmp	r3, #2
 8002660:	d007      	beq.n	8002672 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002666:	2b11      	cmp	r3, #17
 8002668:	d003      	beq.n	8002672 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b12      	cmp	r3, #18
 8002670:	d130      	bne.n	80026d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	2203      	movs	r2, #3
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4313      	orrs	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	f003 0201 	and.w	r2, r3, #1
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	2203      	movs	r2, #3
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43db      	mvns	r3, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4013      	ands	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b02      	cmp	r3, #2
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0xfc>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2b12      	cmp	r3, #18
 8002712:	d123      	bne.n	800275c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	08da      	lsrs	r2, r3, #3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3208      	adds	r2, #8
 800271c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	220f      	movs	r2, #15
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4313      	orrs	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	08da      	lsrs	r2, r3, #3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	3208      	adds	r2, #8
 8002756:	69b9      	ldr	r1, [r7, #24]
 8002758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	2203      	movs	r2, #3
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0203 	and.w	r2, r3, #3
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80b4 	beq.w	8002906 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b60      	ldr	r3, [pc, #384]	@ (8002924 <HAL_GPIO_Init+0x30c>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	4a5f      	ldr	r2, [pc, #380]	@ (8002924 <HAL_GPIO_Init+0x30c>)
 80027a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002924 <HAL_GPIO_Init+0x30c>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002928 <HAL_GPIO_Init+0x310>)
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	220f      	movs	r2, #15
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4013      	ands	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a52      	ldr	r2, [pc, #328]	@ (800292c <HAL_GPIO_Init+0x314>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d02b      	beq.n	800283e <HAL_GPIO_Init+0x226>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a51      	ldr	r2, [pc, #324]	@ (8002930 <HAL_GPIO_Init+0x318>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d025      	beq.n	800283a <HAL_GPIO_Init+0x222>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a50      	ldr	r2, [pc, #320]	@ (8002934 <HAL_GPIO_Init+0x31c>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d01f      	beq.n	8002836 <HAL_GPIO_Init+0x21e>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002938 <HAL_GPIO_Init+0x320>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d019      	beq.n	8002832 <HAL_GPIO_Init+0x21a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a4e      	ldr	r2, [pc, #312]	@ (800293c <HAL_GPIO_Init+0x324>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_GPIO_Init+0x216>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a4d      	ldr	r2, [pc, #308]	@ (8002940 <HAL_GPIO_Init+0x328>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d00d      	beq.n	800282a <HAL_GPIO_Init+0x212>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a4c      	ldr	r2, [pc, #304]	@ (8002944 <HAL_GPIO_Init+0x32c>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d007      	beq.n	8002826 <HAL_GPIO_Init+0x20e>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a4b      	ldr	r2, [pc, #300]	@ (8002948 <HAL_GPIO_Init+0x330>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d101      	bne.n	8002822 <HAL_GPIO_Init+0x20a>
 800281e:	2307      	movs	r3, #7
 8002820:	e00e      	b.n	8002840 <HAL_GPIO_Init+0x228>
 8002822:	2308      	movs	r3, #8
 8002824:	e00c      	b.n	8002840 <HAL_GPIO_Init+0x228>
 8002826:	2306      	movs	r3, #6
 8002828:	e00a      	b.n	8002840 <HAL_GPIO_Init+0x228>
 800282a:	2305      	movs	r3, #5
 800282c:	e008      	b.n	8002840 <HAL_GPIO_Init+0x228>
 800282e:	2304      	movs	r3, #4
 8002830:	e006      	b.n	8002840 <HAL_GPIO_Init+0x228>
 8002832:	2303      	movs	r3, #3
 8002834:	e004      	b.n	8002840 <HAL_GPIO_Init+0x228>
 8002836:	2302      	movs	r3, #2
 8002838:	e002      	b.n	8002840 <HAL_GPIO_Init+0x228>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_GPIO_Init+0x228>
 800283e:	2300      	movs	r3, #0
 8002840:	69fa      	ldr	r2, [r7, #28]
 8002842:	f002 0203 	and.w	r2, r2, #3
 8002846:	0092      	lsls	r2, r2, #2
 8002848:	4093      	lsls	r3, r2
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002850:	4935      	ldr	r1, [pc, #212]	@ (8002928 <HAL_GPIO_Init+0x310>)
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	089b      	lsrs	r3, r3, #2
 8002856:	3302      	adds	r3, #2
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800285e:	4b3b      	ldr	r3, [pc, #236]	@ (800294c <HAL_GPIO_Init+0x334>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	43db      	mvns	r3, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4013      	ands	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	4313      	orrs	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002882:	4a32      	ldr	r2, [pc, #200]	@ (800294c <HAL_GPIO_Init+0x334>)
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002888:	4b30      	ldr	r3, [pc, #192]	@ (800294c <HAL_GPIO_Init+0x334>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	43db      	mvns	r3, r3
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4013      	ands	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028ac:	4a27      	ldr	r2, [pc, #156]	@ (800294c <HAL_GPIO_Init+0x334>)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028b2:	4b26      	ldr	r3, [pc, #152]	@ (800294c <HAL_GPIO_Init+0x334>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	43db      	mvns	r3, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4013      	ands	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028d6:	4a1d      	ldr	r2, [pc, #116]	@ (800294c <HAL_GPIO_Init+0x334>)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028dc:	4b1b      	ldr	r3, [pc, #108]	@ (800294c <HAL_GPIO_Init+0x334>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	43db      	mvns	r3, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4013      	ands	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d003      	beq.n	8002900 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002900:	4a12      	ldr	r2, [pc, #72]	@ (800294c <HAL_GPIO_Init+0x334>)
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3301      	adds	r3, #1
 800290a:	61fb      	str	r3, [r7, #28]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	2b0f      	cmp	r3, #15
 8002910:	f67f ae90 	bls.w	8002634 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002914:	bf00      	nop
 8002916:	bf00      	nop
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800
 8002928:	40013800 	.word	0x40013800
 800292c:	40020000 	.word	0x40020000
 8002930:	40020400 	.word	0x40020400
 8002934:	40020800 	.word	0x40020800
 8002938:	40020c00 	.word	0x40020c00
 800293c:	40021000 	.word	0x40021000
 8002940:	40021400 	.word	0x40021400
 8002944:	40021800 	.word	0x40021800
 8002948:	40021c00 	.word	0x40021c00
 800294c:	40013c00 	.word	0x40013c00

08002950 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	807b      	strh	r3, [r7, #2]
 800295c:	4613      	mov	r3, r2
 800295e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002960:	787b      	ldrb	r3, [r7, #1]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002966:	887a      	ldrh	r2, [r7, #2]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800296c:	e003      	b.n	8002976 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800296e:	887b      	ldrh	r3, [r7, #2]
 8002970:	041a      	lsls	r2, r3, #16
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	619a      	str	r2, [r3, #24]
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e25e      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d075      	beq.n	8002a8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029a2:	4b88      	ldr	r3, [pc, #544]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d00c      	beq.n	80029c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ae:	4b85      	ldr	r3, [pc, #532]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d112      	bne.n	80029e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ba:	4b82      	ldr	r3, [pc, #520]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029c6:	d10b      	bne.n	80029e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c8:	4b7e      	ldr	r3, [pc, #504]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d05b      	beq.n	8002a8c <HAL_RCC_OscConfig+0x108>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d157      	bne.n	8002a8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e239      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d106      	bne.n	80029f8 <HAL_RCC_OscConfig+0x74>
 80029ea:	4b76      	ldr	r3, [pc, #472]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a75      	ldr	r2, [pc, #468]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 80029f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	e01d      	b.n	8002a34 <HAL_RCC_OscConfig+0xb0>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a00:	d10c      	bne.n	8002a1c <HAL_RCC_OscConfig+0x98>
 8002a02:	4b70      	ldr	r3, [pc, #448]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a6f      	ldr	r2, [pc, #444]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a6c      	ldr	r2, [pc, #432]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e00b      	b.n	8002a34 <HAL_RCC_OscConfig+0xb0>
 8002a1c:	4b69      	ldr	r3, [pc, #420]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a68      	ldr	r2, [pc, #416]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b66      	ldr	r3, [pc, #408]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a65      	ldr	r2, [pc, #404]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d013      	beq.n	8002a64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7ff f93c 	bl	8001cb8 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a44:	f7ff f938 	bl	8001cb8 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	@ 0x64
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e1fe      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a56:	4b5b      	ldr	r3, [pc, #364]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0xc0>
 8002a62:	e014      	b.n	8002a8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a64:	f7ff f928 	bl	8001cb8 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a6c:	f7ff f924 	bl	8001cb8 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b64      	cmp	r3, #100	@ 0x64
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e1ea      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7e:	4b51      	ldr	r3, [pc, #324]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f0      	bne.n	8002a6c <HAL_RCC_OscConfig+0xe8>
 8002a8a:	e000      	b.n	8002a8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d063      	beq.n	8002b62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00b      	beq.n	8002abe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa6:	4b47      	ldr	r3, [pc, #284]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d11c      	bne.n	8002aec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ab2:	4b44      	ldr	r3, [pc, #272]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d116      	bne.n	8002aec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002abe:	4b41      	ldr	r3, [pc, #260]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d005      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x152>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d001      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e1be      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4937      	ldr	r1, [pc, #220]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aea:	e03a      	b.n	8002b62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d020      	beq.n	8002b36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af4:	4b34      	ldr	r3, [pc, #208]	@ (8002bc8 <HAL_RCC_OscConfig+0x244>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afa:	f7ff f8dd 	bl	8001cb8 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b02:	f7ff f8d9 	bl	8001cb8 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e19f      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b14:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b20:	4b28      	ldr	r3, [pc, #160]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	4925      	ldr	r1, [pc, #148]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
 8002b34:	e015      	b.n	8002b62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b36:	4b24      	ldr	r3, [pc, #144]	@ (8002bc8 <HAL_RCC_OscConfig+0x244>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7ff f8bc 	bl	8001cb8 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b44:	f7ff f8b8 	bl	8001cb8 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e17e      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b56:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f0      	bne.n	8002b44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0308 	and.w	r3, r3, #8
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d036      	beq.n	8002bdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d016      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <HAL_RCC_OscConfig+0x248>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7c:	f7ff f89c 	bl	8001cb8 <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b84:	f7ff f898 	bl	8001cb8 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e15e      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b96:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_RCC_OscConfig+0x240>)
 8002b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0f0      	beq.n	8002b84 <HAL_RCC_OscConfig+0x200>
 8002ba2:	e01b      	b.n	8002bdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba4:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <HAL_RCC_OscConfig+0x248>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002baa:	f7ff f885 	bl	8001cb8 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	e00e      	b.n	8002bd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7ff f881 	bl	8001cb8 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d907      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e147      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	42470000 	.word	0x42470000
 8002bcc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd0:	4b88      	ldr	r3, [pc, #544]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1ea      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 8097 	beq.w	8002d18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bea:	2300      	movs	r3, #0
 8002bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bee:	4b81      	ldr	r3, [pc, #516]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10f      	bne.n	8002c1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	4b7d      	ldr	r3, [pc, #500]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	4a7c      	ldr	r2, [pc, #496]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c0a:	4b7a      	ldr	r3, [pc, #488]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c16:	2301      	movs	r3, #1
 8002c18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1a:	4b77      	ldr	r3, [pc, #476]	@ (8002df8 <HAL_RCC_OscConfig+0x474>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d118      	bne.n	8002c58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c26:	4b74      	ldr	r3, [pc, #464]	@ (8002df8 <HAL_RCC_OscConfig+0x474>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a73      	ldr	r2, [pc, #460]	@ (8002df8 <HAL_RCC_OscConfig+0x474>)
 8002c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c32:	f7ff f841 	bl	8001cb8 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3a:	f7ff f83d 	bl	8001cb8 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e103      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8002df8 <HAL_RCC_OscConfig+0x474>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_OscConfig+0x2ea>
 8002c60:	4b64      	ldr	r3, [pc, #400]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c64:	4a63      	ldr	r2, [pc, #396]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c66:	f043 0301 	orr.w	r3, r3, #1
 8002c6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c6c:	e01c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x324>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b05      	cmp	r3, #5
 8002c74:	d10c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x30c>
 8002c76:	4b5f      	ldr	r3, [pc, #380]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7a:	4a5e      	ldr	r2, [pc, #376]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c7c:	f043 0304 	orr.w	r3, r3, #4
 8002c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c82:	4b5c      	ldr	r3, [pc, #368]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c86:	4a5b      	ldr	r2, [pc, #364]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c88:	f043 0301 	orr.w	r3, r3, #1
 8002c8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c8e:	e00b      	b.n	8002ca8 <HAL_RCC_OscConfig+0x324>
 8002c90:	4b58      	ldr	r3, [pc, #352]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c94:	4a57      	ldr	r2, [pc, #348]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c96:	f023 0301 	bic.w	r3, r3, #1
 8002c9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c9c:	4b55      	ldr	r3, [pc, #340]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca0:	4a54      	ldr	r2, [pc, #336]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002ca2:	f023 0304 	bic.w	r3, r3, #4
 8002ca6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d015      	beq.n	8002cdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb0:	f7ff f802 	bl	8001cb8 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb6:	e00a      	b.n	8002cce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb8:	f7fe fffe 	bl	8001cb8 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e0c2      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cce:	4b49      	ldr	r3, [pc, #292]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0ee      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x334>
 8002cda:	e014      	b.n	8002d06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cdc:	f7fe ffec 	bl	8001cb8 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ce2:	e00a      	b.n	8002cfa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ce4:	f7fe ffe8 	bl	8001cb8 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e0ac      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1ee      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d06:	7dfb      	ldrb	r3, [r7, #23]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d105      	bne.n	8002d18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d0c:	4b39      	ldr	r3, [pc, #228]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	4a38      	ldr	r2, [pc, #224]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 8098 	beq.w	8002e52 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d22:	4b34      	ldr	r3, [pc, #208]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 030c 	and.w	r3, r3, #12
 8002d2a:	2b08      	cmp	r3, #8
 8002d2c:	d05c      	beq.n	8002de8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d141      	bne.n	8002dba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d36:	4b31      	ldr	r3, [pc, #196]	@ (8002dfc <HAL_RCC_OscConfig+0x478>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3c:	f7fe ffbc 	bl	8001cb8 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe ffb8 	bl	8001cb8 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e07e      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d56:	4b27      	ldr	r3, [pc, #156]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69da      	ldr	r2, [r3, #28]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	019b      	lsls	r3, r3, #6
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	041b      	lsls	r3, r3, #16
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d84:	061b      	lsls	r3, r3, #24
 8002d86:	491b      	ldr	r1, [pc, #108]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <HAL_RCC_OscConfig+0x478>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d92:	f7fe ff91 	bl	8001cb8 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d9a:	f7fe ff8d 	bl	8001cb8 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e053      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dac:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x416>
 8002db8:	e04b      	b.n	8002e52 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dba:	4b10      	ldr	r3, [pc, #64]	@ (8002dfc <HAL_RCC_OscConfig+0x478>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7fe ff7a 	bl	8001cb8 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc8:	f7fe ff76 	bl	8001cb8 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e03c      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCC_OscConfig+0x470>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x444>
 8002de6:	e034      	b.n	8002e52 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d107      	bne.n	8002e00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e02f      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
 8002df4:	40023800 	.word	0x40023800
 8002df8:	40007000 	.word	0x40007000
 8002dfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e00:	4b16      	ldr	r3, [pc, #88]	@ (8002e5c <HAL_RCC_OscConfig+0x4d8>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d11c      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d115      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e28:	4013      	ands	r3, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d10d      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d106      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800

08002e60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0cc      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e74:	4b68      	ldr	r3, [pc, #416]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d90c      	bls.n	8002e9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b65      	ldr	r3, [pc, #404]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e8a:	4b63      	ldr	r3, [pc, #396]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d001      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0b8      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d020      	beq.n	8002eea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d005      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eb4:	4b59      	ldr	r3, [pc, #356]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	4a58      	ldr	r2, [pc, #352]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ebe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ecc:	4b53      	ldr	r3, [pc, #332]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	4a52      	ldr	r2, [pc, #328]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ed6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ed8:	4b50      	ldr	r3, [pc, #320]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	494d      	ldr	r1, [pc, #308]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d044      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d107      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efe:	4b47      	ldr	r3, [pc, #284]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d119      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e07f      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d003      	beq.n	8002f1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f1a:	2b03      	cmp	r3, #3
 8002f1c:	d107      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1e:	4b3f      	ldr	r3, [pc, #252]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d109      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e06f      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e067      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f3e:	4b37      	ldr	r3, [pc, #220]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f023 0203 	bic.w	r2, r3, #3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4934      	ldr	r1, [pc, #208]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f50:	f7fe feb2 	bl	8001cb8 <HAL_GetTick>
 8002f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f56:	e00a      	b.n	8002f6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f58:	f7fe feae 	bl	8001cb8 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e04f      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	4b2b      	ldr	r3, [pc, #172]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 020c 	and.w	r2, r3, #12
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d1eb      	bne.n	8002f58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f80:	4b25      	ldr	r3, [pc, #148]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d20c      	bcs.n	8002fa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8e:	4b22      	ldr	r3, [pc, #136]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	b2d2      	uxtb	r2, r2
 8002f94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f96:	4b20      	ldr	r3, [pc, #128]	@ (8003018 <HAL_RCC_ClockConfig+0x1b8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d001      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e032      	b.n	800300e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb4:	4b19      	ldr	r3, [pc, #100]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4916      	ldr	r1, [pc, #88]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0308 	and.w	r3, r3, #8
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d009      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fd2:	4b12      	ldr	r3, [pc, #72]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	490e      	ldr	r1, [pc, #56]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fe6:	f000 f821 	bl	800302c <HAL_RCC_GetSysClockFreq>
 8002fea:	4602      	mov	r2, r0
 8002fec:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <HAL_RCC_ClockConfig+0x1bc>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	091b      	lsrs	r3, r3, #4
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	490a      	ldr	r1, [pc, #40]	@ (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff8:	5ccb      	ldrb	r3, [r1, r3]
 8002ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffe:	4a09      	ldr	r2, [pc, #36]	@ (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8003000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003002:	4b09      	ldr	r3, [pc, #36]	@ (8003028 <HAL_RCC_ClockConfig+0x1c8>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4618      	mov	r0, r3
 8003008:	f7fe fe12 	bl	8001c30 <HAL_InitTick>

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40023c00 	.word	0x40023c00
 800301c:	40023800 	.word	0x40023800
 8003020:	08006a08 	.word	0x08006a08
 8003024:	20000078 	.word	0x20000078
 8003028:	2000007c 	.word	0x2000007c

0800302c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800302c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003030:	b094      	sub	sp, #80	@ 0x50
 8003032:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	647b      	str	r3, [r7, #68]	@ 0x44
 8003038:	2300      	movs	r3, #0
 800303a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800303c:	2300      	movs	r3, #0
 800303e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003044:	4b79      	ldr	r3, [pc, #484]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 030c 	and.w	r3, r3, #12
 800304c:	2b08      	cmp	r3, #8
 800304e:	d00d      	beq.n	800306c <HAL_RCC_GetSysClockFreq+0x40>
 8003050:	2b08      	cmp	r3, #8
 8003052:	f200 80e1 	bhi.w	8003218 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_RCC_GetSysClockFreq+0x34>
 800305a:	2b04      	cmp	r3, #4
 800305c:	d003      	beq.n	8003066 <HAL_RCC_GetSysClockFreq+0x3a>
 800305e:	e0db      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003060:	4b73      	ldr	r3, [pc, #460]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x204>)
 8003062:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003064:	e0db      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003066:	4b73      	ldr	r3, [pc, #460]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x208>)
 8003068:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800306a:	e0d8      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800306c:	4b6f      	ldr	r3, [pc, #444]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003074:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003076:	4b6d      	ldr	r3, [pc, #436]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d063      	beq.n	800314a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003082:	4b6a      	ldr	r3, [pc, #424]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	099b      	lsrs	r3, r3, #6
 8003088:	2200      	movs	r2, #0
 800308a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800308c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800308e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003094:	633b      	str	r3, [r7, #48]	@ 0x30
 8003096:	2300      	movs	r3, #0
 8003098:	637b      	str	r3, [r7, #52]	@ 0x34
 800309a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800309e:	4622      	mov	r2, r4
 80030a0:	462b      	mov	r3, r5
 80030a2:	f04f 0000 	mov.w	r0, #0
 80030a6:	f04f 0100 	mov.w	r1, #0
 80030aa:	0159      	lsls	r1, r3, #5
 80030ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030b0:	0150      	lsls	r0, r2, #5
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
 80030b6:	4621      	mov	r1, r4
 80030b8:	1a51      	subs	r1, r2, r1
 80030ba:	6139      	str	r1, [r7, #16]
 80030bc:	4629      	mov	r1, r5
 80030be:	eb63 0301 	sbc.w	r3, r3, r1
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	f04f 0300 	mov.w	r3, #0
 80030cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030d0:	4659      	mov	r1, fp
 80030d2:	018b      	lsls	r3, r1, #6
 80030d4:	4651      	mov	r1, sl
 80030d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030da:	4651      	mov	r1, sl
 80030dc:	018a      	lsls	r2, r1, #6
 80030de:	4651      	mov	r1, sl
 80030e0:	ebb2 0801 	subs.w	r8, r2, r1
 80030e4:	4659      	mov	r1, fp
 80030e6:	eb63 0901 	sbc.w	r9, r3, r1
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030fe:	4690      	mov	r8, r2
 8003100:	4699      	mov	r9, r3
 8003102:	4623      	mov	r3, r4
 8003104:	eb18 0303 	adds.w	r3, r8, r3
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	462b      	mov	r3, r5
 800310c:	eb49 0303 	adc.w	r3, r9, r3
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800311e:	4629      	mov	r1, r5
 8003120:	024b      	lsls	r3, r1, #9
 8003122:	4621      	mov	r1, r4
 8003124:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003128:	4621      	mov	r1, r4
 800312a:	024a      	lsls	r2, r1, #9
 800312c:	4610      	mov	r0, r2
 800312e:	4619      	mov	r1, r3
 8003130:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003132:	2200      	movs	r2, #0
 8003134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003136:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003138:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800313c:	f7fd f8b0 	bl	80002a0 <__aeabi_uldivmod>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4613      	mov	r3, r2
 8003146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003148:	e058      	b.n	80031fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800314a:	4b38      	ldr	r3, [pc, #224]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	099b      	lsrs	r3, r3, #6
 8003150:	2200      	movs	r2, #0
 8003152:	4618      	mov	r0, r3
 8003154:	4611      	mov	r1, r2
 8003156:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800315a:	623b      	str	r3, [r7, #32]
 800315c:	2300      	movs	r3, #0
 800315e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003160:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003164:	4642      	mov	r2, r8
 8003166:	464b      	mov	r3, r9
 8003168:	f04f 0000 	mov.w	r0, #0
 800316c:	f04f 0100 	mov.w	r1, #0
 8003170:	0159      	lsls	r1, r3, #5
 8003172:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003176:	0150      	lsls	r0, r2, #5
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4641      	mov	r1, r8
 800317e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003182:	4649      	mov	r1, r9
 8003184:	eb63 0b01 	sbc.w	fp, r3, r1
 8003188:	f04f 0200 	mov.w	r2, #0
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003194:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003198:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800319c:	ebb2 040a 	subs.w	r4, r2, sl
 80031a0:	eb63 050b 	sbc.w	r5, r3, fp
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	00eb      	lsls	r3, r5, #3
 80031ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031b2:	00e2      	lsls	r2, r4, #3
 80031b4:	4614      	mov	r4, r2
 80031b6:	461d      	mov	r5, r3
 80031b8:	4643      	mov	r3, r8
 80031ba:	18e3      	adds	r3, r4, r3
 80031bc:	603b      	str	r3, [r7, #0]
 80031be:	464b      	mov	r3, r9
 80031c0:	eb45 0303 	adc.w	r3, r5, r3
 80031c4:	607b      	str	r3, [r7, #4]
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031d2:	4629      	mov	r1, r5
 80031d4:	028b      	lsls	r3, r1, #10
 80031d6:	4621      	mov	r1, r4
 80031d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031dc:	4621      	mov	r1, r4
 80031de:	028a      	lsls	r2, r1, #10
 80031e0:	4610      	mov	r0, r2
 80031e2:	4619      	mov	r1, r3
 80031e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031e6:	2200      	movs	r2, #0
 80031e8:	61bb      	str	r3, [r7, #24]
 80031ea:	61fa      	str	r2, [r7, #28]
 80031ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031f0:	f7fd f856 	bl	80002a0 <__aeabi_uldivmod>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4613      	mov	r3, r2
 80031fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031fc:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <HAL_RCC_GetSysClockFreq+0x200>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	0c1b      	lsrs	r3, r3, #16
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	3301      	adds	r3, #1
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800320c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800320e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003210:	fbb2 f3f3 	udiv	r3, r2, r3
 8003214:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003216:	e002      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003218:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x204>)
 800321a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800321c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800321e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003220:	4618      	mov	r0, r3
 8003222:	3750      	adds	r7, #80	@ 0x50
 8003224:	46bd      	mov	sp, r7
 8003226:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800322a:	bf00      	nop
 800322c:	40023800 	.word	0x40023800
 8003230:	00f42400 	.word	0x00f42400
 8003234:	007a1200 	.word	0x007a1200

08003238 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800323c:	4b03      	ldr	r3, [pc, #12]	@ (800324c <HAL_RCC_GetHCLKFreq+0x14>)
 800323e:	681b      	ldr	r3, [r3, #0]
}
 8003240:	4618      	mov	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000078 	.word	0x20000078

08003250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003254:	f7ff fff0 	bl	8003238 <HAL_RCC_GetHCLKFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	0a9b      	lsrs	r3, r3, #10
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	4903      	ldr	r1, [pc, #12]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003266:	5ccb      	ldrb	r3, [r1, r3]
 8003268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40023800 	.word	0x40023800
 8003274:	08006a18 	.word	0x08006a18

08003278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800327c:	f7ff ffdc 	bl	8003238 <HAL_RCC_GetHCLKFreq>
 8003280:	4602      	mov	r2, r0
 8003282:	4b05      	ldr	r3, [pc, #20]	@ (8003298 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	0b5b      	lsrs	r3, r3, #13
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	4903      	ldr	r1, [pc, #12]	@ (800329c <HAL_RCC_GetPCLK2Freq+0x24>)
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003294:	4618      	mov	r0, r3
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40023800 	.word	0x40023800
 800329c:	08006a18 	.word	0x08006a18

080032a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e01d      	b.n	80032ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d106      	bne.n	80032cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7fe fa6a 	bl	80017a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3304      	adds	r3, #4
 80032dc:	4619      	mov	r1, r3
 80032de:	4610      	mov	r0, r2
 80032e0:	f000 fbde 	bl	8003aa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b085      	sub	sp, #20
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2b06      	cmp	r3, #6
 8003316:	d007      	beq.n	8003328 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f042 0201 	orr.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3714      	adds	r7, #20
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr

0800333e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e01d      	b.n	800338c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d106      	bne.n	800336a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7fe fa87 	bl	8001878 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2202      	movs	r2, #2
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3304      	adds	r3, #4
 800337a:	4619      	mov	r1, r3
 800337c:	4610      	mov	r0, r2
 800337e:	f000 fb8f 	bl	8003aa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2201      	movs	r2, #1
 80033a4:	6839      	ldr	r1, [r7, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 fe64 	bl	8004074 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a15      	ldr	r2, [pc, #84]	@ (8003408 <HAL_TIM_PWM_Start+0x74>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d004      	beq.n	80033c0 <HAL_TIM_PWM_Start+0x2c>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a14      	ldr	r2, [pc, #80]	@ (800340c <HAL_TIM_PWM_Start+0x78>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d101      	bne.n	80033c4 <HAL_TIM_PWM_Start+0x30>
 80033c0:	2301      	movs	r3, #1
 80033c2:	e000      	b.n	80033c6 <HAL_TIM_PWM_Start+0x32>
 80033c4:	2300      	movs	r3, #0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d007      	beq.n	80033da <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b06      	cmp	r3, #6
 80033ea:	d007      	beq.n	80033fc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40010000 	.word	0x40010000
 800340c:	40010400 	.word	0x40010400

08003410 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2b0c      	cmp	r3, #12
 800341e:	d841      	bhi.n	80034a4 <HAL_TIM_PWM_Start_IT+0x94>
 8003420:	a201      	add	r2, pc, #4	@ (adr r2, 8003428 <HAL_TIM_PWM_Start_IT+0x18>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	0800345d 	.word	0x0800345d
 800342c:	080034a5 	.word	0x080034a5
 8003430:	080034a5 	.word	0x080034a5
 8003434:	080034a5 	.word	0x080034a5
 8003438:	0800346f 	.word	0x0800346f
 800343c:	080034a5 	.word	0x080034a5
 8003440:	080034a5 	.word	0x080034a5
 8003444:	080034a5 	.word	0x080034a5
 8003448:	08003481 	.word	0x08003481
 800344c:	080034a5 	.word	0x080034a5
 8003450:	080034a5 	.word	0x080034a5
 8003454:	080034a5 	.word	0x080034a5
 8003458:	08003493 	.word	0x08003493
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0202 	orr.w	r2, r2, #2
 800346a:	60da      	str	r2, [r3, #12]
      break;
 800346c:	e01b      	b.n	80034a6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0204 	orr.w	r2, r2, #4
 800347c:	60da      	str	r2, [r3, #12]
      break;
 800347e:	e012      	b.n	80034a6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0208 	orr.w	r2, r2, #8
 800348e:	60da      	str	r2, [r3, #12]
      break;
 8003490:	e009      	b.n	80034a6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0210 	orr.w	r2, r2, #16
 80034a0:	60da      	str	r2, [r3, #12]
      break;
 80034a2:	e000      	b.n	80034a6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 80034a4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2201      	movs	r2, #1
 80034ac:	6839      	ldr	r1, [r7, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fde0 	bl	8004074 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a15      	ldr	r2, [pc, #84]	@ (8003510 <HAL_TIM_PWM_Start_IT+0x100>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d004      	beq.n	80034c8 <HAL_TIM_PWM_Start_IT+0xb8>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a14      	ldr	r2, [pc, #80]	@ (8003514 <HAL_TIM_PWM_Start_IT+0x104>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d101      	bne.n	80034cc <HAL_TIM_PWM_Start_IT+0xbc>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <HAL_TIM_PWM_Start_IT+0xbe>
 80034cc:	2300      	movs	r3, #0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d007      	beq.n	80034e2 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b06      	cmp	r3, #6
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f042 0201 	orr.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40010000 	.word	0x40010000
 8003514:	40010400 	.word	0x40010400

08003518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b02      	cmp	r3, #2
 800352c:	d122      	bne.n	8003574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b02      	cmp	r3, #2
 800353a:	d11b      	bne.n	8003574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f06f 0202 	mvn.w	r2, #2
 8003544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fa82 	bl	8003a64 <HAL_TIM_IC_CaptureCallback>
 8003560:	e005      	b.n	800356e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 fa74 	bl	8003a50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 fa85 	bl	8003a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b04      	cmp	r3, #4
 8003580:	d122      	bne.n	80035c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b04      	cmp	r3, #4
 800358e:	d11b      	bne.n	80035c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f06f 0204 	mvn.w	r2, #4
 8003598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2202      	movs	r2, #2
 800359e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 fa58 	bl	8003a64 <HAL_TIM_IC_CaptureCallback>
 80035b4:	e005      	b.n	80035c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fa4a 	bl	8003a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 fa5b 	bl	8003a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d122      	bne.n	800361c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f003 0308 	and.w	r3, r3, #8
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d11b      	bne.n	800361c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0208 	mvn.w	r2, #8
 80035ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2204      	movs	r2, #4
 80035f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 fa2e 	bl	8003a64 <HAL_TIM_IC_CaptureCallback>
 8003608:	e005      	b.n	8003616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fa20 	bl	8003a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 fa31 	bl	8003a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	f003 0310 	and.w	r3, r3, #16
 8003626:	2b10      	cmp	r3, #16
 8003628:	d122      	bne.n	8003670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	f003 0310 	and.w	r3, r3, #16
 8003634:	2b10      	cmp	r3, #16
 8003636:	d11b      	bne.n	8003670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f06f 0210 	mvn.w	r2, #16
 8003640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2208      	movs	r2, #8
 8003646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fa04 	bl	8003a64 <HAL_TIM_IC_CaptureCallback>
 800365c:	e005      	b.n	800366a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f9f6 	bl	8003a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 fa07 	bl	8003a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b01      	cmp	r3, #1
 800367c:	d10e      	bne.n	800369c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	d107      	bne.n	800369c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f06f 0201 	mvn.w	r2, #1
 8003694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f9d0 	bl	8003a3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a6:	2b80      	cmp	r3, #128	@ 0x80
 80036a8:	d10e      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b4:	2b80      	cmp	r3, #128	@ 0x80
 80036b6:	d107      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 fd82 	bl	80041cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d2:	2b40      	cmp	r3, #64	@ 0x40
 80036d4:	d10e      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e0:	2b40      	cmp	r3, #64	@ 0x40
 80036e2:	d107      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f9cc 	bl	8003a8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	f003 0320 	and.w	r3, r3, #32
 80036fe:	2b20      	cmp	r3, #32
 8003700:	d10e      	bne.n	8003720 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f003 0320 	and.w	r3, r3, #32
 800370c:	2b20      	cmp	r3, #32
 800370e:	d107      	bne.n	8003720 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f06f 0220 	mvn.w	r2, #32
 8003718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 fd4c 	bl	80041b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003720:	bf00      	nop
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800373e:	2302      	movs	r3, #2
 8003740:	e0b4      	b.n	80038ac <HAL_TIM_PWM_ConfigChannel+0x184>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2202      	movs	r2, #2
 800374e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b0c      	cmp	r3, #12
 8003756:	f200 809f 	bhi.w	8003898 <HAL_TIM_PWM_ConfigChannel+0x170>
 800375a:	a201      	add	r2, pc, #4	@ (adr r2, 8003760 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800375c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003760:	08003795 	.word	0x08003795
 8003764:	08003899 	.word	0x08003899
 8003768:	08003899 	.word	0x08003899
 800376c:	08003899 	.word	0x08003899
 8003770:	080037d5 	.word	0x080037d5
 8003774:	08003899 	.word	0x08003899
 8003778:	08003899 	.word	0x08003899
 800377c:	08003899 	.word	0x08003899
 8003780:	08003817 	.word	0x08003817
 8003784:	08003899 	.word	0x08003899
 8003788:	08003899 	.word	0x08003899
 800378c:	08003899 	.word	0x08003899
 8003790:	08003857 	.word	0x08003857
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fa20 	bl	8003be0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699a      	ldr	r2, [r3, #24]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0208 	orr.w	r2, r2, #8
 80037ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699a      	ldr	r2, [r3, #24]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f022 0204 	bic.w	r2, r2, #4
 80037be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6999      	ldr	r1, [r3, #24]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	691a      	ldr	r2, [r3, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	619a      	str	r2, [r3, #24]
      break;
 80037d2:	e062      	b.n	800389a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68b9      	ldr	r1, [r7, #8]
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 fa70 	bl	8003cc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	699a      	ldr	r2, [r3, #24]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6999      	ldr	r1, [r3, #24]
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	021a      	lsls	r2, r3, #8
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	430a      	orrs	r2, r1
 8003812:	619a      	str	r2, [r3, #24]
      break;
 8003814:	e041      	b.n	800389a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68b9      	ldr	r1, [r7, #8]
 800381c:	4618      	mov	r0, r3
 800381e:	f000 fac5 	bl	8003dac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	69da      	ldr	r2, [r3, #28]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0208 	orr.w	r2, r2, #8
 8003830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69da      	ldr	r2, [r3, #28]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0204 	bic.w	r2, r2, #4
 8003840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	69d9      	ldr	r1, [r3, #28]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	61da      	str	r2, [r3, #28]
      break;
 8003854:	e021      	b.n	800389a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68b9      	ldr	r1, [r7, #8]
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fb19 	bl	8003e94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	69da      	ldr	r2, [r3, #28]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003870:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	69da      	ldr	r2, [r3, #28]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003880:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69d9      	ldr	r1, [r3, #28]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	021a      	lsls	r2, r3, #8
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	61da      	str	r2, [r3, #28]
      break;
 8003896:	e000      	b.n	800389a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003898:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_TIM_ConfigClockSource+0x18>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e0b3      	b.n	8003a34 <HAL_TIM_ConfigClockSource+0x180>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003904:	d03e      	beq.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
 8003906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390a:	f200 8087 	bhi.w	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 800390e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003912:	f000 8085 	beq.w	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391a:	d87f      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 800391c:	2b70      	cmp	r3, #112	@ 0x70
 800391e:	d01a      	beq.n	8003956 <HAL_TIM_ConfigClockSource+0xa2>
 8003920:	2b70      	cmp	r3, #112	@ 0x70
 8003922:	d87b      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 8003924:	2b60      	cmp	r3, #96	@ 0x60
 8003926:	d050      	beq.n	80039ca <HAL_TIM_ConfigClockSource+0x116>
 8003928:	2b60      	cmp	r3, #96	@ 0x60
 800392a:	d877      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 800392c:	2b50      	cmp	r3, #80	@ 0x50
 800392e:	d03c      	beq.n	80039aa <HAL_TIM_ConfigClockSource+0xf6>
 8003930:	2b50      	cmp	r3, #80	@ 0x50
 8003932:	d873      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 8003934:	2b40      	cmp	r3, #64	@ 0x40
 8003936:	d058      	beq.n	80039ea <HAL_TIM_ConfigClockSource+0x136>
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d86f      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 800393c:	2b30      	cmp	r3, #48	@ 0x30
 800393e:	d064      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x156>
 8003940:	2b30      	cmp	r3, #48	@ 0x30
 8003942:	d86b      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 8003944:	2b20      	cmp	r3, #32
 8003946:	d060      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x156>
 8003948:	2b20      	cmp	r3, #32
 800394a:	d867      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
 800394c:	2b00      	cmp	r3, #0
 800394e:	d05c      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x156>
 8003950:	2b10      	cmp	r3, #16
 8003952:	d05a      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003954:	e062      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6899      	ldr	r1, [r3, #8]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f000 fb65 	bl	8004034 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003978:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	609a      	str	r2, [r3, #8]
      break;
 8003982:	e04e      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6818      	ldr	r0, [r3, #0]
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	6899      	ldr	r1, [r3, #8]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	f000 fb4e 	bl	8004034 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039a6:	609a      	str	r2, [r3, #8]
      break;
 80039a8:	e03b      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	6859      	ldr	r1, [r3, #4]
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	461a      	mov	r2, r3
 80039b8:	f000 fac2 	bl	8003f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2150      	movs	r1, #80	@ 0x50
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 fb1b 	bl	8003ffe <TIM_ITRx_SetConfig>
      break;
 80039c8:	e02b      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6818      	ldr	r0, [r3, #0]
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	6859      	ldr	r1, [r3, #4]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	461a      	mov	r2, r3
 80039d8:	f000 fae1 	bl	8003f9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2160      	movs	r1, #96	@ 0x60
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fb0b 	bl	8003ffe <TIM_ITRx_SetConfig>
      break;
 80039e8:	e01b      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6818      	ldr	r0, [r3, #0]
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	6859      	ldr	r1, [r3, #4]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	461a      	mov	r2, r3
 80039f8:	f000 faa2 	bl	8003f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2140      	movs	r1, #64	@ 0x40
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fafb 	bl	8003ffe <TIM_ITRx_SetConfig>
      break;
 8003a08:	e00b      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4619      	mov	r1, r3
 8003a14:	4610      	mov	r0, r2
 8003a16:	f000 faf2 	bl	8003ffe <TIM_ITRx_SetConfig>
      break;
 8003a1a:	e002      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003a1c:	bf00      	nop
 8003a1e:	e000      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003a20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a40      	ldr	r2, [pc, #256]	@ (8003bb4 <TIM_Base_SetConfig+0x114>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d013      	beq.n	8003ae0 <TIM_Base_SetConfig+0x40>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003abe:	d00f      	beq.n	8003ae0 <TIM_Base_SetConfig+0x40>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a3d      	ldr	r2, [pc, #244]	@ (8003bb8 <TIM_Base_SetConfig+0x118>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d00b      	beq.n	8003ae0 <TIM_Base_SetConfig+0x40>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a3c      	ldr	r2, [pc, #240]	@ (8003bbc <TIM_Base_SetConfig+0x11c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d007      	beq.n	8003ae0 <TIM_Base_SetConfig+0x40>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8003bc0 <TIM_Base_SetConfig+0x120>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d003      	beq.n	8003ae0 <TIM_Base_SetConfig+0x40>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a3a      	ldr	r2, [pc, #232]	@ (8003bc4 <TIM_Base_SetConfig+0x124>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d108      	bne.n	8003af2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a2f      	ldr	r2, [pc, #188]	@ (8003bb4 <TIM_Base_SetConfig+0x114>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d02b      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b00:	d027      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb8 <TIM_Base_SetConfig+0x118>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d023      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bbc <TIM_Base_SetConfig+0x11c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01f      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a2a      	ldr	r2, [pc, #168]	@ (8003bc0 <TIM_Base_SetConfig+0x120>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d01b      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a29      	ldr	r2, [pc, #164]	@ (8003bc4 <TIM_Base_SetConfig+0x124>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d017      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a28      	ldr	r2, [pc, #160]	@ (8003bc8 <TIM_Base_SetConfig+0x128>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d013      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a27      	ldr	r2, [pc, #156]	@ (8003bcc <TIM_Base_SetConfig+0x12c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00f      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a26      	ldr	r2, [pc, #152]	@ (8003bd0 <TIM_Base_SetConfig+0x130>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00b      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a25      	ldr	r2, [pc, #148]	@ (8003bd4 <TIM_Base_SetConfig+0x134>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d007      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <TIM_Base_SetConfig+0x138>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d003      	beq.n	8003b52 <TIM_Base_SetConfig+0xb2>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a23      	ldr	r2, [pc, #140]	@ (8003bdc <TIM_Base_SetConfig+0x13c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d108      	bne.n	8003b64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb4 <TIM_Base_SetConfig+0x114>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <TIM_Base_SetConfig+0xf8>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a0c      	ldr	r2, [pc, #48]	@ (8003bc4 <TIM_Base_SetConfig+0x124>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d103      	bne.n	8003ba0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	615a      	str	r2, [r3, #20]
}
 8003ba6:	bf00      	nop
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40010000 	.word	0x40010000
 8003bb8:	40000400 	.word	0x40000400
 8003bbc:	40000800 	.word	0x40000800
 8003bc0:	40000c00 	.word	0x40000c00
 8003bc4:	40010400 	.word	0x40010400
 8003bc8:	40014000 	.word	0x40014000
 8003bcc:	40014400 	.word	0x40014400
 8003bd0:	40014800 	.word	0x40014800
 8003bd4:	40001800 	.word	0x40001800
 8003bd8:	40001c00 	.word	0x40001c00
 8003bdc:	40002000 	.word	0x40002000

08003be0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b087      	sub	sp, #28
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	f023 0201 	bic.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f023 0303 	bic.w	r3, r3, #3
 8003c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 0302 	bic.w	r3, r3, #2
 8003c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a20      	ldr	r2, [pc, #128]	@ (8003cb8 <TIM_OC1_SetConfig+0xd8>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d003      	beq.n	8003c44 <TIM_OC1_SetConfig+0x64>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8003cbc <TIM_OC1_SetConfig+0xdc>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d10c      	bne.n	8003c5e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	f023 0308 	bic.w	r3, r3, #8
 8003c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f023 0304 	bic.w	r3, r3, #4
 8003c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a15      	ldr	r2, [pc, #84]	@ (8003cb8 <TIM_OC1_SetConfig+0xd8>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d003      	beq.n	8003c6e <TIM_OC1_SetConfig+0x8e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a14      	ldr	r2, [pc, #80]	@ (8003cbc <TIM_OC1_SetConfig+0xdc>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d111      	bne.n	8003c92 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	621a      	str	r2, [r3, #32]
}
 8003cac:	bf00      	nop
 8003cae:	371c      	adds	r7, #28
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	40010000 	.word	0x40010000
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b087      	sub	sp, #28
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	f023 0210 	bic.w	r2, r3, #16
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	f023 0320 	bic.w	r3, r3, #32
 8003d0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a22      	ldr	r2, [pc, #136]	@ (8003da4 <TIM_OC2_SetConfig+0xe4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_OC2_SetConfig+0x68>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a21      	ldr	r2, [pc, #132]	@ (8003da8 <TIM_OC2_SetConfig+0xe8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d10d      	bne.n	8003d44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d42:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a17      	ldr	r2, [pc, #92]	@ (8003da4 <TIM_OC2_SetConfig+0xe4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d003      	beq.n	8003d54 <TIM_OC2_SetConfig+0x94>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a16      	ldr	r2, [pc, #88]	@ (8003da8 <TIM_OC2_SetConfig+0xe8>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d113      	bne.n	8003d7c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	621a      	str	r2, [r3, #32]
}
 8003d96:	bf00      	nop
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	40010000 	.word	0x40010000
 8003da8:	40010400 	.word	0x40010400

08003dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b087      	sub	sp, #28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0303 	bic.w	r3, r3, #3
 8003de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	021b      	lsls	r3, r3, #8
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a21      	ldr	r2, [pc, #132]	@ (8003e8c <TIM_OC3_SetConfig+0xe0>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d003      	beq.n	8003e12 <TIM_OC3_SetConfig+0x66>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a20      	ldr	r2, [pc, #128]	@ (8003e90 <TIM_OC3_SetConfig+0xe4>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d10d      	bne.n	8003e2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	021b      	lsls	r3, r3, #8
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a16      	ldr	r2, [pc, #88]	@ (8003e8c <TIM_OC3_SetConfig+0xe0>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <TIM_OC3_SetConfig+0x92>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a15      	ldr	r2, [pc, #84]	@ (8003e90 <TIM_OC3_SetConfig+0xe4>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d113      	bne.n	8003e66 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	621a      	str	r2, [r3, #32]
}
 8003e80:	bf00      	nop
 8003e82:	371c      	adds	r7, #28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40010400 	.word	0x40010400

08003e94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b087      	sub	sp, #28
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	021b      	lsls	r3, r3, #8
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ede:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	031b      	lsls	r3, r3, #12
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a12      	ldr	r2, [pc, #72]	@ (8003f38 <TIM_OC4_SetConfig+0xa4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d003      	beq.n	8003efc <TIM_OC4_SetConfig+0x68>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a11      	ldr	r2, [pc, #68]	@ (8003f3c <TIM_OC4_SetConfig+0xa8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d109      	bne.n	8003f10 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	019b      	lsls	r3, r3, #6
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	621a      	str	r2, [r3, #32]
}
 8003f2a:	bf00      	nop
 8003f2c:	371c      	adds	r7, #28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40010000 	.word	0x40010000
 8003f3c:	40010400 	.word	0x40010400

08003f40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b087      	sub	sp, #28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	f023 0201 	bic.w	r2, r3, #1
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f023 030a 	bic.w	r3, r3, #10
 8003f7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	621a      	str	r2, [r3, #32]
}
 8003f92:	bf00      	nop
 8003f94:	371c      	adds	r7, #28
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b087      	sub	sp, #28
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	60f8      	str	r0, [r7, #12]
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	f023 0210 	bic.w	r2, r3, #16
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003fc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	031b      	lsls	r3, r3, #12
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003fda:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	621a      	str	r2, [r3, #32]
}
 8003ff2:	bf00      	nop
 8003ff4:	371c      	adds	r7, #28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b085      	sub	sp, #20
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
 8004006:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004014:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	f043 0307 	orr.w	r3, r3, #7
 8004020:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	609a      	str	r2, [r3, #8]
}
 8004028:	bf00      	nop
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
 8004040:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800404e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	021a      	lsls	r2, r3, #8
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	431a      	orrs	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	4313      	orrs	r3, r2
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	609a      	str	r2, [r3, #8]
}
 8004068:	bf00      	nop
 800406a:	371c      	adds	r7, #28
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004074:	b480      	push	{r7}
 8004076:	b087      	sub	sp, #28
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 031f 	and.w	r3, r3, #31
 8004086:	2201      	movs	r2, #1
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6a1a      	ldr	r2, [r3, #32]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	43db      	mvns	r3, r3
 8004096:	401a      	ands	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a1a      	ldr	r2, [r3, #32]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 031f 	and.w	r3, r3, #31
 80040a6:	6879      	ldr	r1, [r7, #4]
 80040a8:	fa01 f303 	lsl.w	r3, r1, r3
 80040ac:	431a      	orrs	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	621a      	str	r2, [r3, #32]
}
 80040b2:	bf00      	nop
 80040b4:	371c      	adds	r7, #28
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
	...

080040c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e05a      	b.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4313      	orrs	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a21      	ldr	r2, [pc, #132]	@ (800419c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d022      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004124:	d01d      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a1d      	ldr	r2, [pc, #116]	@ (80041a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d018      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a1b      	ldr	r2, [pc, #108]	@ (80041a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d013      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a1a      	ldr	r2, [pc, #104]	@ (80041a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d00e      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a18      	ldr	r2, [pc, #96]	@ (80041ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d009      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a17      	ldr	r2, [pc, #92]	@ (80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d004      	beq.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d10c      	bne.n	800417c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004168:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	4313      	orrs	r3, r2
 8004172:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40010000 	.word	0x40010000
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40000800 	.word	0x40000800
 80041a8:	40000c00 	.word	0x40000c00
 80041ac:	40010400 	.word	0x40010400
 80041b0:	40014000 	.word	0x40014000
 80041b4:	40001800 	.word	0x40001800

080041b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e03f      	b.n	8004272 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fd fbd8 	bl	80019bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2224      	movs	r2, #36	@ 0x24
 8004210:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004222:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fba1 	bl	800496c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004238:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695a      	ldr	r2, [r3, #20]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004248:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004258:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2220      	movs	r2, #32
 8004264:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b088      	sub	sp, #32
 800427e:	af02      	add	r7, sp, #8
 8004280:	60f8      	str	r0, [r7, #12]
 8004282:	60b9      	str	r1, [r7, #8]
 8004284:	603b      	str	r3, [r7, #0]
 8004286:	4613      	mov	r3, r2
 8004288:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b20      	cmp	r3, #32
 8004298:	f040 8083 	bne.w	80043a2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d002      	beq.n	80042a8 <HAL_UART_Transmit+0x2e>
 80042a2:	88fb      	ldrh	r3, [r7, #6]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e07b      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d101      	bne.n	80042ba <HAL_UART_Transmit+0x40>
 80042b6:	2302      	movs	r3, #2
 80042b8:	e074      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2221      	movs	r2, #33	@ 0x21
 80042cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80042d0:	f7fd fcf2 	bl	8001cb8 <HAL_GetTick>
 80042d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	88fa      	ldrh	r2, [r7, #6]
 80042da:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	88fa      	ldrh	r2, [r7, #6]
 80042e0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    while (huart->TxXferCount > 0U)
 80042ea:	e042      	b.n	8004372 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004302:	d122      	bne.n	800434a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2200      	movs	r2, #0
 800430c:	2180      	movs	r1, #128	@ 0x80
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f9c0 	bl	8004694 <UART_WaitOnFlagUntilTimeout>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e042      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	461a      	mov	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004330:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d103      	bne.n	8004342 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	3302      	adds	r3, #2
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	e017      	b.n	8004372 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	3301      	adds	r3, #1
 8004346:	60bb      	str	r3, [r7, #8]
 8004348:	e013      	b.n	8004372 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2200      	movs	r2, #0
 8004352:	2180      	movs	r1, #128	@ 0x80
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 f99d 	bl	8004694 <UART_WaitOnFlagUntilTimeout>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e01f      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	60ba      	str	r2, [r7, #8]
 800436a:	781a      	ldrb	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1b7      	bne.n	80042ec <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	2200      	movs	r2, #0
 8004384:	2140      	movs	r1, #64	@ 0x40
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f984 	bl	8004694 <UART_WaitOnFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e006      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    return HAL_OK;
 800439e:	2300      	movs	r3, #0
 80043a0:	e000      	b.n	80043a4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80043a2:	2302      	movs	r3, #2
  }
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3718      	adds	r7, #24
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	4613      	mov	r3, r2
 80043b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b20      	cmp	r3, #32
 80043c4:	d140      	bne.n	8004448 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <HAL_UART_Receive_IT+0x26>
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e039      	b.n	800444a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_UART_Receive_IT+0x38>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e032      	b.n	800444a <HAL_UART_Receive_IT+0x9e>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	88fa      	ldrh	r2, [r7, #6]
 80043f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	88fa      	ldrh	r2, [r7, #6]
 80043fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2222      	movs	r2, #34	@ 0x22
 8004408:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68da      	ldr	r2, [r3, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004422:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695a      	ldr	r2, [r3, #20]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0201 	orr.w	r2, r2, #1
 8004432:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0220 	orr.w	r2, r2, #32
 8004442:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004444:	2300      	movs	r3, #0
 8004446:	e000      	b.n	800444a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004448:	2302      	movs	r3, #2
  }
}
 800444a:	4618      	mov	r0, r3
 800444c:	3714      	adds	r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
	...

08004458 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b088      	sub	sp, #32
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004478:	2300      	movs	r3, #0
 800447a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10d      	bne.n	80044aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_UART_IRQHandler+0x52>
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	f003 0320 	and.w	r3, r3, #32
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f9e0 	bl	8004868 <UART_Receive_IT>
      return;
 80044a8:	e0d0      	b.n	800464c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 80b0 	beq.w	8004612 <HAL_UART_IRQHandler+0x1ba>
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d105      	bne.n	80044c8 <HAL_UART_IRQHandler+0x70>
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 80a5 	beq.w	8004612 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_UART_IRQHandler+0x90>
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d005      	beq.n	80044e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e0:	f043 0201 	orr.w	r2, r3, #1
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	f003 0304 	and.w	r3, r3, #4
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <HAL_UART_IRQHandler+0xb0>
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d005      	beq.n	8004508 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004500:	f043 0202 	orr.w	r2, r3, #2
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_UART_IRQHandler+0xd0>
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d005      	beq.n	8004528 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004520:	f043 0204 	orr.w	r2, r3, #4
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00f      	beq.n	8004552 <HAL_UART_IRQHandler+0xfa>
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b00      	cmp	r3, #0
 800453a:	d104      	bne.n	8004546 <HAL_UART_IRQHandler+0xee>
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d005      	beq.n	8004552 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454a:	f043 0208 	orr.w	r2, r3, #8
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004556:	2b00      	cmp	r3, #0
 8004558:	d077      	beq.n	800464a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	f003 0320 	and.w	r3, r3, #32
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_UART_IRQHandler+0x11c>
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f97a 	bl	8004868 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457e:	2b40      	cmp	r3, #64	@ 0x40
 8004580:	bf0c      	ite	eq
 8004582:	2301      	moveq	r3, #1
 8004584:	2300      	movne	r3, #0
 8004586:	b2db      	uxtb	r3, r3
 8004588:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458e:	f003 0308 	and.w	r3, r3, #8
 8004592:	2b00      	cmp	r3, #0
 8004594:	d102      	bne.n	800459c <HAL_UART_IRQHandler+0x144>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d031      	beq.n	8004600 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f8c3 	bl	8004728 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ac:	2b40      	cmp	r3, #64	@ 0x40
 80045ae:	d123      	bne.n	80045f8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695a      	ldr	r2, [r3, #20]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045be:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d013      	beq.n	80045f0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045cc:	4a21      	ldr	r2, [pc, #132]	@ (8004654 <HAL_UART_IRQHandler+0x1fc>)
 80045ce:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fd fd93 	bl	8002100 <HAL_DMA_Abort_IT>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d016      	beq.n	800460e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80045ea:	4610      	mov	r0, r2
 80045ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ee:	e00e      	b.n	800460e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f845 	bl	8004680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045f6:	e00a      	b.n	800460e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f841 	bl	8004680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045fe:	e006      	b.n	800460e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 f83d 	bl	8004680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 800460c:	e01d      	b.n	800464a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460e:	bf00      	nop
    return;
 8004610:	e01b      	b.n	800464a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_UART_IRQHandler+0x1d6>
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f8b0 	bl	800478c <UART_Transmit_IT>
    return;
 800462c:	e00e      	b.n	800464c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004634:	2b00      	cmp	r3, #0
 8004636:	d009      	beq.n	800464c <HAL_UART_IRQHandler+0x1f4>
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463e:	2b00      	cmp	r3, #0
 8004640:	d004      	beq.n	800464c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f8f8 	bl	8004838 <UART_EndTransmit_IT>
    return;
 8004648:	e000      	b.n	800464c <HAL_UART_IRQHandler+0x1f4>
    return;
 800464a:	bf00      	nop
  }
}
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	08004765 	.word	0x08004765

08004658 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	603b      	str	r3, [r7, #0]
 80046a0:	4613      	mov	r3, r2
 80046a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046a4:	e02c      	b.n	8004700 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ac:	d028      	beq.n	8004700 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d007      	beq.n	80046c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80046b4:	f7fd fb00 	bl	8001cb8 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d21d      	bcs.n	8004700 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80046d2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0201 	bic.w	r2, r2, #1
 80046e2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e00f      	b.n	8004720 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	4013      	ands	r3, r2
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	429a      	cmp	r2, r3
 800470e:	bf0c      	ite	eq
 8004710:	2301      	moveq	r3, #1
 8004712:	2300      	movne	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	461a      	mov	r2, r3
 8004718:	79fb      	ldrb	r3, [r7, #7]
 800471a:	429a      	cmp	r2, r3
 800471c:	d0c3      	beq.n	80046a6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800473e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004770:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f7ff ff7e 	bl	8004680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004784:	bf00      	nop
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b21      	cmp	r3, #33	@ 0x21
 800479e:	d144      	bne.n	800482a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047a8:	d11a      	bne.n	80047e0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	461a      	mov	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047be:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d105      	bne.n	80047d4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	1c9a      	adds	r2, r3, #2
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	621a      	str	r2, [r3, #32]
 80047d2:	e00e      	b.n	80047f2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	621a      	str	r2, [r3, #32]
 80047de:	e008      	b.n	80047f2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	1c59      	adds	r1, r3, #1
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6211      	str	r1, [r2, #32]
 80047ea:	781a      	ldrb	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	3b01      	subs	r3, #1
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	4619      	mov	r1, r3
 8004800:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10f      	bne.n	8004826 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004814:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004824:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004826:	2300      	movs	r3, #0
 8004828:	e000      	b.n	800482c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800482a:	2302      	movs	r3, #2
  }
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800484e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff fefd 	bl	8004658 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b22      	cmp	r3, #34	@ 0x22
 800487a:	d171      	bne.n	8004960 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004884:	d123      	bne.n	80048ce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10e      	bne.n	80048b2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	b29b      	uxth	r3, r3
 800489c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048aa:	1c9a      	adds	r2, r3, #2
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80048b0:	e029      	b.n	8004906 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	b29a      	uxth	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c6:	1c5a      	adds	r2, r3, #1
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80048cc:	e01b      	b.n	8004906 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10a      	bne.n	80048ec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6858      	ldr	r0, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e0:	1c59      	adds	r1, r3, #1
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6291      	str	r1, [r2, #40]	@ 0x28
 80048e6:	b2c2      	uxtb	r2, r0
 80048e8:	701a      	strb	r2, [r3, #0]
 80048ea:	e00c      	b.n	8004906 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	1c58      	adds	r0, r3, #1
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	6288      	str	r0, [r1, #40]	@ 0x28
 80048fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29b      	uxth	r3, r3
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	4619      	mov	r1, r3
 8004914:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004916:	2b00      	cmp	r3, #0
 8004918:	d120      	bne.n	800495c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0220 	bic.w	r2, r2, #32
 8004928:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68da      	ldr	r2, [r3, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004938:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695a      	ldr	r2, [r3, #20]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0201 	bic.w	r2, r2, #1
 8004948:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2220      	movs	r2, #32
 800494e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff fe8a 	bl	800466c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004958:	2300      	movs	r3, #0
 800495a:	e002      	b.n	8004962 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800495c:	2300      	movs	r3, #0
 800495e:	e000      	b.n	8004962 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004960:	2302      	movs	r3, #2
  }
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
	...

0800496c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800496c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004970:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8004974:	af00      	add	r7, sp, #0
 8004976:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800497a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004986:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800498a:	68d9      	ldr	r1, [r3, #12]
 800498c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	ea40 0301 	orr.w	r3, r0, r1
 8004996:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004998:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800499c:	689a      	ldr	r2, [r3, #8]
 800499e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	431a      	orrs	r2, r3
 80049a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	431a      	orrs	r2, r3
 80049ae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 80049ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80049c6:	f021 010c 	bic.w	r1, r1, #12
 80049ca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80049d4:	430b      	orrs	r3, r1
 80049d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80049e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049e8:	6999      	ldr	r1, [r3, #24]
 80049ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	ea40 0301 	orr.w	r3, r0, r1
 80049f4:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a00:	f040 824a 	bne.w	8004e98 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	4b96      	ldr	r3, [pc, #600]	@ (8004c64 <UART_SetConfig+0x2f8>)
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d006      	beq.n	8004a1e <UART_SetConfig+0xb2>
 8004a10:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4b94      	ldr	r3, [pc, #592]	@ (8004c68 <UART_SetConfig+0x2fc>)
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	f040 8129 	bne.w	8004c70 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a1e:	f7fe fc2b 	bl	8003278 <HAL_RCC_GetPCLK2Freq>
 8004a22:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a26:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8004a30:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8004a34:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 8004a38:	4622      	mov	r2, r4
 8004a3a:	462b      	mov	r3, r5
 8004a3c:	1891      	adds	r1, r2, r2
 8004a3e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004a42:	415b      	adcs	r3, r3
 8004a44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a48:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	1851      	adds	r1, r2, r1
 8004a50:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8004a54:	4629      	mov	r1, r5
 8004a56:	414b      	adcs	r3, r1
 8004a58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8004a68:	4649      	mov	r1, r9
 8004a6a:	00cb      	lsls	r3, r1, #3
 8004a6c:	4641      	mov	r1, r8
 8004a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a72:	4641      	mov	r1, r8
 8004a74:	00ca      	lsls	r2, r1, #3
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	4622      	mov	r2, r4
 8004a7e:	189b      	adds	r3, r3, r2
 8004a80:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8004a84:	462b      	mov	r3, r5
 8004a86:	460a      	mov	r2, r1
 8004a88:	eb42 0303 	adc.w	r3, r2, r3
 8004a8c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8004a90:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8004a9c:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8004aa0:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	18db      	adds	r3, r3, r3
 8004aa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004aac:	4613      	mov	r3, r2
 8004aae:	eb42 0303 	adc.w	r3, r2, r3
 8004ab2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ab6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8004aba:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8004abe:	f7fb fbef 	bl	80002a0 <__aeabi_uldivmod>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4b69      	ldr	r3, [pc, #420]	@ (8004c6c <UART_SetConfig+0x300>)
 8004ac8:	fba3 2302 	umull	r2, r3, r3, r2
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	011c      	lsls	r4, r3, #4
 8004ad0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8004ada:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8004ade:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 8004ae2:	4642      	mov	r2, r8
 8004ae4:	464b      	mov	r3, r9
 8004ae6:	1891      	adds	r1, r2, r2
 8004ae8:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8004aec:	415b      	adcs	r3, r3
 8004aee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004af2:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8004af6:	4641      	mov	r1, r8
 8004af8:	1851      	adds	r1, r2, r1
 8004afa:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8004afe:	4649      	mov	r1, r9
 8004b00:	414b      	adcs	r3, r1
 8004b02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b06:	f04f 0200 	mov.w	r2, #0
 8004b0a:	f04f 0300 	mov.w	r3, #0
 8004b0e:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 8004b12:	4659      	mov	r1, fp
 8004b14:	00cb      	lsls	r3, r1, #3
 8004b16:	4651      	mov	r1, sl
 8004b18:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b1c:	4651      	mov	r1, sl
 8004b1e:	00ca      	lsls	r2, r1, #3
 8004b20:	4610      	mov	r0, r2
 8004b22:	4619      	mov	r1, r3
 8004b24:	4603      	mov	r3, r0
 8004b26:	4642      	mov	r2, r8
 8004b28:	189b      	adds	r3, r3, r2
 8004b2a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8004b2e:	464b      	mov	r3, r9
 8004b30:	460a      	mov	r2, r1
 8004b32:	eb42 0303 	adc.w	r3, r2, r3
 8004b36:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8004b3a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8004b46:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8004b4a:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 8004b4e:	460b      	mov	r3, r1
 8004b50:	18db      	adds	r3, r3, r3
 8004b52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b56:	4613      	mov	r3, r2
 8004b58:	eb42 0303 	adc.w	r3, r2, r3
 8004b5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b60:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8004b64:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8004b68:	f7fb fb9a 	bl	80002a0 <__aeabi_uldivmod>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4611      	mov	r1, r2
 8004b72:	4b3e      	ldr	r3, [pc, #248]	@ (8004c6c <UART_SetConfig+0x300>)
 8004b74:	fba3 2301 	umull	r2, r3, r3, r1
 8004b78:	095b      	lsrs	r3, r3, #5
 8004b7a:	2264      	movs	r2, #100	@ 0x64
 8004b7c:	fb02 f303 	mul.w	r3, r2, r3
 8004b80:	1acb      	subs	r3, r1, r3
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b88:	4b38      	ldr	r3, [pc, #224]	@ (8004c6c <UART_SetConfig+0x300>)
 8004b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b8e:	095b      	lsrs	r3, r3, #5
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b96:	441c      	add	r4, r3
 8004b98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004ba2:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8004ba6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8004baa:	4642      	mov	r2, r8
 8004bac:	464b      	mov	r3, r9
 8004bae:	1891      	adds	r1, r2, r2
 8004bb0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8004bb4:	415b      	adcs	r3, r3
 8004bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004bba:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8004bbe:	4641      	mov	r1, r8
 8004bc0:	1851      	adds	r1, r2, r1
 8004bc2:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8004bc6:	4649      	mov	r1, r9
 8004bc8:	414b      	adcs	r3, r1
 8004bca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004bce:	f04f 0200 	mov.w	r2, #0
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8004bda:	4659      	mov	r1, fp
 8004bdc:	00cb      	lsls	r3, r1, #3
 8004bde:	4651      	mov	r1, sl
 8004be0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004be4:	4651      	mov	r1, sl
 8004be6:	00ca      	lsls	r2, r1, #3
 8004be8:	4610      	mov	r0, r2
 8004bea:	4619      	mov	r1, r3
 8004bec:	4603      	mov	r3, r0
 8004bee:	4642      	mov	r2, r8
 8004bf0:	189b      	adds	r3, r3, r2
 8004bf2:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8004bf6:	464b      	mov	r3, r9
 8004bf8:	460a      	mov	r2, r1
 8004bfa:	eb42 0303 	adc.w	r3, r2, r3
 8004bfe:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8004c02:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8004c0e:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8004c12:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 8004c16:	460b      	mov	r3, r1
 8004c18:	18db      	adds	r3, r3, r3
 8004c1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c1e:	4613      	mov	r3, r2
 8004c20:	eb42 0303 	adc.w	r3, r2, r3
 8004c24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c28:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8004c2c:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 8004c30:	f7fb fb36 	bl	80002a0 <__aeabi_uldivmod>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4b0c      	ldr	r3, [pc, #48]	@ (8004c6c <UART_SetConfig+0x300>)
 8004c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c3e:	095b      	lsrs	r3, r3, #5
 8004c40:	2164      	movs	r1, #100	@ 0x64
 8004c42:	fb01 f303 	mul.w	r3, r1, r3
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	3332      	adds	r3, #50	@ 0x32
 8004c4c:	4a07      	ldr	r2, [pc, #28]	@ (8004c6c <UART_SetConfig+0x300>)
 8004c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c52:	095b      	lsrs	r3, r3, #5
 8004c54:	f003 0207 	and.w	r2, r3, #7
 8004c58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4422      	add	r2, r4
 8004c60:	609a      	str	r2, [r3, #8]
 8004c62:	e34a      	b.n	80052fa <UART_SetConfig+0x98e>
 8004c64:	40011000 	.word	0x40011000
 8004c68:	40011400 	.word	0x40011400
 8004c6c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c70:	f7fe faee 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 8004c74:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c78:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8004c82:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8004c86:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8004c8a:	4622      	mov	r2, r4
 8004c8c:	462b      	mov	r3, r5
 8004c8e:	1891      	adds	r1, r2, r2
 8004c90:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8004c94:	415b      	adcs	r3, r3
 8004c96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004c9a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	eb12 0a01 	adds.w	sl, r2, r1
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	eb43 0b01 	adc.w	fp, r3, r1
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004cb6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004cba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cbe:	4692      	mov	sl, r2
 8004cc0:	469b      	mov	fp, r3
 8004cc2:	4623      	mov	r3, r4
 8004cc4:	eb1a 0303 	adds.w	r3, sl, r3
 8004cc8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004ccc:	462b      	mov	r3, r5
 8004cce:	eb4b 0303 	adc.w	r3, fp, r3
 8004cd2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004cd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8004ce2:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8004ce6:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 8004cea:	460b      	mov	r3, r1
 8004cec:	18db      	adds	r3, r3, r3
 8004cee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	eb42 0303 	adc.w	r3, r2, r3
 8004cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cfc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8004d00:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 8004d04:	f7fb facc 	bl	80002a0 <__aeabi_uldivmod>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4b61      	ldr	r3, [pc, #388]	@ (8004e94 <UART_SetConfig+0x528>)
 8004d0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d12:	095b      	lsrs	r3, r3, #5
 8004d14:	011c      	lsls	r4, r3, #4
 8004d16:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8004d20:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 8004d24:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 8004d28:	4642      	mov	r2, r8
 8004d2a:	464b      	mov	r3, r9
 8004d2c:	1891      	adds	r1, r2, r2
 8004d2e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8004d30:	415b      	adcs	r3, r3
 8004d32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d34:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8004d38:	4641      	mov	r1, r8
 8004d3a:	1851      	adds	r1, r2, r1
 8004d3c:	6739      	str	r1, [r7, #112]	@ 0x70
 8004d3e:	4649      	mov	r1, r9
 8004d40:	414b      	adcs	r3, r1
 8004d42:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8004d50:	4659      	mov	r1, fp
 8004d52:	00cb      	lsls	r3, r1, #3
 8004d54:	4651      	mov	r1, sl
 8004d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d5a:	4651      	mov	r1, sl
 8004d5c:	00ca      	lsls	r2, r1, #3
 8004d5e:	4610      	mov	r0, r2
 8004d60:	4619      	mov	r1, r3
 8004d62:	4603      	mov	r3, r0
 8004d64:	4642      	mov	r2, r8
 8004d66:	189b      	adds	r3, r3, r2
 8004d68:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	460a      	mov	r2, r1
 8004d70:	eb42 0303 	adc.w	r3, r2, r3
 8004d74:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8004d78:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004d84:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8004d88:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	18db      	adds	r3, r3, r3
 8004d90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d92:	4613      	mov	r3, r2
 8004d94:	eb42 0303 	adc.w	r3, r2, r3
 8004d98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d9a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8004d9e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8004da2:	f7fb fa7d 	bl	80002a0 <__aeabi_uldivmod>
 8004da6:	4602      	mov	r2, r0
 8004da8:	460b      	mov	r3, r1
 8004daa:	4611      	mov	r1, r2
 8004dac:	4b39      	ldr	r3, [pc, #228]	@ (8004e94 <UART_SetConfig+0x528>)
 8004dae:	fba3 2301 	umull	r2, r3, r3, r1
 8004db2:	095b      	lsrs	r3, r3, #5
 8004db4:	2264      	movs	r2, #100	@ 0x64
 8004db6:	fb02 f303 	mul.w	r3, r2, r3
 8004dba:	1acb      	subs	r3, r1, r3
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004dc2:	4b34      	ldr	r3, [pc, #208]	@ (8004e94 <UART_SetConfig+0x528>)
 8004dc4:	fba3 2302 	umull	r2, r3, r3, r2
 8004dc8:	095b      	lsrs	r3, r3, #5
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004dd0:	441c      	add	r4, r3
 8004dd2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004ddc:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8004de0:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 8004de4:	4642      	mov	r2, r8
 8004de6:	464b      	mov	r3, r9
 8004de8:	1891      	adds	r1, r2, r2
 8004dea:	6639      	str	r1, [r7, #96]	@ 0x60
 8004dec:	415b      	adcs	r3, r3
 8004dee:	667b      	str	r3, [r7, #100]	@ 0x64
 8004df0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004df4:	4641      	mov	r1, r8
 8004df6:	1851      	adds	r1, r2, r1
 8004df8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004dfa:	4649      	mov	r1, r9
 8004dfc:	414b      	adcs	r3, r1
 8004dfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e00:	f04f 0200 	mov.w	r2, #0
 8004e04:	f04f 0300 	mov.w	r3, #0
 8004e08:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8004e0c:	4659      	mov	r1, fp
 8004e0e:	00cb      	lsls	r3, r1, #3
 8004e10:	4651      	mov	r1, sl
 8004e12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e16:	4651      	mov	r1, sl
 8004e18:	00ca      	lsls	r2, r1, #3
 8004e1a:	4610      	mov	r0, r2
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	4603      	mov	r3, r0
 8004e20:	4642      	mov	r2, r8
 8004e22:	189b      	adds	r3, r3, r2
 8004e24:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8004e28:	464b      	mov	r3, r9
 8004e2a:	460a      	mov	r2, r1
 8004e2c:	eb42 0303 	adc.w	r3, r2, r3
 8004e30:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004e34:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004e40:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8004e44:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 8004e48:	460b      	mov	r3, r1
 8004e4a:	18db      	adds	r3, r3, r3
 8004e4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e4e:	4613      	mov	r3, r2
 8004e50:	eb42 0303 	adc.w	r3, r2, r3
 8004e54:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e56:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e5a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8004e5e:	f7fb fa1f 	bl	80002a0 <__aeabi_uldivmod>
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	4b0b      	ldr	r3, [pc, #44]	@ (8004e94 <UART_SetConfig+0x528>)
 8004e68:	fba3 1302 	umull	r1, r3, r3, r2
 8004e6c:	095b      	lsrs	r3, r3, #5
 8004e6e:	2164      	movs	r1, #100	@ 0x64
 8004e70:	fb01 f303 	mul.w	r3, r1, r3
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	3332      	adds	r3, #50	@ 0x32
 8004e7a:	4a06      	ldr	r2, [pc, #24]	@ (8004e94 <UART_SetConfig+0x528>)
 8004e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e80:	095b      	lsrs	r3, r3, #5
 8004e82:	f003 0207 	and.w	r2, r3, #7
 8004e86:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4422      	add	r2, r4
 8004e8e:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004e90:	e233      	b.n	80052fa <UART_SetConfig+0x98e>
 8004e92:	bf00      	nop
 8004e94:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e98:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	4b8d      	ldr	r3, [pc, #564]	@ (80050d4 <UART_SetConfig+0x768>)
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d006      	beq.n	8004eb2 <UART_SetConfig+0x546>
 8004ea4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4b8b      	ldr	r3, [pc, #556]	@ (80050d8 <UART_SetConfig+0x76c>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	f040 8117 	bne.w	80050e0 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004eb2:	f7fe f9e1 	bl	8003278 <HAL_RCC_GetPCLK2Freq>
 8004eb6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004eba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004ec4:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 8004ec8:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8004ecc:	4622      	mov	r2, r4
 8004ece:	462b      	mov	r3, r5
 8004ed0:	1891      	adds	r1, r2, r2
 8004ed2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ed4:	415b      	adcs	r3, r3
 8004ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ed8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004edc:	4621      	mov	r1, r4
 8004ede:	eb12 0801 	adds.w	r8, r2, r1
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	eb43 0901 	adc.w	r9, r3, r1
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	f04f 0300 	mov.w	r3, #0
 8004ef0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ef4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ef8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004efc:	4690      	mov	r8, r2
 8004efe:	4699      	mov	r9, r3
 8004f00:	4623      	mov	r3, r4
 8004f02:	eb18 0303 	adds.w	r3, r8, r3
 8004f06:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004f0a:	462b      	mov	r3, r5
 8004f0c:	eb49 0303 	adc.w	r3, r9, r3
 8004f10:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8004f14:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004f20:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8004f24:	f04f 0200 	mov.w	r2, #0
 8004f28:	f04f 0300 	mov.w	r3, #0
 8004f2c:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8004f30:	4629      	mov	r1, r5
 8004f32:	008b      	lsls	r3, r1, #2
 8004f34:	4621      	mov	r1, r4
 8004f36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	008a      	lsls	r2, r1, #2
 8004f3e:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8004f42:	f7fb f9ad 	bl	80002a0 <__aeabi_uldivmod>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4b64      	ldr	r3, [pc, #400]	@ (80050dc <UART_SetConfig+0x770>)
 8004f4c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f50:	095b      	lsrs	r3, r3, #5
 8004f52:	011c      	lsls	r4, r3, #4
 8004f54:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004f5e:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004f62:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8004f66:	4642      	mov	r2, r8
 8004f68:	464b      	mov	r3, r9
 8004f6a:	1891      	adds	r1, r2, r2
 8004f6c:	6439      	str	r1, [r7, #64]	@ 0x40
 8004f6e:	415b      	adcs	r3, r3
 8004f70:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f76:	4641      	mov	r1, r8
 8004f78:	1851      	adds	r1, r2, r1
 8004f7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	414b      	adcs	r3, r1
 8004f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 0300 	mov.w	r3, #0
 8004f8a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8004f8e:	4659      	mov	r1, fp
 8004f90:	00cb      	lsls	r3, r1, #3
 8004f92:	4651      	mov	r1, sl
 8004f94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f98:	4651      	mov	r1, sl
 8004f9a:	00ca      	lsls	r2, r1, #3
 8004f9c:	4610      	mov	r0, r2
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	4642      	mov	r2, r8
 8004fa4:	189b      	adds	r3, r3, r2
 8004fa6:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004faa:	464b      	mov	r3, r9
 8004fac:	460a      	mov	r2, r1
 8004fae:	eb42 0303 	adc.w	r3, r2, r3
 8004fb2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004fb6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004fc2:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8004fc6:	f04f 0200 	mov.w	r2, #0
 8004fca:	f04f 0300 	mov.w	r3, #0
 8004fce:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8004fd2:	4649      	mov	r1, r9
 8004fd4:	008b      	lsls	r3, r1, #2
 8004fd6:	4641      	mov	r1, r8
 8004fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fdc:	4641      	mov	r1, r8
 8004fde:	008a      	lsls	r2, r1, #2
 8004fe0:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8004fe4:	f7fb f95c 	bl	80002a0 <__aeabi_uldivmod>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4611      	mov	r1, r2
 8004fee:	4b3b      	ldr	r3, [pc, #236]	@ (80050dc <UART_SetConfig+0x770>)
 8004ff0:	fba3 2301 	umull	r2, r3, r3, r1
 8004ff4:	095b      	lsrs	r3, r3, #5
 8004ff6:	2264      	movs	r2, #100	@ 0x64
 8004ff8:	fb02 f303 	mul.w	r3, r2, r3
 8004ffc:	1acb      	subs	r3, r1, r3
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	3332      	adds	r3, #50	@ 0x32
 8005002:	4a36      	ldr	r2, [pc, #216]	@ (80050dc <UART_SetConfig+0x770>)
 8005004:	fba2 2303 	umull	r2, r3, r2, r3
 8005008:	095b      	lsrs	r3, r3, #5
 800500a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800500e:	441c      	add	r4, r3
 8005010:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005014:	2200      	movs	r2, #0
 8005016:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800501a:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 800501e:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 8005022:	4642      	mov	r2, r8
 8005024:	464b      	mov	r3, r9
 8005026:	1891      	adds	r1, r2, r2
 8005028:	6339      	str	r1, [r7, #48]	@ 0x30
 800502a:	415b      	adcs	r3, r3
 800502c:	637b      	str	r3, [r7, #52]	@ 0x34
 800502e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005032:	4641      	mov	r1, r8
 8005034:	1851      	adds	r1, r2, r1
 8005036:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005038:	4649      	mov	r1, r9
 800503a:	414b      	adcs	r3, r1
 800503c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 800504a:	4659      	mov	r1, fp
 800504c:	00cb      	lsls	r3, r1, #3
 800504e:	4651      	mov	r1, sl
 8005050:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005054:	4651      	mov	r1, sl
 8005056:	00ca      	lsls	r2, r1, #3
 8005058:	4610      	mov	r0, r2
 800505a:	4619      	mov	r1, r3
 800505c:	4603      	mov	r3, r0
 800505e:	4642      	mov	r2, r8
 8005060:	189b      	adds	r3, r3, r2
 8005062:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005066:	464b      	mov	r3, r9
 8005068:	460a      	mov	r2, r1
 800506a:	eb42 0303 	adc.w	r3, r2, r3
 800506e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005072:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800507e:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 800508e:	4649      	mov	r1, r9
 8005090:	008b      	lsls	r3, r1, #2
 8005092:	4641      	mov	r1, r8
 8005094:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005098:	4641      	mov	r1, r8
 800509a:	008a      	lsls	r2, r1, #2
 800509c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 80050a0:	f7fb f8fe 	bl	80002a0 <__aeabi_uldivmod>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4b0c      	ldr	r3, [pc, #48]	@ (80050dc <UART_SetConfig+0x770>)
 80050aa:	fba3 1302 	umull	r1, r3, r3, r2
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	2164      	movs	r1, #100	@ 0x64
 80050b2:	fb01 f303 	mul.w	r3, r1, r3
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	3332      	adds	r3, #50	@ 0x32
 80050bc:	4a07      	ldr	r2, [pc, #28]	@ (80050dc <UART_SetConfig+0x770>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	f003 020f 	and.w	r2, r3, #15
 80050c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4422      	add	r2, r4
 80050d0:	609a      	str	r2, [r3, #8]
 80050d2:	e112      	b.n	80052fa <UART_SetConfig+0x98e>
 80050d4:	40011000 	.word	0x40011000
 80050d8:	40011400 	.word	0x40011400
 80050dc:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80050e0:	f7fe f8b6 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 80050e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80050ec:	2200      	movs	r2, #0
 80050ee:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80050f2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80050f6:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 80050fa:	4642      	mov	r2, r8
 80050fc:	464b      	mov	r3, r9
 80050fe:	1891      	adds	r1, r2, r2
 8005100:	6239      	str	r1, [r7, #32]
 8005102:	415b      	adcs	r3, r3
 8005104:	627b      	str	r3, [r7, #36]	@ 0x24
 8005106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800510a:	4641      	mov	r1, r8
 800510c:	1854      	adds	r4, r2, r1
 800510e:	4649      	mov	r1, r9
 8005110:	eb43 0501 	adc.w	r5, r3, r1
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	f04f 0300 	mov.w	r3, #0
 800511c:	00eb      	lsls	r3, r5, #3
 800511e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005122:	00e2      	lsls	r2, r4, #3
 8005124:	4614      	mov	r4, r2
 8005126:	461d      	mov	r5, r3
 8005128:	4643      	mov	r3, r8
 800512a:	18e3      	adds	r3, r4, r3
 800512c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005130:	464b      	mov	r3, r9
 8005132:	eb45 0303 	adc.w	r3, r5, r3
 8005136:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800513a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005146:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 800514a:	f04f 0200 	mov.w	r2, #0
 800514e:	f04f 0300 	mov.w	r3, #0
 8005152:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8005156:	4629      	mov	r1, r5
 8005158:	008b      	lsls	r3, r1, #2
 800515a:	4621      	mov	r1, r4
 800515c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005160:	4621      	mov	r1, r4
 8005162:	008a      	lsls	r2, r1, #2
 8005164:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8005168:	f7fb f89a 	bl	80002a0 <__aeabi_uldivmod>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4b65      	ldr	r3, [pc, #404]	@ (8005308 <UART_SetConfig+0x99c>)
 8005172:	fba3 2302 	umull	r2, r3, r3, r2
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	011c      	lsls	r4, r3, #4
 800517a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800517e:	2200      	movs	r2, #0
 8005180:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005184:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8005188:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 800518c:	4642      	mov	r2, r8
 800518e:	464b      	mov	r3, r9
 8005190:	1891      	adds	r1, r2, r2
 8005192:	61b9      	str	r1, [r7, #24]
 8005194:	415b      	adcs	r3, r3
 8005196:	61fb      	str	r3, [r7, #28]
 8005198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800519c:	4641      	mov	r1, r8
 800519e:	1851      	adds	r1, r2, r1
 80051a0:	6139      	str	r1, [r7, #16]
 80051a2:	4649      	mov	r1, r9
 80051a4:	414b      	adcs	r3, r1
 80051a6:	617b      	str	r3, [r7, #20]
 80051a8:	f04f 0200 	mov.w	r2, #0
 80051ac:	f04f 0300 	mov.w	r3, #0
 80051b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051b4:	4659      	mov	r1, fp
 80051b6:	00cb      	lsls	r3, r1, #3
 80051b8:	4651      	mov	r1, sl
 80051ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051be:	4651      	mov	r1, sl
 80051c0:	00ca      	lsls	r2, r1, #3
 80051c2:	4610      	mov	r0, r2
 80051c4:	4619      	mov	r1, r3
 80051c6:	4603      	mov	r3, r0
 80051c8:	4642      	mov	r2, r8
 80051ca:	189b      	adds	r3, r3, r2
 80051cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80051d0:	464b      	mov	r3, r9
 80051d2:	460a      	mov	r2, r1
 80051d4:	eb42 0303 	adc.w	r3, r2, r3
 80051d8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80051dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80051e8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 80051f8:	4649      	mov	r1, r9
 80051fa:	008b      	lsls	r3, r1, #2
 80051fc:	4641      	mov	r1, r8
 80051fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005202:	4641      	mov	r1, r8
 8005204:	008a      	lsls	r2, r1, #2
 8005206:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 800520a:	f7fb f849 	bl	80002a0 <__aeabi_uldivmod>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4611      	mov	r1, r2
 8005214:	4b3c      	ldr	r3, [pc, #240]	@ (8005308 <UART_SetConfig+0x99c>)
 8005216:	fba3 2301 	umull	r2, r3, r3, r1
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	2264      	movs	r2, #100	@ 0x64
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	1acb      	subs	r3, r1, r3
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	3332      	adds	r3, #50	@ 0x32
 8005228:	4a37      	ldr	r2, [pc, #220]	@ (8005308 <UART_SetConfig+0x99c>)
 800522a:	fba2 2303 	umull	r2, r3, r2, r3
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005234:	441c      	add	r4, r3
 8005236:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800523a:	2200      	movs	r2, #0
 800523c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005240:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005244:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8005248:	4642      	mov	r2, r8
 800524a:	464b      	mov	r3, r9
 800524c:	1891      	adds	r1, r2, r2
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	415b      	adcs	r3, r3
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005258:	4641      	mov	r1, r8
 800525a:	1851      	adds	r1, r2, r1
 800525c:	6039      	str	r1, [r7, #0]
 800525e:	4649      	mov	r1, r9
 8005260:	414b      	adcs	r3, r1
 8005262:	607b      	str	r3, [r7, #4]
 8005264:	f04f 0200 	mov.w	r2, #0
 8005268:	f04f 0300 	mov.w	r3, #0
 800526c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005270:	4659      	mov	r1, fp
 8005272:	00cb      	lsls	r3, r1, #3
 8005274:	4651      	mov	r1, sl
 8005276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800527a:	4651      	mov	r1, sl
 800527c:	00ca      	lsls	r2, r1, #3
 800527e:	4610      	mov	r0, r2
 8005280:	4619      	mov	r1, r3
 8005282:	4603      	mov	r3, r0
 8005284:	4642      	mov	r2, r8
 8005286:	189b      	adds	r3, r3, r2
 8005288:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800528c:	464b      	mov	r3, r9
 800528e:	460a      	mov	r2, r1
 8005290:	eb42 0303 	adc.w	r3, r2, r3
 8005294:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005298:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80052a4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80052b4:	4649      	mov	r1, r9
 80052b6:	008b      	lsls	r3, r1, #2
 80052b8:	4641      	mov	r1, r8
 80052ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052be:	4641      	mov	r1, r8
 80052c0:	008a      	lsls	r2, r1, #2
 80052c2:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80052c6:	f7fa ffeb 	bl	80002a0 <__aeabi_uldivmod>
 80052ca:	4602      	mov	r2, r0
 80052cc:	460b      	mov	r3, r1
 80052ce:	4b0e      	ldr	r3, [pc, #56]	@ (8005308 <UART_SetConfig+0x99c>)
 80052d0:	fba3 1302 	umull	r1, r3, r3, r2
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	2164      	movs	r1, #100	@ 0x64
 80052d8:	fb01 f303 	mul.w	r3, r1, r3
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	3332      	adds	r3, #50	@ 0x32
 80052e2:	4a09      	ldr	r2, [pc, #36]	@ (8005308 <UART_SetConfig+0x99c>)
 80052e4:	fba2 2303 	umull	r2, r3, r2, r3
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	f003 020f 	and.w	r2, r3, #15
 80052ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4422      	add	r2, r4
 80052f6:	609a      	str	r2, [r3, #8]
}
 80052f8:	e7ff      	b.n	80052fa <UART_SetConfig+0x98e>
 80052fa:	bf00      	nop
 80052fc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8005300:	46bd      	mov	sp, r7
 8005302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005306:	bf00      	nop
 8005308:	51eb851f 	.word	0x51eb851f

0800530c <atoi>:
 800530c:	220a      	movs	r2, #10
 800530e:	2100      	movs	r1, #0
 8005310:	f000 b87a 	b.w	8005408 <strtol>

08005314 <_strtol_l.isra.0>:
 8005314:	2b24      	cmp	r3, #36	@ 0x24
 8005316:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800531a:	4686      	mov	lr, r0
 800531c:	4690      	mov	r8, r2
 800531e:	d801      	bhi.n	8005324 <_strtol_l.isra.0+0x10>
 8005320:	2b01      	cmp	r3, #1
 8005322:	d106      	bne.n	8005332 <_strtol_l.isra.0+0x1e>
 8005324:	f000 fb1c 	bl	8005960 <__errno>
 8005328:	2316      	movs	r3, #22
 800532a:	6003      	str	r3, [r0, #0]
 800532c:	2000      	movs	r0, #0
 800532e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005332:	4834      	ldr	r0, [pc, #208]	@ (8005404 <_strtol_l.isra.0+0xf0>)
 8005334:	460d      	mov	r5, r1
 8005336:	462a      	mov	r2, r5
 8005338:	f815 4b01 	ldrb.w	r4, [r5], #1
 800533c:	5d06      	ldrb	r6, [r0, r4]
 800533e:	f016 0608 	ands.w	r6, r6, #8
 8005342:	d1f8      	bne.n	8005336 <_strtol_l.isra.0+0x22>
 8005344:	2c2d      	cmp	r4, #45	@ 0x2d
 8005346:	d110      	bne.n	800536a <_strtol_l.isra.0+0x56>
 8005348:	782c      	ldrb	r4, [r5, #0]
 800534a:	2601      	movs	r6, #1
 800534c:	1c95      	adds	r5, r2, #2
 800534e:	f033 0210 	bics.w	r2, r3, #16
 8005352:	d115      	bne.n	8005380 <_strtol_l.isra.0+0x6c>
 8005354:	2c30      	cmp	r4, #48	@ 0x30
 8005356:	d10d      	bne.n	8005374 <_strtol_l.isra.0+0x60>
 8005358:	782a      	ldrb	r2, [r5, #0]
 800535a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800535e:	2a58      	cmp	r2, #88	@ 0x58
 8005360:	d108      	bne.n	8005374 <_strtol_l.isra.0+0x60>
 8005362:	786c      	ldrb	r4, [r5, #1]
 8005364:	3502      	adds	r5, #2
 8005366:	2310      	movs	r3, #16
 8005368:	e00a      	b.n	8005380 <_strtol_l.isra.0+0x6c>
 800536a:	2c2b      	cmp	r4, #43	@ 0x2b
 800536c:	bf04      	itt	eq
 800536e:	782c      	ldrbeq	r4, [r5, #0]
 8005370:	1c95      	addeq	r5, r2, #2
 8005372:	e7ec      	b.n	800534e <_strtol_l.isra.0+0x3a>
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1f6      	bne.n	8005366 <_strtol_l.isra.0+0x52>
 8005378:	2c30      	cmp	r4, #48	@ 0x30
 800537a:	bf14      	ite	ne
 800537c:	230a      	movne	r3, #10
 800537e:	2308      	moveq	r3, #8
 8005380:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005384:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005388:	2200      	movs	r2, #0
 800538a:	fbbc f9f3 	udiv	r9, ip, r3
 800538e:	4610      	mov	r0, r2
 8005390:	fb03 ca19 	mls	sl, r3, r9, ip
 8005394:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005398:	2f09      	cmp	r7, #9
 800539a:	d80f      	bhi.n	80053bc <_strtol_l.isra.0+0xa8>
 800539c:	463c      	mov	r4, r7
 800539e:	42a3      	cmp	r3, r4
 80053a0:	dd1b      	ble.n	80053da <_strtol_l.isra.0+0xc6>
 80053a2:	1c57      	adds	r7, r2, #1
 80053a4:	d007      	beq.n	80053b6 <_strtol_l.isra.0+0xa2>
 80053a6:	4581      	cmp	r9, r0
 80053a8:	d314      	bcc.n	80053d4 <_strtol_l.isra.0+0xc0>
 80053aa:	d101      	bne.n	80053b0 <_strtol_l.isra.0+0x9c>
 80053ac:	45a2      	cmp	sl, r4
 80053ae:	db11      	blt.n	80053d4 <_strtol_l.isra.0+0xc0>
 80053b0:	fb00 4003 	mla	r0, r0, r3, r4
 80053b4:	2201      	movs	r2, #1
 80053b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053ba:	e7eb      	b.n	8005394 <_strtol_l.isra.0+0x80>
 80053bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80053c0:	2f19      	cmp	r7, #25
 80053c2:	d801      	bhi.n	80053c8 <_strtol_l.isra.0+0xb4>
 80053c4:	3c37      	subs	r4, #55	@ 0x37
 80053c6:	e7ea      	b.n	800539e <_strtol_l.isra.0+0x8a>
 80053c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80053cc:	2f19      	cmp	r7, #25
 80053ce:	d804      	bhi.n	80053da <_strtol_l.isra.0+0xc6>
 80053d0:	3c57      	subs	r4, #87	@ 0x57
 80053d2:	e7e4      	b.n	800539e <_strtol_l.isra.0+0x8a>
 80053d4:	f04f 32ff 	mov.w	r2, #4294967295
 80053d8:	e7ed      	b.n	80053b6 <_strtol_l.isra.0+0xa2>
 80053da:	1c53      	adds	r3, r2, #1
 80053dc:	d108      	bne.n	80053f0 <_strtol_l.isra.0+0xdc>
 80053de:	2322      	movs	r3, #34	@ 0x22
 80053e0:	f8ce 3000 	str.w	r3, [lr]
 80053e4:	4660      	mov	r0, ip
 80053e6:	f1b8 0f00 	cmp.w	r8, #0
 80053ea:	d0a0      	beq.n	800532e <_strtol_l.isra.0+0x1a>
 80053ec:	1e69      	subs	r1, r5, #1
 80053ee:	e006      	b.n	80053fe <_strtol_l.isra.0+0xea>
 80053f0:	b106      	cbz	r6, 80053f4 <_strtol_l.isra.0+0xe0>
 80053f2:	4240      	negs	r0, r0
 80053f4:	f1b8 0f00 	cmp.w	r8, #0
 80053f8:	d099      	beq.n	800532e <_strtol_l.isra.0+0x1a>
 80053fa:	2a00      	cmp	r2, #0
 80053fc:	d1f6      	bne.n	80053ec <_strtol_l.isra.0+0xd8>
 80053fe:	f8c8 1000 	str.w	r1, [r8]
 8005402:	e794      	b.n	800532e <_strtol_l.isra.0+0x1a>
 8005404:	08006a29 	.word	0x08006a29

08005408 <strtol>:
 8005408:	4613      	mov	r3, r2
 800540a:	460a      	mov	r2, r1
 800540c:	4601      	mov	r1, r0
 800540e:	4802      	ldr	r0, [pc, #8]	@ (8005418 <strtol+0x10>)
 8005410:	6800      	ldr	r0, [r0, #0]
 8005412:	f7ff bf7f 	b.w	8005314 <_strtol_l.isra.0>
 8005416:	bf00      	nop
 8005418:	20000090 	.word	0x20000090

0800541c <std>:
 800541c:	2300      	movs	r3, #0
 800541e:	b510      	push	{r4, lr}
 8005420:	4604      	mov	r4, r0
 8005422:	e9c0 3300 	strd	r3, r3, [r0]
 8005426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800542a:	6083      	str	r3, [r0, #8]
 800542c:	8181      	strh	r1, [r0, #12]
 800542e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005430:	81c2      	strh	r2, [r0, #14]
 8005432:	6183      	str	r3, [r0, #24]
 8005434:	4619      	mov	r1, r3
 8005436:	2208      	movs	r2, #8
 8005438:	305c      	adds	r0, #92	@ 0x5c
 800543a:	f000 f9e7 	bl	800580c <memset>
 800543e:	4b0d      	ldr	r3, [pc, #52]	@ (8005474 <std+0x58>)
 8005440:	6263      	str	r3, [r4, #36]	@ 0x24
 8005442:	4b0d      	ldr	r3, [pc, #52]	@ (8005478 <std+0x5c>)
 8005444:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005446:	4b0d      	ldr	r3, [pc, #52]	@ (800547c <std+0x60>)
 8005448:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800544a:	4b0d      	ldr	r3, [pc, #52]	@ (8005480 <std+0x64>)
 800544c:	6323      	str	r3, [r4, #48]	@ 0x30
 800544e:	4b0d      	ldr	r3, [pc, #52]	@ (8005484 <std+0x68>)
 8005450:	6224      	str	r4, [r4, #32]
 8005452:	429c      	cmp	r4, r3
 8005454:	d006      	beq.n	8005464 <std+0x48>
 8005456:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800545a:	4294      	cmp	r4, r2
 800545c:	d002      	beq.n	8005464 <std+0x48>
 800545e:	33d0      	adds	r3, #208	@ 0xd0
 8005460:	429c      	cmp	r4, r3
 8005462:	d105      	bne.n	8005470 <std+0x54>
 8005464:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800546c:	f000 baa2 	b.w	80059b4 <__retarget_lock_init_recursive>
 8005470:	bd10      	pop	{r4, pc}
 8005472:	bf00      	nop
 8005474:	0800565d 	.word	0x0800565d
 8005478:	0800567f 	.word	0x0800567f
 800547c:	080056b7 	.word	0x080056b7
 8005480:	080056db 	.word	0x080056db
 8005484:	20013330 	.word	0x20013330

08005488 <stdio_exit_handler>:
 8005488:	4a02      	ldr	r2, [pc, #8]	@ (8005494 <stdio_exit_handler+0xc>)
 800548a:	4903      	ldr	r1, [pc, #12]	@ (8005498 <stdio_exit_handler+0x10>)
 800548c:	4803      	ldr	r0, [pc, #12]	@ (800549c <stdio_exit_handler+0x14>)
 800548e:	f000 b869 	b.w	8005564 <_fwalk_sglue>
 8005492:	bf00      	nop
 8005494:	20000084 	.word	0x20000084
 8005498:	08005d11 	.word	0x08005d11
 800549c:	20000094 	.word	0x20000094

080054a0 <cleanup_stdio>:
 80054a0:	6841      	ldr	r1, [r0, #4]
 80054a2:	4b0c      	ldr	r3, [pc, #48]	@ (80054d4 <cleanup_stdio+0x34>)
 80054a4:	4299      	cmp	r1, r3
 80054a6:	b510      	push	{r4, lr}
 80054a8:	4604      	mov	r4, r0
 80054aa:	d001      	beq.n	80054b0 <cleanup_stdio+0x10>
 80054ac:	f000 fc30 	bl	8005d10 <_fflush_r>
 80054b0:	68a1      	ldr	r1, [r4, #8]
 80054b2:	4b09      	ldr	r3, [pc, #36]	@ (80054d8 <cleanup_stdio+0x38>)
 80054b4:	4299      	cmp	r1, r3
 80054b6:	d002      	beq.n	80054be <cleanup_stdio+0x1e>
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 fc29 	bl	8005d10 <_fflush_r>
 80054be:	68e1      	ldr	r1, [r4, #12]
 80054c0:	4b06      	ldr	r3, [pc, #24]	@ (80054dc <cleanup_stdio+0x3c>)
 80054c2:	4299      	cmp	r1, r3
 80054c4:	d004      	beq.n	80054d0 <cleanup_stdio+0x30>
 80054c6:	4620      	mov	r0, r4
 80054c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054cc:	f000 bc20 	b.w	8005d10 <_fflush_r>
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	bf00      	nop
 80054d4:	20013330 	.word	0x20013330
 80054d8:	20013398 	.word	0x20013398
 80054dc:	20013400 	.word	0x20013400

080054e0 <global_stdio_init.part.0>:
 80054e0:	b510      	push	{r4, lr}
 80054e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005510 <global_stdio_init.part.0+0x30>)
 80054e4:	4c0b      	ldr	r4, [pc, #44]	@ (8005514 <global_stdio_init.part.0+0x34>)
 80054e6:	4a0c      	ldr	r2, [pc, #48]	@ (8005518 <global_stdio_init.part.0+0x38>)
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	4620      	mov	r0, r4
 80054ec:	2200      	movs	r2, #0
 80054ee:	2104      	movs	r1, #4
 80054f0:	f7ff ff94 	bl	800541c <std>
 80054f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054f8:	2201      	movs	r2, #1
 80054fa:	2109      	movs	r1, #9
 80054fc:	f7ff ff8e 	bl	800541c <std>
 8005500:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005504:	2202      	movs	r2, #2
 8005506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800550a:	2112      	movs	r1, #18
 800550c:	f7ff bf86 	b.w	800541c <std>
 8005510:	20013468 	.word	0x20013468
 8005514:	20013330 	.word	0x20013330
 8005518:	08005489 	.word	0x08005489

0800551c <__sfp_lock_acquire>:
 800551c:	4801      	ldr	r0, [pc, #4]	@ (8005524 <__sfp_lock_acquire+0x8>)
 800551e:	f000 ba4a 	b.w	80059b6 <__retarget_lock_acquire_recursive>
 8005522:	bf00      	nop
 8005524:	20013471 	.word	0x20013471

08005528 <__sfp_lock_release>:
 8005528:	4801      	ldr	r0, [pc, #4]	@ (8005530 <__sfp_lock_release+0x8>)
 800552a:	f000 ba45 	b.w	80059b8 <__retarget_lock_release_recursive>
 800552e:	bf00      	nop
 8005530:	20013471 	.word	0x20013471

08005534 <__sinit>:
 8005534:	b510      	push	{r4, lr}
 8005536:	4604      	mov	r4, r0
 8005538:	f7ff fff0 	bl	800551c <__sfp_lock_acquire>
 800553c:	6a23      	ldr	r3, [r4, #32]
 800553e:	b11b      	cbz	r3, 8005548 <__sinit+0x14>
 8005540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005544:	f7ff bff0 	b.w	8005528 <__sfp_lock_release>
 8005548:	4b04      	ldr	r3, [pc, #16]	@ (800555c <__sinit+0x28>)
 800554a:	6223      	str	r3, [r4, #32]
 800554c:	4b04      	ldr	r3, [pc, #16]	@ (8005560 <__sinit+0x2c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1f5      	bne.n	8005540 <__sinit+0xc>
 8005554:	f7ff ffc4 	bl	80054e0 <global_stdio_init.part.0>
 8005558:	e7f2      	b.n	8005540 <__sinit+0xc>
 800555a:	bf00      	nop
 800555c:	080054a1 	.word	0x080054a1
 8005560:	20013468 	.word	0x20013468

08005564 <_fwalk_sglue>:
 8005564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005568:	4607      	mov	r7, r0
 800556a:	4688      	mov	r8, r1
 800556c:	4614      	mov	r4, r2
 800556e:	2600      	movs	r6, #0
 8005570:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005574:	f1b9 0901 	subs.w	r9, r9, #1
 8005578:	d505      	bpl.n	8005586 <_fwalk_sglue+0x22>
 800557a:	6824      	ldr	r4, [r4, #0]
 800557c:	2c00      	cmp	r4, #0
 800557e:	d1f7      	bne.n	8005570 <_fwalk_sglue+0xc>
 8005580:	4630      	mov	r0, r6
 8005582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005586:	89ab      	ldrh	r3, [r5, #12]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d907      	bls.n	800559c <_fwalk_sglue+0x38>
 800558c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005590:	3301      	adds	r3, #1
 8005592:	d003      	beq.n	800559c <_fwalk_sglue+0x38>
 8005594:	4629      	mov	r1, r5
 8005596:	4638      	mov	r0, r7
 8005598:	47c0      	blx	r8
 800559a:	4306      	orrs	r6, r0
 800559c:	3568      	adds	r5, #104	@ 0x68
 800559e:	e7e9      	b.n	8005574 <_fwalk_sglue+0x10>

080055a0 <_puts_r>:
 80055a0:	6a03      	ldr	r3, [r0, #32]
 80055a2:	b570      	push	{r4, r5, r6, lr}
 80055a4:	6884      	ldr	r4, [r0, #8]
 80055a6:	4605      	mov	r5, r0
 80055a8:	460e      	mov	r6, r1
 80055aa:	b90b      	cbnz	r3, 80055b0 <_puts_r+0x10>
 80055ac:	f7ff ffc2 	bl	8005534 <__sinit>
 80055b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055b2:	07db      	lsls	r3, r3, #31
 80055b4:	d405      	bmi.n	80055c2 <_puts_r+0x22>
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	0598      	lsls	r0, r3, #22
 80055ba:	d402      	bmi.n	80055c2 <_puts_r+0x22>
 80055bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055be:	f000 f9fa 	bl	80059b6 <__retarget_lock_acquire_recursive>
 80055c2:	89a3      	ldrh	r3, [r4, #12]
 80055c4:	0719      	lsls	r1, r3, #28
 80055c6:	d502      	bpl.n	80055ce <_puts_r+0x2e>
 80055c8:	6923      	ldr	r3, [r4, #16]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d135      	bne.n	800563a <_puts_r+0x9a>
 80055ce:	4621      	mov	r1, r4
 80055d0:	4628      	mov	r0, r5
 80055d2:	f000 f8c5 	bl	8005760 <__swsetup_r>
 80055d6:	b380      	cbz	r0, 800563a <_puts_r+0x9a>
 80055d8:	f04f 35ff 	mov.w	r5, #4294967295
 80055dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055de:	07da      	lsls	r2, r3, #31
 80055e0:	d405      	bmi.n	80055ee <_puts_r+0x4e>
 80055e2:	89a3      	ldrh	r3, [r4, #12]
 80055e4:	059b      	lsls	r3, r3, #22
 80055e6:	d402      	bmi.n	80055ee <_puts_r+0x4e>
 80055e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ea:	f000 f9e5 	bl	80059b8 <__retarget_lock_release_recursive>
 80055ee:	4628      	mov	r0, r5
 80055f0:	bd70      	pop	{r4, r5, r6, pc}
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	da04      	bge.n	8005600 <_puts_r+0x60>
 80055f6:	69a2      	ldr	r2, [r4, #24]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	dc17      	bgt.n	800562c <_puts_r+0x8c>
 80055fc:	290a      	cmp	r1, #10
 80055fe:	d015      	beq.n	800562c <_puts_r+0x8c>
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	6022      	str	r2, [r4, #0]
 8005606:	7019      	strb	r1, [r3, #0]
 8005608:	68a3      	ldr	r3, [r4, #8]
 800560a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800560e:	3b01      	subs	r3, #1
 8005610:	60a3      	str	r3, [r4, #8]
 8005612:	2900      	cmp	r1, #0
 8005614:	d1ed      	bne.n	80055f2 <_puts_r+0x52>
 8005616:	2b00      	cmp	r3, #0
 8005618:	da11      	bge.n	800563e <_puts_r+0x9e>
 800561a:	4622      	mov	r2, r4
 800561c:	210a      	movs	r1, #10
 800561e:	4628      	mov	r0, r5
 8005620:	f000 f85f 	bl	80056e2 <__swbuf_r>
 8005624:	3001      	adds	r0, #1
 8005626:	d0d7      	beq.n	80055d8 <_puts_r+0x38>
 8005628:	250a      	movs	r5, #10
 800562a:	e7d7      	b.n	80055dc <_puts_r+0x3c>
 800562c:	4622      	mov	r2, r4
 800562e:	4628      	mov	r0, r5
 8005630:	f000 f857 	bl	80056e2 <__swbuf_r>
 8005634:	3001      	adds	r0, #1
 8005636:	d1e7      	bne.n	8005608 <_puts_r+0x68>
 8005638:	e7ce      	b.n	80055d8 <_puts_r+0x38>
 800563a:	3e01      	subs	r6, #1
 800563c:	e7e4      	b.n	8005608 <_puts_r+0x68>
 800563e:	6823      	ldr	r3, [r4, #0]
 8005640:	1c5a      	adds	r2, r3, #1
 8005642:	6022      	str	r2, [r4, #0]
 8005644:	220a      	movs	r2, #10
 8005646:	701a      	strb	r2, [r3, #0]
 8005648:	e7ee      	b.n	8005628 <_puts_r+0x88>
	...

0800564c <puts>:
 800564c:	4b02      	ldr	r3, [pc, #8]	@ (8005658 <puts+0xc>)
 800564e:	4601      	mov	r1, r0
 8005650:	6818      	ldr	r0, [r3, #0]
 8005652:	f7ff bfa5 	b.w	80055a0 <_puts_r>
 8005656:	bf00      	nop
 8005658:	20000090 	.word	0x20000090

0800565c <__sread>:
 800565c:	b510      	push	{r4, lr}
 800565e:	460c      	mov	r4, r1
 8005660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005664:	f000 f958 	bl	8005918 <_read_r>
 8005668:	2800      	cmp	r0, #0
 800566a:	bfab      	itete	ge
 800566c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800566e:	89a3      	ldrhlt	r3, [r4, #12]
 8005670:	181b      	addge	r3, r3, r0
 8005672:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005676:	bfac      	ite	ge
 8005678:	6563      	strge	r3, [r4, #84]	@ 0x54
 800567a:	81a3      	strhlt	r3, [r4, #12]
 800567c:	bd10      	pop	{r4, pc}

0800567e <__swrite>:
 800567e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005682:	461f      	mov	r7, r3
 8005684:	898b      	ldrh	r3, [r1, #12]
 8005686:	05db      	lsls	r3, r3, #23
 8005688:	4605      	mov	r5, r0
 800568a:	460c      	mov	r4, r1
 800568c:	4616      	mov	r6, r2
 800568e:	d505      	bpl.n	800569c <__swrite+0x1e>
 8005690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005694:	2302      	movs	r3, #2
 8005696:	2200      	movs	r2, #0
 8005698:	f000 f92c 	bl	80058f4 <_lseek_r>
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056a6:	81a3      	strh	r3, [r4, #12]
 80056a8:	4632      	mov	r2, r6
 80056aa:	463b      	mov	r3, r7
 80056ac:	4628      	mov	r0, r5
 80056ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056b2:	f000 b943 	b.w	800593c <_write_r>

080056b6 <__sseek>:
 80056b6:	b510      	push	{r4, lr}
 80056b8:	460c      	mov	r4, r1
 80056ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056be:	f000 f919 	bl	80058f4 <_lseek_r>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	89a3      	ldrh	r3, [r4, #12]
 80056c6:	bf15      	itete	ne
 80056c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056d2:	81a3      	strheq	r3, [r4, #12]
 80056d4:	bf18      	it	ne
 80056d6:	81a3      	strhne	r3, [r4, #12]
 80056d8:	bd10      	pop	{r4, pc}

080056da <__sclose>:
 80056da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056de:	f000 b8f9 	b.w	80058d4 <_close_r>

080056e2 <__swbuf_r>:
 80056e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056e4:	460e      	mov	r6, r1
 80056e6:	4614      	mov	r4, r2
 80056e8:	4605      	mov	r5, r0
 80056ea:	b118      	cbz	r0, 80056f4 <__swbuf_r+0x12>
 80056ec:	6a03      	ldr	r3, [r0, #32]
 80056ee:	b90b      	cbnz	r3, 80056f4 <__swbuf_r+0x12>
 80056f0:	f7ff ff20 	bl	8005534 <__sinit>
 80056f4:	69a3      	ldr	r3, [r4, #24]
 80056f6:	60a3      	str	r3, [r4, #8]
 80056f8:	89a3      	ldrh	r3, [r4, #12]
 80056fa:	071a      	lsls	r2, r3, #28
 80056fc:	d501      	bpl.n	8005702 <__swbuf_r+0x20>
 80056fe:	6923      	ldr	r3, [r4, #16]
 8005700:	b943      	cbnz	r3, 8005714 <__swbuf_r+0x32>
 8005702:	4621      	mov	r1, r4
 8005704:	4628      	mov	r0, r5
 8005706:	f000 f82b 	bl	8005760 <__swsetup_r>
 800570a:	b118      	cbz	r0, 8005714 <__swbuf_r+0x32>
 800570c:	f04f 37ff 	mov.w	r7, #4294967295
 8005710:	4638      	mov	r0, r7
 8005712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005714:	6823      	ldr	r3, [r4, #0]
 8005716:	6922      	ldr	r2, [r4, #16]
 8005718:	1a98      	subs	r0, r3, r2
 800571a:	6963      	ldr	r3, [r4, #20]
 800571c:	b2f6      	uxtb	r6, r6
 800571e:	4283      	cmp	r3, r0
 8005720:	4637      	mov	r7, r6
 8005722:	dc05      	bgt.n	8005730 <__swbuf_r+0x4e>
 8005724:	4621      	mov	r1, r4
 8005726:	4628      	mov	r0, r5
 8005728:	f000 faf2 	bl	8005d10 <_fflush_r>
 800572c:	2800      	cmp	r0, #0
 800572e:	d1ed      	bne.n	800570c <__swbuf_r+0x2a>
 8005730:	68a3      	ldr	r3, [r4, #8]
 8005732:	3b01      	subs	r3, #1
 8005734:	60a3      	str	r3, [r4, #8]
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	1c5a      	adds	r2, r3, #1
 800573a:	6022      	str	r2, [r4, #0]
 800573c:	701e      	strb	r6, [r3, #0]
 800573e:	6962      	ldr	r2, [r4, #20]
 8005740:	1c43      	adds	r3, r0, #1
 8005742:	429a      	cmp	r2, r3
 8005744:	d004      	beq.n	8005750 <__swbuf_r+0x6e>
 8005746:	89a3      	ldrh	r3, [r4, #12]
 8005748:	07db      	lsls	r3, r3, #31
 800574a:	d5e1      	bpl.n	8005710 <__swbuf_r+0x2e>
 800574c:	2e0a      	cmp	r6, #10
 800574e:	d1df      	bne.n	8005710 <__swbuf_r+0x2e>
 8005750:	4621      	mov	r1, r4
 8005752:	4628      	mov	r0, r5
 8005754:	f000 fadc 	bl	8005d10 <_fflush_r>
 8005758:	2800      	cmp	r0, #0
 800575a:	d0d9      	beq.n	8005710 <__swbuf_r+0x2e>
 800575c:	e7d6      	b.n	800570c <__swbuf_r+0x2a>
	...

08005760 <__swsetup_r>:
 8005760:	b538      	push	{r3, r4, r5, lr}
 8005762:	4b29      	ldr	r3, [pc, #164]	@ (8005808 <__swsetup_r+0xa8>)
 8005764:	4605      	mov	r5, r0
 8005766:	6818      	ldr	r0, [r3, #0]
 8005768:	460c      	mov	r4, r1
 800576a:	b118      	cbz	r0, 8005774 <__swsetup_r+0x14>
 800576c:	6a03      	ldr	r3, [r0, #32]
 800576e:	b90b      	cbnz	r3, 8005774 <__swsetup_r+0x14>
 8005770:	f7ff fee0 	bl	8005534 <__sinit>
 8005774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005778:	0719      	lsls	r1, r3, #28
 800577a:	d422      	bmi.n	80057c2 <__swsetup_r+0x62>
 800577c:	06da      	lsls	r2, r3, #27
 800577e:	d407      	bmi.n	8005790 <__swsetup_r+0x30>
 8005780:	2209      	movs	r2, #9
 8005782:	602a      	str	r2, [r5, #0]
 8005784:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005788:	81a3      	strh	r3, [r4, #12]
 800578a:	f04f 30ff 	mov.w	r0, #4294967295
 800578e:	e033      	b.n	80057f8 <__swsetup_r+0x98>
 8005790:	0758      	lsls	r0, r3, #29
 8005792:	d512      	bpl.n	80057ba <__swsetup_r+0x5a>
 8005794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005796:	b141      	cbz	r1, 80057aa <__swsetup_r+0x4a>
 8005798:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800579c:	4299      	cmp	r1, r3
 800579e:	d002      	beq.n	80057a6 <__swsetup_r+0x46>
 80057a0:	4628      	mov	r0, r5
 80057a2:	f000 f931 	bl	8005a08 <_free_r>
 80057a6:	2300      	movs	r3, #0
 80057a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80057aa:	89a3      	ldrh	r3, [r4, #12]
 80057ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057b0:	81a3      	strh	r3, [r4, #12]
 80057b2:	2300      	movs	r3, #0
 80057b4:	6063      	str	r3, [r4, #4]
 80057b6:	6923      	ldr	r3, [r4, #16]
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	89a3      	ldrh	r3, [r4, #12]
 80057bc:	f043 0308 	orr.w	r3, r3, #8
 80057c0:	81a3      	strh	r3, [r4, #12]
 80057c2:	6923      	ldr	r3, [r4, #16]
 80057c4:	b94b      	cbnz	r3, 80057da <__swsetup_r+0x7a>
 80057c6:	89a3      	ldrh	r3, [r4, #12]
 80057c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d0:	d003      	beq.n	80057da <__swsetup_r+0x7a>
 80057d2:	4621      	mov	r1, r4
 80057d4:	4628      	mov	r0, r5
 80057d6:	f000 fafb 	bl	8005dd0 <__smakebuf_r>
 80057da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057de:	f013 0201 	ands.w	r2, r3, #1
 80057e2:	d00a      	beq.n	80057fa <__swsetup_r+0x9a>
 80057e4:	2200      	movs	r2, #0
 80057e6:	60a2      	str	r2, [r4, #8]
 80057e8:	6962      	ldr	r2, [r4, #20]
 80057ea:	4252      	negs	r2, r2
 80057ec:	61a2      	str	r2, [r4, #24]
 80057ee:	6922      	ldr	r2, [r4, #16]
 80057f0:	b942      	cbnz	r2, 8005804 <__swsetup_r+0xa4>
 80057f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057f6:	d1c5      	bne.n	8005784 <__swsetup_r+0x24>
 80057f8:	bd38      	pop	{r3, r4, r5, pc}
 80057fa:	0799      	lsls	r1, r3, #30
 80057fc:	bf58      	it	pl
 80057fe:	6962      	ldrpl	r2, [r4, #20]
 8005800:	60a2      	str	r2, [r4, #8]
 8005802:	e7f4      	b.n	80057ee <__swsetup_r+0x8e>
 8005804:	2000      	movs	r0, #0
 8005806:	e7f7      	b.n	80057f8 <__swsetup_r+0x98>
 8005808:	20000090 	.word	0x20000090

0800580c <memset>:
 800580c:	4402      	add	r2, r0
 800580e:	4603      	mov	r3, r0
 8005810:	4293      	cmp	r3, r2
 8005812:	d100      	bne.n	8005816 <memset+0xa>
 8005814:	4770      	bx	lr
 8005816:	f803 1b01 	strb.w	r1, [r3], #1
 800581a:	e7f9      	b.n	8005810 <memset+0x4>

0800581c <strtok>:
 800581c:	4b16      	ldr	r3, [pc, #88]	@ (8005878 <strtok+0x5c>)
 800581e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005822:	681f      	ldr	r7, [r3, #0]
 8005824:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005826:	4605      	mov	r5, r0
 8005828:	460e      	mov	r6, r1
 800582a:	b9ec      	cbnz	r4, 8005868 <strtok+0x4c>
 800582c:	2050      	movs	r0, #80	@ 0x50
 800582e:	f000 f935 	bl	8005a9c <malloc>
 8005832:	4602      	mov	r2, r0
 8005834:	6478      	str	r0, [r7, #68]	@ 0x44
 8005836:	b920      	cbnz	r0, 8005842 <strtok+0x26>
 8005838:	4b10      	ldr	r3, [pc, #64]	@ (800587c <strtok+0x60>)
 800583a:	4811      	ldr	r0, [pc, #68]	@ (8005880 <strtok+0x64>)
 800583c:	215b      	movs	r1, #91	@ 0x5b
 800583e:	f000 f8c5 	bl	80059cc <__assert_func>
 8005842:	e9c0 4400 	strd	r4, r4, [r0]
 8005846:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800584a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800584e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005852:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005856:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800585a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800585e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005862:	6184      	str	r4, [r0, #24]
 8005864:	7704      	strb	r4, [r0, #28]
 8005866:	6244      	str	r4, [r0, #36]	@ 0x24
 8005868:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	2301      	movs	r3, #1
 8005870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005874:	f000 b806 	b.w	8005884 <__strtok_r>
 8005878:	20000090 	.word	0x20000090
 800587c:	08006b29 	.word	0x08006b29
 8005880:	08006b40 	.word	0x08006b40

08005884 <__strtok_r>:
 8005884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005886:	4604      	mov	r4, r0
 8005888:	b908      	cbnz	r0, 800588e <__strtok_r+0xa>
 800588a:	6814      	ldr	r4, [r2, #0]
 800588c:	b144      	cbz	r4, 80058a0 <__strtok_r+0x1c>
 800588e:	4620      	mov	r0, r4
 8005890:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005894:	460f      	mov	r7, r1
 8005896:	f817 6b01 	ldrb.w	r6, [r7], #1
 800589a:	b91e      	cbnz	r6, 80058a4 <__strtok_r+0x20>
 800589c:	b965      	cbnz	r5, 80058b8 <__strtok_r+0x34>
 800589e:	6015      	str	r5, [r2, #0]
 80058a0:	2000      	movs	r0, #0
 80058a2:	e005      	b.n	80058b0 <__strtok_r+0x2c>
 80058a4:	42b5      	cmp	r5, r6
 80058a6:	d1f6      	bne.n	8005896 <__strtok_r+0x12>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1f0      	bne.n	800588e <__strtok_r+0xa>
 80058ac:	6014      	str	r4, [r2, #0]
 80058ae:	7003      	strb	r3, [r0, #0]
 80058b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058b2:	461c      	mov	r4, r3
 80058b4:	e00c      	b.n	80058d0 <__strtok_r+0x4c>
 80058b6:	b91d      	cbnz	r5, 80058c0 <__strtok_r+0x3c>
 80058b8:	4627      	mov	r7, r4
 80058ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80058be:	460e      	mov	r6, r1
 80058c0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80058c4:	42ab      	cmp	r3, r5
 80058c6:	d1f6      	bne.n	80058b6 <__strtok_r+0x32>
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0f2      	beq.n	80058b2 <__strtok_r+0x2e>
 80058cc:	2300      	movs	r3, #0
 80058ce:	703b      	strb	r3, [r7, #0]
 80058d0:	6014      	str	r4, [r2, #0]
 80058d2:	e7ed      	b.n	80058b0 <__strtok_r+0x2c>

080058d4 <_close_r>:
 80058d4:	b538      	push	{r3, r4, r5, lr}
 80058d6:	4d06      	ldr	r5, [pc, #24]	@ (80058f0 <_close_r+0x1c>)
 80058d8:	2300      	movs	r3, #0
 80058da:	4604      	mov	r4, r0
 80058dc:	4608      	mov	r0, r1
 80058de:	602b      	str	r3, [r5, #0]
 80058e0:	f7fb fd4a 	bl	8001378 <_close>
 80058e4:	1c43      	adds	r3, r0, #1
 80058e6:	d102      	bne.n	80058ee <_close_r+0x1a>
 80058e8:	682b      	ldr	r3, [r5, #0]
 80058ea:	b103      	cbz	r3, 80058ee <_close_r+0x1a>
 80058ec:	6023      	str	r3, [r4, #0]
 80058ee:	bd38      	pop	{r3, r4, r5, pc}
 80058f0:	2001346c 	.word	0x2001346c

080058f4 <_lseek_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4d07      	ldr	r5, [pc, #28]	@ (8005914 <_lseek_r+0x20>)
 80058f8:	4604      	mov	r4, r0
 80058fa:	4608      	mov	r0, r1
 80058fc:	4611      	mov	r1, r2
 80058fe:	2200      	movs	r2, #0
 8005900:	602a      	str	r2, [r5, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	f7fb fd6b 	bl	80013de <_lseek>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d102      	bne.n	8005912 <_lseek_r+0x1e>
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	b103      	cbz	r3, 8005912 <_lseek_r+0x1e>
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	bd38      	pop	{r3, r4, r5, pc}
 8005914:	2001346c 	.word	0x2001346c

08005918 <_read_r>:
 8005918:	b538      	push	{r3, r4, r5, lr}
 800591a:	4d07      	ldr	r5, [pc, #28]	@ (8005938 <_read_r+0x20>)
 800591c:	4604      	mov	r4, r0
 800591e:	4608      	mov	r0, r1
 8005920:	4611      	mov	r1, r2
 8005922:	2200      	movs	r2, #0
 8005924:	602a      	str	r2, [r5, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	f7fb fced 	bl	8001306 <_read>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d102      	bne.n	8005936 <_read_r+0x1e>
 8005930:	682b      	ldr	r3, [r5, #0]
 8005932:	b103      	cbz	r3, 8005936 <_read_r+0x1e>
 8005934:	6023      	str	r3, [r4, #0]
 8005936:	bd38      	pop	{r3, r4, r5, pc}
 8005938:	2001346c 	.word	0x2001346c

0800593c <_write_r>:
 800593c:	b538      	push	{r3, r4, r5, lr}
 800593e:	4d07      	ldr	r5, [pc, #28]	@ (800595c <_write_r+0x20>)
 8005940:	4604      	mov	r4, r0
 8005942:	4608      	mov	r0, r1
 8005944:	4611      	mov	r1, r2
 8005946:	2200      	movs	r2, #0
 8005948:	602a      	str	r2, [r5, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	f7fb fcf8 	bl	8001340 <_write>
 8005950:	1c43      	adds	r3, r0, #1
 8005952:	d102      	bne.n	800595a <_write_r+0x1e>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	b103      	cbz	r3, 800595a <_write_r+0x1e>
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	2001346c 	.word	0x2001346c

08005960 <__errno>:
 8005960:	4b01      	ldr	r3, [pc, #4]	@ (8005968 <__errno+0x8>)
 8005962:	6818      	ldr	r0, [r3, #0]
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	20000090 	.word	0x20000090

0800596c <__libc_init_array>:
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4d0d      	ldr	r5, [pc, #52]	@ (80059a4 <__libc_init_array+0x38>)
 8005970:	4c0d      	ldr	r4, [pc, #52]	@ (80059a8 <__libc_init_array+0x3c>)
 8005972:	1b64      	subs	r4, r4, r5
 8005974:	10a4      	asrs	r4, r4, #2
 8005976:	2600      	movs	r6, #0
 8005978:	42a6      	cmp	r6, r4
 800597a:	d109      	bne.n	8005990 <__libc_init_array+0x24>
 800597c:	4d0b      	ldr	r5, [pc, #44]	@ (80059ac <__libc_init_array+0x40>)
 800597e:	4c0c      	ldr	r4, [pc, #48]	@ (80059b0 <__libc_init_array+0x44>)
 8005980:	f000 fdac 	bl	80064dc <_init>
 8005984:	1b64      	subs	r4, r4, r5
 8005986:	10a4      	asrs	r4, r4, #2
 8005988:	2600      	movs	r6, #0
 800598a:	42a6      	cmp	r6, r4
 800598c:	d105      	bne.n	800599a <__libc_init_array+0x2e>
 800598e:	bd70      	pop	{r4, r5, r6, pc}
 8005990:	f855 3b04 	ldr.w	r3, [r5], #4
 8005994:	4798      	blx	r3
 8005996:	3601      	adds	r6, #1
 8005998:	e7ee      	b.n	8005978 <__libc_init_array+0xc>
 800599a:	f855 3b04 	ldr.w	r3, [r5], #4
 800599e:	4798      	blx	r3
 80059a0:	3601      	adds	r6, #1
 80059a2:	e7f2      	b.n	800598a <__libc_init_array+0x1e>
 80059a4:	08006c14 	.word	0x08006c14
 80059a8:	08006c14 	.word	0x08006c14
 80059ac:	08006c14 	.word	0x08006c14
 80059b0:	08006c18 	.word	0x08006c18

080059b4 <__retarget_lock_init_recursive>:
 80059b4:	4770      	bx	lr

080059b6 <__retarget_lock_acquire_recursive>:
 80059b6:	4770      	bx	lr

080059b8 <__retarget_lock_release_recursive>:
 80059b8:	4770      	bx	lr

080059ba <strcpy>:
 80059ba:	4603      	mov	r3, r0
 80059bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059c0:	f803 2b01 	strb.w	r2, [r3], #1
 80059c4:	2a00      	cmp	r2, #0
 80059c6:	d1f9      	bne.n	80059bc <strcpy+0x2>
 80059c8:	4770      	bx	lr
	...

080059cc <__assert_func>:
 80059cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059ce:	4614      	mov	r4, r2
 80059d0:	461a      	mov	r2, r3
 80059d2:	4b09      	ldr	r3, [pc, #36]	@ (80059f8 <__assert_func+0x2c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4605      	mov	r5, r0
 80059d8:	68d8      	ldr	r0, [r3, #12]
 80059da:	b14c      	cbz	r4, 80059f0 <__assert_func+0x24>
 80059dc:	4b07      	ldr	r3, [pc, #28]	@ (80059fc <__assert_func+0x30>)
 80059de:	9100      	str	r1, [sp, #0]
 80059e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80059e4:	4906      	ldr	r1, [pc, #24]	@ (8005a00 <__assert_func+0x34>)
 80059e6:	462b      	mov	r3, r5
 80059e8:	f000 f9ba 	bl	8005d60 <fiprintf>
 80059ec:	f000 fa5e 	bl	8005eac <abort>
 80059f0:	4b04      	ldr	r3, [pc, #16]	@ (8005a04 <__assert_func+0x38>)
 80059f2:	461c      	mov	r4, r3
 80059f4:	e7f3      	b.n	80059de <__assert_func+0x12>
 80059f6:	bf00      	nop
 80059f8:	20000090 	.word	0x20000090
 80059fc:	08006b9a 	.word	0x08006b9a
 8005a00:	08006ba7 	.word	0x08006ba7
 8005a04:	08006bd5 	.word	0x08006bd5

08005a08 <_free_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4605      	mov	r5, r0
 8005a0c:	2900      	cmp	r1, #0
 8005a0e:	d041      	beq.n	8005a94 <_free_r+0x8c>
 8005a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a14:	1f0c      	subs	r4, r1, #4
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	bfb8      	it	lt
 8005a1a:	18e4      	addlt	r4, r4, r3
 8005a1c:	f000 f8e8 	bl	8005bf0 <__malloc_lock>
 8005a20:	4a1d      	ldr	r2, [pc, #116]	@ (8005a98 <_free_r+0x90>)
 8005a22:	6813      	ldr	r3, [r2, #0]
 8005a24:	b933      	cbnz	r3, 8005a34 <_free_r+0x2c>
 8005a26:	6063      	str	r3, [r4, #4]
 8005a28:	6014      	str	r4, [r2, #0]
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a30:	f000 b8e4 	b.w	8005bfc <__malloc_unlock>
 8005a34:	42a3      	cmp	r3, r4
 8005a36:	d908      	bls.n	8005a4a <_free_r+0x42>
 8005a38:	6820      	ldr	r0, [r4, #0]
 8005a3a:	1821      	adds	r1, r4, r0
 8005a3c:	428b      	cmp	r3, r1
 8005a3e:	bf01      	itttt	eq
 8005a40:	6819      	ldreq	r1, [r3, #0]
 8005a42:	685b      	ldreq	r3, [r3, #4]
 8005a44:	1809      	addeq	r1, r1, r0
 8005a46:	6021      	streq	r1, [r4, #0]
 8005a48:	e7ed      	b.n	8005a26 <_free_r+0x1e>
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	b10b      	cbz	r3, 8005a54 <_free_r+0x4c>
 8005a50:	42a3      	cmp	r3, r4
 8005a52:	d9fa      	bls.n	8005a4a <_free_r+0x42>
 8005a54:	6811      	ldr	r1, [r2, #0]
 8005a56:	1850      	adds	r0, r2, r1
 8005a58:	42a0      	cmp	r0, r4
 8005a5a:	d10b      	bne.n	8005a74 <_free_r+0x6c>
 8005a5c:	6820      	ldr	r0, [r4, #0]
 8005a5e:	4401      	add	r1, r0
 8005a60:	1850      	adds	r0, r2, r1
 8005a62:	4283      	cmp	r3, r0
 8005a64:	6011      	str	r1, [r2, #0]
 8005a66:	d1e0      	bne.n	8005a2a <_free_r+0x22>
 8005a68:	6818      	ldr	r0, [r3, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	6053      	str	r3, [r2, #4]
 8005a6e:	4408      	add	r0, r1
 8005a70:	6010      	str	r0, [r2, #0]
 8005a72:	e7da      	b.n	8005a2a <_free_r+0x22>
 8005a74:	d902      	bls.n	8005a7c <_free_r+0x74>
 8005a76:	230c      	movs	r3, #12
 8005a78:	602b      	str	r3, [r5, #0]
 8005a7a:	e7d6      	b.n	8005a2a <_free_r+0x22>
 8005a7c:	6820      	ldr	r0, [r4, #0]
 8005a7e:	1821      	adds	r1, r4, r0
 8005a80:	428b      	cmp	r3, r1
 8005a82:	bf04      	itt	eq
 8005a84:	6819      	ldreq	r1, [r3, #0]
 8005a86:	685b      	ldreq	r3, [r3, #4]
 8005a88:	6063      	str	r3, [r4, #4]
 8005a8a:	bf04      	itt	eq
 8005a8c:	1809      	addeq	r1, r1, r0
 8005a8e:	6021      	streq	r1, [r4, #0]
 8005a90:	6054      	str	r4, [r2, #4]
 8005a92:	e7ca      	b.n	8005a2a <_free_r+0x22>
 8005a94:	bd38      	pop	{r3, r4, r5, pc}
 8005a96:	bf00      	nop
 8005a98:	20013478 	.word	0x20013478

08005a9c <malloc>:
 8005a9c:	4b02      	ldr	r3, [pc, #8]	@ (8005aa8 <malloc+0xc>)
 8005a9e:	4601      	mov	r1, r0
 8005aa0:	6818      	ldr	r0, [r3, #0]
 8005aa2:	f000 b825 	b.w	8005af0 <_malloc_r>
 8005aa6:	bf00      	nop
 8005aa8:	20000090 	.word	0x20000090

08005aac <sbrk_aligned>:
 8005aac:	b570      	push	{r4, r5, r6, lr}
 8005aae:	4e0f      	ldr	r6, [pc, #60]	@ (8005aec <sbrk_aligned+0x40>)
 8005ab0:	460c      	mov	r4, r1
 8005ab2:	6831      	ldr	r1, [r6, #0]
 8005ab4:	4605      	mov	r5, r0
 8005ab6:	b911      	cbnz	r1, 8005abe <sbrk_aligned+0x12>
 8005ab8:	f000 f9e8 	bl	8005e8c <_sbrk_r>
 8005abc:	6030      	str	r0, [r6, #0]
 8005abe:	4621      	mov	r1, r4
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	f000 f9e3 	bl	8005e8c <_sbrk_r>
 8005ac6:	1c43      	adds	r3, r0, #1
 8005ac8:	d103      	bne.n	8005ad2 <sbrk_aligned+0x26>
 8005aca:	f04f 34ff 	mov.w	r4, #4294967295
 8005ace:	4620      	mov	r0, r4
 8005ad0:	bd70      	pop	{r4, r5, r6, pc}
 8005ad2:	1cc4      	adds	r4, r0, #3
 8005ad4:	f024 0403 	bic.w	r4, r4, #3
 8005ad8:	42a0      	cmp	r0, r4
 8005ada:	d0f8      	beq.n	8005ace <sbrk_aligned+0x22>
 8005adc:	1a21      	subs	r1, r4, r0
 8005ade:	4628      	mov	r0, r5
 8005ae0:	f000 f9d4 	bl	8005e8c <_sbrk_r>
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d1f2      	bne.n	8005ace <sbrk_aligned+0x22>
 8005ae8:	e7ef      	b.n	8005aca <sbrk_aligned+0x1e>
 8005aea:	bf00      	nop
 8005aec:	20013474 	.word	0x20013474

08005af0 <_malloc_r>:
 8005af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005af4:	1ccd      	adds	r5, r1, #3
 8005af6:	f025 0503 	bic.w	r5, r5, #3
 8005afa:	3508      	adds	r5, #8
 8005afc:	2d0c      	cmp	r5, #12
 8005afe:	bf38      	it	cc
 8005b00:	250c      	movcc	r5, #12
 8005b02:	2d00      	cmp	r5, #0
 8005b04:	4606      	mov	r6, r0
 8005b06:	db01      	blt.n	8005b0c <_malloc_r+0x1c>
 8005b08:	42a9      	cmp	r1, r5
 8005b0a:	d904      	bls.n	8005b16 <_malloc_r+0x26>
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	6033      	str	r3, [r6, #0]
 8005b10:	2000      	movs	r0, #0
 8005b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005bec <_malloc_r+0xfc>
 8005b1a:	f000 f869 	bl	8005bf0 <__malloc_lock>
 8005b1e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b22:	461c      	mov	r4, r3
 8005b24:	bb44      	cbnz	r4, 8005b78 <_malloc_r+0x88>
 8005b26:	4629      	mov	r1, r5
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7ff ffbf 	bl	8005aac <sbrk_aligned>
 8005b2e:	1c43      	adds	r3, r0, #1
 8005b30:	4604      	mov	r4, r0
 8005b32:	d158      	bne.n	8005be6 <_malloc_r+0xf6>
 8005b34:	f8d8 4000 	ldr.w	r4, [r8]
 8005b38:	4627      	mov	r7, r4
 8005b3a:	2f00      	cmp	r7, #0
 8005b3c:	d143      	bne.n	8005bc6 <_malloc_r+0xd6>
 8005b3e:	2c00      	cmp	r4, #0
 8005b40:	d04b      	beq.n	8005bda <_malloc_r+0xea>
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	4639      	mov	r1, r7
 8005b46:	4630      	mov	r0, r6
 8005b48:	eb04 0903 	add.w	r9, r4, r3
 8005b4c:	f000 f99e 	bl	8005e8c <_sbrk_r>
 8005b50:	4581      	cmp	r9, r0
 8005b52:	d142      	bne.n	8005bda <_malloc_r+0xea>
 8005b54:	6821      	ldr	r1, [r4, #0]
 8005b56:	1a6d      	subs	r5, r5, r1
 8005b58:	4629      	mov	r1, r5
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7ff ffa6 	bl	8005aac <sbrk_aligned>
 8005b60:	3001      	adds	r0, #1
 8005b62:	d03a      	beq.n	8005bda <_malloc_r+0xea>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	442b      	add	r3, r5
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	bb62      	cbnz	r2, 8005bcc <_malloc_r+0xdc>
 8005b72:	f8c8 7000 	str.w	r7, [r8]
 8005b76:	e00f      	b.n	8005b98 <_malloc_r+0xa8>
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	1b52      	subs	r2, r2, r5
 8005b7c:	d420      	bmi.n	8005bc0 <_malloc_r+0xd0>
 8005b7e:	2a0b      	cmp	r2, #11
 8005b80:	d917      	bls.n	8005bb2 <_malloc_r+0xc2>
 8005b82:	1961      	adds	r1, r4, r5
 8005b84:	42a3      	cmp	r3, r4
 8005b86:	6025      	str	r5, [r4, #0]
 8005b88:	bf18      	it	ne
 8005b8a:	6059      	strne	r1, [r3, #4]
 8005b8c:	6863      	ldr	r3, [r4, #4]
 8005b8e:	bf08      	it	eq
 8005b90:	f8c8 1000 	streq.w	r1, [r8]
 8005b94:	5162      	str	r2, [r4, r5]
 8005b96:	604b      	str	r3, [r1, #4]
 8005b98:	4630      	mov	r0, r6
 8005b9a:	f000 f82f 	bl	8005bfc <__malloc_unlock>
 8005b9e:	f104 000b 	add.w	r0, r4, #11
 8005ba2:	1d23      	adds	r3, r4, #4
 8005ba4:	f020 0007 	bic.w	r0, r0, #7
 8005ba8:	1ac2      	subs	r2, r0, r3
 8005baa:	bf1c      	itt	ne
 8005bac:	1a1b      	subne	r3, r3, r0
 8005bae:	50a3      	strne	r3, [r4, r2]
 8005bb0:	e7af      	b.n	8005b12 <_malloc_r+0x22>
 8005bb2:	6862      	ldr	r2, [r4, #4]
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	bf0c      	ite	eq
 8005bb8:	f8c8 2000 	streq.w	r2, [r8]
 8005bbc:	605a      	strne	r2, [r3, #4]
 8005bbe:	e7eb      	b.n	8005b98 <_malloc_r+0xa8>
 8005bc0:	4623      	mov	r3, r4
 8005bc2:	6864      	ldr	r4, [r4, #4]
 8005bc4:	e7ae      	b.n	8005b24 <_malloc_r+0x34>
 8005bc6:	463c      	mov	r4, r7
 8005bc8:	687f      	ldr	r7, [r7, #4]
 8005bca:	e7b6      	b.n	8005b3a <_malloc_r+0x4a>
 8005bcc:	461a      	mov	r2, r3
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	d1fb      	bne.n	8005bcc <_malloc_r+0xdc>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	6053      	str	r3, [r2, #4]
 8005bd8:	e7de      	b.n	8005b98 <_malloc_r+0xa8>
 8005bda:	230c      	movs	r3, #12
 8005bdc:	6033      	str	r3, [r6, #0]
 8005bde:	4630      	mov	r0, r6
 8005be0:	f000 f80c 	bl	8005bfc <__malloc_unlock>
 8005be4:	e794      	b.n	8005b10 <_malloc_r+0x20>
 8005be6:	6005      	str	r5, [r0, #0]
 8005be8:	e7d6      	b.n	8005b98 <_malloc_r+0xa8>
 8005bea:	bf00      	nop
 8005bec:	20013478 	.word	0x20013478

08005bf0 <__malloc_lock>:
 8005bf0:	4801      	ldr	r0, [pc, #4]	@ (8005bf8 <__malloc_lock+0x8>)
 8005bf2:	f7ff bee0 	b.w	80059b6 <__retarget_lock_acquire_recursive>
 8005bf6:	bf00      	nop
 8005bf8:	20013470 	.word	0x20013470

08005bfc <__malloc_unlock>:
 8005bfc:	4801      	ldr	r0, [pc, #4]	@ (8005c04 <__malloc_unlock+0x8>)
 8005bfe:	f7ff bedb 	b.w	80059b8 <__retarget_lock_release_recursive>
 8005c02:	bf00      	nop
 8005c04:	20013470 	.word	0x20013470

08005c08 <__sflush_r>:
 8005c08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c10:	0716      	lsls	r6, r2, #28
 8005c12:	4605      	mov	r5, r0
 8005c14:	460c      	mov	r4, r1
 8005c16:	d454      	bmi.n	8005cc2 <__sflush_r+0xba>
 8005c18:	684b      	ldr	r3, [r1, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	dc02      	bgt.n	8005c24 <__sflush_r+0x1c>
 8005c1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	dd48      	ble.n	8005cb6 <__sflush_r+0xae>
 8005c24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c26:	2e00      	cmp	r6, #0
 8005c28:	d045      	beq.n	8005cb6 <__sflush_r+0xae>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c30:	682f      	ldr	r7, [r5, #0]
 8005c32:	6a21      	ldr	r1, [r4, #32]
 8005c34:	602b      	str	r3, [r5, #0]
 8005c36:	d030      	beq.n	8005c9a <__sflush_r+0x92>
 8005c38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	0759      	lsls	r1, r3, #29
 8005c3e:	d505      	bpl.n	8005c4c <__sflush_r+0x44>
 8005c40:	6863      	ldr	r3, [r4, #4]
 8005c42:	1ad2      	subs	r2, r2, r3
 8005c44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c46:	b10b      	cbz	r3, 8005c4c <__sflush_r+0x44>
 8005c48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c4a:	1ad2      	subs	r2, r2, r3
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c50:	6a21      	ldr	r1, [r4, #32]
 8005c52:	4628      	mov	r0, r5
 8005c54:	47b0      	blx	r6
 8005c56:	1c43      	adds	r3, r0, #1
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	d106      	bne.n	8005c6a <__sflush_r+0x62>
 8005c5c:	6829      	ldr	r1, [r5, #0]
 8005c5e:	291d      	cmp	r1, #29
 8005c60:	d82b      	bhi.n	8005cba <__sflush_r+0xb2>
 8005c62:	4a2a      	ldr	r2, [pc, #168]	@ (8005d0c <__sflush_r+0x104>)
 8005c64:	40ca      	lsrs	r2, r1
 8005c66:	07d6      	lsls	r6, r2, #31
 8005c68:	d527      	bpl.n	8005cba <__sflush_r+0xb2>
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	6062      	str	r2, [r4, #4]
 8005c6e:	04d9      	lsls	r1, r3, #19
 8005c70:	6922      	ldr	r2, [r4, #16]
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	d504      	bpl.n	8005c80 <__sflush_r+0x78>
 8005c76:	1c42      	adds	r2, r0, #1
 8005c78:	d101      	bne.n	8005c7e <__sflush_r+0x76>
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	b903      	cbnz	r3, 8005c80 <__sflush_r+0x78>
 8005c7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c82:	602f      	str	r7, [r5, #0]
 8005c84:	b1b9      	cbz	r1, 8005cb6 <__sflush_r+0xae>
 8005c86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c8a:	4299      	cmp	r1, r3
 8005c8c:	d002      	beq.n	8005c94 <__sflush_r+0x8c>
 8005c8e:	4628      	mov	r0, r5
 8005c90:	f7ff feba 	bl	8005a08 <_free_r>
 8005c94:	2300      	movs	r3, #0
 8005c96:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c98:	e00d      	b.n	8005cb6 <__sflush_r+0xae>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b0      	blx	r6
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	1c50      	adds	r0, r2, #1
 8005ca4:	d1c9      	bne.n	8005c3a <__sflush_r+0x32>
 8005ca6:	682b      	ldr	r3, [r5, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d0c6      	beq.n	8005c3a <__sflush_r+0x32>
 8005cac:	2b1d      	cmp	r3, #29
 8005cae:	d001      	beq.n	8005cb4 <__sflush_r+0xac>
 8005cb0:	2b16      	cmp	r3, #22
 8005cb2:	d11e      	bne.n	8005cf2 <__sflush_r+0xea>
 8005cb4:	602f      	str	r7, [r5, #0]
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	e022      	b.n	8005d00 <__sflush_r+0xf8>
 8005cba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cbe:	b21b      	sxth	r3, r3
 8005cc0:	e01b      	b.n	8005cfa <__sflush_r+0xf2>
 8005cc2:	690f      	ldr	r7, [r1, #16]
 8005cc4:	2f00      	cmp	r7, #0
 8005cc6:	d0f6      	beq.n	8005cb6 <__sflush_r+0xae>
 8005cc8:	0793      	lsls	r3, r2, #30
 8005cca:	680e      	ldr	r6, [r1, #0]
 8005ccc:	bf08      	it	eq
 8005cce:	694b      	ldreq	r3, [r1, #20]
 8005cd0:	600f      	str	r7, [r1, #0]
 8005cd2:	bf18      	it	ne
 8005cd4:	2300      	movne	r3, #0
 8005cd6:	eba6 0807 	sub.w	r8, r6, r7
 8005cda:	608b      	str	r3, [r1, #8]
 8005cdc:	f1b8 0f00 	cmp.w	r8, #0
 8005ce0:	dde9      	ble.n	8005cb6 <__sflush_r+0xae>
 8005ce2:	6a21      	ldr	r1, [r4, #32]
 8005ce4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ce6:	4643      	mov	r3, r8
 8005ce8:	463a      	mov	r2, r7
 8005cea:	4628      	mov	r0, r5
 8005cec:	47b0      	blx	r6
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	dc08      	bgt.n	8005d04 <__sflush_r+0xfc>
 8005cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cfa:	81a3      	strh	r3, [r4, #12]
 8005cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d04:	4407      	add	r7, r0
 8005d06:	eba8 0800 	sub.w	r8, r8, r0
 8005d0a:	e7e7      	b.n	8005cdc <__sflush_r+0xd4>
 8005d0c:	20400001 	.word	0x20400001

08005d10 <_fflush_r>:
 8005d10:	b538      	push	{r3, r4, r5, lr}
 8005d12:	690b      	ldr	r3, [r1, #16]
 8005d14:	4605      	mov	r5, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b913      	cbnz	r3, 8005d20 <_fflush_r+0x10>
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}
 8005d20:	b118      	cbz	r0, 8005d2a <_fflush_r+0x1a>
 8005d22:	6a03      	ldr	r3, [r0, #32]
 8005d24:	b90b      	cbnz	r3, 8005d2a <_fflush_r+0x1a>
 8005d26:	f7ff fc05 	bl	8005534 <__sinit>
 8005d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d0f3      	beq.n	8005d1a <_fflush_r+0xa>
 8005d32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d34:	07d0      	lsls	r0, r2, #31
 8005d36:	d404      	bmi.n	8005d42 <_fflush_r+0x32>
 8005d38:	0599      	lsls	r1, r3, #22
 8005d3a:	d402      	bmi.n	8005d42 <_fflush_r+0x32>
 8005d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d3e:	f7ff fe3a 	bl	80059b6 <__retarget_lock_acquire_recursive>
 8005d42:	4628      	mov	r0, r5
 8005d44:	4621      	mov	r1, r4
 8005d46:	f7ff ff5f 	bl	8005c08 <__sflush_r>
 8005d4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d4c:	07da      	lsls	r2, r3, #31
 8005d4e:	4605      	mov	r5, r0
 8005d50:	d4e4      	bmi.n	8005d1c <_fflush_r+0xc>
 8005d52:	89a3      	ldrh	r3, [r4, #12]
 8005d54:	059b      	lsls	r3, r3, #22
 8005d56:	d4e1      	bmi.n	8005d1c <_fflush_r+0xc>
 8005d58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d5a:	f7ff fe2d 	bl	80059b8 <__retarget_lock_release_recursive>
 8005d5e:	e7dd      	b.n	8005d1c <_fflush_r+0xc>

08005d60 <fiprintf>:
 8005d60:	b40e      	push	{r1, r2, r3}
 8005d62:	b503      	push	{r0, r1, lr}
 8005d64:	4601      	mov	r1, r0
 8005d66:	ab03      	add	r3, sp, #12
 8005d68:	4805      	ldr	r0, [pc, #20]	@ (8005d80 <fiprintf+0x20>)
 8005d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d6e:	6800      	ldr	r0, [r0, #0]
 8005d70:	9301      	str	r3, [sp, #4]
 8005d72:	f000 f8cb 	bl	8005f0c <_vfiprintf_r>
 8005d76:	b002      	add	sp, #8
 8005d78:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d7c:	b003      	add	sp, #12
 8005d7e:	4770      	bx	lr
 8005d80:	20000090 	.word	0x20000090

08005d84 <__swhatbuf_r>:
 8005d84:	b570      	push	{r4, r5, r6, lr}
 8005d86:	460c      	mov	r4, r1
 8005d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	b096      	sub	sp, #88	@ 0x58
 8005d90:	4615      	mov	r5, r2
 8005d92:	461e      	mov	r6, r3
 8005d94:	da0d      	bge.n	8005db2 <__swhatbuf_r+0x2e>
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005d9c:	f04f 0100 	mov.w	r1, #0
 8005da0:	bf14      	ite	ne
 8005da2:	2340      	movne	r3, #64	@ 0x40
 8005da4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005da8:	2000      	movs	r0, #0
 8005daa:	6031      	str	r1, [r6, #0]
 8005dac:	602b      	str	r3, [r5, #0]
 8005dae:	b016      	add	sp, #88	@ 0x58
 8005db0:	bd70      	pop	{r4, r5, r6, pc}
 8005db2:	466a      	mov	r2, sp
 8005db4:	f000 f848 	bl	8005e48 <_fstat_r>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	dbec      	blt.n	8005d96 <__swhatbuf_r+0x12>
 8005dbc:	9901      	ldr	r1, [sp, #4]
 8005dbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005dc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005dc6:	4259      	negs	r1, r3
 8005dc8:	4159      	adcs	r1, r3
 8005dca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005dce:	e7eb      	b.n	8005da8 <__swhatbuf_r+0x24>

08005dd0 <__smakebuf_r>:
 8005dd0:	898b      	ldrh	r3, [r1, #12]
 8005dd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dd4:	079d      	lsls	r5, r3, #30
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	d507      	bpl.n	8005dec <__smakebuf_r+0x1c>
 8005ddc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	2301      	movs	r3, #1
 8005de6:	6163      	str	r3, [r4, #20]
 8005de8:	b003      	add	sp, #12
 8005dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dec:	ab01      	add	r3, sp, #4
 8005dee:	466a      	mov	r2, sp
 8005df0:	f7ff ffc8 	bl	8005d84 <__swhatbuf_r>
 8005df4:	9f00      	ldr	r7, [sp, #0]
 8005df6:	4605      	mov	r5, r0
 8005df8:	4639      	mov	r1, r7
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	f7ff fe78 	bl	8005af0 <_malloc_r>
 8005e00:	b948      	cbnz	r0, 8005e16 <__smakebuf_r+0x46>
 8005e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e06:	059a      	lsls	r2, r3, #22
 8005e08:	d4ee      	bmi.n	8005de8 <__smakebuf_r+0x18>
 8005e0a:	f023 0303 	bic.w	r3, r3, #3
 8005e0e:	f043 0302 	orr.w	r3, r3, #2
 8005e12:	81a3      	strh	r3, [r4, #12]
 8005e14:	e7e2      	b.n	8005ddc <__smakebuf_r+0xc>
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	6020      	str	r0, [r4, #0]
 8005e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e1e:	81a3      	strh	r3, [r4, #12]
 8005e20:	9b01      	ldr	r3, [sp, #4]
 8005e22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e26:	b15b      	cbz	r3, 8005e40 <__smakebuf_r+0x70>
 8005e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e2c:	4630      	mov	r0, r6
 8005e2e:	f000 f81d 	bl	8005e6c <_isatty_r>
 8005e32:	b128      	cbz	r0, 8005e40 <__smakebuf_r+0x70>
 8005e34:	89a3      	ldrh	r3, [r4, #12]
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	f043 0301 	orr.w	r3, r3, #1
 8005e3e:	81a3      	strh	r3, [r4, #12]
 8005e40:	89a3      	ldrh	r3, [r4, #12]
 8005e42:	431d      	orrs	r5, r3
 8005e44:	81a5      	strh	r5, [r4, #12]
 8005e46:	e7cf      	b.n	8005de8 <__smakebuf_r+0x18>

08005e48 <_fstat_r>:
 8005e48:	b538      	push	{r3, r4, r5, lr}
 8005e4a:	4d07      	ldr	r5, [pc, #28]	@ (8005e68 <_fstat_r+0x20>)
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	4604      	mov	r4, r0
 8005e50:	4608      	mov	r0, r1
 8005e52:	4611      	mov	r1, r2
 8005e54:	602b      	str	r3, [r5, #0]
 8005e56:	f7fb faa7 	bl	80013a8 <_fstat>
 8005e5a:	1c43      	adds	r3, r0, #1
 8005e5c:	d102      	bne.n	8005e64 <_fstat_r+0x1c>
 8005e5e:	682b      	ldr	r3, [r5, #0]
 8005e60:	b103      	cbz	r3, 8005e64 <_fstat_r+0x1c>
 8005e62:	6023      	str	r3, [r4, #0]
 8005e64:	bd38      	pop	{r3, r4, r5, pc}
 8005e66:	bf00      	nop
 8005e68:	2001346c 	.word	0x2001346c

08005e6c <_isatty_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d06      	ldr	r5, [pc, #24]	@ (8005e88 <_isatty_r+0x1c>)
 8005e70:	2300      	movs	r3, #0
 8005e72:	4604      	mov	r4, r0
 8005e74:	4608      	mov	r0, r1
 8005e76:	602b      	str	r3, [r5, #0]
 8005e78:	f7fb faa6 	bl	80013c8 <_isatty>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d102      	bne.n	8005e86 <_isatty_r+0x1a>
 8005e80:	682b      	ldr	r3, [r5, #0]
 8005e82:	b103      	cbz	r3, 8005e86 <_isatty_r+0x1a>
 8005e84:	6023      	str	r3, [r4, #0]
 8005e86:	bd38      	pop	{r3, r4, r5, pc}
 8005e88:	2001346c 	.word	0x2001346c

08005e8c <_sbrk_r>:
 8005e8c:	b538      	push	{r3, r4, r5, lr}
 8005e8e:	4d06      	ldr	r5, [pc, #24]	@ (8005ea8 <_sbrk_r+0x1c>)
 8005e90:	2300      	movs	r3, #0
 8005e92:	4604      	mov	r4, r0
 8005e94:	4608      	mov	r0, r1
 8005e96:	602b      	str	r3, [r5, #0]
 8005e98:	f7fb faae 	bl	80013f8 <_sbrk>
 8005e9c:	1c43      	adds	r3, r0, #1
 8005e9e:	d102      	bne.n	8005ea6 <_sbrk_r+0x1a>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	b103      	cbz	r3, 8005ea6 <_sbrk_r+0x1a>
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	bd38      	pop	{r3, r4, r5, pc}
 8005ea8:	2001346c 	.word	0x2001346c

08005eac <abort>:
 8005eac:	b508      	push	{r3, lr}
 8005eae:	2006      	movs	r0, #6
 8005eb0:	f000 faf8 	bl	80064a4 <raise>
 8005eb4:	2001      	movs	r0, #1
 8005eb6:	f7fb fa1b 	bl	80012f0 <_exit>

08005eba <__sfputc_r>:
 8005eba:	6893      	ldr	r3, [r2, #8]
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	b410      	push	{r4}
 8005ec2:	6093      	str	r3, [r2, #8]
 8005ec4:	da08      	bge.n	8005ed8 <__sfputc_r+0x1e>
 8005ec6:	6994      	ldr	r4, [r2, #24]
 8005ec8:	42a3      	cmp	r3, r4
 8005eca:	db01      	blt.n	8005ed0 <__sfputc_r+0x16>
 8005ecc:	290a      	cmp	r1, #10
 8005ece:	d103      	bne.n	8005ed8 <__sfputc_r+0x1e>
 8005ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ed4:	f7ff bc05 	b.w	80056e2 <__swbuf_r>
 8005ed8:	6813      	ldr	r3, [r2, #0]
 8005eda:	1c58      	adds	r0, r3, #1
 8005edc:	6010      	str	r0, [r2, #0]
 8005ede:	7019      	strb	r1, [r3, #0]
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <__sfputs_r>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	4606      	mov	r6, r0
 8005eec:	460f      	mov	r7, r1
 8005eee:	4614      	mov	r4, r2
 8005ef0:	18d5      	adds	r5, r2, r3
 8005ef2:	42ac      	cmp	r4, r5
 8005ef4:	d101      	bne.n	8005efa <__sfputs_r+0x12>
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	e007      	b.n	8005f0a <__sfputs_r+0x22>
 8005efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005efe:	463a      	mov	r2, r7
 8005f00:	4630      	mov	r0, r6
 8005f02:	f7ff ffda 	bl	8005eba <__sfputc_r>
 8005f06:	1c43      	adds	r3, r0, #1
 8005f08:	d1f3      	bne.n	8005ef2 <__sfputs_r+0xa>
 8005f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005f0c <_vfiprintf_r>:
 8005f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f10:	460d      	mov	r5, r1
 8005f12:	b09d      	sub	sp, #116	@ 0x74
 8005f14:	4614      	mov	r4, r2
 8005f16:	4698      	mov	r8, r3
 8005f18:	4606      	mov	r6, r0
 8005f1a:	b118      	cbz	r0, 8005f24 <_vfiprintf_r+0x18>
 8005f1c:	6a03      	ldr	r3, [r0, #32]
 8005f1e:	b90b      	cbnz	r3, 8005f24 <_vfiprintf_r+0x18>
 8005f20:	f7ff fb08 	bl	8005534 <__sinit>
 8005f24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f26:	07d9      	lsls	r1, r3, #31
 8005f28:	d405      	bmi.n	8005f36 <_vfiprintf_r+0x2a>
 8005f2a:	89ab      	ldrh	r3, [r5, #12]
 8005f2c:	059a      	lsls	r2, r3, #22
 8005f2e:	d402      	bmi.n	8005f36 <_vfiprintf_r+0x2a>
 8005f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f32:	f7ff fd40 	bl	80059b6 <__retarget_lock_acquire_recursive>
 8005f36:	89ab      	ldrh	r3, [r5, #12]
 8005f38:	071b      	lsls	r3, r3, #28
 8005f3a:	d501      	bpl.n	8005f40 <_vfiprintf_r+0x34>
 8005f3c:	692b      	ldr	r3, [r5, #16]
 8005f3e:	b99b      	cbnz	r3, 8005f68 <_vfiprintf_r+0x5c>
 8005f40:	4629      	mov	r1, r5
 8005f42:	4630      	mov	r0, r6
 8005f44:	f7ff fc0c 	bl	8005760 <__swsetup_r>
 8005f48:	b170      	cbz	r0, 8005f68 <_vfiprintf_r+0x5c>
 8005f4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f4c:	07dc      	lsls	r4, r3, #31
 8005f4e:	d504      	bpl.n	8005f5a <_vfiprintf_r+0x4e>
 8005f50:	f04f 30ff 	mov.w	r0, #4294967295
 8005f54:	b01d      	add	sp, #116	@ 0x74
 8005f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f5a:	89ab      	ldrh	r3, [r5, #12]
 8005f5c:	0598      	lsls	r0, r3, #22
 8005f5e:	d4f7      	bmi.n	8005f50 <_vfiprintf_r+0x44>
 8005f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f62:	f7ff fd29 	bl	80059b8 <__retarget_lock_release_recursive>
 8005f66:	e7f3      	b.n	8005f50 <_vfiprintf_r+0x44>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f72:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f76:	2330      	movs	r3, #48	@ 0x30
 8005f78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006128 <_vfiprintf_r+0x21c>
 8005f7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f80:	f04f 0901 	mov.w	r9, #1
 8005f84:	4623      	mov	r3, r4
 8005f86:	469a      	mov	sl, r3
 8005f88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f8c:	b10a      	cbz	r2, 8005f92 <_vfiprintf_r+0x86>
 8005f8e:	2a25      	cmp	r2, #37	@ 0x25
 8005f90:	d1f9      	bne.n	8005f86 <_vfiprintf_r+0x7a>
 8005f92:	ebba 0b04 	subs.w	fp, sl, r4
 8005f96:	d00b      	beq.n	8005fb0 <_vfiprintf_r+0xa4>
 8005f98:	465b      	mov	r3, fp
 8005f9a:	4622      	mov	r2, r4
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f7ff ffa2 	bl	8005ee8 <__sfputs_r>
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	f000 80a7 	beq.w	80060f8 <_vfiprintf_r+0x1ec>
 8005faa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fac:	445a      	add	r2, fp
 8005fae:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 809f 	beq.w	80060f8 <_vfiprintf_r+0x1ec>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8005fc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fc4:	f10a 0a01 	add.w	sl, sl, #1
 8005fc8:	9304      	str	r3, [sp, #16]
 8005fca:	9307      	str	r3, [sp, #28]
 8005fcc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fd2:	4654      	mov	r4, sl
 8005fd4:	2205      	movs	r2, #5
 8005fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fda:	4853      	ldr	r0, [pc, #332]	@ (8006128 <_vfiprintf_r+0x21c>)
 8005fdc:	f7fa f910 	bl	8000200 <memchr>
 8005fe0:	9a04      	ldr	r2, [sp, #16]
 8005fe2:	b9d8      	cbnz	r0, 800601c <_vfiprintf_r+0x110>
 8005fe4:	06d1      	lsls	r1, r2, #27
 8005fe6:	bf44      	itt	mi
 8005fe8:	2320      	movmi	r3, #32
 8005fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fee:	0713      	lsls	r3, r2, #28
 8005ff0:	bf44      	itt	mi
 8005ff2:	232b      	movmi	r3, #43	@ 0x2b
 8005ff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8005ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ffe:	d015      	beq.n	800602c <_vfiprintf_r+0x120>
 8006000:	9a07      	ldr	r2, [sp, #28]
 8006002:	4654      	mov	r4, sl
 8006004:	2000      	movs	r0, #0
 8006006:	f04f 0c0a 	mov.w	ip, #10
 800600a:	4621      	mov	r1, r4
 800600c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006010:	3b30      	subs	r3, #48	@ 0x30
 8006012:	2b09      	cmp	r3, #9
 8006014:	d94b      	bls.n	80060ae <_vfiprintf_r+0x1a2>
 8006016:	b1b0      	cbz	r0, 8006046 <_vfiprintf_r+0x13a>
 8006018:	9207      	str	r2, [sp, #28]
 800601a:	e014      	b.n	8006046 <_vfiprintf_r+0x13a>
 800601c:	eba0 0308 	sub.w	r3, r0, r8
 8006020:	fa09 f303 	lsl.w	r3, r9, r3
 8006024:	4313      	orrs	r3, r2
 8006026:	9304      	str	r3, [sp, #16]
 8006028:	46a2      	mov	sl, r4
 800602a:	e7d2      	b.n	8005fd2 <_vfiprintf_r+0xc6>
 800602c:	9b03      	ldr	r3, [sp, #12]
 800602e:	1d19      	adds	r1, r3, #4
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	9103      	str	r1, [sp, #12]
 8006034:	2b00      	cmp	r3, #0
 8006036:	bfbb      	ittet	lt
 8006038:	425b      	neglt	r3, r3
 800603a:	f042 0202 	orrlt.w	r2, r2, #2
 800603e:	9307      	strge	r3, [sp, #28]
 8006040:	9307      	strlt	r3, [sp, #28]
 8006042:	bfb8      	it	lt
 8006044:	9204      	strlt	r2, [sp, #16]
 8006046:	7823      	ldrb	r3, [r4, #0]
 8006048:	2b2e      	cmp	r3, #46	@ 0x2e
 800604a:	d10a      	bne.n	8006062 <_vfiprintf_r+0x156>
 800604c:	7863      	ldrb	r3, [r4, #1]
 800604e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006050:	d132      	bne.n	80060b8 <_vfiprintf_r+0x1ac>
 8006052:	9b03      	ldr	r3, [sp, #12]
 8006054:	1d1a      	adds	r2, r3, #4
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	9203      	str	r2, [sp, #12]
 800605a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800605e:	3402      	adds	r4, #2
 8006060:	9305      	str	r3, [sp, #20]
 8006062:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006138 <_vfiprintf_r+0x22c>
 8006066:	7821      	ldrb	r1, [r4, #0]
 8006068:	2203      	movs	r2, #3
 800606a:	4650      	mov	r0, sl
 800606c:	f7fa f8c8 	bl	8000200 <memchr>
 8006070:	b138      	cbz	r0, 8006082 <_vfiprintf_r+0x176>
 8006072:	9b04      	ldr	r3, [sp, #16]
 8006074:	eba0 000a 	sub.w	r0, r0, sl
 8006078:	2240      	movs	r2, #64	@ 0x40
 800607a:	4082      	lsls	r2, r0
 800607c:	4313      	orrs	r3, r2
 800607e:	3401      	adds	r4, #1
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006086:	4829      	ldr	r0, [pc, #164]	@ (800612c <_vfiprintf_r+0x220>)
 8006088:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800608c:	2206      	movs	r2, #6
 800608e:	f7fa f8b7 	bl	8000200 <memchr>
 8006092:	2800      	cmp	r0, #0
 8006094:	d03f      	beq.n	8006116 <_vfiprintf_r+0x20a>
 8006096:	4b26      	ldr	r3, [pc, #152]	@ (8006130 <_vfiprintf_r+0x224>)
 8006098:	bb1b      	cbnz	r3, 80060e2 <_vfiprintf_r+0x1d6>
 800609a:	9b03      	ldr	r3, [sp, #12]
 800609c:	3307      	adds	r3, #7
 800609e:	f023 0307 	bic.w	r3, r3, #7
 80060a2:	3308      	adds	r3, #8
 80060a4:	9303      	str	r3, [sp, #12]
 80060a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a8:	443b      	add	r3, r7
 80060aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ac:	e76a      	b.n	8005f84 <_vfiprintf_r+0x78>
 80060ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80060b2:	460c      	mov	r4, r1
 80060b4:	2001      	movs	r0, #1
 80060b6:	e7a8      	b.n	800600a <_vfiprintf_r+0xfe>
 80060b8:	2300      	movs	r3, #0
 80060ba:	3401      	adds	r4, #1
 80060bc:	9305      	str	r3, [sp, #20]
 80060be:	4619      	mov	r1, r3
 80060c0:	f04f 0c0a 	mov.w	ip, #10
 80060c4:	4620      	mov	r0, r4
 80060c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060ca:	3a30      	subs	r2, #48	@ 0x30
 80060cc:	2a09      	cmp	r2, #9
 80060ce:	d903      	bls.n	80060d8 <_vfiprintf_r+0x1cc>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0c6      	beq.n	8006062 <_vfiprintf_r+0x156>
 80060d4:	9105      	str	r1, [sp, #20]
 80060d6:	e7c4      	b.n	8006062 <_vfiprintf_r+0x156>
 80060d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80060dc:	4604      	mov	r4, r0
 80060de:	2301      	movs	r3, #1
 80060e0:	e7f0      	b.n	80060c4 <_vfiprintf_r+0x1b8>
 80060e2:	ab03      	add	r3, sp, #12
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	462a      	mov	r2, r5
 80060e8:	4b12      	ldr	r3, [pc, #72]	@ (8006134 <_vfiprintf_r+0x228>)
 80060ea:	a904      	add	r1, sp, #16
 80060ec:	4630      	mov	r0, r6
 80060ee:	f3af 8000 	nop.w
 80060f2:	4607      	mov	r7, r0
 80060f4:	1c78      	adds	r0, r7, #1
 80060f6:	d1d6      	bne.n	80060a6 <_vfiprintf_r+0x19a>
 80060f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060fa:	07d9      	lsls	r1, r3, #31
 80060fc:	d405      	bmi.n	800610a <_vfiprintf_r+0x1fe>
 80060fe:	89ab      	ldrh	r3, [r5, #12]
 8006100:	059a      	lsls	r2, r3, #22
 8006102:	d402      	bmi.n	800610a <_vfiprintf_r+0x1fe>
 8006104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006106:	f7ff fc57 	bl	80059b8 <__retarget_lock_release_recursive>
 800610a:	89ab      	ldrh	r3, [r5, #12]
 800610c:	065b      	lsls	r3, r3, #25
 800610e:	f53f af1f 	bmi.w	8005f50 <_vfiprintf_r+0x44>
 8006112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006114:	e71e      	b.n	8005f54 <_vfiprintf_r+0x48>
 8006116:	ab03      	add	r3, sp, #12
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	462a      	mov	r2, r5
 800611c:	4b05      	ldr	r3, [pc, #20]	@ (8006134 <_vfiprintf_r+0x228>)
 800611e:	a904      	add	r1, sp, #16
 8006120:	4630      	mov	r0, r6
 8006122:	f000 f879 	bl	8006218 <_printf_i>
 8006126:	e7e4      	b.n	80060f2 <_vfiprintf_r+0x1e6>
 8006128:	08006bd6 	.word	0x08006bd6
 800612c:	08006be0 	.word	0x08006be0
 8006130:	00000000 	.word	0x00000000
 8006134:	08005ee9 	.word	0x08005ee9
 8006138:	08006bdc 	.word	0x08006bdc

0800613c <_printf_common>:
 800613c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006140:	4616      	mov	r6, r2
 8006142:	4698      	mov	r8, r3
 8006144:	688a      	ldr	r2, [r1, #8]
 8006146:	690b      	ldr	r3, [r1, #16]
 8006148:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800614c:	4293      	cmp	r3, r2
 800614e:	bfb8      	it	lt
 8006150:	4613      	movlt	r3, r2
 8006152:	6033      	str	r3, [r6, #0]
 8006154:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006158:	4607      	mov	r7, r0
 800615a:	460c      	mov	r4, r1
 800615c:	b10a      	cbz	r2, 8006162 <_printf_common+0x26>
 800615e:	3301      	adds	r3, #1
 8006160:	6033      	str	r3, [r6, #0]
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	0699      	lsls	r1, r3, #26
 8006166:	bf42      	ittt	mi
 8006168:	6833      	ldrmi	r3, [r6, #0]
 800616a:	3302      	addmi	r3, #2
 800616c:	6033      	strmi	r3, [r6, #0]
 800616e:	6825      	ldr	r5, [r4, #0]
 8006170:	f015 0506 	ands.w	r5, r5, #6
 8006174:	d106      	bne.n	8006184 <_printf_common+0x48>
 8006176:	f104 0a19 	add.w	sl, r4, #25
 800617a:	68e3      	ldr	r3, [r4, #12]
 800617c:	6832      	ldr	r2, [r6, #0]
 800617e:	1a9b      	subs	r3, r3, r2
 8006180:	42ab      	cmp	r3, r5
 8006182:	dc26      	bgt.n	80061d2 <_printf_common+0x96>
 8006184:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006188:	6822      	ldr	r2, [r4, #0]
 800618a:	3b00      	subs	r3, #0
 800618c:	bf18      	it	ne
 800618e:	2301      	movne	r3, #1
 8006190:	0692      	lsls	r2, r2, #26
 8006192:	d42b      	bmi.n	80061ec <_printf_common+0xb0>
 8006194:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006198:	4641      	mov	r1, r8
 800619a:	4638      	mov	r0, r7
 800619c:	47c8      	blx	r9
 800619e:	3001      	adds	r0, #1
 80061a0:	d01e      	beq.n	80061e0 <_printf_common+0xa4>
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	6922      	ldr	r2, [r4, #16]
 80061a6:	f003 0306 	and.w	r3, r3, #6
 80061aa:	2b04      	cmp	r3, #4
 80061ac:	bf02      	ittt	eq
 80061ae:	68e5      	ldreq	r5, [r4, #12]
 80061b0:	6833      	ldreq	r3, [r6, #0]
 80061b2:	1aed      	subeq	r5, r5, r3
 80061b4:	68a3      	ldr	r3, [r4, #8]
 80061b6:	bf0c      	ite	eq
 80061b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061bc:	2500      	movne	r5, #0
 80061be:	4293      	cmp	r3, r2
 80061c0:	bfc4      	itt	gt
 80061c2:	1a9b      	subgt	r3, r3, r2
 80061c4:	18ed      	addgt	r5, r5, r3
 80061c6:	2600      	movs	r6, #0
 80061c8:	341a      	adds	r4, #26
 80061ca:	42b5      	cmp	r5, r6
 80061cc:	d11a      	bne.n	8006204 <_printf_common+0xc8>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e008      	b.n	80061e4 <_printf_common+0xa8>
 80061d2:	2301      	movs	r3, #1
 80061d4:	4652      	mov	r2, sl
 80061d6:	4641      	mov	r1, r8
 80061d8:	4638      	mov	r0, r7
 80061da:	47c8      	blx	r9
 80061dc:	3001      	adds	r0, #1
 80061de:	d103      	bne.n	80061e8 <_printf_common+0xac>
 80061e0:	f04f 30ff 	mov.w	r0, #4294967295
 80061e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e8:	3501      	adds	r5, #1
 80061ea:	e7c6      	b.n	800617a <_printf_common+0x3e>
 80061ec:	18e1      	adds	r1, r4, r3
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	2030      	movs	r0, #48	@ 0x30
 80061f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061f6:	4422      	add	r2, r4
 80061f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006200:	3302      	adds	r3, #2
 8006202:	e7c7      	b.n	8006194 <_printf_common+0x58>
 8006204:	2301      	movs	r3, #1
 8006206:	4622      	mov	r2, r4
 8006208:	4641      	mov	r1, r8
 800620a:	4638      	mov	r0, r7
 800620c:	47c8      	blx	r9
 800620e:	3001      	adds	r0, #1
 8006210:	d0e6      	beq.n	80061e0 <_printf_common+0xa4>
 8006212:	3601      	adds	r6, #1
 8006214:	e7d9      	b.n	80061ca <_printf_common+0x8e>
	...

08006218 <_printf_i>:
 8006218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800621c:	7e0f      	ldrb	r7, [r1, #24]
 800621e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006220:	2f78      	cmp	r7, #120	@ 0x78
 8006222:	4691      	mov	r9, r2
 8006224:	4680      	mov	r8, r0
 8006226:	460c      	mov	r4, r1
 8006228:	469a      	mov	sl, r3
 800622a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800622e:	d807      	bhi.n	8006240 <_printf_i+0x28>
 8006230:	2f62      	cmp	r7, #98	@ 0x62
 8006232:	d80a      	bhi.n	800624a <_printf_i+0x32>
 8006234:	2f00      	cmp	r7, #0
 8006236:	f000 80d1 	beq.w	80063dc <_printf_i+0x1c4>
 800623a:	2f58      	cmp	r7, #88	@ 0x58
 800623c:	f000 80b8 	beq.w	80063b0 <_printf_i+0x198>
 8006240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006244:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006248:	e03a      	b.n	80062c0 <_printf_i+0xa8>
 800624a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800624e:	2b15      	cmp	r3, #21
 8006250:	d8f6      	bhi.n	8006240 <_printf_i+0x28>
 8006252:	a101      	add	r1, pc, #4	@ (adr r1, 8006258 <_printf_i+0x40>)
 8006254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006258:	080062b1 	.word	0x080062b1
 800625c:	080062c5 	.word	0x080062c5
 8006260:	08006241 	.word	0x08006241
 8006264:	08006241 	.word	0x08006241
 8006268:	08006241 	.word	0x08006241
 800626c:	08006241 	.word	0x08006241
 8006270:	080062c5 	.word	0x080062c5
 8006274:	08006241 	.word	0x08006241
 8006278:	08006241 	.word	0x08006241
 800627c:	08006241 	.word	0x08006241
 8006280:	08006241 	.word	0x08006241
 8006284:	080063c3 	.word	0x080063c3
 8006288:	080062ef 	.word	0x080062ef
 800628c:	0800637d 	.word	0x0800637d
 8006290:	08006241 	.word	0x08006241
 8006294:	08006241 	.word	0x08006241
 8006298:	080063e5 	.word	0x080063e5
 800629c:	08006241 	.word	0x08006241
 80062a0:	080062ef 	.word	0x080062ef
 80062a4:	08006241 	.word	0x08006241
 80062a8:	08006241 	.word	0x08006241
 80062ac:	08006385 	.word	0x08006385
 80062b0:	6833      	ldr	r3, [r6, #0]
 80062b2:	1d1a      	adds	r2, r3, #4
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6032      	str	r2, [r6, #0]
 80062b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062c0:	2301      	movs	r3, #1
 80062c2:	e09c      	b.n	80063fe <_printf_i+0x1e6>
 80062c4:	6833      	ldr	r3, [r6, #0]
 80062c6:	6820      	ldr	r0, [r4, #0]
 80062c8:	1d19      	adds	r1, r3, #4
 80062ca:	6031      	str	r1, [r6, #0]
 80062cc:	0606      	lsls	r6, r0, #24
 80062ce:	d501      	bpl.n	80062d4 <_printf_i+0xbc>
 80062d0:	681d      	ldr	r5, [r3, #0]
 80062d2:	e003      	b.n	80062dc <_printf_i+0xc4>
 80062d4:	0645      	lsls	r5, r0, #25
 80062d6:	d5fb      	bpl.n	80062d0 <_printf_i+0xb8>
 80062d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062dc:	2d00      	cmp	r5, #0
 80062de:	da03      	bge.n	80062e8 <_printf_i+0xd0>
 80062e0:	232d      	movs	r3, #45	@ 0x2d
 80062e2:	426d      	negs	r5, r5
 80062e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062e8:	4858      	ldr	r0, [pc, #352]	@ (800644c <_printf_i+0x234>)
 80062ea:	230a      	movs	r3, #10
 80062ec:	e011      	b.n	8006312 <_printf_i+0xfa>
 80062ee:	6821      	ldr	r1, [r4, #0]
 80062f0:	6833      	ldr	r3, [r6, #0]
 80062f2:	0608      	lsls	r0, r1, #24
 80062f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062f8:	d402      	bmi.n	8006300 <_printf_i+0xe8>
 80062fa:	0649      	lsls	r1, r1, #25
 80062fc:	bf48      	it	mi
 80062fe:	b2ad      	uxthmi	r5, r5
 8006300:	2f6f      	cmp	r7, #111	@ 0x6f
 8006302:	4852      	ldr	r0, [pc, #328]	@ (800644c <_printf_i+0x234>)
 8006304:	6033      	str	r3, [r6, #0]
 8006306:	bf14      	ite	ne
 8006308:	230a      	movne	r3, #10
 800630a:	2308      	moveq	r3, #8
 800630c:	2100      	movs	r1, #0
 800630e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006312:	6866      	ldr	r6, [r4, #4]
 8006314:	60a6      	str	r6, [r4, #8]
 8006316:	2e00      	cmp	r6, #0
 8006318:	db05      	blt.n	8006326 <_printf_i+0x10e>
 800631a:	6821      	ldr	r1, [r4, #0]
 800631c:	432e      	orrs	r6, r5
 800631e:	f021 0104 	bic.w	r1, r1, #4
 8006322:	6021      	str	r1, [r4, #0]
 8006324:	d04b      	beq.n	80063be <_printf_i+0x1a6>
 8006326:	4616      	mov	r6, r2
 8006328:	fbb5 f1f3 	udiv	r1, r5, r3
 800632c:	fb03 5711 	mls	r7, r3, r1, r5
 8006330:	5dc7      	ldrb	r7, [r0, r7]
 8006332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006336:	462f      	mov	r7, r5
 8006338:	42bb      	cmp	r3, r7
 800633a:	460d      	mov	r5, r1
 800633c:	d9f4      	bls.n	8006328 <_printf_i+0x110>
 800633e:	2b08      	cmp	r3, #8
 8006340:	d10b      	bne.n	800635a <_printf_i+0x142>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	07df      	lsls	r7, r3, #31
 8006346:	d508      	bpl.n	800635a <_printf_i+0x142>
 8006348:	6923      	ldr	r3, [r4, #16]
 800634a:	6861      	ldr	r1, [r4, #4]
 800634c:	4299      	cmp	r1, r3
 800634e:	bfde      	ittt	le
 8006350:	2330      	movle	r3, #48	@ 0x30
 8006352:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006356:	f106 36ff 	addle.w	r6, r6, #4294967295
 800635a:	1b92      	subs	r2, r2, r6
 800635c:	6122      	str	r2, [r4, #16]
 800635e:	f8cd a000 	str.w	sl, [sp]
 8006362:	464b      	mov	r3, r9
 8006364:	aa03      	add	r2, sp, #12
 8006366:	4621      	mov	r1, r4
 8006368:	4640      	mov	r0, r8
 800636a:	f7ff fee7 	bl	800613c <_printf_common>
 800636e:	3001      	adds	r0, #1
 8006370:	d14a      	bne.n	8006408 <_printf_i+0x1f0>
 8006372:	f04f 30ff 	mov.w	r0, #4294967295
 8006376:	b004      	add	sp, #16
 8006378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	f043 0320 	orr.w	r3, r3, #32
 8006382:	6023      	str	r3, [r4, #0]
 8006384:	4832      	ldr	r0, [pc, #200]	@ (8006450 <_printf_i+0x238>)
 8006386:	2778      	movs	r7, #120	@ 0x78
 8006388:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	6831      	ldr	r1, [r6, #0]
 8006390:	061f      	lsls	r7, r3, #24
 8006392:	f851 5b04 	ldr.w	r5, [r1], #4
 8006396:	d402      	bmi.n	800639e <_printf_i+0x186>
 8006398:	065f      	lsls	r7, r3, #25
 800639a:	bf48      	it	mi
 800639c:	b2ad      	uxthmi	r5, r5
 800639e:	6031      	str	r1, [r6, #0]
 80063a0:	07d9      	lsls	r1, r3, #31
 80063a2:	bf44      	itt	mi
 80063a4:	f043 0320 	orrmi.w	r3, r3, #32
 80063a8:	6023      	strmi	r3, [r4, #0]
 80063aa:	b11d      	cbz	r5, 80063b4 <_printf_i+0x19c>
 80063ac:	2310      	movs	r3, #16
 80063ae:	e7ad      	b.n	800630c <_printf_i+0xf4>
 80063b0:	4826      	ldr	r0, [pc, #152]	@ (800644c <_printf_i+0x234>)
 80063b2:	e7e9      	b.n	8006388 <_printf_i+0x170>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	f023 0320 	bic.w	r3, r3, #32
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	e7f6      	b.n	80063ac <_printf_i+0x194>
 80063be:	4616      	mov	r6, r2
 80063c0:	e7bd      	b.n	800633e <_printf_i+0x126>
 80063c2:	6833      	ldr	r3, [r6, #0]
 80063c4:	6825      	ldr	r5, [r4, #0]
 80063c6:	6961      	ldr	r1, [r4, #20]
 80063c8:	1d18      	adds	r0, r3, #4
 80063ca:	6030      	str	r0, [r6, #0]
 80063cc:	062e      	lsls	r6, r5, #24
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	d501      	bpl.n	80063d6 <_printf_i+0x1be>
 80063d2:	6019      	str	r1, [r3, #0]
 80063d4:	e002      	b.n	80063dc <_printf_i+0x1c4>
 80063d6:	0668      	lsls	r0, r5, #25
 80063d8:	d5fb      	bpl.n	80063d2 <_printf_i+0x1ba>
 80063da:	8019      	strh	r1, [r3, #0]
 80063dc:	2300      	movs	r3, #0
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	4616      	mov	r6, r2
 80063e2:	e7bc      	b.n	800635e <_printf_i+0x146>
 80063e4:	6833      	ldr	r3, [r6, #0]
 80063e6:	1d1a      	adds	r2, r3, #4
 80063e8:	6032      	str	r2, [r6, #0]
 80063ea:	681e      	ldr	r6, [r3, #0]
 80063ec:	6862      	ldr	r2, [r4, #4]
 80063ee:	2100      	movs	r1, #0
 80063f0:	4630      	mov	r0, r6
 80063f2:	f7f9 ff05 	bl	8000200 <memchr>
 80063f6:	b108      	cbz	r0, 80063fc <_printf_i+0x1e4>
 80063f8:	1b80      	subs	r0, r0, r6
 80063fa:	6060      	str	r0, [r4, #4]
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	6123      	str	r3, [r4, #16]
 8006400:	2300      	movs	r3, #0
 8006402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006406:	e7aa      	b.n	800635e <_printf_i+0x146>
 8006408:	6923      	ldr	r3, [r4, #16]
 800640a:	4632      	mov	r2, r6
 800640c:	4649      	mov	r1, r9
 800640e:	4640      	mov	r0, r8
 8006410:	47d0      	blx	sl
 8006412:	3001      	adds	r0, #1
 8006414:	d0ad      	beq.n	8006372 <_printf_i+0x15a>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	079b      	lsls	r3, r3, #30
 800641a:	d413      	bmi.n	8006444 <_printf_i+0x22c>
 800641c:	68e0      	ldr	r0, [r4, #12]
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	4298      	cmp	r0, r3
 8006422:	bfb8      	it	lt
 8006424:	4618      	movlt	r0, r3
 8006426:	e7a6      	b.n	8006376 <_printf_i+0x15e>
 8006428:	2301      	movs	r3, #1
 800642a:	4632      	mov	r2, r6
 800642c:	4649      	mov	r1, r9
 800642e:	4640      	mov	r0, r8
 8006430:	47d0      	blx	sl
 8006432:	3001      	adds	r0, #1
 8006434:	d09d      	beq.n	8006372 <_printf_i+0x15a>
 8006436:	3501      	adds	r5, #1
 8006438:	68e3      	ldr	r3, [r4, #12]
 800643a:	9903      	ldr	r1, [sp, #12]
 800643c:	1a5b      	subs	r3, r3, r1
 800643e:	42ab      	cmp	r3, r5
 8006440:	dcf2      	bgt.n	8006428 <_printf_i+0x210>
 8006442:	e7eb      	b.n	800641c <_printf_i+0x204>
 8006444:	2500      	movs	r5, #0
 8006446:	f104 0619 	add.w	r6, r4, #25
 800644a:	e7f5      	b.n	8006438 <_printf_i+0x220>
 800644c:	08006be7 	.word	0x08006be7
 8006450:	08006bf8 	.word	0x08006bf8

08006454 <_raise_r>:
 8006454:	291f      	cmp	r1, #31
 8006456:	b538      	push	{r3, r4, r5, lr}
 8006458:	4605      	mov	r5, r0
 800645a:	460c      	mov	r4, r1
 800645c:	d904      	bls.n	8006468 <_raise_r+0x14>
 800645e:	2316      	movs	r3, #22
 8006460:	6003      	str	r3, [r0, #0]
 8006462:	f04f 30ff 	mov.w	r0, #4294967295
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800646a:	b112      	cbz	r2, 8006472 <_raise_r+0x1e>
 800646c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006470:	b94b      	cbnz	r3, 8006486 <_raise_r+0x32>
 8006472:	4628      	mov	r0, r5
 8006474:	f000 f830 	bl	80064d8 <_getpid_r>
 8006478:	4622      	mov	r2, r4
 800647a:	4601      	mov	r1, r0
 800647c:	4628      	mov	r0, r5
 800647e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006482:	f000 b817 	b.w	80064b4 <_kill_r>
 8006486:	2b01      	cmp	r3, #1
 8006488:	d00a      	beq.n	80064a0 <_raise_r+0x4c>
 800648a:	1c59      	adds	r1, r3, #1
 800648c:	d103      	bne.n	8006496 <_raise_r+0x42>
 800648e:	2316      	movs	r3, #22
 8006490:	6003      	str	r3, [r0, #0]
 8006492:	2001      	movs	r0, #1
 8006494:	e7e7      	b.n	8006466 <_raise_r+0x12>
 8006496:	2100      	movs	r1, #0
 8006498:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800649c:	4620      	mov	r0, r4
 800649e:	4798      	blx	r3
 80064a0:	2000      	movs	r0, #0
 80064a2:	e7e0      	b.n	8006466 <_raise_r+0x12>

080064a4 <raise>:
 80064a4:	4b02      	ldr	r3, [pc, #8]	@ (80064b0 <raise+0xc>)
 80064a6:	4601      	mov	r1, r0
 80064a8:	6818      	ldr	r0, [r3, #0]
 80064aa:	f7ff bfd3 	b.w	8006454 <_raise_r>
 80064ae:	bf00      	nop
 80064b0:	20000090 	.word	0x20000090

080064b4 <_kill_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4d07      	ldr	r5, [pc, #28]	@ (80064d4 <_kill_r+0x20>)
 80064b8:	2300      	movs	r3, #0
 80064ba:	4604      	mov	r4, r0
 80064bc:	4608      	mov	r0, r1
 80064be:	4611      	mov	r1, r2
 80064c0:	602b      	str	r3, [r5, #0]
 80064c2:	f7fa fef7 	bl	80012b4 <_kill>
 80064c6:	1c43      	adds	r3, r0, #1
 80064c8:	d102      	bne.n	80064d0 <_kill_r+0x1c>
 80064ca:	682b      	ldr	r3, [r5, #0]
 80064cc:	b103      	cbz	r3, 80064d0 <_kill_r+0x1c>
 80064ce:	6023      	str	r3, [r4, #0]
 80064d0:	bd38      	pop	{r3, r4, r5, pc}
 80064d2:	bf00      	nop
 80064d4:	2001346c 	.word	0x2001346c

080064d8 <_getpid_r>:
 80064d8:	f7fa bee4 	b.w	80012a4 <_getpid>

080064dc <_init>:
 80064dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064de:	bf00      	nop
 80064e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064e2:	bc08      	pop	{r3}
 80064e4:	469e      	mov	lr, r3
 80064e6:	4770      	bx	lr

080064e8 <_fini>:
 80064e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ea:	bf00      	nop
 80064ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ee:	bc08      	pop	{r3}
 80064f0:	469e      	mov	lr, r3
 80064f2:	4770      	bx	lr
