

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'
================================================================
* Date:           Sat Apr 29 15:18:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5  |        ?|        ?|         4|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_344                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_349                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_355                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |user_2_fu_218_p2                  |        or|   0|  0|   2|           1|           1|
    |user_3_fu_241_p2                  |        or|   0|  0|   2|           1|           1|
    |user_4_fu_266_p2                  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  25|          5|    1|          5|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_phi_fu_106_p4    |   9|          2|    1|          2|
    |ap_phi_mux_last_4_phi_fu_118_p4          |   9|          2|    1|          2|
    |ap_phi_mux_last_6_31073_phi_fu_177_p4    |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_phi_fu_129_p8      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_last_V_phi_fu_158_p8      |   9|          2|    1|          2|
    |ap_phi_mux_tmp_user_V_phi_fu_143_p8      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_tmp_data_V_reg_126  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter0_tmp_user_V_reg_140  |  14|          3|    1|          3|
    |delayed_last_reg_103                     |   9|          2|    1|          2|
    |last_4_reg_114                           |   9|          2|    1|          2|
    |stream_in_24_TDATA_blk_n                 |   9|          2|    1|          2|
    |stream_out_32_TDATA_blk_n                |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 152|         33|   76|        188|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tmp_data_V_reg_126  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tmp_user_V_reg_140  |   1|   0|    1|          0|
    |delayed_last_reg_103                     |   1|   0|    1|          0|
    |last_4_reg_114                           |   1|   0|    1|          0|
    |p_Result_s_reg_302                       |  32|   0|   32|          0|
    |tmp_last_V_1_reg_292                     |   1|   0|    1|          0|
    |tmp_last_V_2_reg_308                     |   1|   0|    1|          0|
    |tmp_last_V_3_reg_329                     |   1|   0|    1|          0|
    |tmp_user_V_3_reg_286                     |   1|   0|    1|          0|
    |trunc_ln674_1_reg_318                    |   8|   0|    8|          0|
    |trunc_ln674_2_reg_339                    |   8|   0|    8|          0|
    |trunc_ln674_reg_296                      |   8|   0|    8|          0|
    |user_2_reg_312                           |   1|   0|    1|          0|
    |user_3_reg_333                           |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 102|   0|  102|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_62_5|  return value|
|stream_in_24_TVALID   |   in|    1|        axis|                stream_in_24_V_data_V|       pointer|
|stream_in_24_TDATA    |   in|   24|        axis|                stream_in_24_V_data_V|       pointer|
|stream_out_32_TREADY  |   in|    1|        axis|               stream_out_32_V_data_V|       pointer|
|stream_out_32_TDATA   |  out|   32|        axis|               stream_out_32_V_data_V|       pointer|
|stream_out_32_TVALID  |  out|    1|        axis|               stream_out_32_V_last_V|       pointer|
|stream_out_32_TLAST   |  out|    1|        axis|               stream_out_32_V_last_V|       pointer|
|stream_out_32_TKEEP   |  out|    4|        axis|               stream_out_32_V_keep_V|       pointer|
|stream_out_32_TSTRB   |  out|    4|        axis|               stream_out_32_V_strb_V|       pointer|
|stream_out_32_TUSER   |  out|    1|        axis|               stream_out_32_V_user_V|       pointer|
|stream_in_24_TREADY   |  out|    1|        axis|                stream_in_24_V_last_V|       pointer|
|stream_in_24_TLAST    |   in|    1|        axis|                stream_in_24_V_last_V|       pointer|
|stream_in_24_TKEEP    |   in|    3|        axis|                stream_in_24_V_keep_V|       pointer|
|stream_in_24_TSTRB    |   in|    3|        axis|                stream_in_24_V_strb_V|       pointer|
|stream_in_24_TUSER    |   in|    1|        axis|                stream_in_24_V_user_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

