# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 14
attribute \cells_not_processed 1
attribute \src "dut.sv:4.1-12.10"
attribute \dynports 1
module \adder
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 3 \sum
  wire width 8 $auto$expression.cpp:1961:import_operation$1
  cell $add $add$dut.sv:11$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1961:import_operation$1
  end
  connect \sum $auto$expression.cpp:1961:import_operation$1
end
attribute \cells_not_processed 1
attribute \src "dut.sv:15.1-23.10"
attribute \dynports 1
module \subtractor
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  attribute \src "dut.sv:18.30-18.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:19.30-19.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:20.30-20.34"
  wire width 8 output 3 \diff
  wire width 8 $auto$expression.cpp:1987:import_operation$3
  cell $sub $sub$dut.sv:22$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1987:import_operation$3
  end
  connect \diff $auto$expression.cpp:1987:import_operation$3
end
attribute \cells_not_processed 1
attribute \src "dut.sv:26.1-110.10"
attribute \dynports 1
module \generate_test
  parameter \NUM_UNITS 4
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:30.18-30.21"
  wire input 1 \clk
  attribute \src "dut.sv:31.18-31.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:32.45-32.52"
  wire width 32 input 3 \data_in
  attribute \src "dut.sv:33.45-33.52"
  wire width 32 input 4 \operand
  attribute \src "dut.sv:34.18-34.22"
  wire input 5 \mode
  attribute \src "dut.sv:35.45-35.51"
  wire width 32 output 6 \result
  attribute \src "dut.sv:36.35-36.47"
  wire width 8 output 7 \extra_result
  wire width 8 \gen_units[0].unit_result
  attribute \src "dut.sv:69.21-69.27"
  wire $logic_not$dut.sv:69.21-69.27$gen_units[0]$1_Y
  wire width 8 \gen_units[1].unit_result
  attribute \src "dut.sv:69.21-69.27"
  wire $logic_not$dut.sv:69.21-69.27$gen_units[1]$2_Y
  wire width 8 \gen_units[2].unit_result
  attribute \src "dut.sv:69.21-69.27"
  wire $logic_not$dut.sv:69.21-69.27$gen_units[2]$3_Y
  wire width 8 \gen_units[3].unit_result
  attribute \src "dut.sv:69.21-69.27"
  wire $logic_not$dut.sv:69.21-69.27$gen_units[3]$4_Y
  wire width 8 \extra_logic.extra_sum
  attribute \src "dut.sv:94.17-100.20"
  wire width 8 $0\extra_result
  attribute \src "dut.sv:95.25-95.31"
  wire $logic_not$dut.sv:95.25-95.31$extra_logic.store_extra$5_Y
  attribute \src "dut.sv:69.21-69.27"
  cell $logic_not $logic_not$dut.sv:69.21-69.27$gen_units[0]$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:69.21-69.27$gen_units[0]$1_Y
  end
  attribute \src "dut.sv:49.17-55.19"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \gen_units[0].even_unit.adder_inst
    connect \a \data_in [7:0]
    connect \b \operand [7:0]
    connect \sum \gen_units[0].unit_result
  end
  attribute \src "dut.sv:69.21-69.27"
  cell $logic_not $logic_not$dut.sv:69.21-69.27$gen_units[1]$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:69.21-69.27$gen_units[1]$2_Y
  end
  attribute \src "dut.sv:58.17-64.19"
  cell $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000 \gen_units[1].odd_unit.subtractor_inst
    connect \a \data_in [15:8]
    connect \b \operand [15:8]
    connect \diff \gen_units[1].unit_result
  end
  attribute \src "dut.sv:69.21-69.27"
  cell $logic_not $logic_not$dut.sv:69.21-69.27$gen_units[2]$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:69.21-69.27$gen_units[2]$3_Y
  end
  attribute \src "dut.sv:49.17-55.19"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \gen_units[2].even_unit.adder_inst
    connect \a \data_in [23:16]
    connect \b \operand [23:16]
    connect \sum \gen_units[2].unit_result
  end
  attribute \src "dut.sv:69.21-69.27"
  cell $logic_not $logic_not$dut.sv:69.21-69.27$gen_units[3]$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:69.21-69.27$gen_units[3]$4_Y
  end
  attribute \src "dut.sv:58.17-64.19"
  cell $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000 \gen_units[3].odd_unit.subtractor_inst
    connect \a \data_in [31:24]
    connect \b \operand [31:24]
    connect \diff \gen_units[3].unit_result
  end
  attribute \src "dut.sv:84.13-90.15"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \extra_logic.extra_adder
    connect \a \result [7:0]
    connect \b \result [15:8]
    connect \sum \extra_logic.extra_sum
  end
  attribute \src "dut.sv:95.25-95.31"
  cell $logic_not $logic_not$dut.sv:95.25-95.31$extra_logic.store_extra$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:95.25-95.31$extra_logic.store_extra$5_Y
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:68$5
    attribute \src "dut.sv:69.17-73.20"
    switch $logic_not$dut.sv:69.21-69.27$gen_units[0]$1_Y
    attribute \src "dut.sv:69.29-71.20"
      case 1'1
        assign \result [7:0] 8'00000000
    attribute \src "dut.sv:71.26-73.20"
      case 
        assign \result [7:0] \gen_units[0].unit_result
    end
    sync posedge \clk
    sync negedge \rst_n
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:68$8
    attribute \src "dut.sv:69.17-73.20"
    switch $logic_not$dut.sv:69.21-69.27$gen_units[1]$2_Y
    attribute \src "dut.sv:69.29-71.20"
      case 1'1
        assign \result [15:8] 8'00000000
    attribute \src "dut.sv:71.26-73.20"
      case 
        assign \result [15:8] \gen_units[1].unit_result
    end
    sync posedge \clk
    sync negedge \rst_n
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:68$11
    attribute \src "dut.sv:69.17-73.20"
    switch $logic_not$dut.sv:69.21-69.27$gen_units[2]$3_Y
    attribute \src "dut.sv:69.29-71.20"
      case 1'1
        assign \result [23:16] 8'00000000
    attribute \src "dut.sv:71.26-73.20"
      case 
        assign \result [23:16] \gen_units[2].unit_result
    end
    sync posedge \clk
    sync negedge \rst_n
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:68$12
    attribute \src "dut.sv:69.17-73.20"
    switch $logic_not$dut.sv:69.21-69.27$gen_units[3]$4_Y
    attribute \src "dut.sv:69.29-71.20"
      case 1'1
        assign \result [31:24] 8'00000000
    attribute \src "dut.sv:71.26-73.20"
      case 
        assign \result [31:24] \gen_units[3].unit_result
    end
    sync posedge \clk
    sync negedge \rst_n
  end
  attribute \src "dut.sv:94.17-100.20"
  attribute \always_ff 1
  attribute \"has_async_reset" 1
  process $proc$dut.sv:94$13
    assign $0\extra_result \extra_result
    attribute \src "dut.sv:95.21-99.24"
    switch $logic_not$dut.sv:95.25-95.31$extra_logic.store_extra$5_Y
    attribute \src "dut.sv:95.33-97.24"
      case 1'1
        assign $0\extra_result 8'00000000
    attribute \src "dut.sv:97.30-99.24"
      case 
        attribute \src "dut.sv:97.30-99.24"
        switch \mode
        attribute \src "dut.sv:97.30-99.24"
          case 1'1
            assign $0\extra_result \extra_logic.extra_sum
        attribute \src "dut.sv:97.30-99.24"
          case 
        end
    end
    sync posedge \clk
      update \extra_result $0\extra_result
    sync negedge \rst_n
      update \extra_result $0\extra_result
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:49.17-55.19"
attribute \dynports 1
attribute \hdlname "adder"
module $paramod\adder\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 3 \sum
  wire width 8 $auto$expression.cpp:1961:import_operation$6
  cell $add $add$dut.sv:11$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1961:import_operation$6
  end
  connect \sum $auto$expression.cpp:1961:import_operation$6
end
attribute \cells_not_processed 1
attribute \src "dut.sv:58.17-64.19"
attribute \dynports 1
attribute \hdlname "subtractor"
module $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:18.30-18.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:19.30-19.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:20.30-20.34"
  wire width 8 output 3 \diff
  wire width 8 $auto$expression.cpp:1987:import_operation$9
  cell $sub $sub$dut.sv:22$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1987:import_operation$9
  end
  connect \diff $auto$expression.cpp:1987:import_operation$9
end
