#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021262bdb8b0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0000021262c9c910 .array "actual", 1499999 0, 30 0;
v0000021262c9bdd0_0 .var "adder_41", 30 0;
v0000021262c9c190_0 .var "clk_41", 0 0;
v0000021262c9c370 .array/s "face", 1499999 0, 30 0;
v0000021262c9c230_0 .var/i "file", 31 0;
v0000021262c9c7d0_0 .var/real "h", 0 0;
v0000021262c9c730_0 .var/real "hit_ratio_41", 0 0;
v0000021262c9c4b0_0 .net "hits_41", 30 0, v0000021262c37cd0_0;  1 drivers
v0000021262c9c050_0 .var/i "i", 31 0;
v0000021262c9c550_0 .var/i "j", 31 0;
v0000021262c9bb50_0 .var/real "m", 0 0;
v0000021262c9bf10_0 .net "misses_41", 30 0, v0000021262c9c410_0;  1 drivers
v0000021262c9ca50_0 .var/real "per", 0 0;
v0000021262c9be70_0 .var "rst_41", 0 0;
v0000021262c9bfb0_0 .var/i "stat", 31 0;
E_0000021262c1d480 .event posedge, v0000021262c37af0_0;
S_0000021262c24570 .scope module, "t1" "test" 2 16, 3 10 0, S_0000021262bdb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 31 "adder_41";
    .port_info 1 /INPUT 1 "clk_41";
    .port_info 2 /INPUT 1 "rst_41";
    .port_info 3 /OUTPUT 31 "misses_41";
    .port_info 4 /OUTPUT 31 "hits_41";
P_0000021262c378c0 .param/l "Assoc" 0 3 25, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0000021262c378f8 .param/l "CS" 0 3 23, +C4<0000000000000000000000000000000000000000000000000010000000000000>;
P_0000021262c37930 .param/l "Ib" 0 3 28, +C4<00000000000000000000000000000011>;
P_0000021262c37968 .param/l "LS" 0 3 24, +C4<00000000000000000000000000100000>;
P_0000021262c379a0 .param/l "Ob" 0 3 27, +C4<00000000000000000000000000000101>;
P_0000021262c379d8 .param/l "Sector_size" 0 3 29, +C4<00000000000000000000000000000100>;
P_0000021262c37a10 .param/l "Tbit" 0 3 26, +C4<000000000000000000000000000011111>;
v0000021262c21ca0_0 .var "Curr_Block_41", 30 0;
v0000021262c49790_0 .var "Curr_Count_41", 30 0;
v0000021262bdba40_0 .var "Num_Blocks_41", 30 0;
v0000021262bf3330_0 .var "Num_Sets_41", 30 0;
v0000021262c24700_0 .var "Sectors_per_line", 30 0;
v0000021262bd9740_0 .net "adder_41", 30 0, v0000021262c9bdd0_0;  1 drivers
v0000021262c219a0_0 .var "cache_block_41", 30 0;
v0000021262c37a50_0 .var "cache_set_41", 30 0;
v0000021262c37af0_0 .net "clk_41", 0 0, v0000021262c9c190_0;  1 drivers
v0000021262c37b90 .array "counter", 255 0, 31 0;
v0000021262c37c30_0 .var "data_present_41", 0 0;
v0000021262c37cd0_0 .var "hits_41", 30 0;
v0000021262c9b9c0_0 .var/i "i", 31 0;
v0000021262c9ba60_0 .var/i "j", 31 0;
v0000021262c9bc90_0 .var/i "k", 31 0;
v0000021262c9c410_0 .var "misses_41", 30 0;
v0000021262c9bbf0_0 .net "rst_41", 0 0, v0000021262c9be70_0;  1 drivers
v0000021262c9c2d0 .array "sector_valid", 255 0, 3 0;
v0000021262c9bd30_0 .var "set_index_41", 30 0;
v0000021262c9c9b0_0 .var "tag", 30 0;
v0000021262c9c0f0 .array "tag_array", 255 0, 30 0;
v0000021262c9c870 .array "valid_array", 255 0, 0 0;
E_0000021262c1cc00 .event posedge, v0000021262c9bbf0_0, v0000021262c37af0_0;
    .scope S_0000021262c24570;
T_0 ;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000021262c37cd0_0, 0, 31;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000021262c9c410_0, 0, 31;
    %pushi/vec4 256, 0, 31;
    %store/vec4 v0000021262bdba40_0, 0, 31;
    %load/vec4 v0000021262bdba40_0;
    %pad/u 64;
    %pushi/vec4 32, 0, 64;
    %div;
    %pad/u 31;
    %store/vec4 v0000021262bf3330_0, 0, 31;
    %pushi/vec4 8, 0, 31;
    %store/vec4 v0000021262c24700_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021262c9bc90_0;
    %load/vec4 v0000021262bdba40_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000021262c9bc90_0;
    %store/vec4a v0000021262c9c870, 4, 0;
    %pushi/vec4 0, 0, 31;
    %ix/getv/s 4, v0000021262c9bc90_0;
    %store/vec4a v0000021262c9c0f0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0000021262c9bc90_0;
    %store/vec4a v0000021262c9c2d0, 4, 0;
    %load/vec4 v0000021262c9bc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9ba60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000021262c9ba60_0;
    %load/vec4 v0000021262bf3330_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000021262c9bc90_0;
    %pad/s 64;
    %cmpi/s 32, 0, 64;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0000021262c9bc90_0;
    %load/vec4 v0000021262c9ba60_0;
    %pad/s 97;
    %muli 32, 0, 97;
    %load/vec4 v0000021262c9bc90_0;
    %pad/s 97;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000021262c37b90, 4, 0;
    %load/vec4 v0000021262c9bc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0000021262c9ba60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9ba60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0000021262c24570;
T_1 ;
    %wait E_0000021262c1cc00;
    %load/vec4 v0000021262c9bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0000021262c37cd0_0, 0;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0000021262c9c410_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000021262c9bc90_0;
    %load/vec4 v0000021262bdba40_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000021262c9bc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021262c9c870, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000021262c9bc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021262c9c2d0, 0, 4;
    %load/vec4 v0000021262c9bc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9bc90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021262bd9740_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %load/vec4 v0000021262bdba40_0;
    %pad/u 32;
    %mod;
    %pad/u 31;
    %store/vec4 v0000021262c219a0_0, 0, 31;
    %load/vec4 v0000021262bd9740_0;
    %pad/u 64;
    %pushi/vec4 32, 0, 64;
    %div;
    %load/vec4 v0000021262bdba40_0;
    %pad/u 64;
    %pushi/vec4 32, 0, 64;
    %div;
    %mod;
    %pad/u 31;
    %store/vec4 v0000021262c37a50_0, 0, 31;
    %load/vec4 v0000021262c37a50_0;
    %pad/u 64;
    %muli 32, 0, 64;
    %pad/u 31;
    %store/vec4 v0000021262c9bd30_0, 0, 31;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021262c37c30_0, 0, 1;
    %load/vec4 v0000021262bd9740_0;
    %parti/s 23, 8, 5;
    %pad/u 31;
    %store/vec4 v0000021262c9c9b0_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/s 64;
    %cmpi/s 32, 0, 64;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c9c870, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021262c9c9b0_0;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c9c0f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c9c2d0, 4;
    %load/vec4 v0000021262c219a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0000021262c37cd0_0;
    %addi 1, 0, 31;
    %store/vec4 v0000021262c37cd0_0, 0, 31;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021262c37c30_0, 0, 1;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 32;
    %load/vec4 v0000021262c9b9c0_0;
    %add;
    %pad/u 31;
    %store/vec4 v0000021262c21ca0_0, 0, 31;
    %ix/getv 4, v0000021262c21ca0_0;
    %load/vec4a v0000021262c37b90, 4;
    %pad/u 31;
    %store/vec4 v0000021262c49790_0, 0, 31;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0000021262c9b9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000021262c37c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000021262c9c410_0;
    %addi 1, 0, 31;
    %store/vec4 v0000021262c9c410_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/s 64;
    %cmpi/s 32, 0, 64;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c37b90, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0000021262c9c9b0_0;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000021262c9c0f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000021262c9c870, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000021262c9c2d0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021262c219a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0000021262c9c2d0, 4, 5;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 32;
    %load/vec4 v0000021262c9b9c0_0;
    %add;
    %pad/u 31;
    %store/vec4 v0000021262c21ca0_0, 0, 31;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000021262c49790_0, 0, 31;
T_1.14 ;
    %load/vec4 v0000021262c9b9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
T_1.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/s 64;
    %cmpi/s 32, 0, 64;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0000021262c49790_0;
    %pad/u 32;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c37b90, 4;
    %cmp/u;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000021262c37b90, 4;
    %subi 1, 0, 32;
    %load/vec4 v0000021262c9bd30_0;
    %pad/u 33;
    %load/vec4 v0000021262c9b9c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000021262c37b90, 4, 0;
T_1.18 ;
    %pushi/vec4 31, 0, 32;
    %ix/getv 4, v0000021262c21ca0_0;
    %store/vec4a v0000021262c37b90, 4, 0;
    %load/vec4 v0000021262c9b9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9b9c0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021262bdb8b0;
T_2 ;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v0000021262c9ca50_0;
    %end;
    .thread T_2;
    .scope S_0000021262bdb8b0;
T_3 ;
    %vpi_func 2 26 "$fopen" 32, "addr_trace.txt", "r" {0 0 0};
    %store/vec4 v0000021262c9c230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9c050_0, 0, 32;
T_3.0 ;
    %vpi_func 2 28 "$feof" 32, v0000021262c9c230_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %vpi_func 2 29 "$fscanf" 32, v0000021262c9c230_0, "%d\012", &A<v0000021262c9c370, v0000021262c9c050_0 > {0 0 0};
    %store/vec4 v0000021262c9bfb0_0, 0, 32;
    %load/vec4 v0000021262c9c050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9c050_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 32 "$fclose", v0000021262c9c230_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9c050_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021262c9c050_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0000021262c9c050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021262c9c370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021262c9c910, 4, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000021262c9c050_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000021262c9c910, 4;
    %ix/getv/s 4, v0000021262c9c050_0;
    %load/vec4a v0000021262c9c370, 4;
    %add;
    %ix/getv/s 4, v0000021262c9c050_0;
    %store/vec4a v0000021262c9c910, 4, 0;
T_3.5 ;
    %load/vec4 v0000021262c9c050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9c050_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .thread T_3;
    .scope S_0000021262bdb8b0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000021262c9c190_0;
    %inv;
    %store/vec4 v0000021262c9c190_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021262bdb8b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021262c9c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021262c9be70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021262c9be70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021262c9c550_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021262c9c550_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0000021262c1d480;
    %ix/getv/s 4, v0000021262c9c550_0;
    %load/vec4a v0000021262c9c910, 4;
    %store/vec4 v0000021262c9bdd0_0, 0, 31;
    %load/vec4 v0000021262c9c550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021262c9c550_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %wait E_0000021262c1d480;
    %load/vec4 v0000021262c9bf10_0;
    %cvt/rv;
    %store/real v0000021262c9bb50_0;
    %load/vec4 v0000021262c9c4b0_0;
    %cvt/rv;
    %store/real v0000021262c9c7d0_0;
    %load/real v0000021262c9c7d0_0;
    %load/real v0000021262c9bb50_0;
    %load/real v0000021262c9c7d0_0;
    %add/wr;
    %div/wr;
    %load/real v0000021262c9ca50_0;
    %mul/wr;
    %store/real v0000021262c9c730_0;
    %load/vec4 v0000021262c9bf10_0;
    %load/vec4 v0000021262c9c4b0_0;
    %add;
    %vpi_call 2 59 "$display", "Hit Ratio = %7.2f%%, Cache Hits = %d, Total Simulation Addresses = %d", v0000021262c9c730_0, v0000021262c9c4b0_0, S<0,vec4,u31> {1 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench_sector.v";
    ".\cache_sector.v";
