

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2'
================================================================
* Date:           Sun Aug 10 20:37:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   31|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_17_2  |       31|       31|         3|          1|          1|    30|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      95|    -|
|Register         |        -|     -|     126|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     126|     198|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_381_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln15_fu_297_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_346_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_291_p2               |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln17_fu_306_p2               |      icmp|   0|  0|  12|           4|           4|
    |select_ln15_1_fu_374_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln15_2_fu_387_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln15_fu_312_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 103|          27|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_258_p4        |  14|          3|   64|        192|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_106                              |   9|          2|    2|          4|
    |indvar_flatten_fu_110                 |   9|          2|    5|         10|
    |j_fu_102                              |   9|          2|    4|          8|
    |shiftreg8_fu_98                       |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|  119|        302|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |gmem0_addr_read_reg_502            |  64|   0|   64|          0|
    |i_fu_106                           |   2|   0|    2|          0|
    |icmp_ln15_reg_484                  |   1|   0|    1|          0|
    |icmp_ln15_reg_484_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln17_reg_488                  |   1|   0|    1|          0|
    |icmp_ln17_reg_488_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_fu_110              |   5|   0|    5|          0|
    |j_fu_102                           |   4|   0|    4|          0|
    |select_ln15_reg_494                |   4|   0|    4|          0|
    |select_ln15_reg_494_pp0_iter1_reg  |   4|   0|    4|          0|
    |shiftreg8_fu_98                    |  32|   0|   32|          0|
    |trunc_ln17_reg_498                 |   1|   0|    1|          0|
    |trunc_ln17_reg_498_pp0_iter1_reg   |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 126|   0|  126|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   64|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    8|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   64|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                                            gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                                            gmem0|       pointer|
|sext_ln15               |   in|   61|     ap_none|                                                        sext_ln15|        scalar|
|L_cache_address0        |  out|    2|   ap_memory|                                                          L_cache|         array|
|L_cache_ce0             |  out|    1|   ap_memory|                                                          L_cache|         array|
|L_cache_we0             |  out|    1|   ap_memory|                                                          L_cache|         array|
|L_cache_d0              |  out|   32|   ap_memory|                                                          L_cache|         array|
|L_cache_1_address0      |  out|    2|   ap_memory|                                                        L_cache_1|         array|
|L_cache_1_ce0           |  out|    1|   ap_memory|                                                        L_cache_1|         array|
|L_cache_1_we0           |  out|    1|   ap_memory|                                                        L_cache_1|         array|
|L_cache_1_d0            |  out|   32|   ap_memory|                                                        L_cache_1|         array|
|L_cache_2_address0      |  out|    2|   ap_memory|                                                        L_cache_2|         array|
|L_cache_2_ce0           |  out|    1|   ap_memory|                                                        L_cache_2|         array|
|L_cache_2_we0           |  out|    1|   ap_memory|                                                        L_cache_2|         array|
|L_cache_2_d0            |  out|   32|   ap_memory|                                                        L_cache_2|         array|
|L_cache_3_address0      |  out|    2|   ap_memory|                                                        L_cache_3|         array|
|L_cache_3_ce0           |  out|    1|   ap_memory|                                                        L_cache_3|         array|
|L_cache_3_we0           |  out|    1|   ap_memory|                                                        L_cache_3|         array|
|L_cache_3_d0            |  out|   32|   ap_memory|                                                        L_cache_3|         array|
|L_cache_4_address0      |  out|    2|   ap_memory|                                                        L_cache_4|         array|
|L_cache_4_ce0           |  out|    1|   ap_memory|                                                        L_cache_4|         array|
|L_cache_4_we0           |  out|    1|   ap_memory|                                                        L_cache_4|         array|
|L_cache_4_d0            |  out|   32|   ap_memory|                                                        L_cache_4|         array|
|L_cache_5_address0      |  out|    2|   ap_memory|                                                        L_cache_5|         array|
|L_cache_5_ce0           |  out|    1|   ap_memory|                                                        L_cache_5|         array|
|L_cache_5_we0           |  out|    1|   ap_memory|                                                        L_cache_5|         array|
|L_cache_5_d0            |  out|   32|   ap_memory|                                                        L_cache_5|         array|
|L_cache_6_address0      |  out|    2|   ap_memory|                                                        L_cache_6|         array|
|L_cache_6_ce0           |  out|    1|   ap_memory|                                                        L_cache_6|         array|
|L_cache_6_we0           |  out|    1|   ap_memory|                                                        L_cache_6|         array|
|L_cache_6_d0            |  out|   32|   ap_memory|                                                        L_cache_6|         array|
|L_cache_7_address0      |  out|    2|   ap_memory|                                                        L_cache_7|         array|
|L_cache_7_ce0           |  out|    1|   ap_memory|                                                        L_cache_7|         array|
|L_cache_7_we0           |  out|    1|   ap_memory|                                                        L_cache_7|         array|
|L_cache_7_d0            |  out|   32|   ap_memory|                                                        L_cache_7|         array|
|L_cache_8_address0      |  out|    2|   ap_memory|                                                        L_cache_8|         array|
|L_cache_8_ce0           |  out|    1|   ap_memory|                                                        L_cache_8|         array|
|L_cache_8_we0           |  out|    1|   ap_memory|                                                        L_cache_8|         array|
|L_cache_8_d0            |  out|   32|   ap_memory|                                                        L_cache_8|         array|
|L_cache_9_address0      |  out|    2|   ap_memory|                                                        L_cache_9|         array|
|L_cache_9_ce0           |  out|    1|   ap_memory|                                                        L_cache_9|         array|
|L_cache_9_we0           |  out|    1|   ap_memory|                                                        L_cache_9|         array|
|L_cache_9_d0            |  out|   32|   ap_memory|                                                        L_cache_9|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

