// Auto-generated by Brainsmith Hardware Kernel Generator
// Generated from: brainsmith/hw_kernels/thresholding/thresholding_axi_bw.sv
// Date: 2025-06-20T16:18:11.882099

module thresholding_axi_wrapper #(
    // Parameters from original module
    parameter input_WIDTH = $INPUT_WIDTH$,
    parameter output_WIDTH = $OUTPUT_WIDTH$,
    parameter T_WIDTH = $T_WIDTH$,
    parameter input_BDIM = $INPUT_BDIM$,
    parameter input_SDIM = $INPUT_SDIM$,
    parameter input_SIGNED = $INPUT_SIGNED$,
    parameter input_FPARG = $INPUT_FPARG$,
    parameter output_BIAS = $OUTPUT_BIAS$,
    parameter THRESHOLDS_PATH = $THRESHOLDS_PATH$,
    parameter USE_AXILITE = $USE_AXILITE$,
    parameter DEPTH_TRIGGER_URAM = $DEPTH_TRIGGER_URAM$,
    parameter DEPTH_TRIGGER_BRAM = $DEPTH_TRIGGER_BRAM$,
    parameter DEEP_PIPELINE = $DEEP_PIPELINE$) (
    // Global Control
    input wire ap_clk,
    input wire ap_rst_n,
    input wire ap_start,
    output wire ap_done,
    output wire ap_idle,
    output wire ap_ready,
    // input: INPUT interface
    input wire [$INPUT_STREAM_WIDTH$-1:0] input_TDATA,
    input wire input_TVALID,
    output wire input_TREADY,
    // output: OUTPUT interface
    output wire [$OUTPUT_STREAM_WIDTH$-1:0] output_TDATA,
    output wire output_TVALID,
    input wire output_TREADY,
    // s_axilite: CONFIG interface (AXI-Lite)
    input wire s_axilite_AWVALID,
    output wire s_axilite_AWREADY,
    input wire [31:0] s_axilite_AWADDR,
    input wire s_axilite_WVALID,
    output wire s_axilite_WREADY,
    input wire [31:0] s_axilite_WDATA,
    input wire [3:0] s_axilite_WSTRB,
    output wire s_axilite_BVALID,
    input wire s_axilite_BREADY,
    output wire [1:0] s_axilite_BRESP,
    input wire s_axilite_ARVALID,
    output wire s_axilite_ARREADY,
    input wire [31:0] s_axilite_ARADDR,
    output wire s_axilite_RVALID,
    input wire s_axilite_RREADY,
    output wire [31:0] s_axilite_RDATA,
    output wire [1:0] s_axilite_RRESP);

    // Instantiate the wrapped kernel
    thresholding_axi #(
        // Pass parameters
        .input_WIDTH(input_WIDTH),
        .output_WIDTH(output_WIDTH),
        .T_WIDTH(T_WIDTH),
        .input_BDIM(input_BDIM),
        .input_SDIM(input_SDIM),
        .input_SIGNED(input_SIGNED),
        .input_FPARG(input_FPARG),
        .output_BIAS(output_BIAS),
        .THRESHOLDS_PATH(THRESHOLDS_PATH),
        .USE_AXILITE(USE_AXILITE),
        .DEPTH_TRIGGER_URAM(DEPTH_TRIGGER_URAM),
        .DEPTH_TRIGGER_BRAM(DEPTH_TRIGGER_BRAM),
        .DEEP_PIPELINE(DEEP_PIPELINE)    ) thresholding_axi_inst (
        // Global control
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        // input connections
        .input_TDATA(input_TDATA),
        .input_TVALID(input_TVALID),
        .input_TREADY(input_TREADY),
        // output connections
        .output_TDATA(output_TDATA),
        .output_TVALID(output_TVALID),
        .output_TREADY(output_TREADY),
        // s_axilite connections
        .s_axilite_AWVALID(s_axilite_AWVALID),
        .s_axilite_AWREADY(s_axilite_AWREADY),
        .s_axilite_AWADDR(s_axilite_AWADDR),
        .s_axilite_WVALID(s_axilite_WVALID),
        .s_axilite_WREADY(s_axilite_WREADY),
        .s_axilite_WDATA(s_axilite_WDATA),
        .s_axilite_WSTRB(s_axilite_WSTRB),
        .s_axilite_BVALID(s_axilite_BVALID),
        .s_axilite_BREADY(s_axilite_BREADY),
        .s_axilite_BRESP(s_axilite_BRESP),
        .s_axilite_ARVALID(s_axilite_ARVALID),
        .s_axilite_ARREADY(s_axilite_ARREADY),
        .s_axilite_ARADDR(s_axilite_ARADDR),
        .s_axilite_RVALID(s_axilite_RVALID),
        .s_axilite_RREADY(s_axilite_RREADY),
        .s_axilite_RDATA(s_axilite_RDATA),
        .s_axilite_RRESP(s_axilite_RRESP)    );

endmodule // thresholding_axi_wrapper