Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Feb  3 12:03:33 2020
| Host         : SEV-L011080 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 73 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.857        0.000                      0                  118        0.143        0.000                      0                  118        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_1   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz          15.857        0.000                      0                  118        0.226        0.000                      0                  118        9.020        0.000                       0                    75  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1        15.859        0.000                      0                  118        0.226        0.000                      0                  118        9.020        0.000                       0                    75  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz         15.857        0.000                      0                  118        0.143        0.000                      0                  118  
clk_out_clk_wiz    clk_out_clk_wiz_1       15.857        0.000                      0                  118        0.143        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[13]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[14]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[16]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DEBOUNCE1/state_reg_FSM_FFd3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/state_reg_FSM_FFd3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582    -0.599    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DEBOUNCE1/state_reg_FSM_FFd3/Q
                         net (fo=3, routed)           0.132    -0.326    DEBOUNCE1/state_reg_FSM_FFd3_96
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.281 r  DEBOUNCE1/state_reg_FSM_FFd3_In/O
                         net (fo=1, routed)           0.000    -0.281    DEBOUNCE1/state_reg_FSM_FFd3_In_97
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.849    -0.841    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092    -0.507    DEBOUNCE1/state_reg_FSM_FFd3
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.345    DISPLAY/Q_REG[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[7]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.344    DISPLAY/Q_REG[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.236    DISPLAY/Result[3]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.488    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.348    DISPLAY/Q_REG[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[4]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.349    DISPLAY/Q_REG[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[8]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_10/Q
                         net (fo=1, routed)           0.109    -0.345    DISPLAY/Q_REG[10]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[10]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    DISPLAY/Q_REG_10
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.344    DISPLAY/Q_REG[6]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[6]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.343    DISPLAY/Q_REG[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/Result[2]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.488    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 r_next_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[15]
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 r_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[11]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[11]
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    r_next_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y20     BCD1/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y20     BCD1/Qr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y20     DEBOUNCE1/q_reg_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y20     DEBOUNCE1/q_reg_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y19     DEBOUNCE1/q_reg_4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y23     DEBOUNCE1/state_reg_FSM_FFd1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.082    19.003    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.479    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.479    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.859    

Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.082    19.003    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.479    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.479    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.859    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.082    19.027    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.503    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.082    19.027    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.503    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.082    19.027    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.503    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.082    19.027    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.503    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.482    r_next_reg[13]
  -------------------------------------------------------------------
                         required time                         18.482    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.482    r_next_reg[14]
  -------------------------------------------------------------------
                         required time                         18.482    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.482    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                         18.482    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.482    r_next_reg[16]
  -------------------------------------------------------------------
                         required time                         18.482    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DEBOUNCE1/state_reg_FSM_FFd3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/state_reg_FSM_FFd3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582    -0.599    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DEBOUNCE1/state_reg_FSM_FFd3/Q
                         net (fo=3, routed)           0.132    -0.326    DEBOUNCE1/state_reg_FSM_FFd3_96
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.281 r  DEBOUNCE1/state_reg_FSM_FFd3_In/O
                         net (fo=1, routed)           0.000    -0.281    DEBOUNCE1/state_reg_FSM_FFd3_In_97
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.849    -0.841    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092    -0.507    DEBOUNCE1/state_reg_FSM_FFd3
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.345    DISPLAY/Q_REG[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[7]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.344    DISPLAY/Q_REG[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.236    DISPLAY/Result[3]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.488    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.348    DISPLAY/Q_REG[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[4]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.349    DISPLAY/Q_REG[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[8]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_10/Q
                         net (fo=1, routed)           0.109    -0.345    DISPLAY/Q_REG[10]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[10]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    DISPLAY/Q_REG_10
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.344    DISPLAY/Q_REG[6]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[6]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.343    DISPLAY/Q_REG[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/Result[2]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.488    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 r_next_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[15]
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 r_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[11]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[11]
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    r_next_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y21     BCD0/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y20     BCD1/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y23     BCD2/Qr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y20     BCD1/Qr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y20     DEBOUNCE1/q_reg_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y20     DEBOUNCE1/q_reg_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y19     DEBOUNCE1/q_reg_4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y20     EDGE/Mshreg_sync_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y23     BCD2/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y22     DEBOUNCE1/q_reg_18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y23     DEBOUNCE1/state_reg_FSM_FFd1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[13]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[14]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[16]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DEBOUNCE1/state_reg_FSM_FFd3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/state_reg_FSM_FFd3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582    -0.599    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DEBOUNCE1/state_reg_FSM_FFd3/Q
                         net (fo=3, routed)           0.132    -0.326    DEBOUNCE1/state_reg_FSM_FFd3_96
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.281 r  DEBOUNCE1/state_reg_FSM_FFd3_In/O
                         net (fo=1, routed)           0.000    -0.281    DEBOUNCE1/state_reg_FSM_FFd3_In_97
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.849    -0.841    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092    -0.424    DEBOUNCE1/state_reg_FSM_FFd3
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.345    DISPLAY/Q_REG[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[7]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.344    DISPLAY/Q_REG[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.236    DISPLAY/Result[3]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.405    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.348    DISPLAY/Q_REG[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[4]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.349    DISPLAY/Q_REG[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[8]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_10/Q
                         net (fo=1, routed)           0.109    -0.345    DISPLAY/Q_REG[10]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[10]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    DISPLAY/Q_REG_10
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.344    DISPLAY/Q_REG[6]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[6]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.343    DISPLAY/Q_REG[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/Result[2]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.405    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_next_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[15]
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.379    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[11]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[11]
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.379    r_next_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.766ns (21.814%)  route 2.746ns (78.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          1.112     2.620    BCD0_n_5
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.502    18.507    MCLK
    SLICE_X64Y24         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.578    19.084    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    18.477    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.766ns (22.709%)  route 2.607ns (77.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.974     2.482    BCD0_n_5
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.504    18.509    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.600    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    18.501    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[13]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[13]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[14]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[14]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 r_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.753%)  route 2.459ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.620    -0.892    MCLK
    SLICE_X64Y23         FDRE                                         r  r_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  r_next_reg[20]/Q
                         net (fo=2, routed)           0.677     0.304    BCD0/r_next_reg[20][3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     0.428 f  BCD0/r_next[22]_i_3/O
                         net (fo=1, routed)           0.956     1.384    BCD0/r_next[22]_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.825     2.333    BCD0_n_5
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.510    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[16]/C
                         clock pessimism              0.578    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    18.480    r_next_reg[16]
  -------------------------------------------------------------------
                         required time                         18.480    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 16.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DEBOUNCE1/state_reg_FSM_FFd3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/state_reg_FSM_FFd3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582    -0.599    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DEBOUNCE1/state_reg_FSM_FFd3/Q
                         net (fo=3, routed)           0.132    -0.326    DEBOUNCE1/state_reg_FSM_FFd3_96
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.281 r  DEBOUNCE1/state_reg_FSM_FFd3_In/O
                         net (fo=1, routed)           0.000    -0.281    DEBOUNCE1/state_reg_FSM_FFd3_In_97
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.849    -0.841    DEBOUNCE1/clk_out
    SLICE_X59Y23         FDRE                                         r  DEBOUNCE1/state_reg_FSM_FFd3/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092    -0.424    DEBOUNCE1/state_reg_FSM_FFd3
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.345    DISPLAY/Q_REG[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[7]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.344    DISPLAY/Q_REG[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.236    DISPLAY/Result[3]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.405    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.348    DISPLAY/Q_REG[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[4]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.349    DISPLAY/Q_REG[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[8]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DISPLAY/Q_REG_10/Q
                         net (fo=1, routed)           0.109    -0.345    DISPLAY/Q_REG[10]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.234 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/Result[10]
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    DISPLAY/clk_out
    SLICE_X63Y20         FDRE                                         r  DISPLAY/Q_REG_10/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    DISPLAY/Q_REG_10
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.344    DISPLAY/Q_REG[6]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.233 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/Result[6]
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    DISPLAY/clk_out
    SLICE_X63Y19         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.406    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.343    DISPLAY/Q_REG[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/Result[2]
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857    -0.833    DISPLAY/clk_out
    SLICE_X63Y18         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.405    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_next_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[15]
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    MCLK
    SLICE_X64Y22         FDRE                                         r  r_next_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.379    r_next_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  r_next_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    r_next_reg_n_0_[11]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  r_next_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    data0[11]
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    MCLK
    SLICE_X64Y21         FDRE                                         r  r_next_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.379    r_next_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.182    





