property a3;
@(posedge clk) (StartDefer == 1) |=> (StateIPG == 0);
endproperty
assert_a3: assert property(a3);

property a9;
@(posedge clk) (StartIPG == 1 & StartDefer == 0) |=> (StateIPG == 1);
endproperty
assert_a9: assert property(a9);

property a1;
@(posedge clk) (StartIdle == 1) |=> (StateIPG == 0);
endproperty
assert_a1: assert property(a1);

property a10;
@(posedge clk) (StateIPG == 1 & StartDefer == 0 & StartIdle == 0) |=> (StateIPG == 1);
endproperty
assert_a10: assert property(a10);

property a8;
@(posedge clk) (StartIPG == 0 & StateIPG == 0) |=> (StateIPG == 0);
endproperty
assert_a8: assert property(a8);

property a6;
@(posedge clk) (CarrierSense == 1 & ExcessiveDefer == 0) |=> (StateIPG == 0);
endproperty
assert_a6: assert property(a6);

property a7;
@(posedge clk) (ExcessiveDefer == 1 & StateIPG == 0) |=> (StateIPG == 0);
endproperty
assert_a7: assert property(a7);

property a5;
@(posedge clk) (Rule1 == 0) |=> (StateIPG == 0);
endproperty
assert_a5: assert property(a5);

property a4;
@(posedge clk) (StateIdle == 1) |=> (StateIPG == 0);
endproperty
assert_a4: assert property(a4);

property a0;
@(posedge clk) (TooBig == 1) |=> (StateIPG == 0);
endproperty
assert_a0: assert property(a0);

property a2;
@(posedge clk) (StartTxDone == 1) |=> (StateIPG == 0);
endproperty
assert_a2: assert property(a2);

