strict digraph "" {
	node [label="\N"];
	"356:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2608cf1690>",
		fillcolor=firebrick,
		label="356:NS
reg_addr <= { reg_addr[3:0], mdio };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2608cf1690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_352:AL"	 [def_var="['reg_addr']",
		label="Leaf_352:AL"];
	"356:NS" -> "Leaf_352:AL"	 [cond="[]",
		lineno=None];
	"354:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2608cf1910>",
		fillcolor=firebrick,
		label="354:NS
reg_addr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2608cf1910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"354:NS" -> "Leaf_352:AL"	 [cond="[]",
		lineno=None];
	"356:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2608cf1a50>",
		fillcolor=springgreen,
		label="356:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"356:IF" -> "356:NS"	 [cond="['reg_addr_shift']",
		label=reg_addr_shift,
		lineno=356];
	"352:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2608cec990>",
		clk_sens=True,
		fillcolor=gold,
		label="352:AL",
		sens="['mdc', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'reg_addr', 'reg_addr_shift', 'mdio']"];
	"353:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2608cf1c10>",
		fillcolor=springgreen,
		label="353:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"352:AL" -> "353:IF"	 [cond="[]",
		lineno=None];
	"353:IF" -> "354:NS"	 [cond="['reset']",
		label=reset,
		lineno=353];
	"353:IF" -> "356:IF"	 [cond="['reset']",
		label="!(reset)",
		lineno=353];
}
