

================================================================
== Vivado HLS Report for 'inference_add_1_84_s'
================================================================
* Date:           Tue Jun  7 02:02:48 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        convnet_cpp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|   91|   91|   91|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- add_label6  |   89|   89|         7|          1|          1|    84|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      10|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     227|     246|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       9|
|Register         |        -|      -|     135|      22|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      2|     362|     287|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |inference_fadd_32ns_32ns_32_4_full_dsp_U1665  |inference_fadd_32ns_32ns_32_4_full_dsp  |        0|      2|  227|  214|
    |inference_mux_4to1_sel2_32_1_U1666            |inference_mux_4to1_sel2_32_1            |        0|      0|    0|   32|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                        |        0|      2|  227|  246|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    |B4_0_U  |inference_add_1_84_s_B4_0  |        1|  0|   0|    84|   32|     1|         2688|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                           |        1|  0|   0|    84|   32|     1|         2688|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_187_p2       |     +    |      0|  0|   7|           7|           1|
    |exitcond_fu_181_p2  |   icmp   |      0|  0|   3|           7|           7|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  10|          14|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |j_reg_166              |   7|          2|    7|         14|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |   9|          8|    9|         20|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |B4_0_load_reg_301      |  32|   0|   32|          0|
    |C_0_0_addr_reg_276     |   5|   0|    5|          0|
    |C_1_0_addr_reg_281     |   5|   0|    5|          0|
    |C_2_0_addr_reg_286     |   5|   0|    5|          0|
    |C_3_0_addr_reg_291     |   5|   0|    5|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |j_reg_166              |   7|   0|    7|          0|
    |tmp_1101_reg_246       |   2|   0|    2|          0|
    |tmp_6_reg_306          |  32|   0|   32|          0|
    |tmp_reg_296            |  32|   0|   32|          0|
    |C_0_0_addr_reg_276     |   0|   5|    5|          0|
    |C_1_0_addr_reg_281     |   0|   5|    5|          0|
    |C_2_0_addr_reg_286     |   0|   5|    5|          0|
    |C_3_0_addr_reg_291     |   0|   5|    5|          0|
    |tmp_1101_reg_246       |   0|   2|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 135|  22|  157|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|ap_done         | out |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | inference_add<1, 84> | return value |
|A_0_address0    | out |    5|  ap_memory |          A_0         |     array    |
|A_0_ce0         | out |    1|  ap_memory |          A_0         |     array    |
|A_0_q0          |  in |   32|  ap_memory |          A_0         |     array    |
|A_1_address0    | out |    5|  ap_memory |          A_1         |     array    |
|A_1_ce0         | out |    1|  ap_memory |          A_1         |     array    |
|A_1_q0          |  in |   32|  ap_memory |          A_1         |     array    |
|A_2_address0    | out |    5|  ap_memory |          A_2         |     array    |
|A_2_ce0         | out |    1|  ap_memory |          A_2         |     array    |
|A_2_q0          |  in |   32|  ap_memory |          A_2         |     array    |
|A_3_address0    | out |    5|  ap_memory |          A_3         |     array    |
|A_3_ce0         | out |    1|  ap_memory |          A_3         |     array    |
|A_3_q0          |  in |   32|  ap_memory |          A_3         |     array    |
|C_0_0_address0  | out |    5|  ap_memory |         C_0_0        |     array    |
|C_0_0_ce0       | out |    1|  ap_memory |         C_0_0        |     array    |
|C_0_0_we0       | out |    1|  ap_memory |         C_0_0        |     array    |
|C_0_0_d0        | out |   32|  ap_memory |         C_0_0        |     array    |
|C_1_0_address0  | out |    5|  ap_memory |         C_1_0        |     array    |
|C_1_0_ce0       | out |    1|  ap_memory |         C_1_0        |     array    |
|C_1_0_we0       | out |    1|  ap_memory |         C_1_0        |     array    |
|C_1_0_d0        | out |   32|  ap_memory |         C_1_0        |     array    |
|C_2_0_address0  | out |    5|  ap_memory |         C_2_0        |     array    |
|C_2_0_ce0       | out |    1|  ap_memory |         C_2_0        |     array    |
|C_2_0_we0       | out |    1|  ap_memory |         C_2_0        |     array    |
|C_2_0_d0        | out |   32|  ap_memory |         C_2_0        |     array    |
|C_3_0_address0  | out |    5|  ap_memory |         C_3_0        |     array    |
|C_3_0_ce0       | out |    1|  ap_memory |         C_3_0        |     array    |
|C_3_0_we0       | out |    1|  ap_memory |         C_3_0        |     array    |
|C_3_0_d0        | out |   32|  ap_memory |         C_3_0        |     array    |
+----------------+-----+-----+------------+----------------------+--------------+

