$date
	Sat Sep 28 18:06:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module DataMemory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 32 $ addr [31:0] $end
$var reg 1 % clk $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 32 ' addr [31:0] $end
$var wire 1 % clk $end
$var wire 32 ( write_data [31:0] $end
$var reg 32 ) read_data [31:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000000000 *
bx )
b0 (
b0 '
b0 &
0%
b0 $
0#
0"
bx !
$end
#50
1%
#100
0%
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
1#
#150
1%
#200
0%
0#
#250
1%
#300
0%
1"
#350
b11011110101011011011111011101111 !
b11011110101011011011111011101111 )
1%
#400
0%
0"
#450
1%
#500
0%
b10010001101000101011001111000 &
b10010001101000101011001111000 (
b100 $
b100 '
1#
#550
1%
#600
0%
0#
#650
1%
#700
0%
1"
#750
b10010001101000101011001111000 !
b10010001101000101011001111000 )
1%
#800
0%
0"
#850
1%
#900
0%
b1000 $
b1000 '
1"
#950
b0 !
b0 )
1%
#1000
0%
0"
