ARM GAS  /tmp/cc7QBP8A.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc7QBP8A.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f4xx_hal_msp.c **** /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 73 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 73 3 view .LVU2
ARM GAS  /tmp/cc7QBP8A.s 			page 3


  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 73 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 73 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 73 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 74 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 74 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 74 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 74 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 74 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 76 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 83 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE134:
ARM GAS  /tmp/cc7QBP8A.s 			page 4


  91              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_I2C_MspInit
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_I2C_MspInit:
  99              	.LVL1:
 100              	.LFB135:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c ****   */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 92 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 92 1 is_stmt 0 view .LVU16
 106 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 36
 109              		.cfi_offset 4, -36
 110              		.cfi_offset 5, -32
 111              		.cfi_offset 6, -28
 112              		.cfi_offset 7, -24
 113              		.cfi_offset 8, -20
 114              		.cfi_offset 9, -16
 115              		.cfi_offset 10, -12
 116              		.cfi_offset 11, -8
 117              		.cfi_offset 14, -4
 118 0004 89B0     		sub	sp, sp, #36
 119              	.LCFI4:
 120              		.cfi_def_cfa_offset 72
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 93 3 is_stmt 1 view .LVU17
 122              		.loc 1 93 20 is_stmt 0 view .LVU18
 123 0006 0023     		movs	r3, #0
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
 127 000e 0693     		str	r3, [sp, #24]
 128 0010 0793     		str	r3, [sp, #28]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 129              		.loc 1 94 3 is_stmt 1 view .LVU19
 130              		.loc 1 94 10 is_stmt 0 view .LVU20
 131 0012 0268     		ldr	r2, [r0]
 132              		.loc 1 94 5 view .LVU21
 133 0014 414B     		ldr	r3, .L13
 134 0016 9A42     		cmp	r2, r3
 135 0018 02D0     		beq	.L10
 136              	.LVL2:
 137              	.L5:
ARM GAS  /tmp/cc7QBP8A.s 			page 5


  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 103:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA Init */
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1_TX Init */
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Stream6;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 133:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 134:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 135:Core/Src/stm32f4xx_hal_msp.c ****     {
 136:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 137:Core/Src/stm32f4xx_hal_msp.c ****     }
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1_RX Init */
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Instance = DMA1_Stream0;
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /tmp/cc7QBP8A.s 			page 6


 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 154:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 155:Core/Src/stm32f4xx_hal_msp.c ****     }
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   }
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c **** }
 138              		.loc 1 170 1 view .LVU22
 139 001a 09B0     		add	sp, sp, #36
 140              	.LCFI5:
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 36
 143              		@ sp needed
 144 001c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 145              	.LVL3:
 146              	.L10:
 147              	.LCFI6:
 148              		.cfi_restore_state
 149              		.loc 1 170 1 view .LVU23
 150 0020 0446     		mov	r4, r0
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 100 5 is_stmt 1 view .LVU24
 152              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 100 5 view .LVU25
 154 0022 0025     		movs	r5, #0
 155 0024 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 156              		.loc 1 100 5 view .LVU26
 157 0026 3E4E     		ldr	r6, .L13+4
 158 0028 336B     		ldr	r3, [r6, #48]
 159 002a 43F00203 		orr	r3, r3, #2
 160 002e 3363     		str	r3, [r6, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU27
 162 0030 336B     		ldr	r3, [r6, #48]
 163 0032 03F00203 		and	r3, r3, #2
 164 0036 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 165              		.loc 1 100 5 view .LVU28
 166 0038 019B     		ldr	r3, [sp, #4]
 167              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU29
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /tmp/cc7QBP8A.s 			page 7


 169              		.loc 1 105 5 view .LVU30
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 170              		.loc 1 105 25 is_stmt 0 view .LVU31
 171 003a 4027     		movs	r7, #64
 172 003c 0397     		str	r7, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 173              		.loc 1 106 5 is_stmt 1 view .LVU32
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 174              		.loc 1 106 26 is_stmt 0 view .LVU33
 175 003e 4FF0120B 		mov	fp, #18
 176 0042 CDF810B0 		str	fp, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177              		.loc 1 107 5 is_stmt 1 view .LVU34
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 178              		.loc 1 107 26 is_stmt 0 view .LVU35
 179 0046 0123     		movs	r3, #1
 180 0048 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 181              		.loc 1 108 5 is_stmt 1 view .LVU36
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 182              		.loc 1 108 27 is_stmt 0 view .LVU37
 183 004a 4FF0030A 		mov	r10, #3
 184 004e CDF818A0 		str	r10, [sp, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185              		.loc 1 109 5 is_stmt 1 view .LVU38
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 186              		.loc 1 109 31 is_stmt 0 view .LVU39
 187 0052 4FF00409 		mov	r9, #4
 188 0056 CDF81C90 		str	r9, [sp, #28]
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 110 5 is_stmt 1 view .LVU40
 190 005a DFF8D880 		ldr	r8, .L13+24
 191 005e 03A9     		add	r1, sp, #12
 192 0060 4046     		mov	r0, r8
 193              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 194              		.loc 1 110 5 is_stmt 0 view .LVU41
 195 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 197              		.loc 1 112 5 is_stmt 1 view .LVU42
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 198              		.loc 1 112 25 is_stmt 0 view .LVU43
 199 0066 8023     		movs	r3, #128
 200 0068 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 113 5 is_stmt 1 view .LVU44
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 113 26 is_stmt 0 view .LVU45
 203 006a CDF810B0 		str	fp, [sp, #16]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 114 26 is_stmt 0 view .LVU47
 206 006e 0595     		str	r5, [sp, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 207              		.loc 1 115 5 is_stmt 1 view .LVU48
ARM GAS  /tmp/cc7QBP8A.s 			page 8


 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 208              		.loc 1 115 27 is_stmt 0 view .LVU49
 209 0070 CDF818A0 		str	r10, [sp, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 210              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211              		.loc 1 116 31 is_stmt 0 view .LVU51
 212 0074 CDF81C90 		str	r9, [sp, #28]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 213              		.loc 1 117 5 is_stmt 1 view .LVU52
 214 0078 03A9     		add	r1, sp, #12
 215 007a 4046     		mov	r0, r8
 216 007c FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 218              		.loc 1 120 5 view .LVU53
 219              	.LBB5:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 120 5 view .LVU54
 221 0080 0295     		str	r5, [sp, #8]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 120 5 view .LVU55
 223 0082 336C     		ldr	r3, [r6, #64]
 224 0084 43F40013 		orr	r3, r3, #2097152
 225 0088 3364     		str	r3, [r6, #64]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 120 5 view .LVU56
 227 008a 336C     		ldr	r3, [r6, #64]
 228 008c 03F40013 		and	r3, r3, #2097152
 229 0090 0293     		str	r3, [sp, #8]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 230              		.loc 1 120 5 view .LVU57
 231 0092 029B     		ldr	r3, [sp, #8]
 232              	.LBE5:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 120 5 view .LVU58
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 234              		.loc 1 124 5 view .LVU59
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 235              		.loc 1 124 27 is_stmt 0 view .LVU60
 236 0094 2348     		ldr	r0, .L13+8
 237 0096 244B     		ldr	r3, .L13+12
 238 0098 0360     		str	r3, [r0]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 239              		.loc 1 125 5 is_stmt 1 view .LVU61
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 240              		.loc 1 125 31 is_stmt 0 view .LVU62
 241 009a 4FF00073 		mov	r3, #33554432
 242 009e 4360     		str	r3, [r0, #4]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 243              		.loc 1 126 5 is_stmt 1 view .LVU63
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 244              		.loc 1 126 33 is_stmt 0 view .LVU64
 245 00a0 8760     		str	r7, [r0, #8]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 246              		.loc 1 127 5 is_stmt 1 view .LVU65
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cc7QBP8A.s 			page 9


 247              		.loc 1 127 33 is_stmt 0 view .LVU66
 248 00a2 C560     		str	r5, [r0, #12]
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 249              		.loc 1 128 5 is_stmt 1 view .LVU67
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 250              		.loc 1 128 30 is_stmt 0 view .LVU68
 251 00a4 4FF48063 		mov	r3, #1024
 252 00a8 0361     		str	r3, [r0, #16]
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 253              		.loc 1 129 5 is_stmt 1 view .LVU69
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 254              		.loc 1 129 43 is_stmt 0 view .LVU70
 255 00aa 4561     		str	r5, [r0, #20]
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 256              		.loc 1 130 5 is_stmt 1 view .LVU71
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 257              		.loc 1 130 40 is_stmt 0 view .LVU72
 258 00ac 8561     		str	r5, [r0, #24]
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 259              		.loc 1 131 5 is_stmt 1 view .LVU73
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 260              		.loc 1 131 28 is_stmt 0 view .LVU74
 261 00ae C561     		str	r5, [r0, #28]
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 262              		.loc 1 132 5 is_stmt 1 view .LVU75
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 263              		.loc 1 132 32 is_stmt 0 view .LVU76
 264 00b0 0562     		str	r5, [r0, #32]
 133:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 265              		.loc 1 133 5 is_stmt 1 view .LVU77
 133:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 266              		.loc 1 133 32 is_stmt 0 view .LVU78
 267 00b2 4562     		str	r5, [r0, #36]
 134:Core/Src/stm32f4xx_hal_msp.c ****     {
 268              		.loc 1 134 5 is_stmt 1 view .LVU79
 134:Core/Src/stm32f4xx_hal_msp.c ****     {
 269              		.loc 1 134 9 is_stmt 0 view .LVU80
 270 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 271              	.LVL7:
 134:Core/Src/stm32f4xx_hal_msp.c ****     {
 272              		.loc 1 134 8 discriminator 1 view .LVU81
 273 00b8 50BB     		cbnz	r0, .L11
 274              	.L7:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 275              		.loc 1 139 5 is_stmt 1 view .LVU82
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 139 5 view .LVU83
 277 00ba 1A4B     		ldr	r3, .L13+8
 278 00bc 6363     		str	r3, [r4, #52]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 139 5 view .LVU84
 280 00be 9C63     		str	r4, [r3, #56]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 281              		.loc 1 139 5 view .LVU85
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 282              		.loc 1 142 5 view .LVU86
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
ARM GAS  /tmp/cc7QBP8A.s 			page 10


 283              		.loc 1 142 27 is_stmt 0 view .LVU87
 284 00c0 1A48     		ldr	r0, .L13+16
 285 00c2 1B4B     		ldr	r3, .L13+20
 286 00c4 0360     		str	r3, [r0]
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 287              		.loc 1 143 5 is_stmt 1 view .LVU88
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 288              		.loc 1 143 31 is_stmt 0 view .LVU89
 289 00c6 4FF00073 		mov	r3, #33554432
 290 00ca 4360     		str	r3, [r0, #4]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 291              		.loc 1 144 5 is_stmt 1 view .LVU90
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 292              		.loc 1 144 33 is_stmt 0 view .LVU91
 293 00cc 0023     		movs	r3, #0
 294 00ce 8360     		str	r3, [r0, #8]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 295              		.loc 1 145 5 is_stmt 1 view .LVU92
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 296              		.loc 1 145 33 is_stmt 0 view .LVU93
 297 00d0 C360     		str	r3, [r0, #12]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 298              		.loc 1 146 5 is_stmt 1 view .LVU94
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 299              		.loc 1 146 30 is_stmt 0 view .LVU95
 300 00d2 4FF48062 		mov	r2, #1024
 301 00d6 0261     		str	r2, [r0, #16]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 302              		.loc 1 147 5 is_stmt 1 view .LVU96
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 303              		.loc 1 147 43 is_stmt 0 view .LVU97
 304 00d8 4361     		str	r3, [r0, #20]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 305              		.loc 1 148 5 is_stmt 1 view .LVU98
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 306              		.loc 1 148 40 is_stmt 0 view .LVU99
 307 00da 8361     		str	r3, [r0, #24]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 308              		.loc 1 149 5 is_stmt 1 view .LVU100
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 309              		.loc 1 149 28 is_stmt 0 view .LVU101
 310 00dc C361     		str	r3, [r0, #28]
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 311              		.loc 1 150 5 is_stmt 1 view .LVU102
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 312              		.loc 1 150 32 is_stmt 0 view .LVU103
 313 00de 0362     		str	r3, [r0, #32]
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 314              		.loc 1 151 5 is_stmt 1 view .LVU104
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 315              		.loc 1 151 32 is_stmt 0 view .LVU105
 316 00e0 4362     		str	r3, [r0, #36]
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 317              		.loc 1 152 5 is_stmt 1 view .LVU106
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 318              		.loc 1 152 9 is_stmt 0 view .LVU107
 319 00e2 FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  /tmp/cc7QBP8A.s 			page 11


 320              	.LVL8:
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 321              		.loc 1 152 8 discriminator 1 view .LVU108
 322 00e6 B0B9     		cbnz	r0, .L12
 323              	.L8:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 157 5 is_stmt 1 view .LVU109
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 157 5 view .LVU110
 326 00e8 104B     		ldr	r3, .L13+16
 327 00ea A363     		str	r3, [r4, #56]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 157 5 view .LVU111
 329 00ec 9C63     		str	r4, [r3, #56]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 330              		.loc 1 157 5 view .LVU112
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 331              		.loc 1 160 5 view .LVU113
 332 00ee 0022     		movs	r2, #0
 333 00f0 1146     		mov	r1, r2
 334 00f2 1F20     		movs	r0, #31
 335 00f4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 336              	.LVL9:
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 337              		.loc 1 161 5 view .LVU114
 338 00f8 1F20     		movs	r0, #31
 339 00fa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 340              	.LVL10:
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 341              		.loc 1 162 5 view .LVU115
 342 00fe 0022     		movs	r2, #0
 343 0100 1146     		mov	r1, r2
 344 0102 2020     		movs	r0, #32
 345 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 346              	.LVL11:
 163:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 347              		.loc 1 163 5 view .LVU116
 348 0108 2020     		movs	r0, #32
 349 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 350              	.LVL12:
 351              		.loc 1 170 1 is_stmt 0 view .LVU117
 352 010e 84E7     		b	.L5
 353              	.L11:
 136:Core/Src/stm32f4xx_hal_msp.c ****     }
 354              		.loc 1 136 7 is_stmt 1 view .LVU118
 355 0110 FFF7FEFF 		bl	Error_Handler
 356              	.LVL13:
 357 0114 D1E7     		b	.L7
 358              	.L12:
 154:Core/Src/stm32f4xx_hal_msp.c ****     }
 359              		.loc 1 154 7 view .LVU119
 360 0116 FFF7FEFF 		bl	Error_Handler
 361              	.LVL14:
 362 011a E5E7     		b	.L8
 363              	.L14:
 364              		.align	2
 365              	.L13:
ARM GAS  /tmp/cc7QBP8A.s 			page 12


 366 011c 00540040 		.word	1073763328
 367 0120 00380240 		.word	1073887232
 368 0124 00000000 		.word	hdma_i2c1_tx
 369 0128 A0600240 		.word	1073897632
 370 012c 00000000 		.word	hdma_i2c1_rx
 371 0130 10600240 		.word	1073897488
 372 0134 00040240 		.word	1073873920
 373              		.cfi_endproc
 374              	.LFE135:
 376              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_I2C_MspDeInit
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	HAL_I2C_MspDeInit:
 384              	.LVL15:
 385              	.LFB136:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c **** /**
 173:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 174:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 175:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 176:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 177:Core/Src/stm32f4xx_hal_msp.c ****   */
 178:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 179:Core/Src/stm32f4xx_hal_msp.c **** {
 386              		.loc 1 179 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 179 1 is_stmt 0 view .LVU121
 391 0000 38B5     		push	{r3, r4, r5, lr}
 392              	.LCFI7:
 393              		.cfi_def_cfa_offset 16
 394              		.cfi_offset 3, -16
 395              		.cfi_offset 4, -12
 396              		.cfi_offset 5, -8
 397              		.cfi_offset 14, -4
 180:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 398              		.loc 1 180 3 is_stmt 1 view .LVU122
 399              		.loc 1 180 10 is_stmt 0 view .LVU123
 400 0002 0268     		ldr	r2, [r0]
 401              		.loc 1 180 5 view .LVU124
 402 0004 0F4B     		ldr	r3, .L19
 403 0006 9A42     		cmp	r2, r3
 404 0008 00D0     		beq	.L18
 405              	.LVL16:
 406              	.L15:
 181:Core/Src/stm32f4xx_hal_msp.c ****   {
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 185:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
ARM GAS  /tmp/cc7QBP8A.s 			page 13


 189:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 190:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 191:Core/Src/stm32f4xx_hal_msp.c ****     */
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt DeInit */
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c ****   }
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c **** }
 407              		.loc 1 208 1 view .LVU125
 408 000a 38BD     		pop	{r3, r4, r5, pc}
 409              	.LVL17:
 410              	.L18:
 411              		.loc 1 208 1 view .LVU126
 412 000c 0446     		mov	r4, r0
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 413              		.loc 1 186 5 is_stmt 1 view .LVU127
 414 000e 0E4A     		ldr	r2, .L19+4
 415 0010 136C     		ldr	r3, [r2, #64]
 416 0012 23F40013 		bic	r3, r3, #2097152
 417 0016 1364     		str	r3, [r2, #64]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 418              		.loc 1 192 5 view .LVU128
 419 0018 0C4D     		ldr	r5, .L19+8
 420 001a 4021     		movs	r1, #64
 421 001c 2846     		mov	r0, r5
 422              	.LVL18:
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 423              		.loc 1 192 5 is_stmt 0 view .LVU129
 424 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 425              	.LVL19:
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 426              		.loc 1 194 5 is_stmt 1 view .LVU130
 427 0022 8021     		movs	r1, #128
 428 0024 2846     		mov	r0, r5
 429 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 430              	.LVL20:
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 431              		.loc 1 197 5 view .LVU131
 432 002a 606B     		ldr	r0, [r4, #52]
 433 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 434              	.LVL21:
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 435              		.loc 1 198 5 view .LVU132
 436 0030 A06B     		ldr	r0, [r4, #56]
 437 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
ARM GAS  /tmp/cc7QBP8A.s 			page 14


 438              	.LVL22:
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 439              		.loc 1 201 5 view .LVU133
 440 0036 1F20     		movs	r0, #31
 441 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 442              	.LVL23:
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 443              		.loc 1 202 5 view .LVU134
 444 003c 2020     		movs	r0, #32
 445 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 446              	.LVL24:
 447              		.loc 1 208 1 is_stmt 0 view .LVU135
 448 0042 E2E7     		b	.L15
 449              	.L20:
 450              		.align	2
 451              	.L19:
 452 0044 00540040 		.word	1073763328
 453 0048 00380240 		.word	1073887232
 454 004c 00040240 		.word	1073873920
 455              		.cfi_endproc
 456              	.LFE136:
 458              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 459              		.align	1
 460              		.global	HAL_UART_MspInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	HAL_UART_MspInit:
 466              	.LVL25:
 467              	.LFB137:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c **** /**
 211:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 212:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 213:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 214:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 215:Core/Src/stm32f4xx_hal_msp.c ****   */
 216:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 217:Core/Src/stm32f4xx_hal_msp.c **** {
 468              		.loc 1 217 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 32
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		.loc 1 217 1 is_stmt 0 view .LVU137
 473 0000 00B5     		push	{lr}
 474              	.LCFI8:
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 14, -4
 477 0002 89B0     		sub	sp, sp, #36
 478              	.LCFI9:
 479              		.cfi_def_cfa_offset 40
 218:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 480              		.loc 1 218 3 is_stmt 1 view .LVU138
 481              		.loc 1 218 20 is_stmt 0 view .LVU139
 482 0004 0023     		movs	r3, #0
 483 0006 0393     		str	r3, [sp, #12]
 484 0008 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cc7QBP8A.s 			page 15


 485 000a 0593     		str	r3, [sp, #20]
 486 000c 0693     		str	r3, [sp, #24]
 487 000e 0793     		str	r3, [sp, #28]
 219:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 488              		.loc 1 219 3 is_stmt 1 view .LVU140
 489              		.loc 1 219 11 is_stmt 0 view .LVU141
 490 0010 0268     		ldr	r2, [r0]
 491              		.loc 1 219 5 view .LVU142
 492 0012 154B     		ldr	r3, .L25
 493 0014 9A42     		cmp	r2, r3
 494 0016 02D0     		beq	.L24
 495              	.LVL26:
 496              	.L21:
 220:Core/Src/stm32f4xx_hal_msp.c ****   {
 221:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 225:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 229:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 230:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 231:Core/Src/stm32f4xx_hal_msp.c ****     */
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   }
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c **** }
 497              		.loc 1 245 1 view .LVU143
 498 0018 09B0     		add	sp, sp, #36
 499              	.LCFI10:
 500              		.cfi_remember_state
 501              		.cfi_def_cfa_offset 4
 502              		@ sp needed
 503 001a 5DF804FB 		ldr	pc, [sp], #4
 504              	.LVL27:
 505              	.L24:
 506              	.LCFI11:
 507              		.cfi_restore_state
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 508              		.loc 1 225 5 is_stmt 1 view .LVU144
 509              	.LBB6:
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 510              		.loc 1 225 5 view .LVU145
 511 001e 0021     		movs	r1, #0
 512 0020 0191     		str	r1, [sp, #4]
ARM GAS  /tmp/cc7QBP8A.s 			page 16


 225:Core/Src/stm32f4xx_hal_msp.c **** 
 513              		.loc 1 225 5 view .LVU146
 514 0022 03F5FA33 		add	r3, r3, #128000
 515 0026 1A6C     		ldr	r2, [r3, #64]
 516 0028 42F40032 		orr	r2, r2, #131072
 517 002c 1A64     		str	r2, [r3, #64]
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 518              		.loc 1 225 5 view .LVU147
 519 002e 1A6C     		ldr	r2, [r3, #64]
 520 0030 02F40032 		and	r2, r2, #131072
 521 0034 0192     		str	r2, [sp, #4]
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 522              		.loc 1 225 5 view .LVU148
 523 0036 019A     		ldr	r2, [sp, #4]
 524              	.LBE6:
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 525              		.loc 1 225 5 view .LVU149
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 526              		.loc 1 227 5 view .LVU150
 527              	.LBB7:
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 528              		.loc 1 227 5 view .LVU151
 529 0038 0291     		str	r1, [sp, #8]
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 530              		.loc 1 227 5 view .LVU152
 531 003a 1A6B     		ldr	r2, [r3, #48]
 532 003c 42F00102 		orr	r2, r2, #1
 533 0040 1A63     		str	r2, [r3, #48]
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 534              		.loc 1 227 5 view .LVU153
 535 0042 1B6B     		ldr	r3, [r3, #48]
 536 0044 03F00103 		and	r3, r3, #1
 537 0048 0293     		str	r3, [sp, #8]
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 538              		.loc 1 227 5 view .LVU154
 539 004a 029B     		ldr	r3, [sp, #8]
 540              	.LBE7:
 227:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 541              		.loc 1 227 5 view .LVU155
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 542              		.loc 1 232 5 view .LVU156
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 543              		.loc 1 232 25 is_stmt 0 view .LVU157
 544 004c 0C23     		movs	r3, #12
 545 004e 0393     		str	r3, [sp, #12]
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 546              		.loc 1 233 5 is_stmt 1 view .LVU158
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 547              		.loc 1 233 26 is_stmt 0 view .LVU159
 548 0050 0223     		movs	r3, #2
 549 0052 0493     		str	r3, [sp, #16]
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 550              		.loc 1 234 5 is_stmt 1 view .LVU160
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 551              		.loc 1 235 5 view .LVU161
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 552              		.loc 1 235 27 is_stmt 0 view .LVU162
ARM GAS  /tmp/cc7QBP8A.s 			page 17


 553 0054 0323     		movs	r3, #3
 554 0056 0693     		str	r3, [sp, #24]
 236:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 555              		.loc 1 236 5 is_stmt 1 view .LVU163
 236:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 556              		.loc 1 236 31 is_stmt 0 view .LVU164
 557 0058 0723     		movs	r3, #7
 558 005a 0793     		str	r3, [sp, #28]
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 559              		.loc 1 237 5 is_stmt 1 view .LVU165
 560 005c 03A9     		add	r1, sp, #12
 561 005e 0348     		ldr	r0, .L25+4
 562              	.LVL28:
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 563              		.loc 1 237 5 is_stmt 0 view .LVU166
 564 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 565              	.LVL29:
 566              		.loc 1 245 1 view .LVU167
 567 0064 D8E7     		b	.L21
 568              	.L26:
 569 0066 00BF     		.align	2
 570              	.L25:
 571 0068 00440040 		.word	1073759232
 572 006c 00000240 		.word	1073872896
 573              		.cfi_endproc
 574              	.LFE137:
 576              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 577              		.align	1
 578              		.global	HAL_UART_MspDeInit
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	HAL_UART_MspDeInit:
 584              	.LVL30:
 585              	.LFB138:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c **** /**
 248:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 249:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 250:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 251:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 252:Core/Src/stm32f4xx_hal_msp.c ****   */
 253:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 254:Core/Src/stm32f4xx_hal_msp.c **** {
 586              		.loc 1 254 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		.loc 1 254 1 is_stmt 0 view .LVU169
 591 0000 08B5     		push	{r3, lr}
 592              	.LCFI12:
 593              		.cfi_def_cfa_offset 8
 594              		.cfi_offset 3, -8
 595              		.cfi_offset 14, -4
 255:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 596              		.loc 1 255 3 is_stmt 1 view .LVU170
 597              		.loc 1 255 11 is_stmt 0 view .LVU171
ARM GAS  /tmp/cc7QBP8A.s 			page 18


 598 0002 0268     		ldr	r2, [r0]
 599              		.loc 1 255 5 view .LVU172
 600 0004 064B     		ldr	r3, .L31
 601 0006 9A42     		cmp	r2, r3
 602 0008 00D0     		beq	.L30
 603              	.LVL31:
 604              	.L27:
 256:Core/Src/stm32f4xx_hal_msp.c ****   {
 257:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 264:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 265:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 266:Core/Src/stm32f4xx_hal_msp.c ****     */
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c ****   }
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c **** }
 605              		.loc 1 274 1 view .LVU173
 606 000a 08BD     		pop	{r3, pc}
 607              	.LVL32:
 608              	.L30:
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 609              		.loc 1 261 5 is_stmt 1 view .LVU174
 610 000c 054A     		ldr	r2, .L31+4
 611 000e 136C     		ldr	r3, [r2, #64]
 612 0010 23F40033 		bic	r3, r3, #131072
 613 0014 1364     		str	r3, [r2, #64]
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 614              		.loc 1 267 5 view .LVU175
 615 0016 0C21     		movs	r1, #12
 616 0018 0348     		ldr	r0, .L31+8
 617              	.LVL33:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 618              		.loc 1 267 5 is_stmt 0 view .LVU176
 619 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 620              	.LVL34:
 621              		.loc 1 274 1 view .LVU177
 622 001e F4E7     		b	.L27
 623              	.L32:
 624              		.align	2
 625              	.L31:
 626 0020 00440040 		.word	1073759232
 627 0024 00380240 		.word	1073887232
 628 0028 00000240 		.word	1073872896
 629              		.cfi_endproc
 630              	.LFE138:
 632              		.text
 633              	.Letext0:
ARM GAS  /tmp/cc7QBP8A.s 			page 19


 634              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 635              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 636              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 637              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 638              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 639              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 640              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 641              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 642              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cc7QBP8A.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cc7QBP8A.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cc7QBP8A.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc7QBP8A.s:87     .text.HAL_MspInit:0000003c $d
     /tmp/cc7QBP8A.s:92     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/cc7QBP8A.s:98     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/cc7QBP8A.s:366    .text.HAL_I2C_MspInit:0000011c $d
     /tmp/cc7QBP8A.s:377    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/cc7QBP8A.s:383    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/cc7QBP8A.s:452    .text.HAL_I2C_MspDeInit:00000044 $d
     /tmp/cc7QBP8A.s:459    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cc7QBP8A.s:465    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cc7QBP8A.s:571    .text.HAL_UART_MspInit:00000068 $d
     /tmp/cc7QBP8A.s:577    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cc7QBP8A.s:583    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cc7QBP8A.s:626    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_i2c1_tx
hdma_i2c1_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
