INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sim_1/new/EX_stage_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_stage_tb
