<stg><name>subconv_1x1_16p_p</name>


<trans_list>

<trans id="2926" from="1" to="2">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="2" to="13">
<condition id="633">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="2" to="3">
<condition id="644">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="3" to="4">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="4" to="5">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="5" to="6">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="6" to="7">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="7" to="8">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="8" to="9">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="9" to="10">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="10" to="11">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="11" to="12">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="12" to="2">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="13" to="14">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="14" to="15">
<condition id="509">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="14" to="31">
<condition id="534">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="15" to="16">
<condition id="511">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="15" to="14">
<condition id="532">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="16" to="17">
<condition id="513">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="16" to="15">
<condition id="530">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="17" to="18">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="18" to="19">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="19" to="20">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="20" to="21">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="21" to="22">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="22" to="23">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="23" to="24">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="24" to="25">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="25" to="26">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="26" to="27">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="27" to="28">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="28" to="29">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="29" to="30">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="30" to="16">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="31" to="32">
<condition id="536">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="31" to="48">
<condition id="561">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="32" to="33">
<condition id="538">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="32" to="31">
<condition id="559">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="33" to="34">
<condition id="540">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="33" to="32">
<condition id="557">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="34" to="35">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="35" to="36">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="36" to="37">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="37" to="38">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="38" to="39">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="39" to="40">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="40" to="41">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="41" to="42">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="42" to="43">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="43" to="44">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="44" to="45">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="45" to="46">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="46" to="47">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="47" to="33">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="48" to="49">
<condition id="563">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="48" to="65">
<condition id="588">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="49" to="50">
<condition id="565">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="49" to="48">
<condition id="586">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="50" to="51">
<condition id="567">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="50" to="49">
<condition id="584">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="51" to="52">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="52" to="53">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="53" to="54">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="54" to="55">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="55" to="56">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="56" to="57">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="57" to="58">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="58" to="59">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="59" to="60">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="60" to="61">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="61" to="62">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="62" to="63">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="63" to="64">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="64" to="50">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="65" to="66">
<condition id="590">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="65" to="82">
<condition id="615">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="66" to="67">
<condition id="592">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="66" to="65">
<condition id="613">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="67" to="68">
<condition id="594">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="67" to="66">
<condition id="611">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="68" to="69">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="69" to="70">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="70" to="71">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="71" to="72">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="72" to="73">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="73" to="74">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="74" to="75">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="75" to="76">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="76" to="77">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="77" to="78">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="78" to="79">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="79" to="80">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="80" to="81">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="81" to="67">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="82" to="93">
<condition id="645">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="82" to="83">
<condition id="656">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="83" to="84">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="84" to="85">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="85" to="86">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="86" to="87">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="87" to="88">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="88" to="89">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="89" to="90">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="90" to="91">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="91" to="92">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="92" to="82">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader158.preheader:0  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader156:0  %indvar_flatten4 = phi i14 [ 0, %.preheader158.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader156:1  %co = phi i6 [ 0, %.preheader158.preheader ], [ %co_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader156:2  %indvar_flatten = phi i10 [ 0, %.preheader158.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader156:3  %h = phi i5 [ 1, %.preheader158.preheader ], [ %h_cast_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader156:4  %w = phi i5 [ 1, %.preheader158.preheader ], [ %w_25, %0 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader156:5  %exitcond_flatten = icmp eq i14 %indvar_flatten4, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader156:6  %indvar_flatten_next1 = add i14 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader156:7  br i1 %exitcond_flatten, label %.preheader155.preheader, label %.preheader158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader158:2  %exitcond_flatten8 = icmp eq i10 %indvar_flatten, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten8, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:0  %co_20 = add i6 1, %co

]]></Node>
<StgValue><ssdm name="co_20"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader158:3  %h_mid = select i1 %exitcond_flatten8, i5 1, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader158:4  %co_cast_mid2_v = select i1 %exitcond_flatten8, i6 %co_20, i6 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader158:17  %not_exitcond_flatten = xor i1 %exitcond_flatten8, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader158:18  %exitcond = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader158:19  %exitcond50_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond50_mid"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader158:20  %h_21 = add i5 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_21"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader158:21  %tmp_374 = or i1 %exitcond50_mid, %exitcond_flatten8

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader158:22  %w_mid2 = select i1 %tmp_374, i5 1, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader158:23  %h_cast_mid2 = select i1 %exitcond50_mid, i5 %h_21, i5 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader158:56  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %w_25 = add i5 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="6">
<![CDATA[
.preheader158:7  %zext_cast = zext i6 %co_cast_mid2_v to i14

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader158:8  %mul = mul i14 86, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader158:9  %tmp_1631 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %mul, i32 11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1631"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="6">
<![CDATA[
.preheader158:5  %co_cast_mid2 = zext i6 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader158:10  %tmp_1632 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_1631, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1632"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="7">
<![CDATA[
.preheader158:11  %tmp_371 = sext i7 %tmp_1632 to i10

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="10">
<![CDATA[
.preheader158:12  %p_shl2_cast = zext i10 %tmp_371 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader158:13  %tmp_1633 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1631, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1633"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="4">
<![CDATA[
.preheader158:14  %tmp_372 = sext i4 %tmp_1633 to i7

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="7">
<![CDATA[
.preheader158:15  %p_shl3_cast = zext i7 %tmp_372 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:16  %tmp_373 = add i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="5">
<![CDATA[
.preheader158:24  %h_cast_mid2_cast = zext i5 %h_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:25  %tmp_375 = add i11 %h_cast_mid2_cast, %tmp_373

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:26  %tmp_1634 = shl i11 %tmp_375, 4

]]></Node>
<StgValue><ssdm name="tmp_1634"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:27  %tmp_1635 = shl i11 %tmp_375, 1

]]></Node>
<StgValue><ssdm name="tmp_1635"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:28  %tmp_376 = add i11 %tmp_1634, %tmp_1635

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="5">
<![CDATA[
.preheader158:29  %w_cast_cast = zext i5 %w_mid2 to i11

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader158:30  %tmp_377 = add i11 %w_cast_cast, %tmp_376

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:58  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader158:59  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader158:1  %empty_368 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo4_mid2"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
.preheader158:31  %tmp_407_cast = zext i11 %tmp_377 to i32

]]></Node>
<StgValue><ssdm name="tmp_407_cast"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:32  %ShuffleConvs_1_Downs = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:33  %ShuffleConvs_1_Downs_72 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_72"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:34  %ShuffleConvs_1_Downs_73 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_73"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:35  %ShuffleConvs_1_Downs_74 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_74"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:36  %ShuffleConvs_1_Downs_75 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_75"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:37  %ShuffleConvs_1_Downs_76 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_76"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:38  %ShuffleConvs_1_Downs_77 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_77"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:39  %ShuffleConvs_1_Downs_78 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_78"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:40  %ShuffleConvs_1_Downs_79 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_79"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:41  %ShuffleConvs_1_Downs_80 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_80"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:42  %ShuffleConvs_1_Downs_81 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_81"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:43  %ShuffleConvs_1_Downs_82 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_82"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:44  %ShuffleConvs_1_Downs_83 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_83"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:45  %ShuffleConvs_1_Downs_84 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_84"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:46  %ShuffleConvs_1_Downs_85 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_85"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:47  %ShuffleConvs_1_Downs_86 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_86"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:48  %ShuffleConvs_1_Downs_87 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_87"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:49  %ShuffleConvs_1_Downs_88 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_88"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:50  %ShuffleConvs_1_Downs_89 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_89"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:51  %ShuffleConvs_1_Downs_90 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_90"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:52  %ShuffleConvs_1_Downs_91 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_91"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:53  %ShuffleConvs_1_Downs_92 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_92"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:54  %ShuffleConvs_1_Downs_93 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_93"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader158:55  %ShuffleConvs_1_Downs_94 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_94"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader158:57  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader158:59  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
.preheader158:60  switch i6 %arrayNo4_mid2, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="!0"/>
<literal name="arrayNo4_mid2" val="!1"/>
<literal name="arrayNo4_mid2" val="!2"/>
<literal name="arrayNo4_mid2" val="!3"/>
<literal name="arrayNo4_mid2" val="!4"/>
<literal name="arrayNo4_mid2" val="!5"/>
<literal name="arrayNo4_mid2" val="!6"/>
<literal name="arrayNo4_mid2" val="!7"/>
<literal name="arrayNo4_mid2" val="!8"/>
<literal name="arrayNo4_mid2" val="!9"/>
<literal name="arrayNo4_mid2" val="!10"/>
<literal name="arrayNo4_mid2" val="!11"/>
<literal name="arrayNo4_mid2" val="!12"/>
<literal name="arrayNo4_mid2" val="!13"/>
<literal name="arrayNo4_mid2" val="!14"/>
<literal name="arrayNo4_mid2" val="!15"/>
<literal name="arrayNo4_mid2" val="!16"/>
<literal name="arrayNo4_mid2" val="!17"/>
<literal name="arrayNo4_mid2" val="!18"/>
<literal name="arrayNo4_mid2" val="!19"/>
<literal name="arrayNo4_mid2" val="!20"/>
<literal name="arrayNo4_mid2" val="!21"/>
<literal name="arrayNo4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="arrayNo4_mid2" val="!0"/>
<literal name="arrayNo4_mid2" val="!1"/>
<literal name="arrayNo4_mid2" val="!2"/>
<literal name="arrayNo4_mid2" val="!3"/>
<literal name="arrayNo4_mid2" val="!4"/>
<literal name="arrayNo4_mid2" val="!5"/>
<literal name="arrayNo4_mid2" val="!6"/>
<literal name="arrayNo4_mid2" val="!7"/>
<literal name="arrayNo4_mid2" val="!8"/>
<literal name="arrayNo4_mid2" val="!9"/>
<literal name="arrayNo4_mid2" val="!10"/>
<literal name="arrayNo4_mid2" val="!11"/>
<literal name="arrayNo4_mid2" val="!12"/>
<literal name="arrayNo4_mid2" val="!13"/>
<literal name="arrayNo4_mid2" val="!14"/>
<literal name="arrayNo4_mid2" val="!15"/>
<literal name="arrayNo4_mid2" val="!16"/>
<literal name="arrayNo4_mid2" val="!17"/>
<literal name="arrayNo4_mid2" val="!18"/>
<literal name="arrayNo4_mid2" val="!19"/>
<literal name="arrayNo4_mid2" val="!20"/>
<literal name="arrayNo4_mid2" val="!21"/>
<literal name="arrayNo4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader155.preheader:0  br label %.preheader155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader155:0  %h1 = phi i5 [ %h_9, %2 ], [ 1, %.preheader155.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="5">
<![CDATA[
.preheader155:1  %h1_cast_cast = zext i5 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader155:2  %tmp_378 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="9">
<![CDATA[
.preheader155:3  %p_shl4_cast = zext i9 %tmp_378 to i10

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader155:4  %tmp_379 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="6">
<![CDATA[
.preheader155:5  %p_shl5_cast = zext i6 %tmp_379 to i10

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader155:6  %tmp_380 = add i10 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader155:7  %tmp_381 = add i10 %tmp_380, 324

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader155:8  %exitcond28 = icmp eq i5 %h1, -15

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader155:9  %empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader155:10  br i1 %exitcond28, label %.preheader151.preheader, label %.preheader154.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader154.preheader:0  br label %.preheader154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
.preheader151.preheader:0  br label %.preheader151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader154:0  %w2 = phi i5 [ %w_26, %1 ], [ 1, %.preheader154.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="5">
<![CDATA[
.preheader154:1  %w2_cast_cast8 = zext i5 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast8"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="5">
<![CDATA[
.preheader154:2  %w2_cast_cast = zext i5 %w2 to i10

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader154:3  %tmp_386 = add i10 %tmp_380, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
.preheader154:4  %tmp_416_cast = zext i10 %tmp_386 to i32

]]></Node>
<StgValue><ssdm name="tmp_416_cast"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:5  %ShuffleConvs_1_Downs_95 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_95"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader154:6  %tmp_387 = add i10 %tmp_381, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
.preheader154:7  %tmp_417_cast = zext i10 %tmp_387 to i32

]]></Node>
<StgValue><ssdm name="tmp_417_cast"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:8  %ShuffleConvs_1_Downs_96 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_96"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:9  %ShuffleConvs_1_Downs_97 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_97"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:10  %ShuffleConvs_1_Downs_98 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_98"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:11  %ShuffleConvs_1_Downs_99 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_99"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:12  %ShuffleConvs_1_Downs_100 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_100"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:13  %ShuffleConvs_1_Downs_101 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_101"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:14  %ShuffleConvs_1_Downs_102 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_102"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:15  %ShuffleConvs_1_Downs_103 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_103"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:16  %ShuffleConvs_1_Downs_104 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_104"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:17  %ShuffleConvs_1_Downs_105 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_105"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:18  %ShuffleConvs_1_Downs_106 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_106"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader154:19  %exitcond30 = icmp eq i5 %w2, -15

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader154:20  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader154:21  br i1 %exitcond30, label %2, label %.preheader153.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader153.preheader:0  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_9 = add i5 %h1, 1

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader153:0  %ci = phi i6 [ %ci_9, %.preheader152.preheader_ifconv ], [ 0, %.preheader153.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
.preheader153:1  %ci_cast = zext i6 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="6">
<![CDATA[
.preheader153:2  %ci_cast_cast = zext i6 %ci to i7

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader153:3  %tmp_394 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="10">
<![CDATA[
.preheader153:4  %p_shl8_cast = zext i10 %tmp_394 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader153:5  %tmp_395 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="7">
<![CDATA[
.preheader153:6  %p_shl9_cast = zext i7 %tmp_395 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader153:7  %tmp_396 = add i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader153:8  %tmp_397 = add i11 %h1_cast_cast, %tmp_396

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader153:9  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_397, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader153:10  %tmp_1636 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_397, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1636"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="12">
<![CDATA[
.preheader153:11  %p_shl7_cast = zext i12 %tmp_1636 to i15

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader153:12  %tmp_398 = add i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader153:13  %tmp_399 = add i15 %w2_cast_cast8, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="15">
<![CDATA[
.preheader153:14  %tmp_431_cast = zext i15 %tmp_399 to i32

]]></Node>
<StgValue><ssdm name="tmp_431_cast"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:15  %input_V_addr = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_431_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:16  %weight_0_V_addr = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153:17  %tmp_400 = add i7 %ci_cast_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="7">
<![CDATA[
.preheader153:18  %tmp_432_cast = zext i7 %tmp_400 to i32

]]></Node>
<StgValue><ssdm name="tmp_432_cast"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:19  %weight_0_V_addr_8 = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_8"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:20  %weight_1_V_addr = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:21  %weight_1_V_addr_8 = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:22  %weight_2_V_addr = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:23  %weight_2_V_addr_8 = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_8"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:24  %weight_3_V_addr = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:25  %weight_3_V_addr_8 = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_8"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:26  %weight_4_V_addr = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:27  %weight_4_V_addr_8 = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_8"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:28  %weight_5_V_addr = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:29  %weight_5_V_addr_8 = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_8"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader153:30  %exitcond33 = icmp eq i6 %ci, -16

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader153:31  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader153:32  %ci_9 = add i6 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_9"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader153:33  br i1 %exitcond33, label %1, label %.preheader152.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_26 = add i5 %w2, 1

]]></Node>
<StgValue><ssdm name="w_26"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="302" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="303" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:1  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_8"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:87  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_8"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:172  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_8"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:257  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_8"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:342  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_8"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:427  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="316" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:1  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_8"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:87  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_8"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:172  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_8"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:257  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_8"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:342  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_8"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="7">
<![CDATA[
.preheader152.preheader_ifconv:427  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_8"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="334" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="340" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:6  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_107"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:91  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_109"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:176  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_111"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:261  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_113"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:346  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_115"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:431  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_117"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="352" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret118, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret118, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:6  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_107"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:13  %tmp_1638 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1638"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:53  %tmp_1643 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1643"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:89  %rr_0_V_129 = extractvalue { i16, i16 } %MUL_DP_ret122, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_129"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:90  %rr_1_V_129 = extractvalue { i16, i16 } %MUL_DP_ret122, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_129"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:91  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_109"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:98  %tmp_1648 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_129, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1648"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:138  %tmp_1653 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_129, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1653"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:174  %rr_0_V_130 = extractvalue { i16, i16 } %MUL_DP_ret126, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_130"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:175  %rr_1_V_130 = extractvalue { i16, i16 } %MUL_DP_ret126, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_130"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:176  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_111"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:183  %tmp_1658 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_130, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1658"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:223  %tmp_1663 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_130, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1663"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:259  %rr_0_V_131 = extractvalue { i16, i16 } %MUL_DP_ret130, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_131"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:260  %rr_1_V_131 = extractvalue { i16, i16 } %MUL_DP_ret130, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_131"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:261  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_113"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:268  %tmp_1668 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_131, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1668"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:308  %tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_131, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1673"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:344  %rr_0_V_132 = extractvalue { i16, i16 } %MUL_DP_ret134, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_132"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:345  %rr_1_V_132 = extractvalue { i16, i16 } %MUL_DP_ret134, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_132"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:346  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_115"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:353  %tmp_1678 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_132, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1678"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:393  %tmp_1683 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_132, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:429  %rr_0_V_133 = extractvalue { i16, i16 } %MUL_DP_ret138, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_133"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:430  %rr_1_V_133 = extractvalue { i16, i16 } %MUL_DP_ret138, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_133"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:431  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_117"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:438  %tmp_1688 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_133, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1688"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:478  %tmp_1693 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_133, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1693"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_107, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:8  %tmp_260_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:9  %tmp_182 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_182, %tmp_260_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:11  %tmp_1637 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1637"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:12  %p_Val2_45 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:14  %tmp_183 = zext i1 %tmp_1638 to i8

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:15  %tmp_1639 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1639"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:16  %p_Val2_46 = add i8 %tmp_183, %p_Val2_45

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:17  %tmp_1640 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_46, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1640"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:18  %tmp_184 = xor i1 %tmp_1640, true

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:19  %carry_s = and i1 %tmp_1639, %tmp_184

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:23  %p_Result_29 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_29, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_29, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:92  %tmp_389_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_109, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_389_1"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:93  %tmp_389_1_cast = sext i14 %tmp_389_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_389_1_cast"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:94  %tmp_390_1 = sext i16 %rr_0_V_129 to i17

]]></Node>
<StgValue><ssdm name="tmp_390_1"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:95  %p_Val2_126_1 = add i17 %tmp_390_1, %tmp_389_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_1"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:96  %tmp_1647 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1647"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:97  %p_Val2_127_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_1"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:99  %tmp_393_1 = zext i1 %tmp_1648 to i8

]]></Node>
<StgValue><ssdm name="tmp_393_1"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:100  %tmp_1649 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1649"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:101  %p_Val2_128_1 = add i8 %tmp_393_1, %p_Val2_127_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_1"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:102  %tmp_1650 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1650"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:103  %tmp_397_1 = xor i1 %tmp_1650, true

]]></Node>
<StgValue><ssdm name="tmp_397_1"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:104  %carry_36_1 = and i1 %tmp_1649, %tmp_397_1

]]></Node>
<StgValue><ssdm name="carry_36_1"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:106  %p_Result_286_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_286_1"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_286_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:108  %p_Result_287_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_287_1"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_287_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_287_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:177  %tmp_389_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_111, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_389_2"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:178  %tmp_389_2_cast = sext i14 %tmp_389_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_389_2_cast"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:179  %tmp_390_2 = sext i16 %rr_0_V_130 to i17

]]></Node>
<StgValue><ssdm name="tmp_390_2"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:180  %p_Val2_126_2 = add i17 %tmp_390_2, %tmp_389_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_2"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:181  %tmp_1657 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1657"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:182  %p_Val2_127_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_2"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:184  %tmp_393_2 = zext i1 %tmp_1658 to i8

]]></Node>
<StgValue><ssdm name="tmp_393_2"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:185  %tmp_1659 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1659"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:186  %p_Val2_128_2 = add i8 %tmp_393_2, %p_Val2_127_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_2"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:187  %tmp_1660 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1660"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:188  %tmp_397_2 = xor i1 %tmp_1660, true

]]></Node>
<StgValue><ssdm name="tmp_397_2"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:189  %carry_36_2 = and i1 %tmp_1659, %tmp_397_2

]]></Node>
<StgValue><ssdm name="carry_36_2"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:191  %p_Result_286_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_286_2"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_286_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:193  %p_Result_287_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_287_2"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_287_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_287_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:262  %tmp_389_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_113, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_389_3"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:263  %tmp_389_3_cast = sext i14 %tmp_389_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_389_3_cast"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:264  %tmp_390_3 = sext i16 %rr_0_V_131 to i17

]]></Node>
<StgValue><ssdm name="tmp_390_3"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:265  %p_Val2_126_3 = add i17 %tmp_390_3, %tmp_389_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_3"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:266  %tmp_1667 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1667"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:267  %p_Val2_127_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_3"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:269  %tmp_393_3 = zext i1 %tmp_1668 to i8

]]></Node>
<StgValue><ssdm name="tmp_393_3"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:270  %tmp_1669 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1669"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:271  %p_Val2_128_3 = add i8 %tmp_393_3, %p_Val2_127_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_3"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:272  %tmp_1670 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1670"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:273  %tmp_397_3 = xor i1 %tmp_1670, true

]]></Node>
<StgValue><ssdm name="tmp_397_3"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:274  %carry_36_3 = and i1 %tmp_1669, %tmp_397_3

]]></Node>
<StgValue><ssdm name="carry_36_3"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:276  %p_Result_286_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_286_3"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_286_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:278  %p_Result_287_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_287_3"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_287_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_287_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:347  %tmp_389_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_115, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_389_4"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:348  %tmp_389_4_cast = sext i14 %tmp_389_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_389_4_cast"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:349  %tmp_390_4 = sext i16 %rr_0_V_132 to i17

]]></Node>
<StgValue><ssdm name="tmp_390_4"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:350  %p_Val2_126_4 = add i17 %tmp_390_4, %tmp_389_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_4"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:351  %tmp_1677 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1677"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:352  %p_Val2_127_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_4"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:354  %tmp_393_4 = zext i1 %tmp_1678 to i8

]]></Node>
<StgValue><ssdm name="tmp_393_4"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:355  %tmp_1679 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1679"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:356  %p_Val2_128_4 = add i8 %tmp_393_4, %p_Val2_127_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_4"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:357  %tmp_1680 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:358  %tmp_397_4 = xor i1 %tmp_1680, true

]]></Node>
<StgValue><ssdm name="tmp_397_4"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:359  %carry_36_4 = and i1 %tmp_1679, %tmp_397_4

]]></Node>
<StgValue><ssdm name="carry_36_4"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:361  %p_Result_286_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_286_4"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_286_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:363  %p_Result_287_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_287_4"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_287_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_287_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:432  %tmp_389_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_117, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_389_5"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:433  %tmp_389_5_cast = sext i14 %tmp_389_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_389_5_cast"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:434  %tmp_390_5 = sext i16 %rr_0_V_133 to i17

]]></Node>
<StgValue><ssdm name="tmp_390_5"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:435  %p_Val2_126_5 = add i17 %tmp_390_5, %tmp_389_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_126_5"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:436  %tmp_1687 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1687"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:437  %p_Val2_127_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_127_5"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:439  %tmp_393_5 = zext i1 %tmp_1688 to i8

]]></Node>
<StgValue><ssdm name="tmp_393_5"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:440  %tmp_1689 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1689"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:441  %p_Val2_128_5 = add i8 %tmp_393_5, %p_Val2_127_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_5"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:442  %tmp_1690 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1690"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:443  %tmp_397_5 = xor i1 %tmp_1690, true

]]></Node>
<StgValue><ssdm name="tmp_397_5"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:444  %carry_36_5 = and i1 %tmp_1689, %tmp_397_5

]]></Node>
<StgValue><ssdm name="carry_36_5"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:446  %p_Result_286_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_286_5"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_286_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:448  %p_Result_287_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_287_5"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_287_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_287_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:20  %tmp_1641 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1641"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:27  %tmp_185 = xor i1 %tmp_1641, true

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:28  %p_41_i_i4 = and i1 %Range2_all_ones, %tmp_185

]]></Node>
<StgValue><ssdm name="p_41_i_i4"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i4, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:30  %p_38_i_i4 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i4"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_1640, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:33  %tmp_186 = xor i1 %tmp_1637, true

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_186

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_1640, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i4, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:38  %underflow = and i1 %tmp_1637, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="carry_36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:105  %tmp_1651 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1651"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_36_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="carry_36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:112  %tmp_411_1 = xor i1 %tmp_1651, true

]]></Node>
<StgValue><ssdm name="tmp_411_1"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="carry_36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:113  %p_41_i_i4_1 = and i1 %Range2_all_ones_1, %tmp_411_1

]]></Node>
<StgValue><ssdm name="p_41_i_i4_1"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_36_1, i1 %p_41_i_i4_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:115  %p_38_i_i4_1 = and i1 %carry_36_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i4_1"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_1650, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:118  %tmp_424_1 = xor i1 %tmp_1647, true

]]></Node>
<StgValue><ssdm name="tmp_424_1"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_424_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:120  %brmerge40_demorgan_i_257 = and i1 %tmp_1650, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_257"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i4_1, %brmerge40_demorgan_i_257

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:123  %underflow_1 = and i1 %tmp_1647, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="carry_36_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:190  %tmp_1661 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1661"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_36_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="carry_36_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:197  %tmp_411_2 = xor i1 %tmp_1661, true

]]></Node>
<StgValue><ssdm name="tmp_411_2"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="carry_36_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:198  %p_41_i_i4_2 = and i1 %Range2_all_ones_2, %tmp_411_2

]]></Node>
<StgValue><ssdm name="p_41_i_i4_2"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_36_2, i1 %p_41_i_i4_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:200  %p_38_i_i4_2 = and i1 %carry_36_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i4_2"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_1660, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:203  %tmp_424_2 = xor i1 %tmp_1657, true

]]></Node>
<StgValue><ssdm name="tmp_424_2"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_424_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:205  %brmerge40_demorgan_i_259 = and i1 %tmp_1660, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_259"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i4_2, %brmerge40_demorgan_i_259

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:208  %underflow_2 = and i1 %tmp_1657, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="carry_36_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:275  %tmp_1671 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1671"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_36_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="carry_36_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:282  %tmp_411_3 = xor i1 %tmp_1671, true

]]></Node>
<StgValue><ssdm name="tmp_411_3"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="carry_36_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:283  %p_41_i_i4_3 = and i1 %Range2_all_ones_3, %tmp_411_3

]]></Node>
<StgValue><ssdm name="p_41_i_i4_3"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_36_3, i1 %p_41_i_i4_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:285  %p_38_i_i4_3 = and i1 %carry_36_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i4_3"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_1670, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:288  %tmp_424_3 = xor i1 %tmp_1667, true

]]></Node>
<StgValue><ssdm name="tmp_424_3"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_424_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:290  %brmerge40_demorgan_i_261 = and i1 %tmp_1670, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_261"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i4_3, %brmerge40_demorgan_i_261

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:293  %underflow_3 = and i1 %tmp_1667, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="carry_36_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:360  %tmp_1681 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_36_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="carry_36_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:367  %tmp_411_4 = xor i1 %tmp_1681, true

]]></Node>
<StgValue><ssdm name="tmp_411_4"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="carry_36_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:368  %p_41_i_i4_4 = and i1 %Range2_all_ones_4, %tmp_411_4

]]></Node>
<StgValue><ssdm name="p_41_i_i4_4"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_36_4, i1 %p_41_i_i4_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:370  %p_38_i_i4_4 = and i1 %carry_36_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i4_4"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_1680, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:373  %tmp_424_4 = xor i1 %tmp_1677, true

]]></Node>
<StgValue><ssdm name="tmp_424_4"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_424_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:375  %brmerge40_demorgan_i_263 = and i1 %tmp_1680, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_263"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i4_4, %brmerge40_demorgan_i_263

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:378  %underflow_4 = and i1 %tmp_1677, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="carry_36_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:445  %tmp_1691 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1691"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_36_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="carry_36_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:452  %tmp_411_5 = xor i1 %tmp_1691, true

]]></Node>
<StgValue><ssdm name="tmp_411_5"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="carry_36_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:453  %p_41_i_i4_5 = and i1 %Range2_all_ones_5, %tmp_411_5

]]></Node>
<StgValue><ssdm name="p_41_i_i4_5"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_36_5, i1 %p_41_i_i4_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:455  %p_38_i_i4_5 = and i1 %carry_36_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i4_5"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_1690, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:458  %tmp_424_5 = xor i1 %tmp_1687, true

]]></Node>
<StgValue><ssdm name="tmp_424_5"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_424_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:460  %brmerge40_demorgan_i_265 = and i1 %tmp_1690, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_265"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i4_5, %brmerge40_demorgan_i_265

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:463  %underflow_5 = and i1 %tmp_1687, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="580" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i4

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:42  %p_Val2_128_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_46

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:43  %p_Val2_s_372 = select i1 %underflow, i8 -128, i8 %p_Val2_46

]]></Node>
<StgValue><ssdm name="p_Val2_s_372"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_128_mux, i8 %p_Val2_s_372

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:45  store i8 %this_assign_1, i8* %ShuffleConvs_1_Downs_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_257, %tmp_424_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i4_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:127  %p_Val2_128_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_128_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_1"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:128  %p_Val2_128_1_373 = select i1 %underflow_1, i8 -128, i8 %p_Val2_128_1

]]></Node>
<StgValue><ssdm name="p_Val2_128_1_373"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_128_mux_1, i8 %p_Val2_128_1_373

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %ShuffleConvs_1_Downs_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_259, %tmp_424_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i4_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:212  %p_Val2_128_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_128_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_2"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:213  %p_Val2_128_2_375 = select i1 %underflow_2, i8 -128, i8 %p_Val2_128_2

]]></Node>
<StgValue><ssdm name="p_Val2_128_2_375"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_128_mux_2, i8 %p_Val2_128_2_375

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %ShuffleConvs_1_Downs_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_261, %tmp_424_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i4_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:297  %p_Val2_128_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_128_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_3"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:298  %p_Val2_128_3_377 = select i1 %underflow_3, i8 -128, i8 %p_Val2_128_3

]]></Node>
<StgValue><ssdm name="p_Val2_128_3_377"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_128_mux_3, i8 %p_Val2_128_3_377

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %ShuffleConvs_1_Downs_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_263, %tmp_424_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i4_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:382  %p_Val2_128_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_128_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_4"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:383  %p_Val2_128_4_379 = select i1 %underflow_4, i8 -128, i8 %p_Val2_128_4

]]></Node>
<StgValue><ssdm name="p_Val2_128_4_379"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_128_mux_4, i8 %p_Val2_128_4_379

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %ShuffleConvs_1_Downs_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_265, %tmp_424_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i4_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:467  %p_Val2_128_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_128_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_mux_5"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:468  %p_Val2_128_5_381 = select i1 %underflow_5, i8 -128, i8 %p_Val2_128_5

]]></Node>
<StgValue><ssdm name="p_Val2_128_5_381"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_128_mux_5, i8 %p_Val2_128_5_381

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %ShuffleConvs_1_Downs_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="616" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:46  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_108"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:131  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_110"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:216  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_112"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:301  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_114"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:386  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_116"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:471  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_118"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="622" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:46  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_108"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:131  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_110"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:216  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_112"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:301  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_114"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:386  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_116"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:471  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_118"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:47  %tmp_187 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_108, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:48  %tmp_284_cast = sext i14 %tmp_187 to i17

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:49  %tmp_188 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:50  %p_Val2_53 = add i17 %tmp_188, %tmp_284_cast

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:51  %tmp_1642 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1642"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:52  %p_Val2_54 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_53, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:54  %tmp_189 = zext i1 %tmp_1643 to i8

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:55  %tmp_1644 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1644"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:56  %p_Val2_55 = add i8 %tmp_189, %p_Val2_54

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:57  %tmp_1645 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_55, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1645"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:58  %tmp_190 = xor i1 %tmp_1645, true

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:59  %carry_3 = and i1 %tmp_1644, %tmp_190

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:61  %p_Result_30 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_53, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:62  %Range2_all_ones_16 = icmp eq i2 %p_Result_30, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:63  %p_Result_31 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_53, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:64  %Range1_all_ones_16 = icmp eq i3 %p_Result_31, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:65  %Range1_all_zeros_16 = icmp eq i3 %p_Result_31, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:132  %tmp_450_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_110, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_1"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:133  %tmp_450_1_cast = sext i14 %tmp_450_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_450_1_cast"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:134  %tmp_451_1 = sext i16 %rr_1_V_129 to i17

]]></Node>
<StgValue><ssdm name="tmp_451_1"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:135  %p_Val2_146_1 = add i17 %tmp_451_1, %tmp_450_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_146_1"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:136  %tmp_1652 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1652"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:137  %p_Val2_147_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_147_1"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:139  %tmp_454_1 = zext i1 %tmp_1653 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_1"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:140  %tmp_1654 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1654"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:141  %p_Val2_148_1 = add i8 %tmp_454_1, %p_Val2_147_1

]]></Node>
<StgValue><ssdm name="p_Val2_148_1"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:142  %tmp_1655 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1655"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:143  %tmp_459_1 = xor i1 %tmp_1655, true

]]></Node>
<StgValue><ssdm name="tmp_459_1"/></StgValue>
</operation>

<operation id="656" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:144  %carry_44_1 = and i1 %tmp_1654, %tmp_459_1

]]></Node>
<StgValue><ssdm name="carry_44_1"/></StgValue>
</operation>

<operation id="657" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:146  %p_Result_288_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_288_1"/></StgValue>
</operation>

<operation id="658" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:147  %Range2_all_ones_16_1 = icmp eq i2 %p_Result_288_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16_1"/></StgValue>
</operation>

<operation id="659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:148  %p_Result_289_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_289_1"/></StgValue>
</operation>

<operation id="660" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:149  %Range1_all_ones_16_1 = icmp eq i3 %p_Result_289_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16_1"/></StgValue>
</operation>

<operation id="661" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:150  %Range1_all_zeros_16_1 = icmp eq i3 %p_Result_289_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16_1"/></StgValue>
</operation>

<operation id="662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:217  %tmp_450_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_112, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_2"/></StgValue>
</operation>

<operation id="663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:218  %tmp_450_2_cast = sext i14 %tmp_450_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_450_2_cast"/></StgValue>
</operation>

<operation id="664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:219  %tmp_451_2 = sext i16 %rr_1_V_130 to i17

]]></Node>
<StgValue><ssdm name="tmp_451_2"/></StgValue>
</operation>

<operation id="665" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:220  %p_Val2_146_2 = add i17 %tmp_451_2, %tmp_450_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_146_2"/></StgValue>
</operation>

<operation id="666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:221  %tmp_1662 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1662"/></StgValue>
</operation>

<operation id="667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:222  %p_Val2_147_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_147_2"/></StgValue>
</operation>

<operation id="668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:224  %tmp_454_2 = zext i1 %tmp_1663 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_2"/></StgValue>
</operation>

<operation id="669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:225  %tmp_1664 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1664"/></StgValue>
</operation>

<operation id="670" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:226  %p_Val2_148_2 = add i8 %tmp_454_2, %p_Val2_147_2

]]></Node>
<StgValue><ssdm name="p_Val2_148_2"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:227  %tmp_1665 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1665"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:228  %tmp_459_2 = xor i1 %tmp_1665, true

]]></Node>
<StgValue><ssdm name="tmp_459_2"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:229  %carry_44_2 = and i1 %tmp_1664, %tmp_459_2

]]></Node>
<StgValue><ssdm name="carry_44_2"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:231  %p_Result_288_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_288_2"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:232  %Range2_all_ones_16_2 = icmp eq i2 %p_Result_288_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16_2"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:233  %p_Result_289_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_289_2"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:234  %Range1_all_ones_16_2 = icmp eq i3 %p_Result_289_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16_2"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:235  %Range1_all_zeros_16_2 = icmp eq i3 %p_Result_289_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16_2"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:302  %tmp_450_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_114, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_3"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:303  %tmp_450_3_cast = sext i14 %tmp_450_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_450_3_cast"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:304  %tmp_451_3 = sext i16 %rr_1_V_131 to i17

]]></Node>
<StgValue><ssdm name="tmp_451_3"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:305  %p_Val2_146_3 = add i17 %tmp_451_3, %tmp_450_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_146_3"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:306  %tmp_1672 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1672"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:307  %p_Val2_147_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_147_3"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:309  %tmp_454_3 = zext i1 %tmp_1673 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_3"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:310  %tmp_1674 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1674"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:311  %p_Val2_148_3 = add i8 %tmp_454_3, %p_Val2_147_3

]]></Node>
<StgValue><ssdm name="p_Val2_148_3"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:312  %tmp_1675 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1675"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:313  %tmp_459_3 = xor i1 %tmp_1675, true

]]></Node>
<StgValue><ssdm name="tmp_459_3"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:314  %carry_44_3 = and i1 %tmp_1674, %tmp_459_3

]]></Node>
<StgValue><ssdm name="carry_44_3"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:316  %p_Result_288_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_288_3"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:317  %Range2_all_ones_16_3 = icmp eq i2 %p_Result_288_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16_3"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:318  %p_Result_289_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_289_3"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:319  %Range1_all_ones_16_3 = icmp eq i3 %p_Result_289_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16_3"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:320  %Range1_all_zeros_16_3 = icmp eq i3 %p_Result_289_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16_3"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:387  %tmp_450_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_116, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_4"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:388  %tmp_450_4_cast = sext i14 %tmp_450_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_450_4_cast"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:389  %tmp_451_4 = sext i16 %rr_1_V_132 to i17

]]></Node>
<StgValue><ssdm name="tmp_451_4"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:390  %p_Val2_146_4 = add i17 %tmp_451_4, %tmp_450_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_146_4"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:391  %tmp_1682 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:392  %p_Val2_147_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_147_4"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:394  %tmp_454_4 = zext i1 %tmp_1683 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_4"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:395  %tmp_1684 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1684"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:396  %p_Val2_148_4 = add i8 %tmp_454_4, %p_Val2_147_4

]]></Node>
<StgValue><ssdm name="p_Val2_148_4"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:397  %tmp_1685 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1685"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:398  %tmp_459_4 = xor i1 %tmp_1685, true

]]></Node>
<StgValue><ssdm name="tmp_459_4"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:399  %carry_44_4 = and i1 %tmp_1684, %tmp_459_4

]]></Node>
<StgValue><ssdm name="carry_44_4"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:401  %p_Result_288_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_288_4"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:402  %Range2_all_ones_16_4 = icmp eq i2 %p_Result_288_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16_4"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:403  %p_Result_289_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_289_4"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:404  %Range1_all_ones_16_4 = icmp eq i3 %p_Result_289_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16_4"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:405  %Range1_all_zeros_16_4 = icmp eq i3 %p_Result_289_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16_4"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:472  %tmp_450_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_118, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_5"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:473  %tmp_450_5_cast = sext i14 %tmp_450_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_450_5_cast"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:474  %tmp_451_5 = sext i16 %rr_1_V_133 to i17

]]></Node>
<StgValue><ssdm name="tmp_451_5"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:475  %p_Val2_146_5 = add i17 %tmp_451_5, %tmp_450_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_146_5"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:476  %tmp_1692 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1692"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:477  %p_Val2_147_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_147_5"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:479  %tmp_454_5 = zext i1 %tmp_1693 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_5"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:480  %tmp_1694 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1694"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:481  %p_Val2_148_5 = add i8 %tmp_454_5, %p_Val2_147_5

]]></Node>
<StgValue><ssdm name="p_Val2_148_5"/></StgValue>
</operation>

<operation id="722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:482  %tmp_1695 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1695"/></StgValue>
</operation>

<operation id="723" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:483  %tmp_459_5 = xor i1 %tmp_1695, true

]]></Node>
<StgValue><ssdm name="tmp_459_5"/></StgValue>
</operation>

<operation id="724" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:484  %carry_44_5 = and i1 %tmp_1694, %tmp_459_5

]]></Node>
<StgValue><ssdm name="carry_44_5"/></StgValue>
</operation>

<operation id="725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:486  %p_Result_288_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_288_5"/></StgValue>
</operation>

<operation id="726" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:487  %Range2_all_ones_16_5 = icmp eq i2 %p_Result_288_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16_5"/></StgValue>
</operation>

<operation id="727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:488  %p_Result_289_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_289_5"/></StgValue>
</operation>

<operation id="728" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:489  %Range1_all_ones_16_5 = icmp eq i3 %p_Result_289_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16_5"/></StgValue>
</operation>

<operation id="729" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:490  %Range1_all_zeros_16_5 = icmp eq i3 %p_Result_289_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="730" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:60  %tmp_1646 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1646"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:66  %deleted_zeros_16 = select i1 %carry_3, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="732" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:67  %tmp_191 = xor i1 %tmp_1646, true

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="733" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:68  %p_41_i_i8 = and i1 %Range2_all_ones_16, %tmp_191

]]></Node>
<StgValue><ssdm name="p_41_i_i8"/></StgValue>
</operation>

<operation id="734" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:69  %deleted_ones_16 = select i1 %carry_3, i1 %p_41_i_i8, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="735" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:70  %p_38_i_i8 = and i1 %carry_3, %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="p_38_i_i8"/></StgValue>
</operation>

<operation id="736" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:71  %p_not_i_i7 = xor i1 %deleted_zeros_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7"/></StgValue>
</operation>

<operation id="737" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:72  %brmerge_i_i3 = or i1 %tmp_1645, %p_not_i_i7

]]></Node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="738" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:73  %tmp_192 = xor i1 %tmp_1642, true

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="739" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:74  %overflow_20 = and i1 %brmerge_i_i3, %tmp_192

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="740" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:75  %brmerge40_demorgan_i_303 = and i1 %tmp_1645, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_303"/></StgValue>
</operation>

<operation id="741" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i8, %brmerge40_demorgan_i_303

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="742" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="743" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:78  %underflow_20 = and i1 %tmp_1642, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="744" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:79  %brmerge_i_i_i7 = or i1 %underflow_20, %overflow_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7"/></StgValue>
</operation>

<operation id="745" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="carry_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:145  %tmp_1656 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1656"/></StgValue>
</operation>

<operation id="746" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:151  %deleted_zeros_16_1 = select i1 %carry_44_1, i1 %Range1_all_ones_16_1, i1 %Range1_all_zeros_16_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_16_1"/></StgValue>
</operation>

<operation id="747" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="carry_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:152  %tmp_474_1 = xor i1 %tmp_1656, true

]]></Node>
<StgValue><ssdm name="tmp_474_1"/></StgValue>
</operation>

<operation id="748" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="carry_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:153  %p_41_i_i8_1 = and i1 %Range2_all_ones_16_1, %tmp_474_1

]]></Node>
<StgValue><ssdm name="p_41_i_i8_1"/></StgValue>
</operation>

<operation id="749" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:154  %deleted_ones_16_1 = select i1 %carry_44_1, i1 %p_41_i_i8_1, i1 %Range1_all_ones_16_1

]]></Node>
<StgValue><ssdm name="deleted_ones_16_1"/></StgValue>
</operation>

<operation id="750" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:155  %p_38_i_i8_1 = and i1 %carry_44_1, %Range1_all_ones_16_1

]]></Node>
<StgValue><ssdm name="p_38_i_i8_1"/></StgValue>
</operation>

<operation id="751" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:156  %p_not_i_i7_1 = xor i1 %deleted_zeros_16_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_1"/></StgValue>
</operation>

<operation id="752" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:157  %brmerge_i_i13_1 = or i1 %tmp_1655, %p_not_i_i7_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i13_1"/></StgValue>
</operation>

<operation id="753" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:158  %tmp_486_1 = xor i1 %tmp_1652, true

]]></Node>
<StgValue><ssdm name="tmp_486_1"/></StgValue>
</operation>

<operation id="754" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:159  %overflow_20_1 = and i1 %brmerge_i_i13_1, %tmp_486_1

]]></Node>
<StgValue><ssdm name="overflow_20_1"/></StgValue>
</operation>

<operation id="755" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:160  %brmerge40_demorgan_i_258 = and i1 %tmp_1655, %deleted_ones_16_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_258"/></StgValue>
</operation>

<operation id="756" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i8_1, %brmerge40_demorgan_i_258

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="758" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:163  %underflow_20_1 = and i1 %tmp_1652, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_20_1"/></StgValue>
</operation>

<operation id="759" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:164  %brmerge_i_i_i7_1 = or i1 %underflow_20_1, %overflow_20_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_1"/></StgValue>
</operation>

<operation id="760" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="carry_44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:230  %tmp_1666 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1666"/></StgValue>
</operation>

<operation id="761" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:236  %deleted_zeros_16_2 = select i1 %carry_44_2, i1 %Range1_all_ones_16_2, i1 %Range1_all_zeros_16_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_16_2"/></StgValue>
</operation>

<operation id="762" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="carry_44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:237  %tmp_474_2 = xor i1 %tmp_1666, true

]]></Node>
<StgValue><ssdm name="tmp_474_2"/></StgValue>
</operation>

<operation id="763" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="carry_44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:238  %p_41_i_i8_2 = and i1 %Range2_all_ones_16_2, %tmp_474_2

]]></Node>
<StgValue><ssdm name="p_41_i_i8_2"/></StgValue>
</operation>

<operation id="764" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:239  %deleted_ones_16_2 = select i1 %carry_44_2, i1 %p_41_i_i8_2, i1 %Range1_all_ones_16_2

]]></Node>
<StgValue><ssdm name="deleted_ones_16_2"/></StgValue>
</operation>

<operation id="765" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:240  %p_38_i_i8_2 = and i1 %carry_44_2, %Range1_all_ones_16_2

]]></Node>
<StgValue><ssdm name="p_38_i_i8_2"/></StgValue>
</operation>

<operation id="766" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:241  %p_not_i_i7_2 = xor i1 %deleted_zeros_16_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_2"/></StgValue>
</operation>

<operation id="767" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:242  %brmerge_i_i13_2 = or i1 %tmp_1665, %p_not_i_i7_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i13_2"/></StgValue>
</operation>

<operation id="768" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:243  %tmp_486_2 = xor i1 %tmp_1662, true

]]></Node>
<StgValue><ssdm name="tmp_486_2"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:244  %overflow_20_2 = and i1 %brmerge_i_i13_2, %tmp_486_2

]]></Node>
<StgValue><ssdm name="overflow_20_2"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:245  %brmerge40_demorgan_i_260 = and i1 %tmp_1665, %deleted_ones_16_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_260"/></StgValue>
</operation>

<operation id="771" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i8_2, %brmerge40_demorgan_i_260

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="773" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:248  %underflow_20_2 = and i1 %tmp_1662, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_20_2"/></StgValue>
</operation>

<operation id="774" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:249  %brmerge_i_i_i7_2 = or i1 %underflow_20_2, %overflow_20_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_2"/></StgValue>
</operation>

<operation id="775" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="carry_44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:315  %tmp_1676 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1676"/></StgValue>
</operation>

<operation id="776" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:321  %deleted_zeros_16_3 = select i1 %carry_44_3, i1 %Range1_all_ones_16_3, i1 %Range1_all_zeros_16_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_16_3"/></StgValue>
</operation>

<operation id="777" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="carry_44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:322  %tmp_474_3 = xor i1 %tmp_1676, true

]]></Node>
<StgValue><ssdm name="tmp_474_3"/></StgValue>
</operation>

<operation id="778" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="carry_44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:323  %p_41_i_i8_3 = and i1 %Range2_all_ones_16_3, %tmp_474_3

]]></Node>
<StgValue><ssdm name="p_41_i_i8_3"/></StgValue>
</operation>

<operation id="779" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:324  %deleted_ones_16_3 = select i1 %carry_44_3, i1 %p_41_i_i8_3, i1 %Range1_all_ones_16_3

]]></Node>
<StgValue><ssdm name="deleted_ones_16_3"/></StgValue>
</operation>

<operation id="780" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:325  %p_38_i_i8_3 = and i1 %carry_44_3, %Range1_all_ones_16_3

]]></Node>
<StgValue><ssdm name="p_38_i_i8_3"/></StgValue>
</operation>

<operation id="781" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:326  %p_not_i_i7_3 = xor i1 %deleted_zeros_16_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_3"/></StgValue>
</operation>

<operation id="782" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:327  %brmerge_i_i13_3 = or i1 %tmp_1675, %p_not_i_i7_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i13_3"/></StgValue>
</operation>

<operation id="783" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:328  %tmp_486_3 = xor i1 %tmp_1672, true

]]></Node>
<StgValue><ssdm name="tmp_486_3"/></StgValue>
</operation>

<operation id="784" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:329  %overflow_20_3 = and i1 %brmerge_i_i13_3, %tmp_486_3

]]></Node>
<StgValue><ssdm name="overflow_20_3"/></StgValue>
</operation>

<operation id="785" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:330  %brmerge40_demorgan_i_262 = and i1 %tmp_1675, %deleted_ones_16_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_262"/></StgValue>
</operation>

<operation id="786" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i8_3, %brmerge40_demorgan_i_262

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="787" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="788" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:333  %underflow_20_3 = and i1 %tmp_1672, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_20_3"/></StgValue>
</operation>

<operation id="789" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:334  %brmerge_i_i_i7_3 = or i1 %underflow_20_3, %overflow_20_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_3"/></StgValue>
</operation>

<operation id="790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="carry_44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:400  %tmp_1686 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1686"/></StgValue>
</operation>

<operation id="791" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:406  %deleted_zeros_16_4 = select i1 %carry_44_4, i1 %Range1_all_ones_16_4, i1 %Range1_all_zeros_16_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_16_4"/></StgValue>
</operation>

<operation id="792" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="carry_44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:407  %tmp_474_4 = xor i1 %tmp_1686, true

]]></Node>
<StgValue><ssdm name="tmp_474_4"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="carry_44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:408  %p_41_i_i8_4 = and i1 %Range2_all_ones_16_4, %tmp_474_4

]]></Node>
<StgValue><ssdm name="p_41_i_i8_4"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:409  %deleted_ones_16_4 = select i1 %carry_44_4, i1 %p_41_i_i8_4, i1 %Range1_all_ones_16_4

]]></Node>
<StgValue><ssdm name="deleted_ones_16_4"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:410  %p_38_i_i8_4 = and i1 %carry_44_4, %Range1_all_ones_16_4

]]></Node>
<StgValue><ssdm name="p_38_i_i8_4"/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:411  %p_not_i_i7_4 = xor i1 %deleted_zeros_16_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_4"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:412  %brmerge_i_i13_4 = or i1 %tmp_1685, %p_not_i_i7_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i13_4"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:413  %tmp_486_4 = xor i1 %tmp_1682, true

]]></Node>
<StgValue><ssdm name="tmp_486_4"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:414  %overflow_20_4 = and i1 %brmerge_i_i13_4, %tmp_486_4

]]></Node>
<StgValue><ssdm name="overflow_20_4"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:415  %brmerge40_demorgan_i_264 = and i1 %tmp_1685, %deleted_ones_16_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_264"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i8_4, %brmerge40_demorgan_i_264

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:418  %underflow_20_4 = and i1 %tmp_1682, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_20_4"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:419  %brmerge_i_i_i7_4 = or i1 %underflow_20_4, %overflow_20_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_4"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="carry_44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:485  %tmp_1696 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1696"/></StgValue>
</operation>

<operation id="806" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:491  %deleted_zeros_16_5 = select i1 %carry_44_5, i1 %Range1_all_ones_16_5, i1 %Range1_all_zeros_16_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_16_5"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="carry_44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:492  %tmp_474_5 = xor i1 %tmp_1696, true

]]></Node>
<StgValue><ssdm name="tmp_474_5"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="carry_44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:493  %p_41_i_i8_5 = and i1 %Range2_all_ones_16_5, %tmp_474_5

]]></Node>
<StgValue><ssdm name="p_41_i_i8_5"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:494  %deleted_ones_16_5 = select i1 %carry_44_5, i1 %p_41_i_i8_5, i1 %Range1_all_ones_16_5

]]></Node>
<StgValue><ssdm name="deleted_ones_16_5"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:495  %p_38_i_i8_5 = and i1 %carry_44_5, %Range1_all_ones_16_5

]]></Node>
<StgValue><ssdm name="p_38_i_i8_5"/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:496  %p_not_i_i7_5 = xor i1 %deleted_zeros_16_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_5"/></StgValue>
</operation>

<operation id="812" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:497  %brmerge_i_i13_5 = or i1 %tmp_1695, %p_not_i_i7_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i13_5"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:498  %tmp_486_5 = xor i1 %tmp_1692, true

]]></Node>
<StgValue><ssdm name="tmp_486_5"/></StgValue>
</operation>

<operation id="814" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:499  %overflow_20_5 = and i1 %brmerge_i_i13_5, %tmp_486_5

]]></Node>
<StgValue><ssdm name="overflow_20_5"/></StgValue>
</operation>

<operation id="815" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:500  %brmerge40_demorgan_i_266 = and i1 %tmp_1695, %deleted_ones_16_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_266"/></StgValue>
</operation>

<operation id="816" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i8_5, %brmerge40_demorgan_i_266

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:503  %underflow_20_5 = and i1 %tmp_1692, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_20_5"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:504  %brmerge_i_i_i7_5 = or i1 %underflow_20_5, %overflow_20_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="820" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_303, %tmp_192

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:81  %underflow_20_not = or i1 %tmp4, %p_38_i_i8

]]></Node>
<StgValue><ssdm name="underflow_20_not"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:82  %p_Val2_148_mux = select i1 %brmerge_i_i_i7, i8 127, i8 %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:83  %p_Val2_4 = select i1 %underflow_20, i8 -128, i8 %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:84  %this_assign_60_1 = select i1 %underflow_20_not, i8 %p_Val2_148_mux, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="this_assign_60_1"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:85  store i8 %this_assign_60_1, i8* %ShuffleConvs_1_Downs_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_258, %tmp_486_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:166  %underflow_20_not_1 = or i1 %tmp8, %p_38_i_i8_1

]]></Node>
<StgValue><ssdm name="underflow_20_not_1"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:167  %p_Val2_148_mux_1 = select i1 %brmerge_i_i_i7_1, i8 127, i8 %p_Val2_148_1

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux_1"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:168  %p_Val2_148_1_374 = select i1 %underflow_20_1, i8 -128, i8 %p_Val2_148_1

]]></Node>
<StgValue><ssdm name="p_Val2_148_1_374"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:169  %this_assign_60_1_1 = select i1 %underflow_20_not_1, i8 %p_Val2_148_mux_1, i8 %p_Val2_148_1_374

]]></Node>
<StgValue><ssdm name="this_assign_60_1_1"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:170  store i8 %this_assign_60_1_1, i8* %ShuffleConvs_1_Downs_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_260, %tmp_486_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:251  %underflow_20_not_2 = or i1 %tmp12, %p_38_i_i8_2

]]></Node>
<StgValue><ssdm name="underflow_20_not_2"/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:252  %p_Val2_148_mux_2 = select i1 %brmerge_i_i_i7_2, i8 127, i8 %p_Val2_148_2

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux_2"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:253  %p_Val2_148_2_376 = select i1 %underflow_20_2, i8 -128, i8 %p_Val2_148_2

]]></Node>
<StgValue><ssdm name="p_Val2_148_2_376"/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:254  %this_assign_60_1_2 = select i1 %underflow_20_not_2, i8 %p_Val2_148_mux_2, i8 %p_Val2_148_2_376

]]></Node>
<StgValue><ssdm name="this_assign_60_1_2"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:255  store i8 %this_assign_60_1_2, i8* %ShuffleConvs_1_Downs_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_262, %tmp_486_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:336  %underflow_20_not_3 = or i1 %tmp16, %p_38_i_i8_3

]]></Node>
<StgValue><ssdm name="underflow_20_not_3"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:337  %p_Val2_148_mux_3 = select i1 %brmerge_i_i_i7_3, i8 127, i8 %p_Val2_148_3

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux_3"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:338  %p_Val2_148_3_378 = select i1 %underflow_20_3, i8 -128, i8 %p_Val2_148_3

]]></Node>
<StgValue><ssdm name="p_Val2_148_3_378"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:339  %this_assign_60_1_3 = select i1 %underflow_20_not_3, i8 %p_Val2_148_mux_3, i8 %p_Val2_148_3_378

]]></Node>
<StgValue><ssdm name="this_assign_60_1_3"/></StgValue>
</operation>

<operation id="843" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:340  store i8 %this_assign_60_1_3, i8* %ShuffleConvs_1_Downs_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_264, %tmp_486_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:421  %underflow_20_not_4 = or i1 %tmp20, %p_38_i_i8_4

]]></Node>
<StgValue><ssdm name="underflow_20_not_4"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:422  %p_Val2_148_mux_4 = select i1 %brmerge_i_i_i7_4, i8 127, i8 %p_Val2_148_4

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux_4"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:423  %p_Val2_148_4_380 = select i1 %underflow_20_4, i8 -128, i8 %p_Val2_148_4

]]></Node>
<StgValue><ssdm name="p_Val2_148_4_380"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:424  %this_assign_60_1_4 = select i1 %underflow_20_not_4, i8 %p_Val2_148_mux_4, i8 %p_Val2_148_4_380

]]></Node>
<StgValue><ssdm name="this_assign_60_1_4"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:425  store i8 %this_assign_60_1_4, i8* %ShuffleConvs_1_Downs_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_266, %tmp_486_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:506  %underflow_20_not_5 = or i1 %tmp24, %p_38_i_i8_5

]]></Node>
<StgValue><ssdm name="underflow_20_not_5"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:507  %p_Val2_148_mux_5 = select i1 %brmerge_i_i_i7_5, i8 127, i8 %p_Val2_148_5

]]></Node>
<StgValue><ssdm name="p_Val2_148_mux_5"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:508  %p_Val2_148_5_382 = select i1 %underflow_20_5, i8 -128, i8 %p_Val2_148_5

]]></Node>
<StgValue><ssdm name="p_Val2_148_5_382"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:509  %this_assign_60_1_5 = select i1 %underflow_20_not_5, i8 %p_Val2_148_mux_5, i8 %p_Val2_148_5_382

]]></Node>
<StgValue><ssdm name="this_assign_60_1_5"/></StgValue>
</operation>

<operation id="855" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader152.preheader_ifconv:510  store i8 %this_assign_60_1_5, i8* %ShuffleConvs_1_Downs_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.preheader152.preheader_ifconv:511  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="857" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader151:0  %h4 = phi i5 [ %h_1, %4 ], [ 1, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="858" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="5">
<![CDATA[
.preheader151:1  %h4_cast_cast = zext i5 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="859" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader151:2  %tmp_382 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="9">
<![CDATA[
.preheader151:3  %p_shl10_cast = zext i9 %tmp_382 to i10

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader151:4  %tmp_383 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="6">
<![CDATA[
.preheader151:5  %p_shl11_cast = zext i6 %tmp_383 to i10

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader151:6  %tmp_384 = add i10 %p_shl11_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="864" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader151:7  %tmp_385 = add i10 %tmp_384, 324

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="865" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader151:8  %exitcond29 = icmp eq i5 %h4, -15

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader151:9  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="867" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader151:10  br i1 %exitcond29, label %.preheader147.preheader, label %.preheader150.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
.preheader150.preheader:0  br label %.preheader150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
.preheader147.preheader:0  br label %.preheader147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader150:0  %w5 = phi i5 [ %w_27, %3 ], [ 1, %.preheader150.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="871" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="15" op_0_bw="5">
<![CDATA[
.preheader150:1  %w5_cast_cast6 = zext i5 %w5 to i15

]]></Node>
<StgValue><ssdm name="w5_cast_cast6"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="5">
<![CDATA[
.preheader150:2  %w5_cast_cast = zext i5 %w5 to i10

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="873" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader150:3  %tmp_392 = add i10 %tmp_384, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="10">
<![CDATA[
.preheader150:4  %tmp_422_cast = zext i10 %tmp_392 to i32

]]></Node>
<StgValue><ssdm name="tmp_422_cast"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:5  %ShuffleConvs_1_Downs_119 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_119"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader150:6  %tmp_393 = add i10 %tmp_385, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="10">
<![CDATA[
.preheader150:7  %tmp_423_cast = zext i10 %tmp_393 to i32

]]></Node>
<StgValue><ssdm name="tmp_423_cast"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:8  %ShuffleConvs_1_Downs_120 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_120"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:9  %ShuffleConvs_1_Downs_121 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_121"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:10  %ShuffleConvs_1_Downs_122 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_122"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:11  %ShuffleConvs_1_Downs_123 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_123"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:12  %ShuffleConvs_1_Downs_124 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_124"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:13  %ShuffleConvs_1_Downs_125 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_125"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:14  %ShuffleConvs_1_Downs_126 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_126"/></StgValue>
</operation>

<operation id="885" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:15  %ShuffleConvs_1_Downs_127 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_127"/></StgValue>
</operation>

<operation id="886" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:16  %ShuffleConvs_1_Downs_128 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_128"/></StgValue>
</operation>

<operation id="887" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:17  %ShuffleConvs_1_Downs_129 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_129"/></StgValue>
</operation>

<operation id="888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:18  %ShuffleConvs_1_Downs_130 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_130"/></StgValue>
</operation>

<operation id="889" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader150:19  %exitcond32 = icmp eq i5 %w5, -15

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader150:20  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader150:21  br i1 %exitcond32, label %4, label %.preheader149.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
.preheader149.preheader:0  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_1 = add i5 %h4, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="895" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader149:0  %ci6 = phi i6 [ %ci_10, %.preheader148.preheader_ifconv ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="6">
<![CDATA[
.preheader149:1  %ci6_cast = zext i6 %ci6 to i32

]]></Node>
<StgValue><ssdm name="ci6_cast"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="6">
<![CDATA[
.preheader149:2  %ci6_cast_cast = zext i6 %ci6 to i7

]]></Node>
<StgValue><ssdm name="ci6_cast_cast"/></StgValue>
</operation>

<operation id="898" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader149:3  %tmp_407 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="11" op_0_bw="10">
<![CDATA[
.preheader149:4  %p_shl14_cast = zext i10 %tmp_407 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader149:5  %tmp_408 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="7">
<![CDATA[
.preheader149:6  %p_shl15_cast = zext i7 %tmp_408 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:7  %tmp_409 = add i11 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:8  %tmp_410 = add i11 %h4_cast_cast, %tmp_409

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader149:9  %p_shl12_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_410, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader149:10  %tmp_1697 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_410, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1697"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="15" op_0_bw="12">
<![CDATA[
.preheader149:11  %p_shl13_cast = zext i12 %tmp_1697 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader149:12  %tmp_411 = add i15 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader149:13  %tmp_412 = add i15 %w5_cast_cast6, %tmp_411

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="15">
<![CDATA[
.preheader149:14  %tmp_446_cast = zext i15 %tmp_412 to i32

]]></Node>
<StgValue><ssdm name="tmp_446_cast"/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:15  %input_V_addr_5 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_446_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:16  %weight_6_V_addr = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader149:17  %tmp_413 = add i7 %ci6_cast_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="7">
<![CDATA[
.preheader149:18  %tmp_447_cast = zext i7 %tmp_413 to i32

]]></Node>
<StgValue><ssdm name="tmp_447_cast"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:19  %weight_6_V_addr_8 = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_8"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:20  %weight_7_V_addr = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:21  %weight_7_V_addr_8 = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_8"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:22  %weight_8_V_addr = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:23  %weight_8_V_addr_8 = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_8"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:24  %weight_9_V_addr = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:25  %weight_9_V_addr_8 = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_8"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:26  %weight_10_V_addr = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:27  %weight_10_V_addr_8 = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_8"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:28  %weight_11_V_addr = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:29  %weight_11_V_addr_8 = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_8"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader149:30  %exitcond36 = icmp eq i6 %ci6, -16

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader149:31  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader149:32  %ci_10 = add i6 %ci6, 1

]]></Node>
<StgValue><ssdm name="ci_10"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader149:33  br i1 %exitcond36, label %3, label %.preheader148.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_27 = add i5 %w5, 1

]]></Node>
<StgValue><ssdm name="w_27"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="931" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="932" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="933" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:1  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_8"/></StgValue>
</operation>

<operation id="934" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="935" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:86  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="936" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:87  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8"/></StgValue>
</operation>

<operation id="937" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:171  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="938" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:172  %weight_8_V_load_8 = load i8* %weight_8_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_8"/></StgValue>
</operation>

<operation id="939" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:256  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="940" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:257  %weight_9_V_load_8 = load i8* %weight_9_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_8"/></StgValue>
</operation>

<operation id="941" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:341  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="942" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:342  %weight_10_V_load_8 = load i8* %weight_10_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_8"/></StgValue>
</operation>

<operation id="943" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:426  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="944" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:427  %weight_11_V_load_8 = load i8* %weight_11_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="945" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="946" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:1  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_8"/></StgValue>
</operation>

<operation id="947" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="948" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:86  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="949" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:87  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8"/></StgValue>
</operation>

<operation id="950" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="951" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:171  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="952" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:172  %weight_8_V_load_8 = load i8* %weight_8_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_8"/></StgValue>
</operation>

<operation id="953" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="954" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:256  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="955" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:257  %weight_9_V_load_8 = load i8* %weight_9_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_8"/></StgValue>
</operation>

<operation id="956" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="957" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:341  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="958" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:342  %weight_10_V_load_8 = load i8* %weight_10_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_8"/></StgValue>
</operation>

<operation id="959" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="960" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:426  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="961" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="7">
<![CDATA[
.preheader148.preheader_ifconv:427  %weight_11_V_load_8 = load i8* %weight_11_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_8"/></StgValue>
</operation>

<operation id="962" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="963" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="965" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="967" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="969" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="970" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:6  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_121, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_131"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="972" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:91  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_125, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_133"/></StgValue>
</operation>

<operation id="973" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="974" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:176  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_129, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_135"/></StgValue>
</operation>

<operation id="975" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="976" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:261  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_137"/></StgValue>
</operation>

<operation id="977" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="978" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:346  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_127, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_139"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="980" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:431  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_123, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_141"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="981" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="982" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:4  %rr_0_V_134 = extractvalue { i16, i16 } %MUL_DP_ret119, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_134"/></StgValue>
</operation>

<operation id="983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:5  %rr_1_V_134 = extractvalue { i16, i16 } %MUL_DP_ret119, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_134"/></StgValue>
</operation>

<operation id="984" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:6  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_121, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_131"/></StgValue>
</operation>

<operation id="985" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:13  %tmp_1699 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_134, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1699"/></StgValue>
</operation>

<operation id="986" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:53  %tmp_1704 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_134, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1704"/></StgValue>
</operation>

<operation id="987" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="988" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:89  %rr_0_V_135 = extractvalue { i16, i16 } %MUL_DP_ret123, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_135"/></StgValue>
</operation>

<operation id="989" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:90  %rr_1_V_135 = extractvalue { i16, i16 } %MUL_DP_ret123, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_135"/></StgValue>
</operation>

<operation id="990" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:91  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_125, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_133"/></StgValue>
</operation>

<operation id="991" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:98  %tmp_1709 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_135, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1709"/></StgValue>
</operation>

<operation id="992" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:138  %tmp_1714 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_135, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1714"/></StgValue>
</operation>

<operation id="993" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="994" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:174  %rr_0_V_136 = extractvalue { i16, i16 } %MUL_DP_ret127, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_136"/></StgValue>
</operation>

<operation id="995" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:175  %rr_1_V_136 = extractvalue { i16, i16 } %MUL_DP_ret127, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_136"/></StgValue>
</operation>

<operation id="996" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:176  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_129, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_135"/></StgValue>
</operation>

<operation id="997" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:183  %tmp_1719 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_136, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1719"/></StgValue>
</operation>

<operation id="998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:223  %tmp_1724 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_136, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="999" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="1000" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:259  %rr_0_V_137 = extractvalue { i16, i16 } %MUL_DP_ret131, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_137"/></StgValue>
</operation>

<operation id="1001" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:260  %rr_1_V_137 = extractvalue { i16, i16 } %MUL_DP_ret131, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_137"/></StgValue>
</operation>

<operation id="1002" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:261  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_137"/></StgValue>
</operation>

<operation id="1003" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:268  %tmp_1729 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_137, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1729"/></StgValue>
</operation>

<operation id="1004" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:308  %tmp_1734 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_137, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1734"/></StgValue>
</operation>

<operation id="1005" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="1006" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:344  %rr_0_V_138 = extractvalue { i16, i16 } %MUL_DP_ret135, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_138"/></StgValue>
</operation>

<operation id="1007" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:345  %rr_1_V_138 = extractvalue { i16, i16 } %MUL_DP_ret135, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_138"/></StgValue>
</operation>

<operation id="1008" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:346  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_127, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_139"/></StgValue>
</operation>

<operation id="1009" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:353  %tmp_1739 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_138, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1739"/></StgValue>
</operation>

<operation id="1010" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:393  %tmp_1744 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_138, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1744"/></StgValue>
</operation>

<operation id="1011" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="1012" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:429  %rr_0_V_139 = extractvalue { i16, i16 } %MUL_DP_ret139, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_139"/></StgValue>
</operation>

<operation id="1013" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:430  %rr_1_V_139 = extractvalue { i16, i16 } %MUL_DP_ret139, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_139"/></StgValue>
</operation>

<operation id="1014" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:431  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_123, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_141"/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:438  %tmp_1749 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_139, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1749"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:478  %tmp_1754 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_139, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1754"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1017" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:7  %tmp_193 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_131, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:8  %tmp_266_cast = sext i14 %tmp_193 to i17

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:9  %tmp_194 = sext i16 %rr_0_V_134 to i17

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:10  %p_Val2_47 = add i17 %tmp_194, %tmp_266_cast

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:11  %tmp_1698 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1698"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:12  %p_Val2_48 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_47, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:14  %tmp_195 = zext i1 %tmp_1699 to i8

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:15  %tmp_1700 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1700"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:16  %p_Val2_49 = add i8 %tmp_195, %p_Val2_48

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:17  %tmp_1701 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_49, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1701"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:18  %tmp_196 = xor i1 %tmp_1701, true

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:19  %carry_4 = and i1 %tmp_1700, %tmp_196

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:21  %p_Result_32 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_47, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:22  %Range2_all_ones_13 = icmp eq i2 %p_Result_32, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="1031" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:23  %p_Result_33 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_47, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="1032" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:24  %Range1_all_ones_13 = icmp eq i3 %p_Result_33, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="1033" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:25  %Range1_all_zeros_13 = icmp eq i3 %p_Result_33, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="1034" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:92  %tmp_400_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_133, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_1"/></StgValue>
</operation>

<operation id="1035" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:93  %tmp_400_1_cast = sext i14 %tmp_400_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_1_cast"/></StgValue>
</operation>

<operation id="1036" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:94  %tmp_401_1 = sext i16 %rr_0_V_135 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_1"/></StgValue>
</operation>

<operation id="1037" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:95  %p_Val2_131_1 = add i17 %tmp_401_1, %tmp_400_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_131_1"/></StgValue>
</operation>

<operation id="1038" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:96  %tmp_1708 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1708"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:97  %p_Val2_132_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_132_1"/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:99  %tmp_404_1 = zext i1 %tmp_1709 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_1"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:100  %tmp_1710 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1710"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:101  %p_Val2_133_1 = add i8 %tmp_404_1, %p_Val2_132_1

]]></Node>
<StgValue><ssdm name="p_Val2_133_1"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:102  %tmp_1711 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1711"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:103  %tmp_410_1 = xor i1 %tmp_1711, true

]]></Node>
<StgValue><ssdm name="tmp_410_1"/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:104  %carry_38_1 = and i1 %tmp_1710, %tmp_410_1

]]></Node>
<StgValue><ssdm name="carry_38_1"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:106  %p_Result_290_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_290_1"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:107  %Range2_all_ones_13_1 = icmp eq i2 %p_Result_290_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13_1"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:108  %p_Result_291_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_291_1"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:109  %Range1_all_ones_13_1 = icmp eq i3 %p_Result_291_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13_1"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:110  %Range1_all_zeros_13_1 = icmp eq i3 %p_Result_291_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13_1"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:177  %tmp_400_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_135, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_2"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:178  %tmp_400_2_cast = sext i14 %tmp_400_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_2_cast"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:179  %tmp_401_2 = sext i16 %rr_0_V_136 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_2"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:180  %p_Val2_131_2 = add i17 %tmp_401_2, %tmp_400_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_131_2"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:181  %tmp_1718 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1718"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:182  %p_Val2_132_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_132_2"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:184  %tmp_404_2 = zext i1 %tmp_1719 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_2"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:185  %tmp_1720 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1720"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:186  %p_Val2_133_2 = add i8 %tmp_404_2, %p_Val2_132_2

]]></Node>
<StgValue><ssdm name="p_Val2_133_2"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:187  %tmp_1721 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1721"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:188  %tmp_410_2 = xor i1 %tmp_1721, true

]]></Node>
<StgValue><ssdm name="tmp_410_2"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:189  %carry_38_2 = and i1 %tmp_1720, %tmp_410_2

]]></Node>
<StgValue><ssdm name="carry_38_2"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:191  %p_Result_290_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_290_2"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:192  %Range2_all_ones_13_2 = icmp eq i2 %p_Result_290_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13_2"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:193  %p_Result_291_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_291_2"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:194  %Range1_all_ones_13_2 = icmp eq i3 %p_Result_291_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13_2"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:195  %Range1_all_zeros_13_2 = icmp eq i3 %p_Result_291_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13_2"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:262  %tmp_400_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_137, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_3"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:263  %tmp_400_3_cast = sext i14 %tmp_400_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_3_cast"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:264  %tmp_401_3 = sext i16 %rr_0_V_137 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_3"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:265  %p_Val2_131_3 = add i17 %tmp_401_3, %tmp_400_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_131_3"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:266  %tmp_1728 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1728"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:267  %p_Val2_132_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_132_3"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:269  %tmp_404_3 = zext i1 %tmp_1729 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_3"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:270  %tmp_1730 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1730"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:271  %p_Val2_133_3 = add i8 %tmp_404_3, %p_Val2_132_3

]]></Node>
<StgValue><ssdm name="p_Val2_133_3"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:272  %tmp_1731 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1731"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:273  %tmp_410_3 = xor i1 %tmp_1731, true

]]></Node>
<StgValue><ssdm name="tmp_410_3"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:274  %carry_38_3 = and i1 %tmp_1730, %tmp_410_3

]]></Node>
<StgValue><ssdm name="carry_38_3"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:276  %p_Result_290_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_290_3"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:277  %Range2_all_ones_13_3 = icmp eq i2 %p_Result_290_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13_3"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:278  %p_Result_291_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_291_3"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:279  %Range1_all_ones_13_3 = icmp eq i3 %p_Result_291_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13_3"/></StgValue>
</operation>

<operation id="1084" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:280  %Range1_all_zeros_13_3 = icmp eq i3 %p_Result_291_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13_3"/></StgValue>
</operation>

<operation id="1085" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:347  %tmp_400_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_139, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_4"/></StgValue>
</operation>

<operation id="1086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:348  %tmp_400_4_cast = sext i14 %tmp_400_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_4_cast"/></StgValue>
</operation>

<operation id="1087" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:349  %tmp_401_4 = sext i16 %rr_0_V_138 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_4"/></StgValue>
</operation>

<operation id="1088" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:350  %p_Val2_131_4 = add i17 %tmp_401_4, %tmp_400_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_131_4"/></StgValue>
</operation>

<operation id="1089" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:351  %tmp_1738 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1738"/></StgValue>
</operation>

<operation id="1090" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:352  %p_Val2_132_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_132_4"/></StgValue>
</operation>

<operation id="1091" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:354  %tmp_404_4 = zext i1 %tmp_1739 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_4"/></StgValue>
</operation>

<operation id="1092" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:355  %tmp_1740 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1740"/></StgValue>
</operation>

<operation id="1093" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:356  %p_Val2_133_4 = add i8 %tmp_404_4, %p_Val2_132_4

]]></Node>
<StgValue><ssdm name="p_Val2_133_4"/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:357  %tmp_1741 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1741"/></StgValue>
</operation>

<operation id="1095" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:358  %tmp_410_4 = xor i1 %tmp_1741, true

]]></Node>
<StgValue><ssdm name="tmp_410_4"/></StgValue>
</operation>

<operation id="1096" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:359  %carry_38_4 = and i1 %tmp_1740, %tmp_410_4

]]></Node>
<StgValue><ssdm name="carry_38_4"/></StgValue>
</operation>

<operation id="1097" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:361  %p_Result_290_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_290_4"/></StgValue>
</operation>

<operation id="1098" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:362  %Range2_all_ones_13_4 = icmp eq i2 %p_Result_290_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13_4"/></StgValue>
</operation>

<operation id="1099" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:363  %p_Result_291_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_291_4"/></StgValue>
</operation>

<operation id="1100" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:364  %Range1_all_ones_13_4 = icmp eq i3 %p_Result_291_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13_4"/></StgValue>
</operation>

<operation id="1101" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:365  %Range1_all_zeros_13_4 = icmp eq i3 %p_Result_291_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13_4"/></StgValue>
</operation>

<operation id="1102" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:432  %tmp_400_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_141, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_400_5"/></StgValue>
</operation>

<operation id="1103" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:433  %tmp_400_5_cast = sext i14 %tmp_400_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_400_5_cast"/></StgValue>
</operation>

<operation id="1104" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:434  %tmp_401_5 = sext i16 %rr_0_V_139 to i17

]]></Node>
<StgValue><ssdm name="tmp_401_5"/></StgValue>
</operation>

<operation id="1105" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:435  %p_Val2_131_5 = add i17 %tmp_401_5, %tmp_400_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_131_5"/></StgValue>
</operation>

<operation id="1106" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:436  %tmp_1748 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1748"/></StgValue>
</operation>

<operation id="1107" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:437  %p_Val2_132_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_132_5"/></StgValue>
</operation>

<operation id="1108" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:439  %tmp_404_5 = zext i1 %tmp_1749 to i8

]]></Node>
<StgValue><ssdm name="tmp_404_5"/></StgValue>
</operation>

<operation id="1109" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:440  %tmp_1750 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1750"/></StgValue>
</operation>

<operation id="1110" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:441  %p_Val2_133_5 = add i8 %tmp_404_5, %p_Val2_132_5

]]></Node>
<StgValue><ssdm name="p_Val2_133_5"/></StgValue>
</operation>

<operation id="1111" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:442  %tmp_1751 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1751"/></StgValue>
</operation>

<operation id="1112" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:443  %tmp_410_5 = xor i1 %tmp_1751, true

]]></Node>
<StgValue><ssdm name="tmp_410_5"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:444  %carry_38_5 = and i1 %tmp_1750, %tmp_410_5

]]></Node>
<StgValue><ssdm name="carry_38_5"/></StgValue>
</operation>

<operation id="1114" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:446  %p_Result_290_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_290_5"/></StgValue>
</operation>

<operation id="1115" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:447  %Range2_all_ones_13_5 = icmp eq i2 %p_Result_290_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13_5"/></StgValue>
</operation>

<operation id="1116" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:448  %p_Result_291_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_291_5"/></StgValue>
</operation>

<operation id="1117" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:449  %Range1_all_ones_13_5 = icmp eq i3 %p_Result_291_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13_5"/></StgValue>
</operation>

<operation id="1118" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:450  %Range1_all_zeros_13_5 = icmp eq i3 %p_Result_291_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:20  %tmp_1702 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1702"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:26  %deleted_zeros_13 = select i1 %carry_4, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:27  %tmp_197 = xor i1 %tmp_1702, true

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:28  %p_41_i_i5 = and i1 %Range2_all_ones_13, %tmp_197

]]></Node>
<StgValue><ssdm name="p_41_i_i5"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:29  %deleted_ones_13 = select i1 %carry_4, i1 %p_41_i_i5, i1 %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:30  %p_38_i_i5 = and i1 %carry_4, %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="p_38_i_i5"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:31  %p_not_i_i4 = xor i1 %deleted_zeros_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:32  %brmerge_i_i1 = or i1 %tmp_1701, %p_not_i_i4

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:33  %tmp_198 = xor i1 %tmp_1698, true

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:34  %overflow_21 = and i1 %brmerge_i_i1, %tmp_198

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:35  %brmerge40_demorgan_i_267 = and i1 %tmp_1701, %deleted_ones_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_267"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:36  %tmp25_demorgan = or i1 %p_38_i_i5, %brmerge40_demorgan_i_267

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:37  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:38  %underflow_21 = and i1 %tmp_1698, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:39  %brmerge_i_i_i4 = or i1 %underflow_21, %overflow_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="carry_38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:105  %tmp_1712 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1712"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:111  %deleted_zeros_13_1 = select i1 %carry_38_1, i1 %Range1_all_ones_13_1, i1 %Range1_all_zeros_13_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_13_1"/></StgValue>
</operation>

<operation id="1136" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="carry_38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:112  %tmp_427_1 = xor i1 %tmp_1712, true

]]></Node>
<StgValue><ssdm name="tmp_427_1"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="carry_38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:113  %p_41_i_i5_1 = and i1 %Range2_all_ones_13_1, %tmp_427_1

]]></Node>
<StgValue><ssdm name="p_41_i_i5_1"/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:114  %deleted_ones_13_1 = select i1 %carry_38_1, i1 %p_41_i_i5_1, i1 %Range1_all_ones_13_1

]]></Node>
<StgValue><ssdm name="deleted_ones_13_1"/></StgValue>
</operation>

<operation id="1139" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:115  %p_38_i_i5_1 = and i1 %carry_38_1, %Range1_all_ones_13_1

]]></Node>
<StgValue><ssdm name="p_38_i_i5_1"/></StgValue>
</operation>

<operation id="1140" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:116  %p_not_i_i4_1 = xor i1 %deleted_zeros_13_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_1"/></StgValue>
</operation>

<operation id="1141" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:117  %brmerge_i_i10_1 = or i1 %tmp_1711, %p_not_i_i4_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i10_1"/></StgValue>
</operation>

<operation id="1142" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:118  %tmp_441_1 = xor i1 %tmp_1708, true

]]></Node>
<StgValue><ssdm name="tmp_441_1"/></StgValue>
</operation>

<operation id="1143" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:119  %overflow_21_1 = and i1 %brmerge_i_i10_1, %tmp_441_1

]]></Node>
<StgValue><ssdm name="overflow_21_1"/></StgValue>
</operation>

<operation id="1144" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:120  %brmerge40_demorgan_i_269 = and i1 %tmp_1711, %deleted_ones_13_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_269"/></StgValue>
</operation>

<operation id="1145" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:121  %tmp29_demorgan = or i1 %p_38_i_i5_1, %brmerge40_demorgan_i_269

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1146" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:122  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1147" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:123  %underflow_21_1 = and i1 %tmp_1708, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_21_1"/></StgValue>
</operation>

<operation id="1148" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:124  %brmerge_i_i_i4_1 = or i1 %underflow_21_1, %overflow_21_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_1"/></StgValue>
</operation>

<operation id="1149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="carry_38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:190  %tmp_1722 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1722"/></StgValue>
</operation>

<operation id="1150" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:196  %deleted_zeros_13_2 = select i1 %carry_38_2, i1 %Range1_all_ones_13_2, i1 %Range1_all_zeros_13_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_13_2"/></StgValue>
</operation>

<operation id="1151" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="carry_38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:197  %tmp_427_2 = xor i1 %tmp_1722, true

]]></Node>
<StgValue><ssdm name="tmp_427_2"/></StgValue>
</operation>

<operation id="1152" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="carry_38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:198  %p_41_i_i5_2 = and i1 %Range2_all_ones_13_2, %tmp_427_2

]]></Node>
<StgValue><ssdm name="p_41_i_i5_2"/></StgValue>
</operation>

<operation id="1153" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:199  %deleted_ones_13_2 = select i1 %carry_38_2, i1 %p_41_i_i5_2, i1 %Range1_all_ones_13_2

]]></Node>
<StgValue><ssdm name="deleted_ones_13_2"/></StgValue>
</operation>

<operation id="1154" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:200  %p_38_i_i5_2 = and i1 %carry_38_2, %Range1_all_ones_13_2

]]></Node>
<StgValue><ssdm name="p_38_i_i5_2"/></StgValue>
</operation>

<operation id="1155" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:201  %p_not_i_i4_2 = xor i1 %deleted_zeros_13_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_2"/></StgValue>
</operation>

<operation id="1156" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:202  %brmerge_i_i10_2 = or i1 %tmp_1721, %p_not_i_i4_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i10_2"/></StgValue>
</operation>

<operation id="1157" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:203  %tmp_441_2 = xor i1 %tmp_1718, true

]]></Node>
<StgValue><ssdm name="tmp_441_2"/></StgValue>
</operation>

<operation id="1158" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:204  %overflow_21_2 = and i1 %brmerge_i_i10_2, %tmp_441_2

]]></Node>
<StgValue><ssdm name="overflow_21_2"/></StgValue>
</operation>

<operation id="1159" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:205  %brmerge40_demorgan_i_271 = and i1 %tmp_1721, %deleted_ones_13_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_271"/></StgValue>
</operation>

<operation id="1160" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:206  %tmp33_demorgan = or i1 %p_38_i_i5_2, %brmerge40_demorgan_i_271

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1161" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:207  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1162" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:208  %underflow_21_2 = and i1 %tmp_1718, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_21_2"/></StgValue>
</operation>

<operation id="1163" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:209  %brmerge_i_i_i4_2 = or i1 %underflow_21_2, %overflow_21_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_2"/></StgValue>
</operation>

<operation id="1164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="carry_38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:275  %tmp_1732 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1732"/></StgValue>
</operation>

<operation id="1165" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:281  %deleted_zeros_13_3 = select i1 %carry_38_3, i1 %Range1_all_ones_13_3, i1 %Range1_all_zeros_13_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_13_3"/></StgValue>
</operation>

<operation id="1166" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="carry_38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:282  %tmp_427_3 = xor i1 %tmp_1732, true

]]></Node>
<StgValue><ssdm name="tmp_427_3"/></StgValue>
</operation>

<operation id="1167" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="carry_38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:283  %p_41_i_i5_3 = and i1 %Range2_all_ones_13_3, %tmp_427_3

]]></Node>
<StgValue><ssdm name="p_41_i_i5_3"/></StgValue>
</operation>

<operation id="1168" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:284  %deleted_ones_13_3 = select i1 %carry_38_3, i1 %p_41_i_i5_3, i1 %Range1_all_ones_13_3

]]></Node>
<StgValue><ssdm name="deleted_ones_13_3"/></StgValue>
</operation>

<operation id="1169" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:285  %p_38_i_i5_3 = and i1 %carry_38_3, %Range1_all_ones_13_3

]]></Node>
<StgValue><ssdm name="p_38_i_i5_3"/></StgValue>
</operation>

<operation id="1170" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:286  %p_not_i_i4_3 = xor i1 %deleted_zeros_13_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_3"/></StgValue>
</operation>

<operation id="1171" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:287  %brmerge_i_i10_3 = or i1 %tmp_1731, %p_not_i_i4_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i10_3"/></StgValue>
</operation>

<operation id="1172" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:288  %tmp_441_3 = xor i1 %tmp_1728, true

]]></Node>
<StgValue><ssdm name="tmp_441_3"/></StgValue>
</operation>

<operation id="1173" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:289  %overflow_21_3 = and i1 %brmerge_i_i10_3, %tmp_441_3

]]></Node>
<StgValue><ssdm name="overflow_21_3"/></StgValue>
</operation>

<operation id="1174" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:290  %brmerge40_demorgan_i_273 = and i1 %tmp_1731, %deleted_ones_13_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_273"/></StgValue>
</operation>

<operation id="1175" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:291  %tmp37_demorgan = or i1 %p_38_i_i5_3, %brmerge40_demorgan_i_273

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1176" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:292  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1177" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:293  %underflow_21_3 = and i1 %tmp_1728, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_21_3"/></StgValue>
</operation>

<operation id="1178" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:294  %brmerge_i_i_i4_3 = or i1 %underflow_21_3, %overflow_21_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_3"/></StgValue>
</operation>

<operation id="1179" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="carry_38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:360  %tmp_1742 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1742"/></StgValue>
</operation>

<operation id="1180" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:366  %deleted_zeros_13_4 = select i1 %carry_38_4, i1 %Range1_all_ones_13_4, i1 %Range1_all_zeros_13_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_13_4"/></StgValue>
</operation>

<operation id="1181" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="carry_38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:367  %tmp_427_4 = xor i1 %tmp_1742, true

]]></Node>
<StgValue><ssdm name="tmp_427_4"/></StgValue>
</operation>

<operation id="1182" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="carry_38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:368  %p_41_i_i5_4 = and i1 %Range2_all_ones_13_4, %tmp_427_4

]]></Node>
<StgValue><ssdm name="p_41_i_i5_4"/></StgValue>
</operation>

<operation id="1183" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:369  %deleted_ones_13_4 = select i1 %carry_38_4, i1 %p_41_i_i5_4, i1 %Range1_all_ones_13_4

]]></Node>
<StgValue><ssdm name="deleted_ones_13_4"/></StgValue>
</operation>

<operation id="1184" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:370  %p_38_i_i5_4 = and i1 %carry_38_4, %Range1_all_ones_13_4

]]></Node>
<StgValue><ssdm name="p_38_i_i5_4"/></StgValue>
</operation>

<operation id="1185" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:371  %p_not_i_i4_4 = xor i1 %deleted_zeros_13_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_4"/></StgValue>
</operation>

<operation id="1186" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:372  %brmerge_i_i10_4 = or i1 %tmp_1741, %p_not_i_i4_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i10_4"/></StgValue>
</operation>

<operation id="1187" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:373  %tmp_441_4 = xor i1 %tmp_1738, true

]]></Node>
<StgValue><ssdm name="tmp_441_4"/></StgValue>
</operation>

<operation id="1188" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:374  %overflow_21_4 = and i1 %brmerge_i_i10_4, %tmp_441_4

]]></Node>
<StgValue><ssdm name="overflow_21_4"/></StgValue>
</operation>

<operation id="1189" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:375  %brmerge40_demorgan_i_275 = and i1 %tmp_1741, %deleted_ones_13_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_275"/></StgValue>
</operation>

<operation id="1190" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:376  %tmp41_demorgan = or i1 %p_38_i_i5_4, %brmerge40_demorgan_i_275

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1191" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:377  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1192" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:378  %underflow_21_4 = and i1 %tmp_1738, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_21_4"/></StgValue>
</operation>

<operation id="1193" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:379  %brmerge_i_i_i4_4 = or i1 %underflow_21_4, %overflow_21_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_4"/></StgValue>
</operation>

<operation id="1194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="carry_38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:445  %tmp_1752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1752"/></StgValue>
</operation>

<operation id="1195" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:451  %deleted_zeros_13_5 = select i1 %carry_38_5, i1 %Range1_all_ones_13_5, i1 %Range1_all_zeros_13_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_13_5"/></StgValue>
</operation>

<operation id="1196" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="carry_38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:452  %tmp_427_5 = xor i1 %tmp_1752, true

]]></Node>
<StgValue><ssdm name="tmp_427_5"/></StgValue>
</operation>

<operation id="1197" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="carry_38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:453  %p_41_i_i5_5 = and i1 %Range2_all_ones_13_5, %tmp_427_5

]]></Node>
<StgValue><ssdm name="p_41_i_i5_5"/></StgValue>
</operation>

<operation id="1198" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:454  %deleted_ones_13_5 = select i1 %carry_38_5, i1 %p_41_i_i5_5, i1 %Range1_all_ones_13_5

]]></Node>
<StgValue><ssdm name="deleted_ones_13_5"/></StgValue>
</operation>

<operation id="1199" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:455  %p_38_i_i5_5 = and i1 %carry_38_5, %Range1_all_ones_13_5

]]></Node>
<StgValue><ssdm name="p_38_i_i5_5"/></StgValue>
</operation>

<operation id="1200" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:456  %p_not_i_i4_5 = xor i1 %deleted_zeros_13_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_5"/></StgValue>
</operation>

<operation id="1201" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:457  %brmerge_i_i10_5 = or i1 %tmp_1751, %p_not_i_i4_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i10_5"/></StgValue>
</operation>

<operation id="1202" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:458  %tmp_441_5 = xor i1 %tmp_1748, true

]]></Node>
<StgValue><ssdm name="tmp_441_5"/></StgValue>
</operation>

<operation id="1203" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:459  %overflow_21_5 = and i1 %brmerge_i_i10_5, %tmp_441_5

]]></Node>
<StgValue><ssdm name="overflow_21_5"/></StgValue>
</operation>

<operation id="1204" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:460  %brmerge40_demorgan_i_277 = and i1 %tmp_1751, %deleted_ones_13_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_277"/></StgValue>
</operation>

<operation id="1205" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:461  %tmp45_demorgan = or i1 %p_38_i_i5_5, %brmerge40_demorgan_i_277

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1206" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:462  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1207" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:463  %underflow_21_5 = and i1 %tmp_1748, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_21_5"/></StgValue>
</operation>

<operation id="1208" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:464  %brmerge_i_i_i4_5 = or i1 %underflow_21_5, %overflow_21_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1209" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:40  %tmp26 = or i1 %brmerge40_demorgan_i_267, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1210" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:41  %underflow_21_not = or i1 %tmp26, %p_38_i_i5

]]></Node>
<StgValue><ssdm name="underflow_21_not"/></StgValue>
</operation>

<operation id="1211" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:42  %p_Val2_133_mux = select i1 %brmerge_i_i_i4, i8 127, i8 %p_Val2_49

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux"/></StgValue>
</operation>

<operation id="1212" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:43  %p_Val2_5 = select i1 %underflow_21, i8 -128, i8 %p_Val2_49

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1213" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:44  %this_assign_61_1 = select i1 %underflow_21_not, i8 %p_Val2_133_mux, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="this_assign_61_1"/></StgValue>
</operation>

<operation id="1214" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:45  store i8 %this_assign_61_1, i8* %ShuffleConvs_1_Downs_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:125  %tmp30 = or i1 %brmerge40_demorgan_i_269, %tmp_441_1

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1216" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:126  %underflow_21_not_1 = or i1 %tmp30, %p_38_i_i5_1

]]></Node>
<StgValue><ssdm name="underflow_21_not_1"/></StgValue>
</operation>

<operation id="1217" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:127  %p_Val2_133_mux_1 = select i1 %brmerge_i_i_i4_1, i8 127, i8 %p_Val2_133_1

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux_1"/></StgValue>
</operation>

<operation id="1218" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:128  %p_Val2_133_1_386 = select i1 %underflow_21_1, i8 -128, i8 %p_Val2_133_1

]]></Node>
<StgValue><ssdm name="p_Val2_133_1_386"/></StgValue>
</operation>

<operation id="1219" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:129  %this_assign_61_1_1 = select i1 %underflow_21_not_1, i8 %p_Val2_133_mux_1, i8 %p_Val2_133_1_386

]]></Node>
<StgValue><ssdm name="this_assign_61_1_1"/></StgValue>
</operation>

<operation id="1220" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:130  store i8 %this_assign_61_1_1, i8* %ShuffleConvs_1_Downs_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:210  %tmp34 = or i1 %brmerge40_demorgan_i_271, %tmp_441_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1222" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:211  %underflow_21_not_2 = or i1 %tmp34, %p_38_i_i5_2

]]></Node>
<StgValue><ssdm name="underflow_21_not_2"/></StgValue>
</operation>

<operation id="1223" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:212  %p_Val2_133_mux_2 = select i1 %brmerge_i_i_i4_2, i8 127, i8 %p_Val2_133_2

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux_2"/></StgValue>
</operation>

<operation id="1224" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:213  %p_Val2_133_2_388 = select i1 %underflow_21_2, i8 -128, i8 %p_Val2_133_2

]]></Node>
<StgValue><ssdm name="p_Val2_133_2_388"/></StgValue>
</operation>

<operation id="1225" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:214  %this_assign_61_1_2 = select i1 %underflow_21_not_2, i8 %p_Val2_133_mux_2, i8 %p_Val2_133_2_388

]]></Node>
<StgValue><ssdm name="this_assign_61_1_2"/></StgValue>
</operation>

<operation id="1226" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:215  store i8 %this_assign_61_1_2, i8* %ShuffleConvs_1_Downs_129, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:295  %tmp38 = or i1 %brmerge40_demorgan_i_273, %tmp_441_3

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1228" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:296  %underflow_21_not_3 = or i1 %tmp38, %p_38_i_i5_3

]]></Node>
<StgValue><ssdm name="underflow_21_not_3"/></StgValue>
</operation>

<operation id="1229" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:297  %p_Val2_133_mux_3 = select i1 %brmerge_i_i_i4_3, i8 127, i8 %p_Val2_133_3

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux_3"/></StgValue>
</operation>

<operation id="1230" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:298  %p_Val2_133_3_390 = select i1 %underflow_21_3, i8 -128, i8 %p_Val2_133_3

]]></Node>
<StgValue><ssdm name="p_Val2_133_3_390"/></StgValue>
</operation>

<operation id="1231" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:299  %this_assign_61_1_3 = select i1 %underflow_21_not_3, i8 %p_Val2_133_mux_3, i8 %p_Val2_133_3_390

]]></Node>
<StgValue><ssdm name="this_assign_61_1_3"/></StgValue>
</operation>

<operation id="1232" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:300  store i8 %this_assign_61_1_3, i8* %ShuffleConvs_1_Downs_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:380  %tmp42 = or i1 %brmerge40_demorgan_i_275, %tmp_441_4

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1234" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:381  %underflow_21_not_4 = or i1 %tmp42, %p_38_i_i5_4

]]></Node>
<StgValue><ssdm name="underflow_21_not_4"/></StgValue>
</operation>

<operation id="1235" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:382  %p_Val2_133_mux_4 = select i1 %brmerge_i_i_i4_4, i8 127, i8 %p_Val2_133_4

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux_4"/></StgValue>
</operation>

<operation id="1236" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:383  %p_Val2_133_4_392 = select i1 %underflow_21_4, i8 -128, i8 %p_Val2_133_4

]]></Node>
<StgValue><ssdm name="p_Val2_133_4_392"/></StgValue>
</operation>

<operation id="1237" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:384  %this_assign_61_1_4 = select i1 %underflow_21_not_4, i8 %p_Val2_133_mux_4, i8 %p_Val2_133_4_392

]]></Node>
<StgValue><ssdm name="this_assign_61_1_4"/></StgValue>
</operation>

<operation id="1238" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:385  store i8 %this_assign_61_1_4, i8* %ShuffleConvs_1_Downs_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:465  %tmp46 = or i1 %brmerge40_demorgan_i_277, %tmp_441_5

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1240" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:466  %underflow_21_not_5 = or i1 %tmp46, %p_38_i_i5_5

]]></Node>
<StgValue><ssdm name="underflow_21_not_5"/></StgValue>
</operation>

<operation id="1241" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:467  %p_Val2_133_mux_5 = select i1 %brmerge_i_i_i4_5, i8 127, i8 %p_Val2_133_5

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux_5"/></StgValue>
</operation>

<operation id="1242" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:468  %p_Val2_133_5_394 = select i1 %underflow_21_5, i8 -128, i8 %p_Val2_133_5

]]></Node>
<StgValue><ssdm name="p_Val2_133_5_394"/></StgValue>
</operation>

<operation id="1243" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:469  %this_assign_61_1_5 = select i1 %underflow_21_not_5, i8 %p_Val2_133_mux_5, i8 %p_Val2_133_5_394

]]></Node>
<StgValue><ssdm name="this_assign_61_1_5"/></StgValue>
</operation>

<operation id="1244" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:470  store i8 %this_assign_61_1_5, i8* %ShuffleConvs_1_Downs_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1245" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:46  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_122, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_132"/></StgValue>
</operation>

<operation id="1246" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:131  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_126, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_134"/></StgValue>
</operation>

<operation id="1247" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:216  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_130, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_136"/></StgValue>
</operation>

<operation id="1248" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:301  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_120, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_138"/></StgValue>
</operation>

<operation id="1249" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:386  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_128, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_140"/></StgValue>
</operation>

<operation id="1250" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:471  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_124, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_142"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1251" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:46  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_122, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_132"/></StgValue>
</operation>

<operation id="1252" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:131  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_126, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_134"/></StgValue>
</operation>

<operation id="1253" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:216  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_130, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_136"/></StgValue>
</operation>

<operation id="1254" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:301  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_120, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_138"/></StgValue>
</operation>

<operation id="1255" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:386  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_128, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_140"/></StgValue>
</operation>

<operation id="1256" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:471  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_124, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_142"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:47  %tmp_199 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_132, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:48  %tmp_299_cast = sext i14 %tmp_199 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:49  %tmp_200 = sext i16 %rr_1_V_134 to i17

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:50  %p_Val2_59 = add i17 %tmp_200, %tmp_299_cast

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="1261" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:51  %tmp_1703 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1703"/></StgValue>
</operation>

<operation id="1262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:52  %p_Val2_60 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_59, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="1263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:54  %tmp_201 = zext i1 %tmp_1704 to i8

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:55  %tmp_1705 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1705"/></StgValue>
</operation>

<operation id="1265" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:56  %p_Val2_61 = add i8 %tmp_201, %p_Val2_60

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="1266" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:57  %tmp_1706 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_61, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1706"/></StgValue>
</operation>

<operation id="1267" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:58  %tmp_202 = xor i1 %tmp_1706, true

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1268" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:59  %carry_5 = and i1 %tmp_1705, %tmp_202

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="1269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:61  %p_Result_34 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_59, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="1270" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:62  %Range2_all_ones_17 = icmp eq i2 %p_Result_34, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="1271" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:63  %p_Result_35 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_59, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="1272" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:64  %Range1_all_ones_17 = icmp eq i3 %p_Result_35, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="1273" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:65  %Range1_all_zeros_17 = icmp eq i3 %p_Result_35, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="1274" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:132  %tmp_463_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_134, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_463_1"/></StgValue>
</operation>

<operation id="1275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:133  %tmp_463_1_cast = sext i14 %tmp_463_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_463_1_cast"/></StgValue>
</operation>

<operation id="1276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:134  %tmp_464_1 = sext i16 %rr_1_V_135 to i17

]]></Node>
<StgValue><ssdm name="tmp_464_1"/></StgValue>
</operation>

<operation id="1277" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:135  %p_Val2_151_1 = add i17 %tmp_464_1, %tmp_463_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_151_1"/></StgValue>
</operation>

<operation id="1278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:136  %tmp_1713 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1713"/></StgValue>
</operation>

<operation id="1279" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:137  %p_Val2_152_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_152_1"/></StgValue>
</operation>

<operation id="1280" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:139  %tmp_467_1 = zext i1 %tmp_1714 to i8

]]></Node>
<StgValue><ssdm name="tmp_467_1"/></StgValue>
</operation>

<operation id="1281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:140  %tmp_1715 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1715"/></StgValue>
</operation>

<operation id="1282" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:141  %p_Val2_153_1 = add i8 %tmp_467_1, %p_Val2_152_1

]]></Node>
<StgValue><ssdm name="p_Val2_153_1"/></StgValue>
</operation>

<operation id="1283" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:142  %tmp_1716 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1716"/></StgValue>
</operation>

<operation id="1284" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:143  %tmp_473_1 = xor i1 %tmp_1716, true

]]></Node>
<StgValue><ssdm name="tmp_473_1"/></StgValue>
</operation>

<operation id="1285" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:144  %carry_46_1 = and i1 %tmp_1715, %tmp_473_1

]]></Node>
<StgValue><ssdm name="carry_46_1"/></StgValue>
</operation>

<operation id="1286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:146  %p_Result_292_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_292_1"/></StgValue>
</operation>

<operation id="1287" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:147  %Range2_all_ones_17_1 = icmp eq i2 %p_Result_292_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17_1"/></StgValue>
</operation>

<operation id="1288" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:148  %p_Result_293_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_293_1"/></StgValue>
</operation>

<operation id="1289" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:149  %Range1_all_ones_17_1 = icmp eq i3 %p_Result_293_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17_1"/></StgValue>
</operation>

<operation id="1290" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:150  %Range1_all_zeros_17_1 = icmp eq i3 %p_Result_293_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17_1"/></StgValue>
</operation>

<operation id="1291" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:217  %tmp_463_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_136, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_463_2"/></StgValue>
</operation>

<operation id="1292" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:218  %tmp_463_2_cast = sext i14 %tmp_463_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_463_2_cast"/></StgValue>
</operation>

<operation id="1293" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:219  %tmp_464_2 = sext i16 %rr_1_V_136 to i17

]]></Node>
<StgValue><ssdm name="tmp_464_2"/></StgValue>
</operation>

<operation id="1294" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:220  %p_Val2_151_2 = add i17 %tmp_464_2, %tmp_463_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_151_2"/></StgValue>
</operation>

<operation id="1295" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:221  %tmp_1723 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="1296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:222  %p_Val2_152_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_152_2"/></StgValue>
</operation>

<operation id="1297" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:224  %tmp_467_2 = zext i1 %tmp_1724 to i8

]]></Node>
<StgValue><ssdm name="tmp_467_2"/></StgValue>
</operation>

<operation id="1298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:225  %tmp_1725 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="1299" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:226  %p_Val2_153_2 = add i8 %tmp_467_2, %p_Val2_152_2

]]></Node>
<StgValue><ssdm name="p_Val2_153_2"/></StgValue>
</operation>

<operation id="1300" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:227  %tmp_1726 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="1301" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:228  %tmp_473_2 = xor i1 %tmp_1726, true

]]></Node>
<StgValue><ssdm name="tmp_473_2"/></StgValue>
</operation>

<operation id="1302" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:229  %carry_46_2 = and i1 %tmp_1725, %tmp_473_2

]]></Node>
<StgValue><ssdm name="carry_46_2"/></StgValue>
</operation>

<operation id="1303" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:231  %p_Result_292_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_292_2"/></StgValue>
</operation>

<operation id="1304" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:232  %Range2_all_ones_17_2 = icmp eq i2 %p_Result_292_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17_2"/></StgValue>
</operation>

<operation id="1305" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:233  %p_Result_293_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_293_2"/></StgValue>
</operation>

<operation id="1306" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:234  %Range1_all_ones_17_2 = icmp eq i3 %p_Result_293_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17_2"/></StgValue>
</operation>

<operation id="1307" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:235  %Range1_all_zeros_17_2 = icmp eq i3 %p_Result_293_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17_2"/></StgValue>
</operation>

<operation id="1308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:302  %tmp_463_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_138, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_463_3"/></StgValue>
</operation>

<operation id="1309" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:303  %tmp_463_3_cast = sext i14 %tmp_463_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_463_3_cast"/></StgValue>
</operation>

<operation id="1310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:304  %tmp_464_3 = sext i16 %rr_1_V_137 to i17

]]></Node>
<StgValue><ssdm name="tmp_464_3"/></StgValue>
</operation>

<operation id="1311" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:305  %p_Val2_151_3 = add i17 %tmp_464_3, %tmp_463_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_151_3"/></StgValue>
</operation>

<operation id="1312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:306  %tmp_1733 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1733"/></StgValue>
</operation>

<operation id="1313" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:307  %p_Val2_152_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_152_3"/></StgValue>
</operation>

<operation id="1314" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:309  %tmp_467_3 = zext i1 %tmp_1734 to i8

]]></Node>
<StgValue><ssdm name="tmp_467_3"/></StgValue>
</operation>

<operation id="1315" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:310  %tmp_1735 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1735"/></StgValue>
</operation>

<operation id="1316" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:311  %p_Val2_153_3 = add i8 %tmp_467_3, %p_Val2_152_3

]]></Node>
<StgValue><ssdm name="p_Val2_153_3"/></StgValue>
</operation>

<operation id="1317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:312  %tmp_1736 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1736"/></StgValue>
</operation>

<operation id="1318" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:313  %tmp_473_3 = xor i1 %tmp_1736, true

]]></Node>
<StgValue><ssdm name="tmp_473_3"/></StgValue>
</operation>

<operation id="1319" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:314  %carry_46_3 = and i1 %tmp_1735, %tmp_473_3

]]></Node>
<StgValue><ssdm name="carry_46_3"/></StgValue>
</operation>

<operation id="1320" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:316  %p_Result_292_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_292_3"/></StgValue>
</operation>

<operation id="1321" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:317  %Range2_all_ones_17_3 = icmp eq i2 %p_Result_292_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17_3"/></StgValue>
</operation>

<operation id="1322" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:318  %p_Result_293_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_293_3"/></StgValue>
</operation>

<operation id="1323" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:319  %Range1_all_ones_17_3 = icmp eq i3 %p_Result_293_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17_3"/></StgValue>
</operation>

<operation id="1324" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:320  %Range1_all_zeros_17_3 = icmp eq i3 %p_Result_293_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17_3"/></StgValue>
</operation>

<operation id="1325" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:387  %tmp_463_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_140, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_463_4"/></StgValue>
</operation>

<operation id="1326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:388  %tmp_463_4_cast = sext i14 %tmp_463_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_463_4_cast"/></StgValue>
</operation>

<operation id="1327" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:389  %tmp_464_4 = sext i16 %rr_1_V_138 to i17

]]></Node>
<StgValue><ssdm name="tmp_464_4"/></StgValue>
</operation>

<operation id="1328" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:390  %p_Val2_151_4 = add i17 %tmp_464_4, %tmp_463_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_151_4"/></StgValue>
</operation>

<operation id="1329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:391  %tmp_1743 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1743"/></StgValue>
</operation>

<operation id="1330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:392  %p_Val2_152_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_152_4"/></StgValue>
</operation>

<operation id="1331" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:394  %tmp_467_4 = zext i1 %tmp_1744 to i8

]]></Node>
<StgValue><ssdm name="tmp_467_4"/></StgValue>
</operation>

<operation id="1332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:395  %tmp_1745 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1745"/></StgValue>
</operation>

<operation id="1333" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:396  %p_Val2_153_4 = add i8 %tmp_467_4, %p_Val2_152_4

]]></Node>
<StgValue><ssdm name="p_Val2_153_4"/></StgValue>
</operation>

<operation id="1334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:397  %tmp_1746 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1746"/></StgValue>
</operation>

<operation id="1335" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:398  %tmp_473_4 = xor i1 %tmp_1746, true

]]></Node>
<StgValue><ssdm name="tmp_473_4"/></StgValue>
</operation>

<operation id="1336" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:399  %carry_46_4 = and i1 %tmp_1745, %tmp_473_4

]]></Node>
<StgValue><ssdm name="carry_46_4"/></StgValue>
</operation>

<operation id="1337" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:401  %p_Result_292_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_292_4"/></StgValue>
</operation>

<operation id="1338" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:402  %Range2_all_ones_17_4 = icmp eq i2 %p_Result_292_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17_4"/></StgValue>
</operation>

<operation id="1339" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:403  %p_Result_293_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_293_4"/></StgValue>
</operation>

<operation id="1340" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:404  %Range1_all_ones_17_4 = icmp eq i3 %p_Result_293_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17_4"/></StgValue>
</operation>

<operation id="1341" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:405  %Range1_all_zeros_17_4 = icmp eq i3 %p_Result_293_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17_4"/></StgValue>
</operation>

<operation id="1342" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:472  %tmp_463_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_142, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_463_5"/></StgValue>
</operation>

<operation id="1343" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:473  %tmp_463_5_cast = sext i14 %tmp_463_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_463_5_cast"/></StgValue>
</operation>

<operation id="1344" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:474  %tmp_464_5 = sext i16 %rr_1_V_139 to i17

]]></Node>
<StgValue><ssdm name="tmp_464_5"/></StgValue>
</operation>

<operation id="1345" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:475  %p_Val2_151_5 = add i17 %tmp_464_5, %tmp_463_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_151_5"/></StgValue>
</operation>

<operation id="1346" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:476  %tmp_1753 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1753"/></StgValue>
</operation>

<operation id="1347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:477  %p_Val2_152_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_152_5"/></StgValue>
</operation>

<operation id="1348" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:479  %tmp_467_5 = zext i1 %tmp_1754 to i8

]]></Node>
<StgValue><ssdm name="tmp_467_5"/></StgValue>
</operation>

<operation id="1349" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:480  %tmp_1755 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1755"/></StgValue>
</operation>

<operation id="1350" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:481  %p_Val2_153_5 = add i8 %tmp_467_5, %p_Val2_152_5

]]></Node>
<StgValue><ssdm name="p_Val2_153_5"/></StgValue>
</operation>

<operation id="1351" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:482  %tmp_1756 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1756"/></StgValue>
</operation>

<operation id="1352" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:483  %tmp_473_5 = xor i1 %tmp_1756, true

]]></Node>
<StgValue><ssdm name="tmp_473_5"/></StgValue>
</operation>

<operation id="1353" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:484  %carry_46_5 = and i1 %tmp_1755, %tmp_473_5

]]></Node>
<StgValue><ssdm name="carry_46_5"/></StgValue>
</operation>

<operation id="1354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:486  %p_Result_292_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_292_5"/></StgValue>
</operation>

<operation id="1355" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:487  %Range2_all_ones_17_5 = icmp eq i2 %p_Result_292_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17_5"/></StgValue>
</operation>

<operation id="1356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:488  %p_Result_293_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_293_5"/></StgValue>
</operation>

<operation id="1357" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:489  %Range1_all_ones_17_5 = icmp eq i3 %p_Result_293_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17_5"/></StgValue>
</operation>

<operation id="1358" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:490  %Range1_all_zeros_17_5 = icmp eq i3 %p_Result_293_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:60  %tmp_1707 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1707"/></StgValue>
</operation>

<operation id="1360" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:66  %deleted_zeros_17 = select i1 %carry_5, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="1361" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:67  %tmp_203 = xor i1 %tmp_1707, true

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1362" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:68  %p_41_i_i9 = and i1 %Range2_all_ones_17, %tmp_203

]]></Node>
<StgValue><ssdm name="p_41_i_i9"/></StgValue>
</operation>

<operation id="1363" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:69  %deleted_ones_17 = select i1 %carry_5, i1 %p_41_i_i9, i1 %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="deleted_ones_17"/></StgValue>
</operation>

<operation id="1364" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:70  %p_38_i_i9 = and i1 %carry_5, %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="p_38_i_i9"/></StgValue>
</operation>

<operation id="1365" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:71  %p_not_i_i8 = xor i1 %deleted_zeros_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8"/></StgValue>
</operation>

<operation id="1366" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:72  %brmerge_i_i5 = or i1 %tmp_1706, %p_not_i_i8

]]></Node>
<StgValue><ssdm name="brmerge_i_i5"/></StgValue>
</operation>

<operation id="1367" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:73  %tmp_204 = xor i1 %tmp_1703, true

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1368" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:74  %overflow_22 = and i1 %brmerge_i_i5, %tmp_204

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="1369" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:75  %brmerge40_demorgan_i_268 = and i1 %tmp_1706, %deleted_ones_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_268"/></StgValue>
</operation>

<operation id="1370" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:76  %tmp27_demorgan = or i1 %p_38_i_i9, %brmerge40_demorgan_i_268

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1371" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:77  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1372" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:78  %underflow_22 = and i1 %tmp_1703, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="1373" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:79  %brmerge_i_i_i8 = or i1 %underflow_22, %overflow_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8"/></StgValue>
</operation>

<operation id="1374" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="carry_46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:145  %tmp_1717 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1717"/></StgValue>
</operation>

<operation id="1375" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:151  %deleted_zeros_17_1 = select i1 %carry_46_1, i1 %Range1_all_ones_17_1, i1 %Range1_all_zeros_17_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_17_1"/></StgValue>
</operation>

<operation id="1376" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="carry_46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:152  %tmp_489_1 = xor i1 %tmp_1717, true

]]></Node>
<StgValue><ssdm name="tmp_489_1"/></StgValue>
</operation>

<operation id="1377" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="carry_46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:153  %p_41_i_i9_1 = and i1 %Range2_all_ones_17_1, %tmp_489_1

]]></Node>
<StgValue><ssdm name="p_41_i_i9_1"/></StgValue>
</operation>

<operation id="1378" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:154  %deleted_ones_17_1 = select i1 %carry_46_1, i1 %p_41_i_i9_1, i1 %Range1_all_ones_17_1

]]></Node>
<StgValue><ssdm name="deleted_ones_17_1"/></StgValue>
</operation>

<operation id="1379" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:155  %p_38_i_i9_1 = and i1 %carry_46_1, %Range1_all_ones_17_1

]]></Node>
<StgValue><ssdm name="p_38_i_i9_1"/></StgValue>
</operation>

<operation id="1380" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:156  %p_not_i_i8_1 = xor i1 %deleted_zeros_17_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_1"/></StgValue>
</operation>

<operation id="1381" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:157  %brmerge_i_i14_1 = or i1 %tmp_1716, %p_not_i_i8_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i14_1"/></StgValue>
</operation>

<operation id="1382" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:158  %tmp_501_1 = xor i1 %tmp_1713, true

]]></Node>
<StgValue><ssdm name="tmp_501_1"/></StgValue>
</operation>

<operation id="1383" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:159  %overflow_22_1 = and i1 %brmerge_i_i14_1, %tmp_501_1

]]></Node>
<StgValue><ssdm name="overflow_22_1"/></StgValue>
</operation>

<operation id="1384" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:160  %brmerge40_demorgan_i_270 = and i1 %tmp_1716, %deleted_ones_17_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_270"/></StgValue>
</operation>

<operation id="1385" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:161  %tmp31_demorgan = or i1 %p_38_i_i9_1, %brmerge40_demorgan_i_270

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1386" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:162  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1387" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:163  %underflow_22_1 = and i1 %tmp_1713, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_22_1"/></StgValue>
</operation>

<operation id="1388" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:164  %brmerge_i_i_i8_1 = or i1 %underflow_22_1, %overflow_22_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_1"/></StgValue>
</operation>

<operation id="1389" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="carry_46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:230  %tmp_1727 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="1390" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:236  %deleted_zeros_17_2 = select i1 %carry_46_2, i1 %Range1_all_ones_17_2, i1 %Range1_all_zeros_17_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_17_2"/></StgValue>
</operation>

<operation id="1391" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="carry_46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:237  %tmp_489_2 = xor i1 %tmp_1727, true

]]></Node>
<StgValue><ssdm name="tmp_489_2"/></StgValue>
</operation>

<operation id="1392" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="carry_46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:238  %p_41_i_i9_2 = and i1 %Range2_all_ones_17_2, %tmp_489_2

]]></Node>
<StgValue><ssdm name="p_41_i_i9_2"/></StgValue>
</operation>

<operation id="1393" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:239  %deleted_ones_17_2 = select i1 %carry_46_2, i1 %p_41_i_i9_2, i1 %Range1_all_ones_17_2

]]></Node>
<StgValue><ssdm name="deleted_ones_17_2"/></StgValue>
</operation>

<operation id="1394" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:240  %p_38_i_i9_2 = and i1 %carry_46_2, %Range1_all_ones_17_2

]]></Node>
<StgValue><ssdm name="p_38_i_i9_2"/></StgValue>
</operation>

<operation id="1395" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:241  %p_not_i_i8_2 = xor i1 %deleted_zeros_17_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_2"/></StgValue>
</operation>

<operation id="1396" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:242  %brmerge_i_i14_2 = or i1 %tmp_1726, %p_not_i_i8_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i14_2"/></StgValue>
</operation>

<operation id="1397" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:243  %tmp_501_2 = xor i1 %tmp_1723, true

]]></Node>
<StgValue><ssdm name="tmp_501_2"/></StgValue>
</operation>

<operation id="1398" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:244  %overflow_22_2 = and i1 %brmerge_i_i14_2, %tmp_501_2

]]></Node>
<StgValue><ssdm name="overflow_22_2"/></StgValue>
</operation>

<operation id="1399" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:245  %brmerge40_demorgan_i_272 = and i1 %tmp_1726, %deleted_ones_17_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_272"/></StgValue>
</operation>

<operation id="1400" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:246  %tmp35_demorgan = or i1 %p_38_i_i9_2, %brmerge40_demorgan_i_272

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1401" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:247  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1402" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:248  %underflow_22_2 = and i1 %tmp_1723, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_22_2"/></StgValue>
</operation>

<operation id="1403" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:249  %brmerge_i_i_i8_2 = or i1 %underflow_22_2, %overflow_22_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_2"/></StgValue>
</operation>

<operation id="1404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="carry_46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:315  %tmp_1737 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1737"/></StgValue>
</operation>

<operation id="1405" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:321  %deleted_zeros_17_3 = select i1 %carry_46_3, i1 %Range1_all_ones_17_3, i1 %Range1_all_zeros_17_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_17_3"/></StgValue>
</operation>

<operation id="1406" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="carry_46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:322  %tmp_489_3 = xor i1 %tmp_1737, true

]]></Node>
<StgValue><ssdm name="tmp_489_3"/></StgValue>
</operation>

<operation id="1407" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="carry_46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:323  %p_41_i_i9_3 = and i1 %Range2_all_ones_17_3, %tmp_489_3

]]></Node>
<StgValue><ssdm name="p_41_i_i9_3"/></StgValue>
</operation>

<operation id="1408" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:324  %deleted_ones_17_3 = select i1 %carry_46_3, i1 %p_41_i_i9_3, i1 %Range1_all_ones_17_3

]]></Node>
<StgValue><ssdm name="deleted_ones_17_3"/></StgValue>
</operation>

<operation id="1409" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:325  %p_38_i_i9_3 = and i1 %carry_46_3, %Range1_all_ones_17_3

]]></Node>
<StgValue><ssdm name="p_38_i_i9_3"/></StgValue>
</operation>

<operation id="1410" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:326  %p_not_i_i8_3 = xor i1 %deleted_zeros_17_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_3"/></StgValue>
</operation>

<operation id="1411" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:327  %brmerge_i_i14_3 = or i1 %tmp_1736, %p_not_i_i8_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i14_3"/></StgValue>
</operation>

<operation id="1412" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:328  %tmp_501_3 = xor i1 %tmp_1733, true

]]></Node>
<StgValue><ssdm name="tmp_501_3"/></StgValue>
</operation>

<operation id="1413" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:329  %overflow_22_3 = and i1 %brmerge_i_i14_3, %tmp_501_3

]]></Node>
<StgValue><ssdm name="overflow_22_3"/></StgValue>
</operation>

<operation id="1414" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:330  %brmerge40_demorgan_i_274 = and i1 %tmp_1736, %deleted_ones_17_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_274"/></StgValue>
</operation>

<operation id="1415" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:331  %tmp39_demorgan = or i1 %p_38_i_i9_3, %brmerge40_demorgan_i_274

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1416" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:332  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1417" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:333  %underflow_22_3 = and i1 %tmp_1733, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_22_3"/></StgValue>
</operation>

<operation id="1418" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:334  %brmerge_i_i_i8_3 = or i1 %underflow_22_3, %overflow_22_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_3"/></StgValue>
</operation>

<operation id="1419" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="carry_46_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:400  %tmp_1747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1747"/></StgValue>
</operation>

<operation id="1420" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:406  %deleted_zeros_17_4 = select i1 %carry_46_4, i1 %Range1_all_ones_17_4, i1 %Range1_all_zeros_17_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_17_4"/></StgValue>
</operation>

<operation id="1421" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="carry_46_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:407  %tmp_489_4 = xor i1 %tmp_1747, true

]]></Node>
<StgValue><ssdm name="tmp_489_4"/></StgValue>
</operation>

<operation id="1422" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="carry_46_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:408  %p_41_i_i9_4 = and i1 %Range2_all_ones_17_4, %tmp_489_4

]]></Node>
<StgValue><ssdm name="p_41_i_i9_4"/></StgValue>
</operation>

<operation id="1423" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:409  %deleted_ones_17_4 = select i1 %carry_46_4, i1 %p_41_i_i9_4, i1 %Range1_all_ones_17_4

]]></Node>
<StgValue><ssdm name="deleted_ones_17_4"/></StgValue>
</operation>

<operation id="1424" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:410  %p_38_i_i9_4 = and i1 %carry_46_4, %Range1_all_ones_17_4

]]></Node>
<StgValue><ssdm name="p_38_i_i9_4"/></StgValue>
</operation>

<operation id="1425" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:411  %p_not_i_i8_4 = xor i1 %deleted_zeros_17_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_4"/></StgValue>
</operation>

<operation id="1426" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:412  %brmerge_i_i14_4 = or i1 %tmp_1746, %p_not_i_i8_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i14_4"/></StgValue>
</operation>

<operation id="1427" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:413  %tmp_501_4 = xor i1 %tmp_1743, true

]]></Node>
<StgValue><ssdm name="tmp_501_4"/></StgValue>
</operation>

<operation id="1428" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:414  %overflow_22_4 = and i1 %brmerge_i_i14_4, %tmp_501_4

]]></Node>
<StgValue><ssdm name="overflow_22_4"/></StgValue>
</operation>

<operation id="1429" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:415  %brmerge40_demorgan_i_276 = and i1 %tmp_1746, %deleted_ones_17_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_276"/></StgValue>
</operation>

<operation id="1430" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:416  %tmp43_demorgan = or i1 %p_38_i_i9_4, %brmerge40_demorgan_i_276

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1431" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:417  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1432" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:418  %underflow_22_4 = and i1 %tmp_1743, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_22_4"/></StgValue>
</operation>

<operation id="1433" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:419  %brmerge_i_i_i8_4 = or i1 %underflow_22_4, %overflow_22_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_4"/></StgValue>
</operation>

<operation id="1434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="carry_46_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:485  %tmp_1757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1757"/></StgValue>
</operation>

<operation id="1435" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:491  %deleted_zeros_17_5 = select i1 %carry_46_5, i1 %Range1_all_ones_17_5, i1 %Range1_all_zeros_17_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_17_5"/></StgValue>
</operation>

<operation id="1436" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="carry_46_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:492  %tmp_489_5 = xor i1 %tmp_1757, true

]]></Node>
<StgValue><ssdm name="tmp_489_5"/></StgValue>
</operation>

<operation id="1437" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="carry_46_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:493  %p_41_i_i9_5 = and i1 %Range2_all_ones_17_5, %tmp_489_5

]]></Node>
<StgValue><ssdm name="p_41_i_i9_5"/></StgValue>
</operation>

<operation id="1438" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:494  %deleted_ones_17_5 = select i1 %carry_46_5, i1 %p_41_i_i9_5, i1 %Range1_all_ones_17_5

]]></Node>
<StgValue><ssdm name="deleted_ones_17_5"/></StgValue>
</operation>

<operation id="1439" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:495  %p_38_i_i9_5 = and i1 %carry_46_5, %Range1_all_ones_17_5

]]></Node>
<StgValue><ssdm name="p_38_i_i9_5"/></StgValue>
</operation>

<operation id="1440" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:496  %p_not_i_i8_5 = xor i1 %deleted_zeros_17_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i8_5"/></StgValue>
</operation>

<operation id="1441" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:497  %brmerge_i_i14_5 = or i1 %tmp_1756, %p_not_i_i8_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i14_5"/></StgValue>
</operation>

<operation id="1442" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:498  %tmp_501_5 = xor i1 %tmp_1753, true

]]></Node>
<StgValue><ssdm name="tmp_501_5"/></StgValue>
</operation>

<operation id="1443" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:499  %overflow_22_5 = and i1 %brmerge_i_i14_5, %tmp_501_5

]]></Node>
<StgValue><ssdm name="overflow_22_5"/></StgValue>
</operation>

<operation id="1444" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:500  %brmerge40_demorgan_i_278 = and i1 %tmp_1756, %deleted_ones_17_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_278"/></StgValue>
</operation>

<operation id="1445" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:501  %tmp47_demorgan = or i1 %p_38_i_i9_5, %brmerge40_demorgan_i_278

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1446" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:502  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1447" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:503  %underflow_22_5 = and i1 %tmp_1753, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_22_5"/></StgValue>
</operation>

<operation id="1448" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:504  %brmerge_i_i_i8_5 = or i1 %underflow_22_5, %overflow_22_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i8_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1449" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:80  %tmp28 = or i1 %brmerge40_demorgan_i_268, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1450" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:81  %underflow_22_not = or i1 %tmp28, %p_38_i_i9

]]></Node>
<StgValue><ssdm name="underflow_22_not"/></StgValue>
</operation>

<operation id="1451" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:82  %p_Val2_153_mux = select i1 %brmerge_i_i_i8, i8 127, i8 %p_Val2_61

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux"/></StgValue>
</operation>

<operation id="1452" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:83  %p_Val2_6 = select i1 %underflow_22, i8 -128, i8 %p_Val2_61

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="1453" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:84  %this_assign_62_1 = select i1 %underflow_22_not, i8 %p_Val2_153_mux, i8 %p_Val2_6

]]></Node>
<StgValue><ssdm name="this_assign_62_1"/></StgValue>
</operation>

<operation id="1454" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:85  store i8 %this_assign_62_1, i8* %ShuffleConvs_1_Downs_122, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:165  %tmp32 = or i1 %brmerge40_demorgan_i_270, %tmp_501_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1456" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:166  %underflow_22_not_1 = or i1 %tmp32, %p_38_i_i9_1

]]></Node>
<StgValue><ssdm name="underflow_22_not_1"/></StgValue>
</operation>

<operation id="1457" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:167  %p_Val2_153_mux_1 = select i1 %brmerge_i_i_i8_1, i8 127, i8 %p_Val2_153_1

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux_1"/></StgValue>
</operation>

<operation id="1458" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:168  %p_Val2_153_1_387 = select i1 %underflow_22_1, i8 -128, i8 %p_Val2_153_1

]]></Node>
<StgValue><ssdm name="p_Val2_153_1_387"/></StgValue>
</operation>

<operation id="1459" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:169  %this_assign_62_1_1 = select i1 %underflow_22_not_1, i8 %p_Val2_153_mux_1, i8 %p_Val2_153_1_387

]]></Node>
<StgValue><ssdm name="this_assign_62_1_1"/></StgValue>
</operation>

<operation id="1460" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:170  store i8 %this_assign_62_1_1, i8* %ShuffleConvs_1_Downs_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:250  %tmp36 = or i1 %brmerge40_demorgan_i_272, %tmp_501_2

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1462" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:251  %underflow_22_not_2 = or i1 %tmp36, %p_38_i_i9_2

]]></Node>
<StgValue><ssdm name="underflow_22_not_2"/></StgValue>
</operation>

<operation id="1463" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:252  %p_Val2_153_mux_2 = select i1 %brmerge_i_i_i8_2, i8 127, i8 %p_Val2_153_2

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux_2"/></StgValue>
</operation>

<operation id="1464" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:253  %p_Val2_153_2_389 = select i1 %underflow_22_2, i8 -128, i8 %p_Val2_153_2

]]></Node>
<StgValue><ssdm name="p_Val2_153_2_389"/></StgValue>
</operation>

<operation id="1465" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:254  %this_assign_62_1_2 = select i1 %underflow_22_not_2, i8 %p_Val2_153_mux_2, i8 %p_Val2_153_2_389

]]></Node>
<StgValue><ssdm name="this_assign_62_1_2"/></StgValue>
</operation>

<operation id="1466" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:255  store i8 %this_assign_62_1_2, i8* %ShuffleConvs_1_Downs_130, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:335  %tmp40 = or i1 %brmerge40_demorgan_i_274, %tmp_501_3

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1468" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:336  %underflow_22_not_3 = or i1 %tmp40, %p_38_i_i9_3

]]></Node>
<StgValue><ssdm name="underflow_22_not_3"/></StgValue>
</operation>

<operation id="1469" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:337  %p_Val2_153_mux_3 = select i1 %brmerge_i_i_i8_3, i8 127, i8 %p_Val2_153_3

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux_3"/></StgValue>
</operation>

<operation id="1470" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:338  %p_Val2_153_3_391 = select i1 %underflow_22_3, i8 -128, i8 %p_Val2_153_3

]]></Node>
<StgValue><ssdm name="p_Val2_153_3_391"/></StgValue>
</operation>

<operation id="1471" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:339  %this_assign_62_1_3 = select i1 %underflow_22_not_3, i8 %p_Val2_153_mux_3, i8 %p_Val2_153_3_391

]]></Node>
<StgValue><ssdm name="this_assign_62_1_3"/></StgValue>
</operation>

<operation id="1472" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:340  store i8 %this_assign_62_1_3, i8* %ShuffleConvs_1_Downs_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:420  %tmp44 = or i1 %brmerge40_demorgan_i_276, %tmp_501_4

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1474" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:421  %underflow_22_not_4 = or i1 %tmp44, %p_38_i_i9_4

]]></Node>
<StgValue><ssdm name="underflow_22_not_4"/></StgValue>
</operation>

<operation id="1475" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:422  %p_Val2_153_mux_4 = select i1 %brmerge_i_i_i8_4, i8 127, i8 %p_Val2_153_4

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux_4"/></StgValue>
</operation>

<operation id="1476" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:423  %p_Val2_153_4_393 = select i1 %underflow_22_4, i8 -128, i8 %p_Val2_153_4

]]></Node>
<StgValue><ssdm name="p_Val2_153_4_393"/></StgValue>
</operation>

<operation id="1477" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:424  %this_assign_62_1_4 = select i1 %underflow_22_not_4, i8 %p_Val2_153_mux_4, i8 %p_Val2_153_4_393

]]></Node>
<StgValue><ssdm name="this_assign_62_1_4"/></StgValue>
</operation>

<operation id="1478" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:425  store i8 %this_assign_62_1_4, i8* %ShuffleConvs_1_Downs_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:505  %tmp48 = or i1 %brmerge40_demorgan_i_278, %tmp_501_5

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1480" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:506  %underflow_22_not_5 = or i1 %tmp48, %p_38_i_i9_5

]]></Node>
<StgValue><ssdm name="underflow_22_not_5"/></StgValue>
</operation>

<operation id="1481" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:507  %p_Val2_153_mux_5 = select i1 %brmerge_i_i_i8_5, i8 127, i8 %p_Val2_153_5

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux_5"/></StgValue>
</operation>

<operation id="1482" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:508  %p_Val2_153_5_395 = select i1 %underflow_22_5, i8 -128, i8 %p_Val2_153_5

]]></Node>
<StgValue><ssdm name="p_Val2_153_5_395"/></StgValue>
</operation>

<operation id="1483" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:509  %this_assign_62_1_5 = select i1 %underflow_22_not_5, i8 %p_Val2_153_mux_5, i8 %p_Val2_153_5_395

]]></Node>
<StgValue><ssdm name="this_assign_62_1_5"/></StgValue>
</operation>

<operation id="1484" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader148.preheader_ifconv:510  store i8 %this_assign_62_1_5, i8* %ShuffleConvs_1_Downs_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
.preheader148.preheader_ifconv:511  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1486" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader147:0  %h8 = phi i5 [ %h_2, %6 ], [ 1, %.preheader147.preheader ]

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="1487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="11" op_0_bw="5">
<![CDATA[
.preheader147:1  %h8_cast_cast = zext i5 %h8 to i11

]]></Node>
<StgValue><ssdm name="h8_cast_cast"/></StgValue>
</operation>

<operation id="1488" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader147:2  %tmp_388 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1489" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="10" op_0_bw="9">
<![CDATA[
.preheader147:3  %p_shl16_cast = zext i9 %tmp_388 to i10

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1490" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader147:4  %tmp_389 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="10" op_0_bw="6">
<![CDATA[
.preheader147:5  %p_shl17_cast = zext i6 %tmp_389 to i10

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1492" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader147:6  %tmp_390 = add i10 %p_shl17_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1493" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader147:7  %tmp_391 = add i10 %tmp_390, 324

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1494" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader147:8  %exitcond31 = icmp eq i5 %h8, -15

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="1495" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader147:9  %empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="1496" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader147:10  br i1 %exitcond31, label %.preheader143.preheader, label %.preheader146.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
.preheader146.preheader:0  br label %.preheader146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
.preheader143.preheader:0  br label %.preheader143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader146:0  %w9 = phi i5 [ %w_28, %5 ], [ 1, %.preheader146.preheader ]

]]></Node>
<StgValue><ssdm name="w9"/></StgValue>
</operation>

<operation id="1500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="15" op_0_bw="5">
<![CDATA[
.preheader146:1  %w9_cast_cast3 = zext i5 %w9 to i15

]]></Node>
<StgValue><ssdm name="w9_cast_cast3"/></StgValue>
</operation>

<operation id="1501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="5">
<![CDATA[
.preheader146:2  %w9_cast_cast = zext i5 %w9 to i10

]]></Node>
<StgValue><ssdm name="w9_cast_cast"/></StgValue>
</operation>

<operation id="1502" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader146:3  %tmp_405 = add i10 %tmp_390, %w9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1503" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="10">
<![CDATA[
.preheader146:4  %tmp_437_cast = zext i10 %tmp_405 to i32

]]></Node>
<StgValue><ssdm name="tmp_437_cast"/></StgValue>
</operation>

<operation id="1504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:5  %ShuffleConvs_1_Downs_143 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_143"/></StgValue>
</operation>

<operation id="1505" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader146:6  %tmp_406 = add i10 %tmp_391, %w9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1506" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="10">
<![CDATA[
.preheader146:7  %tmp_438_cast = zext i10 %tmp_406 to i32

]]></Node>
<StgValue><ssdm name="tmp_438_cast"/></StgValue>
</operation>

<operation id="1507" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:8  %ShuffleConvs_1_Downs_144 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_144"/></StgValue>
</operation>

<operation id="1508" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:9  %ShuffleConvs_1_Downs_145 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_145"/></StgValue>
</operation>

<operation id="1509" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:10  %ShuffleConvs_1_Downs_146 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_146"/></StgValue>
</operation>

<operation id="1510" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:11  %ShuffleConvs_1_Downs_147 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_147"/></StgValue>
</operation>

<operation id="1511" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:12  %ShuffleConvs_1_Downs_148 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_148"/></StgValue>
</operation>

<operation id="1512" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:13  %ShuffleConvs_1_Downs_149 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_149"/></StgValue>
</operation>

<operation id="1513" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:14  %ShuffleConvs_1_Downs_150 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_150"/></StgValue>
</operation>

<operation id="1514" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:15  %ShuffleConvs_1_Downs_151 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_151"/></StgValue>
</operation>

<operation id="1515" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:16  %ShuffleConvs_1_Downs_152 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_152"/></StgValue>
</operation>

<operation id="1516" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:17  %ShuffleConvs_1_Downs_153 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_153"/></StgValue>
</operation>

<operation id="1517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:18  %ShuffleConvs_1_Downs_154 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_154"/></StgValue>
</operation>

<operation id="1518" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader146:19  %exitcond35 = icmp eq i5 %w9, -15

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="1519" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader146:20  %empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1520" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader146:21  br i1 %exitcond35, label %6, label %.preheader145.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
.preheader145.preheader:0  br label %.preheader145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_2 = add i5 %h8, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="1523" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1524" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader145:0  %ci9 = phi i6 [ %ci_11, %.preheader144.preheader_ifconv ], [ 0, %.preheader145.preheader ]

]]></Node>
<StgValue><ssdm name="ci9"/></StgValue>
</operation>

<operation id="1525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="6">
<![CDATA[
.preheader145:1  %ci9_cast = zext i6 %ci9 to i32

]]></Node>
<StgValue><ssdm name="ci9_cast"/></StgValue>
</operation>

<operation id="1526" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="6">
<![CDATA[
.preheader145:2  %ci9_cast_cast = zext i6 %ci9 to i7

]]></Node>
<StgValue><ssdm name="ci9_cast_cast"/></StgValue>
</operation>

<operation id="1527" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader145:3  %tmp_416 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci9, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="10">
<![CDATA[
.preheader145:4  %p_shl20_cast = zext i10 %tmp_416 to i11

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader145:5  %tmp_417 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1530" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="7">
<![CDATA[
.preheader145:6  %p_shl21_cast = zext i7 %tmp_417 to i11

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1531" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader145:7  %tmp_418 = add i11 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1532" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader145:8  %tmp_419 = add i11 %h8_cast_cast, %tmp_418

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1533" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader145:9  %p_shl18_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_419, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1534" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader145:10  %tmp_1758 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_419, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1758"/></StgValue>
</operation>

<operation id="1535" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="15" op_0_bw="12">
<![CDATA[
.preheader145:11  %p_shl19_cast = zext i12 %tmp_1758 to i15

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1536" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader145:12  %tmp_420 = add i15 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1537" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader145:13  %tmp_421 = add i15 %w9_cast_cast3, %tmp_420

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1538" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="15">
<![CDATA[
.preheader145:14  %tmp_457_cast = zext i15 %tmp_421 to i32

]]></Node>
<StgValue><ssdm name="tmp_457_cast"/></StgValue>
</operation>

<operation id="1539" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:15  %input_V_addr_6 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_457_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="1540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:16  %weight_12_V_addr = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="1541" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader145:17  %tmp_422 = add i7 %ci9_cast_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1542" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="7">
<![CDATA[
.preheader145:18  %tmp_458_cast = zext i7 %tmp_422 to i32

]]></Node>
<StgValue><ssdm name="tmp_458_cast"/></StgValue>
</operation>

<operation id="1543" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:19  %weight_12_V_addr_8 = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_8"/></StgValue>
</operation>

<operation id="1544" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:20  %weight_13_V_addr = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="1545" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:21  %weight_13_V_addr_8 = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_8"/></StgValue>
</operation>

<operation id="1546" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:22  %weight_14_V_addr = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="1547" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:23  %weight_14_V_addr_8 = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_8"/></StgValue>
</operation>

<operation id="1548" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:24  %weight_15_V_addr = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="1549" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:25  %weight_15_V_addr_8 = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_8"/></StgValue>
</operation>

<operation id="1550" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:26  %weight_16_V_addr = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="1551" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:27  %weight_16_V_addr_8 = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_8"/></StgValue>
</operation>

<operation id="1552" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:28  %weight_17_V_addr = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %ci9_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="1553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:29  %weight_17_V_addr_8 = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_8"/></StgValue>
</operation>

<operation id="1554" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader145:30  %exitcond38 = icmp eq i6 %ci9, -16

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="1555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader145:31  %empty_398 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1556" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader145:32  %ci_11 = add i6 %ci9, 1

]]></Node>
<StgValue><ssdm name="ci_11"/></StgValue>
</operation>

<operation id="1557" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader145:33  br i1 %exitcond38, label %5, label %.preheader144.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_28 = add i5 %w9, 1

]]></Node>
<StgValue><ssdm name="w_28"/></StgValue>
</operation>

<operation id="1559" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1560" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1561" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="1562" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:1  %weight_12_V_load_8 = load i8* %weight_12_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_8"/></StgValue>
</operation>

<operation id="1563" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="1564" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="1565" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:87  %weight_13_V_load_8 = load i8* %weight_13_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_8"/></StgValue>
</operation>

<operation id="1566" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="1567" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:172  %weight_14_V_load_8 = load i8* %weight_14_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_8"/></StgValue>
</operation>

<operation id="1568" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="1569" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:257  %weight_15_V_load_8 = load i8* %weight_15_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_8"/></StgValue>
</operation>

<operation id="1570" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="1571" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:342  %weight_16_V_load_8 = load i8* %weight_16_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_8"/></StgValue>
</operation>

<operation id="1572" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="1573" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:427  %weight_17_V_load_8 = load i8* %weight_17_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1574" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="1575" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:1  %weight_12_V_load_8 = load i8* %weight_12_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_8"/></StgValue>
</operation>

<operation id="1576" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="1577" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="1578" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:87  %weight_13_V_load_8 = load i8* %weight_13_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_8"/></StgValue>
</operation>

<operation id="1579" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="1580" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="1581" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:172  %weight_14_V_load_8 = load i8* %weight_14_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_8"/></StgValue>
</operation>

<operation id="1582" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="1583" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="1584" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:257  %weight_15_V_load_8 = load i8* %weight_15_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_8"/></StgValue>
</operation>

<operation id="1585" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="1586" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="1587" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:342  %weight_16_V_load_8 = load i8* %weight_16_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_8"/></StgValue>
</operation>

<operation id="1588" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="1589" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="1590" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="7">
<![CDATA[
.preheader144.preheader_ifconv:427  %weight_17_V_load_8 = load i8* %weight_17_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_8"/></StgValue>
</operation>

<operation id="1591" st_id="53" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1592" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="1593" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="1594" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="1595" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="1596" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="1597" st_id="54" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1598" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="1599" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:6  %ShuffleConvs_1_Downs_155 = load i8* %ShuffleConvs_1_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_155"/></StgValue>
</operation>

<operation id="1600" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="1601" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:91  %ShuffleConvs_1_Downs_157 = load i8* %ShuffleConvs_1_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_157"/></StgValue>
</operation>

<operation id="1602" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="1603" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:176  %ShuffleConvs_1_Downs_159 = load i8* %ShuffleConvs_1_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_159"/></StgValue>
</operation>

<operation id="1604" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="1605" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:261  %ShuffleConvs_1_Downs_161 = load i8* %ShuffleConvs_1_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_161"/></StgValue>
</operation>

<operation id="1606" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="1607" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:346  %ShuffleConvs_1_Downs_163 = load i8* %ShuffleConvs_1_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_163"/></StgValue>
</operation>

<operation id="1608" st_id="55" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="1609" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:431  %ShuffleConvs_1_Downs_165 = load i8* %ShuffleConvs_1_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_165"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1610" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="1611" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:4  %rr_0_V_140 = extractvalue { i16, i16 } %MUL_DP_ret120, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_140"/></StgValue>
</operation>

<operation id="1612" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:5  %rr_1_V_140 = extractvalue { i16, i16 } %MUL_DP_ret120, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_140"/></StgValue>
</operation>

<operation id="1613" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:6  %ShuffleConvs_1_Downs_155 = load i8* %ShuffleConvs_1_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_155"/></StgValue>
</operation>

<operation id="1614" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:13  %tmp_1766 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_140, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1766"/></StgValue>
</operation>

<operation id="1615" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:53  %tmp_1771 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_140, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="1616" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="1617" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:89  %rr_0_V_141 = extractvalue { i16, i16 } %MUL_DP_ret124, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_141"/></StgValue>
</operation>

<operation id="1618" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:90  %rr_1_V_141 = extractvalue { i16, i16 } %MUL_DP_ret124, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_141"/></StgValue>
</operation>

<operation id="1619" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:91  %ShuffleConvs_1_Downs_157 = load i8* %ShuffleConvs_1_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_157"/></StgValue>
</operation>

<operation id="1620" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:98  %tmp_1776 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_141, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="1621" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:138  %tmp_1781 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_141, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="1622" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="1623" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:174  %rr_0_V_142 = extractvalue { i16, i16 } %MUL_DP_ret128, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_142"/></StgValue>
</operation>

<operation id="1624" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:175  %rr_1_V_142 = extractvalue { i16, i16 } %MUL_DP_ret128, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_142"/></StgValue>
</operation>

<operation id="1625" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:176  %ShuffleConvs_1_Downs_159 = load i8* %ShuffleConvs_1_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_159"/></StgValue>
</operation>

<operation id="1626" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:183  %tmp_1786 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_142, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="1627" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:223  %tmp_1791 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_142, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1791"/></StgValue>
</operation>

<operation id="1628" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="1629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:259  %rr_0_V_143 = extractvalue { i16, i16 } %MUL_DP_ret132, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_143"/></StgValue>
</operation>

<operation id="1630" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:260  %rr_1_V_143 = extractvalue { i16, i16 } %MUL_DP_ret132, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_143"/></StgValue>
</operation>

<operation id="1631" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:261  %ShuffleConvs_1_Downs_161 = load i8* %ShuffleConvs_1_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_161"/></StgValue>
</operation>

<operation id="1632" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:268  %tmp_1796 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_143, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1796"/></StgValue>
</operation>

<operation id="1633" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:308  %tmp_1801 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_143, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1801"/></StgValue>
</operation>

<operation id="1634" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="1635" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:344  %rr_0_V_144 = extractvalue { i16, i16 } %MUL_DP_ret136, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_144"/></StgValue>
</operation>

<operation id="1636" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:345  %rr_1_V_144 = extractvalue { i16, i16 } %MUL_DP_ret136, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_144"/></StgValue>
</operation>

<operation id="1637" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:346  %ShuffleConvs_1_Downs_163 = load i8* %ShuffleConvs_1_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_163"/></StgValue>
</operation>

<operation id="1638" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:353  %tmp_1806 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_144, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1806"/></StgValue>
</operation>

<operation id="1639" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:393  %tmp_1811 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_144, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1811"/></StgValue>
</operation>

<operation id="1640" st_id="56" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="1641" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:429  %rr_0_V_145 = extractvalue { i16, i16 } %MUL_DP_ret140, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_145"/></StgValue>
</operation>

<operation id="1642" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:430  %rr_1_V_145 = extractvalue { i16, i16 } %MUL_DP_ret140, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_145"/></StgValue>
</operation>

<operation id="1643" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:431  %ShuffleConvs_1_Downs_165 = load i8* %ShuffleConvs_1_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_165"/></StgValue>
</operation>

<operation id="1644" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:438  %tmp_1816 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_145, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1816"/></StgValue>
</operation>

<operation id="1645" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:478  %tmp_1821 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_145, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1821"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1646" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:7  %tmp_206 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_155, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1647" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:8  %tmp_275_cast = sext i14 %tmp_206 to i17

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="1648" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:9  %tmp_207 = sext i16 %rr_0_V_140 to i17

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1649" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:10  %p_Val2_50 = add i17 %tmp_207, %tmp_275_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="1650" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:11  %tmp_1765 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1765"/></StgValue>
</operation>

<operation id="1651" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:12  %p_Val2_51 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="1652" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:14  %tmp_208 = zext i1 %tmp_1766 to i8

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1653" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:15  %tmp_1767 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1767"/></StgValue>
</operation>

<operation id="1654" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:16  %p_Val2_52 = add i8 %tmp_208, %p_Val2_51

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="1655" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:17  %tmp_1768 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1768"/></StgValue>
</operation>

<operation id="1656" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:18  %tmp_209 = xor i1 %tmp_1768, true

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1657" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:19  %carry_6 = and i1 %tmp_1767, %tmp_209

]]></Node>
<StgValue><ssdm name="carry_6"/></StgValue>
</operation>

<operation id="1658" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:21  %p_Result_36 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="1659" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:22  %Range2_all_ones_14 = icmp eq i2 %p_Result_36, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="1660" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:23  %p_Result_37 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="1661" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:24  %Range1_all_ones_14 = icmp eq i3 %p_Result_37, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="1662" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:25  %Range1_all_zeros_14 = icmp eq i3 %p_Result_37, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="1663" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:92  %tmp_414_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_157, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_1"/></StgValue>
</operation>

<operation id="1664" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:93  %tmp_414_1_cast = sext i14 %tmp_414_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_414_1_cast"/></StgValue>
</operation>

<operation id="1665" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:94  %tmp_415_1 = sext i16 %rr_0_V_141 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_1"/></StgValue>
</operation>

<operation id="1666" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:95  %p_Val2_136_1 = add i17 %tmp_415_1, %tmp_414_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_136_1"/></StgValue>
</operation>

<operation id="1667" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:96  %tmp_1775 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="1668" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:97  %p_Val2_137_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_137_1"/></StgValue>
</operation>

<operation id="1669" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:99  %tmp_418_1 = zext i1 %tmp_1776 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_1"/></StgValue>
</operation>

<operation id="1670" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:100  %tmp_1777 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="1671" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:101  %p_Val2_138_1 = add i8 %tmp_418_1, %p_Val2_137_1

]]></Node>
<StgValue><ssdm name="p_Val2_138_1"/></StgValue>
</operation>

<operation id="1672" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:102  %tmp_1778 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="1673" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:103  %tmp_426_1 = xor i1 %tmp_1778, true

]]></Node>
<StgValue><ssdm name="tmp_426_1"/></StgValue>
</operation>

<operation id="1674" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:104  %carry_40_1 = and i1 %tmp_1777, %tmp_426_1

]]></Node>
<StgValue><ssdm name="carry_40_1"/></StgValue>
</operation>

<operation id="1675" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:106  %p_Result_294_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_294_1"/></StgValue>
</operation>

<operation id="1676" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:107  %Range2_all_ones_14_1 = icmp eq i2 %p_Result_294_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14_1"/></StgValue>
</operation>

<operation id="1677" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:108  %p_Result_295_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_295_1"/></StgValue>
</operation>

<operation id="1678" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:109  %Range1_all_ones_14_1 = icmp eq i3 %p_Result_295_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14_1"/></StgValue>
</operation>

<operation id="1679" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:110  %Range1_all_zeros_14_1 = icmp eq i3 %p_Result_295_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14_1"/></StgValue>
</operation>

<operation id="1680" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:177  %tmp_414_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_159, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_2"/></StgValue>
</operation>

<operation id="1681" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:178  %tmp_414_2_cast = sext i14 %tmp_414_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_414_2_cast"/></StgValue>
</operation>

<operation id="1682" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:179  %tmp_415_2 = sext i16 %rr_0_V_142 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_2"/></StgValue>
</operation>

<operation id="1683" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:180  %p_Val2_136_2 = add i17 %tmp_415_2, %tmp_414_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_136_2"/></StgValue>
</operation>

<operation id="1684" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:181  %tmp_1785 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="1685" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:182  %p_Val2_137_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_137_2"/></StgValue>
</operation>

<operation id="1686" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:184  %tmp_418_2 = zext i1 %tmp_1786 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_2"/></StgValue>
</operation>

<operation id="1687" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:185  %tmp_1787 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1787"/></StgValue>
</operation>

<operation id="1688" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:186  %p_Val2_138_2 = add i8 %tmp_418_2, %p_Val2_137_2

]]></Node>
<StgValue><ssdm name="p_Val2_138_2"/></StgValue>
</operation>

<operation id="1689" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:187  %tmp_1788 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1788"/></StgValue>
</operation>

<operation id="1690" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:188  %tmp_426_2 = xor i1 %tmp_1788, true

]]></Node>
<StgValue><ssdm name="tmp_426_2"/></StgValue>
</operation>

<operation id="1691" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:189  %carry_40_2 = and i1 %tmp_1787, %tmp_426_2

]]></Node>
<StgValue><ssdm name="carry_40_2"/></StgValue>
</operation>

<operation id="1692" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:191  %p_Result_294_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_294_2"/></StgValue>
</operation>

<operation id="1693" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:192  %Range2_all_ones_14_2 = icmp eq i2 %p_Result_294_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14_2"/></StgValue>
</operation>

<operation id="1694" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:193  %p_Result_295_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_295_2"/></StgValue>
</operation>

<operation id="1695" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:194  %Range1_all_ones_14_2 = icmp eq i3 %p_Result_295_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14_2"/></StgValue>
</operation>

<operation id="1696" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:195  %Range1_all_zeros_14_2 = icmp eq i3 %p_Result_295_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14_2"/></StgValue>
</operation>

<operation id="1697" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:262  %tmp_414_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_161, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_3"/></StgValue>
</operation>

<operation id="1698" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:263  %tmp_414_3_cast = sext i14 %tmp_414_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_414_3_cast"/></StgValue>
</operation>

<operation id="1699" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:264  %tmp_415_3 = sext i16 %rr_0_V_143 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_3"/></StgValue>
</operation>

<operation id="1700" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:265  %p_Val2_136_3 = add i17 %tmp_415_3, %tmp_414_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_136_3"/></StgValue>
</operation>

<operation id="1701" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:266  %tmp_1795 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1795"/></StgValue>
</operation>

<operation id="1702" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:267  %p_Val2_137_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_137_3"/></StgValue>
</operation>

<operation id="1703" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:269  %tmp_418_3 = zext i1 %tmp_1796 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_3"/></StgValue>
</operation>

<operation id="1704" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:270  %tmp_1797 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1797"/></StgValue>
</operation>

<operation id="1705" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:271  %p_Val2_138_3 = add i8 %tmp_418_3, %p_Val2_137_3

]]></Node>
<StgValue><ssdm name="p_Val2_138_3"/></StgValue>
</operation>

<operation id="1706" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:272  %tmp_1798 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1798"/></StgValue>
</operation>

<operation id="1707" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:273  %tmp_426_3 = xor i1 %tmp_1798, true

]]></Node>
<StgValue><ssdm name="tmp_426_3"/></StgValue>
</operation>

<operation id="1708" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:274  %carry_40_3 = and i1 %tmp_1797, %tmp_426_3

]]></Node>
<StgValue><ssdm name="carry_40_3"/></StgValue>
</operation>

<operation id="1709" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:276  %p_Result_294_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_294_3"/></StgValue>
</operation>

<operation id="1710" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:277  %Range2_all_ones_14_3 = icmp eq i2 %p_Result_294_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14_3"/></StgValue>
</operation>

<operation id="1711" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:278  %p_Result_295_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_295_3"/></StgValue>
</operation>

<operation id="1712" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:279  %Range1_all_ones_14_3 = icmp eq i3 %p_Result_295_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14_3"/></StgValue>
</operation>

<operation id="1713" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:280  %Range1_all_zeros_14_3 = icmp eq i3 %p_Result_295_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14_3"/></StgValue>
</operation>

<operation id="1714" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:347  %tmp_414_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_163, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_4"/></StgValue>
</operation>

<operation id="1715" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:348  %tmp_414_4_cast = sext i14 %tmp_414_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_414_4_cast"/></StgValue>
</operation>

<operation id="1716" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:349  %tmp_415_4 = sext i16 %rr_0_V_144 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_4"/></StgValue>
</operation>

<operation id="1717" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:350  %p_Val2_136_4 = add i17 %tmp_415_4, %tmp_414_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_136_4"/></StgValue>
</operation>

<operation id="1718" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:351  %tmp_1805 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1805"/></StgValue>
</operation>

<operation id="1719" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:352  %p_Val2_137_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_137_4"/></StgValue>
</operation>

<operation id="1720" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:354  %tmp_418_4 = zext i1 %tmp_1806 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_4"/></StgValue>
</operation>

<operation id="1721" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:355  %tmp_1807 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1807"/></StgValue>
</operation>

<operation id="1722" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:356  %p_Val2_138_4 = add i8 %tmp_418_4, %p_Val2_137_4

]]></Node>
<StgValue><ssdm name="p_Val2_138_4"/></StgValue>
</operation>

<operation id="1723" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:357  %tmp_1808 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1808"/></StgValue>
</operation>

<operation id="1724" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:358  %tmp_426_4 = xor i1 %tmp_1808, true

]]></Node>
<StgValue><ssdm name="tmp_426_4"/></StgValue>
</operation>

<operation id="1725" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:359  %carry_40_4 = and i1 %tmp_1807, %tmp_426_4

]]></Node>
<StgValue><ssdm name="carry_40_4"/></StgValue>
</operation>

<operation id="1726" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:361  %p_Result_294_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_294_4"/></StgValue>
</operation>

<operation id="1727" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:362  %Range2_all_ones_14_4 = icmp eq i2 %p_Result_294_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14_4"/></StgValue>
</operation>

<operation id="1728" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:363  %p_Result_295_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_295_4"/></StgValue>
</operation>

<operation id="1729" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:364  %Range1_all_ones_14_4 = icmp eq i3 %p_Result_295_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14_4"/></StgValue>
</operation>

<operation id="1730" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:365  %Range1_all_zeros_14_4 = icmp eq i3 %p_Result_295_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14_4"/></StgValue>
</operation>

<operation id="1731" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:432  %tmp_414_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_165, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_5"/></StgValue>
</operation>

<operation id="1732" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:433  %tmp_414_5_cast = sext i14 %tmp_414_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_414_5_cast"/></StgValue>
</operation>

<operation id="1733" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:434  %tmp_415_5 = sext i16 %rr_0_V_145 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_5"/></StgValue>
</operation>

<operation id="1734" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:435  %p_Val2_136_5 = add i17 %tmp_415_5, %tmp_414_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_136_5"/></StgValue>
</operation>

<operation id="1735" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:436  %tmp_1815 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1815"/></StgValue>
</operation>

<operation id="1736" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:437  %p_Val2_137_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_137_5"/></StgValue>
</operation>

<operation id="1737" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:439  %tmp_418_5 = zext i1 %tmp_1816 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_5"/></StgValue>
</operation>

<operation id="1738" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:440  %tmp_1817 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1817"/></StgValue>
</operation>

<operation id="1739" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:441  %p_Val2_138_5 = add i8 %tmp_418_5, %p_Val2_137_5

]]></Node>
<StgValue><ssdm name="p_Val2_138_5"/></StgValue>
</operation>

<operation id="1740" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:442  %tmp_1818 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1818"/></StgValue>
</operation>

<operation id="1741" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:443  %tmp_426_5 = xor i1 %tmp_1818, true

]]></Node>
<StgValue><ssdm name="tmp_426_5"/></StgValue>
</operation>

<operation id="1742" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:444  %carry_40_5 = and i1 %tmp_1817, %tmp_426_5

]]></Node>
<StgValue><ssdm name="carry_40_5"/></StgValue>
</operation>

<operation id="1743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:446  %p_Result_294_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_294_5"/></StgValue>
</operation>

<operation id="1744" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:447  %Range2_all_ones_14_5 = icmp eq i2 %p_Result_294_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14_5"/></StgValue>
</operation>

<operation id="1745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:448  %p_Result_295_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_295_5"/></StgValue>
</operation>

<operation id="1746" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:449  %Range1_all_ones_14_5 = icmp eq i3 %p_Result_295_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14_5"/></StgValue>
</operation>

<operation id="1747" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:450  %Range1_all_zeros_14_5 = icmp eq i3 %p_Result_295_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1748" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:20  %tmp_1769 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1769"/></StgValue>
</operation>

<operation id="1749" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:26  %deleted_zeros_14 = select i1 %carry_6, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="1750" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:27  %tmp_210 = xor i1 %tmp_1769, true

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1751" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:28  %p_41_i_i6 = and i1 %Range2_all_ones_14, %tmp_210

]]></Node>
<StgValue><ssdm name="p_41_i_i6"/></StgValue>
</operation>

<operation id="1752" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:29  %deleted_ones_14 = select i1 %carry_6, i1 %p_41_i_i6, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="1753" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:30  %p_38_i_i6 = and i1 %carry_6, %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="p_38_i_i6"/></StgValue>
</operation>

<operation id="1754" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:31  %p_not_i_i5 = xor i1 %deleted_zeros_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5"/></StgValue>
</operation>

<operation id="1755" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:32  %brmerge_i_i2 = or i1 %tmp_1768, %p_not_i_i5

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="1756" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:33  %tmp_211 = xor i1 %tmp_1765, true

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1757" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:34  %overflow_23 = and i1 %brmerge_i_i2, %tmp_211

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="1758" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:35  %brmerge40_demorgan_i_279 = and i1 %tmp_1768, %deleted_ones_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_279"/></StgValue>
</operation>

<operation id="1759" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:36  %tmp49_demorgan = or i1 %p_38_i_i6, %brmerge40_demorgan_i_279

]]></Node>
<StgValue><ssdm name="tmp49_demorgan"/></StgValue>
</operation>

<operation id="1760" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:37  %tmp49 = xor i1 %tmp49_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1761" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:38  %underflow_23 = and i1 %tmp_1765, %tmp49

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="1762" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:39  %brmerge_i_i_i5 = or i1 %underflow_23, %overflow_23

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5"/></StgValue>
</operation>

<operation id="1763" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="carry_40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:105  %tmp_1779 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="1764" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:111  %deleted_zeros_14_1 = select i1 %carry_40_1, i1 %Range1_all_ones_14_1, i1 %Range1_all_zeros_14_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_14_1"/></StgValue>
</operation>

<operation id="1765" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="carry_40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:112  %tmp_444_1 = xor i1 %tmp_1779, true

]]></Node>
<StgValue><ssdm name="tmp_444_1"/></StgValue>
</operation>

<operation id="1766" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="carry_40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:113  %p_41_i_i6_1 = and i1 %Range2_all_ones_14_1, %tmp_444_1

]]></Node>
<StgValue><ssdm name="p_41_i_i6_1"/></StgValue>
</operation>

<operation id="1767" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:114  %deleted_ones_14_1 = select i1 %carry_40_1, i1 %p_41_i_i6_1, i1 %Range1_all_ones_14_1

]]></Node>
<StgValue><ssdm name="deleted_ones_14_1"/></StgValue>
</operation>

<operation id="1768" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:115  %p_38_i_i6_1 = and i1 %carry_40_1, %Range1_all_ones_14_1

]]></Node>
<StgValue><ssdm name="p_38_i_i6_1"/></StgValue>
</operation>

<operation id="1769" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:116  %p_not_i_i5_1 = xor i1 %deleted_zeros_14_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_1"/></StgValue>
</operation>

<operation id="1770" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:117  %brmerge_i_i11_1 = or i1 %tmp_1778, %p_not_i_i5_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i11_1"/></StgValue>
</operation>

<operation id="1771" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:118  %tmp_448_1 = xor i1 %tmp_1775, true

]]></Node>
<StgValue><ssdm name="tmp_448_1"/></StgValue>
</operation>

<operation id="1772" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:119  %overflow_23_1 = and i1 %brmerge_i_i11_1, %tmp_448_1

]]></Node>
<StgValue><ssdm name="overflow_23_1"/></StgValue>
</operation>

<operation id="1773" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:120  %brmerge40_demorgan_i_281 = and i1 %tmp_1778, %deleted_ones_14_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_281"/></StgValue>
</operation>

<operation id="1774" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:121  %tmp53_demorgan = or i1 %p_38_i_i6_1, %brmerge40_demorgan_i_281

]]></Node>
<StgValue><ssdm name="tmp53_demorgan"/></StgValue>
</operation>

<operation id="1775" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:122  %tmp53 = xor i1 %tmp53_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1776" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:123  %underflow_23_1 = and i1 %tmp_1775, %tmp53

]]></Node>
<StgValue><ssdm name="underflow_23_1"/></StgValue>
</operation>

<operation id="1777" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:124  %brmerge_i_i_i5_1 = or i1 %underflow_23_1, %overflow_23_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_1"/></StgValue>
</operation>

<operation id="1778" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="carry_40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:190  %tmp_1789 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1789"/></StgValue>
</operation>

<operation id="1779" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:196  %deleted_zeros_14_2 = select i1 %carry_40_2, i1 %Range1_all_ones_14_2, i1 %Range1_all_zeros_14_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_14_2"/></StgValue>
</operation>

<operation id="1780" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="carry_40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:197  %tmp_444_2 = xor i1 %tmp_1789, true

]]></Node>
<StgValue><ssdm name="tmp_444_2"/></StgValue>
</operation>

<operation id="1781" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="carry_40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:198  %p_41_i_i6_2 = and i1 %Range2_all_ones_14_2, %tmp_444_2

]]></Node>
<StgValue><ssdm name="p_41_i_i6_2"/></StgValue>
</operation>

<operation id="1782" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:199  %deleted_ones_14_2 = select i1 %carry_40_2, i1 %p_41_i_i6_2, i1 %Range1_all_ones_14_2

]]></Node>
<StgValue><ssdm name="deleted_ones_14_2"/></StgValue>
</operation>

<operation id="1783" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:200  %p_38_i_i6_2 = and i1 %carry_40_2, %Range1_all_ones_14_2

]]></Node>
<StgValue><ssdm name="p_38_i_i6_2"/></StgValue>
</operation>

<operation id="1784" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:201  %p_not_i_i5_2 = xor i1 %deleted_zeros_14_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_2"/></StgValue>
</operation>

<operation id="1785" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:202  %brmerge_i_i11_2 = or i1 %tmp_1788, %p_not_i_i5_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i11_2"/></StgValue>
</operation>

<operation id="1786" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:203  %tmp_448_2 = xor i1 %tmp_1785, true

]]></Node>
<StgValue><ssdm name="tmp_448_2"/></StgValue>
</operation>

<operation id="1787" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:204  %overflow_23_2 = and i1 %brmerge_i_i11_2, %tmp_448_2

]]></Node>
<StgValue><ssdm name="overflow_23_2"/></StgValue>
</operation>

<operation id="1788" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:205  %brmerge40_demorgan_i_283 = and i1 %tmp_1788, %deleted_ones_14_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_283"/></StgValue>
</operation>

<operation id="1789" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:206  %tmp57_demorgan = or i1 %p_38_i_i6_2, %brmerge40_demorgan_i_283

]]></Node>
<StgValue><ssdm name="tmp57_demorgan"/></StgValue>
</operation>

<operation id="1790" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:207  %tmp57 = xor i1 %tmp57_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1791" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:208  %underflow_23_2 = and i1 %tmp_1785, %tmp57

]]></Node>
<StgValue><ssdm name="underflow_23_2"/></StgValue>
</operation>

<operation id="1792" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:209  %brmerge_i_i_i5_2 = or i1 %underflow_23_2, %overflow_23_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_2"/></StgValue>
</operation>

<operation id="1793" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="carry_40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:275  %tmp_1799 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1799"/></StgValue>
</operation>

<operation id="1794" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:281  %deleted_zeros_14_3 = select i1 %carry_40_3, i1 %Range1_all_ones_14_3, i1 %Range1_all_zeros_14_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_14_3"/></StgValue>
</operation>

<operation id="1795" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="carry_40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:282  %tmp_444_3 = xor i1 %tmp_1799, true

]]></Node>
<StgValue><ssdm name="tmp_444_3"/></StgValue>
</operation>

<operation id="1796" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="carry_40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:283  %p_41_i_i6_3 = and i1 %Range2_all_ones_14_3, %tmp_444_3

]]></Node>
<StgValue><ssdm name="p_41_i_i6_3"/></StgValue>
</operation>

<operation id="1797" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:284  %deleted_ones_14_3 = select i1 %carry_40_3, i1 %p_41_i_i6_3, i1 %Range1_all_ones_14_3

]]></Node>
<StgValue><ssdm name="deleted_ones_14_3"/></StgValue>
</operation>

<operation id="1798" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:285  %p_38_i_i6_3 = and i1 %carry_40_3, %Range1_all_ones_14_3

]]></Node>
<StgValue><ssdm name="p_38_i_i6_3"/></StgValue>
</operation>

<operation id="1799" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:286  %p_not_i_i5_3 = xor i1 %deleted_zeros_14_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_3"/></StgValue>
</operation>

<operation id="1800" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:287  %brmerge_i_i11_3 = or i1 %tmp_1798, %p_not_i_i5_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i11_3"/></StgValue>
</operation>

<operation id="1801" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:288  %tmp_448_3 = xor i1 %tmp_1795, true

]]></Node>
<StgValue><ssdm name="tmp_448_3"/></StgValue>
</operation>

<operation id="1802" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:289  %overflow_23_3 = and i1 %brmerge_i_i11_3, %tmp_448_3

]]></Node>
<StgValue><ssdm name="overflow_23_3"/></StgValue>
</operation>

<operation id="1803" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:290  %brmerge40_demorgan_i_285 = and i1 %tmp_1798, %deleted_ones_14_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_285"/></StgValue>
</operation>

<operation id="1804" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:291  %tmp61_demorgan = or i1 %p_38_i_i6_3, %brmerge40_demorgan_i_285

]]></Node>
<StgValue><ssdm name="tmp61_demorgan"/></StgValue>
</operation>

<operation id="1805" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:292  %tmp61 = xor i1 %tmp61_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1806" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:293  %underflow_23_3 = and i1 %tmp_1795, %tmp61

]]></Node>
<StgValue><ssdm name="underflow_23_3"/></StgValue>
</operation>

<operation id="1807" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:294  %brmerge_i_i_i5_3 = or i1 %underflow_23_3, %overflow_23_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_3"/></StgValue>
</operation>

<operation id="1808" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="carry_40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:360  %tmp_1809 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1809"/></StgValue>
</operation>

<operation id="1809" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:366  %deleted_zeros_14_4 = select i1 %carry_40_4, i1 %Range1_all_ones_14_4, i1 %Range1_all_zeros_14_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_14_4"/></StgValue>
</operation>

<operation id="1810" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="carry_40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:367  %tmp_444_4 = xor i1 %tmp_1809, true

]]></Node>
<StgValue><ssdm name="tmp_444_4"/></StgValue>
</operation>

<operation id="1811" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="carry_40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:368  %p_41_i_i6_4 = and i1 %Range2_all_ones_14_4, %tmp_444_4

]]></Node>
<StgValue><ssdm name="p_41_i_i6_4"/></StgValue>
</operation>

<operation id="1812" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:369  %deleted_ones_14_4 = select i1 %carry_40_4, i1 %p_41_i_i6_4, i1 %Range1_all_ones_14_4

]]></Node>
<StgValue><ssdm name="deleted_ones_14_4"/></StgValue>
</operation>

<operation id="1813" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:370  %p_38_i_i6_4 = and i1 %carry_40_4, %Range1_all_ones_14_4

]]></Node>
<StgValue><ssdm name="p_38_i_i6_4"/></StgValue>
</operation>

<operation id="1814" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:371  %p_not_i_i5_4 = xor i1 %deleted_zeros_14_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_4"/></StgValue>
</operation>

<operation id="1815" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:372  %brmerge_i_i11_4 = or i1 %tmp_1808, %p_not_i_i5_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i11_4"/></StgValue>
</operation>

<operation id="1816" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:373  %tmp_448_4 = xor i1 %tmp_1805, true

]]></Node>
<StgValue><ssdm name="tmp_448_4"/></StgValue>
</operation>

<operation id="1817" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:374  %overflow_23_4 = and i1 %brmerge_i_i11_4, %tmp_448_4

]]></Node>
<StgValue><ssdm name="overflow_23_4"/></StgValue>
</operation>

<operation id="1818" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:375  %brmerge40_demorgan_i_287 = and i1 %tmp_1808, %deleted_ones_14_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_287"/></StgValue>
</operation>

<operation id="1819" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:376  %tmp65_demorgan = or i1 %p_38_i_i6_4, %brmerge40_demorgan_i_287

]]></Node>
<StgValue><ssdm name="tmp65_demorgan"/></StgValue>
</operation>

<operation id="1820" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:377  %tmp65 = xor i1 %tmp65_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1821" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:378  %underflow_23_4 = and i1 %tmp_1805, %tmp65

]]></Node>
<StgValue><ssdm name="underflow_23_4"/></StgValue>
</operation>

<operation id="1822" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:379  %brmerge_i_i_i5_4 = or i1 %underflow_23_4, %overflow_23_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_4"/></StgValue>
</operation>

<operation id="1823" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="carry_40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:445  %tmp_1819 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1819"/></StgValue>
</operation>

<operation id="1824" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:451  %deleted_zeros_14_5 = select i1 %carry_40_5, i1 %Range1_all_ones_14_5, i1 %Range1_all_zeros_14_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_14_5"/></StgValue>
</operation>

<operation id="1825" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="carry_40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:452  %tmp_444_5 = xor i1 %tmp_1819, true

]]></Node>
<StgValue><ssdm name="tmp_444_5"/></StgValue>
</operation>

<operation id="1826" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="carry_40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:453  %p_41_i_i6_5 = and i1 %Range2_all_ones_14_5, %tmp_444_5

]]></Node>
<StgValue><ssdm name="p_41_i_i6_5"/></StgValue>
</operation>

<operation id="1827" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:454  %deleted_ones_14_5 = select i1 %carry_40_5, i1 %p_41_i_i6_5, i1 %Range1_all_ones_14_5

]]></Node>
<StgValue><ssdm name="deleted_ones_14_5"/></StgValue>
</operation>

<operation id="1828" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:455  %p_38_i_i6_5 = and i1 %carry_40_5, %Range1_all_ones_14_5

]]></Node>
<StgValue><ssdm name="p_38_i_i6_5"/></StgValue>
</operation>

<operation id="1829" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:456  %p_not_i_i5_5 = xor i1 %deleted_zeros_14_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_5"/></StgValue>
</operation>

<operation id="1830" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:457  %brmerge_i_i11_5 = or i1 %tmp_1818, %p_not_i_i5_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i11_5"/></StgValue>
</operation>

<operation id="1831" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:458  %tmp_448_5 = xor i1 %tmp_1815, true

]]></Node>
<StgValue><ssdm name="tmp_448_5"/></StgValue>
</operation>

<operation id="1832" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:459  %overflow_23_5 = and i1 %brmerge_i_i11_5, %tmp_448_5

]]></Node>
<StgValue><ssdm name="overflow_23_5"/></StgValue>
</operation>

<operation id="1833" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:460  %brmerge40_demorgan_i_289 = and i1 %tmp_1818, %deleted_ones_14_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_289"/></StgValue>
</operation>

<operation id="1834" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:461  %tmp69_demorgan = or i1 %p_38_i_i6_5, %brmerge40_demorgan_i_289

]]></Node>
<StgValue><ssdm name="tmp69_demorgan"/></StgValue>
</operation>

<operation id="1835" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:462  %tmp69 = xor i1 %tmp69_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1836" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:463  %underflow_23_5 = and i1 %tmp_1815, %tmp69

]]></Node>
<StgValue><ssdm name="underflow_23_5"/></StgValue>
</operation>

<operation id="1837" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:464  %brmerge_i_i_i5_5 = or i1 %underflow_23_5, %overflow_23_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1838" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:40  %tmp50 = or i1 %brmerge40_demorgan_i_279, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1839" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:41  %underflow_23_not = or i1 %tmp50, %p_38_i_i6

]]></Node>
<StgValue><ssdm name="underflow_23_not"/></StgValue>
</operation>

<operation id="1840" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:42  %p_Val2_138_mux = select i1 %brmerge_i_i_i5, i8 127, i8 %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux"/></StgValue>
</operation>

<operation id="1841" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:43  %p_Val2_7 = select i1 %underflow_23, i8 -128, i8 %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="1842" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:44  %this_assign_63_1 = select i1 %underflow_23_not, i8 %p_Val2_138_mux, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="this_assign_63_1"/></StgValue>
</operation>

<operation id="1843" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:45  store i8 %this_assign_63_1, i8* %ShuffleConvs_1_Downs_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:125  %tmp54 = or i1 %brmerge40_demorgan_i_281, %tmp_448_1

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1845" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:126  %underflow_23_not_1 = or i1 %tmp54, %p_38_i_i6_1

]]></Node>
<StgValue><ssdm name="underflow_23_not_1"/></StgValue>
</operation>

<operation id="1846" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:127  %p_Val2_138_mux_1 = select i1 %brmerge_i_i_i5_1, i8 127, i8 %p_Val2_138_1

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux_1"/></StgValue>
</operation>

<operation id="1847" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:128  %p_Val2_138_1_399 = select i1 %underflow_23_1, i8 -128, i8 %p_Val2_138_1

]]></Node>
<StgValue><ssdm name="p_Val2_138_1_399"/></StgValue>
</operation>

<operation id="1848" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:129  %this_assign_63_1_1 = select i1 %underflow_23_not_1, i8 %p_Val2_138_mux_1, i8 %p_Val2_138_1_399

]]></Node>
<StgValue><ssdm name="this_assign_63_1_1"/></StgValue>
</operation>

<operation id="1849" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:130  store i8 %this_assign_63_1_1, i8* %ShuffleConvs_1_Downs_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:210  %tmp58 = or i1 %brmerge40_demorgan_i_283, %tmp_448_2

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1851" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:211  %underflow_23_not_2 = or i1 %tmp58, %p_38_i_i6_2

]]></Node>
<StgValue><ssdm name="underflow_23_not_2"/></StgValue>
</operation>

<operation id="1852" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:212  %p_Val2_138_mux_2 = select i1 %brmerge_i_i_i5_2, i8 127, i8 %p_Val2_138_2

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux_2"/></StgValue>
</operation>

<operation id="1853" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:213  %p_Val2_138_2_401 = select i1 %underflow_23_2, i8 -128, i8 %p_Val2_138_2

]]></Node>
<StgValue><ssdm name="p_Val2_138_2_401"/></StgValue>
</operation>

<operation id="1854" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:214  %this_assign_63_1_2 = select i1 %underflow_23_not_2, i8 %p_Val2_138_mux_2, i8 %p_Val2_138_2_401

]]></Node>
<StgValue><ssdm name="this_assign_63_1_2"/></StgValue>
</operation>

<operation id="1855" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:215  store i8 %this_assign_63_1_2, i8* %ShuffleConvs_1_Downs_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1856" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:295  %tmp62 = or i1 %brmerge40_demorgan_i_285, %tmp_448_3

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1857" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:296  %underflow_23_not_3 = or i1 %tmp62, %p_38_i_i6_3

]]></Node>
<StgValue><ssdm name="underflow_23_not_3"/></StgValue>
</operation>

<operation id="1858" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:297  %p_Val2_138_mux_3 = select i1 %brmerge_i_i_i5_3, i8 127, i8 %p_Val2_138_3

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux_3"/></StgValue>
</operation>

<operation id="1859" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:298  %p_Val2_138_3_403 = select i1 %underflow_23_3, i8 -128, i8 %p_Val2_138_3

]]></Node>
<StgValue><ssdm name="p_Val2_138_3_403"/></StgValue>
</operation>

<operation id="1860" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:299  %this_assign_63_1_3 = select i1 %underflow_23_not_3, i8 %p_Val2_138_mux_3, i8 %p_Val2_138_3_403

]]></Node>
<StgValue><ssdm name="this_assign_63_1_3"/></StgValue>
</operation>

<operation id="1861" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:300  store i8 %this_assign_63_1_3, i8* %ShuffleConvs_1_Downs_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1862" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:380  %tmp66 = or i1 %brmerge40_demorgan_i_287, %tmp_448_4

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1863" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:381  %underflow_23_not_4 = or i1 %tmp66, %p_38_i_i6_4

]]></Node>
<StgValue><ssdm name="underflow_23_not_4"/></StgValue>
</operation>

<operation id="1864" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:382  %p_Val2_138_mux_4 = select i1 %brmerge_i_i_i5_4, i8 127, i8 %p_Val2_138_4

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux_4"/></StgValue>
</operation>

<operation id="1865" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:383  %p_Val2_138_4_405 = select i1 %underflow_23_4, i8 -128, i8 %p_Val2_138_4

]]></Node>
<StgValue><ssdm name="p_Val2_138_4_405"/></StgValue>
</operation>

<operation id="1866" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:384  %this_assign_63_1_4 = select i1 %underflow_23_not_4, i8 %p_Val2_138_mux_4, i8 %p_Val2_138_4_405

]]></Node>
<StgValue><ssdm name="this_assign_63_1_4"/></StgValue>
</operation>

<operation id="1867" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:385  store i8 %this_assign_63_1_4, i8* %ShuffleConvs_1_Downs_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:465  %tmp70 = or i1 %brmerge40_demorgan_i_289, %tmp_448_5

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1869" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:466  %underflow_23_not_5 = or i1 %tmp70, %p_38_i_i6_5

]]></Node>
<StgValue><ssdm name="underflow_23_not_5"/></StgValue>
</operation>

<operation id="1870" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:467  %p_Val2_138_mux_5 = select i1 %brmerge_i_i_i5_5, i8 127, i8 %p_Val2_138_5

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux_5"/></StgValue>
</operation>

<operation id="1871" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:468  %p_Val2_138_5_407 = select i1 %underflow_23_5, i8 -128, i8 %p_Val2_138_5

]]></Node>
<StgValue><ssdm name="p_Val2_138_5_407"/></StgValue>
</operation>

<operation id="1872" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:469  %this_assign_63_1_5 = select i1 %underflow_23_not_5, i8 %p_Val2_138_mux_5, i8 %p_Val2_138_5_407

]]></Node>
<StgValue><ssdm name="this_assign_63_1_5"/></StgValue>
</operation>

<operation id="1873" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:470  store i8 %this_assign_63_1_5, i8* %ShuffleConvs_1_Downs_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1874" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:46  %ShuffleConvs_1_Downs_156 = load i8* %ShuffleConvs_1_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_156"/></StgValue>
</operation>

<operation id="1875" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:131  %ShuffleConvs_1_Downs_158 = load i8* %ShuffleConvs_1_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_158"/></StgValue>
</operation>

<operation id="1876" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:216  %ShuffleConvs_1_Downs_160 = load i8* %ShuffleConvs_1_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_160"/></StgValue>
</operation>

<operation id="1877" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:301  %ShuffleConvs_1_Downs_162 = load i8* %ShuffleConvs_1_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_162"/></StgValue>
</operation>

<operation id="1878" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:386  %ShuffleConvs_1_Downs_164 = load i8* %ShuffleConvs_1_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_164"/></StgValue>
</operation>

<operation id="1879" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:471  %ShuffleConvs_1_Downs_166 = load i8* %ShuffleConvs_1_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_166"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1880" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:46  %ShuffleConvs_1_Downs_156 = load i8* %ShuffleConvs_1_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_156"/></StgValue>
</operation>

<operation id="1881" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:131  %ShuffleConvs_1_Downs_158 = load i8* %ShuffleConvs_1_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_158"/></StgValue>
</operation>

<operation id="1882" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:216  %ShuffleConvs_1_Downs_160 = load i8* %ShuffleConvs_1_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_160"/></StgValue>
</operation>

<operation id="1883" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:301  %ShuffleConvs_1_Downs_162 = load i8* %ShuffleConvs_1_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_162"/></StgValue>
</operation>

<operation id="1884" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:386  %ShuffleConvs_1_Downs_164 = load i8* %ShuffleConvs_1_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_164"/></StgValue>
</operation>

<operation id="1885" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:471  %ShuffleConvs_1_Downs_166 = load i8* %ShuffleConvs_1_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_166"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1886" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:47  %tmp_212 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_156, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1887" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:48  %tmp_311_cast = sext i14 %tmp_212 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="1888" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:49  %tmp_213 = sext i16 %rr_1_V_140 to i17

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1889" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:50  %p_Val2_62 = add i17 %tmp_213, %tmp_311_cast

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="1890" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:51  %tmp_1770 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="1891" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:52  %p_Val2_63 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_62, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="1892" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:54  %tmp_214 = zext i1 %tmp_1771 to i8

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1893" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:55  %tmp_1772 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="1894" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:56  %p_Val2_64 = add i8 %tmp_214, %p_Val2_63

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="1895" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:57  %tmp_1773 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_64, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="1896" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:58  %tmp_215 = xor i1 %tmp_1773, true

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1897" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:59  %carry_7 = and i1 %tmp_1772, %tmp_215

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="1898" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:61  %p_Result_38 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_62, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="1899" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:62  %Range2_all_ones_18 = icmp eq i2 %p_Result_38, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="1900" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:63  %p_Result_39 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_62, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="1901" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:64  %Range1_all_ones_18 = icmp eq i3 %p_Result_39, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="1902" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:65  %Range1_all_zeros_18 = icmp eq i3 %p_Result_39, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="1903" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:132  %tmp_476_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_158, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_476_1"/></StgValue>
</operation>

<operation id="1904" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:133  %tmp_476_1_cast = sext i14 %tmp_476_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_476_1_cast"/></StgValue>
</operation>

<operation id="1905" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:134  %tmp_477_1 = sext i16 %rr_1_V_141 to i17

]]></Node>
<StgValue><ssdm name="tmp_477_1"/></StgValue>
</operation>

<operation id="1906" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:135  %p_Val2_156_1 = add i17 %tmp_477_1, %tmp_476_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_156_1"/></StgValue>
</operation>

<operation id="1907" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:136  %tmp_1780 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="1908" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:137  %p_Val2_157_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_157_1"/></StgValue>
</operation>

<operation id="1909" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:139  %tmp_480_1 = zext i1 %tmp_1781 to i8

]]></Node>
<StgValue><ssdm name="tmp_480_1"/></StgValue>
</operation>

<operation id="1910" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:140  %tmp_1782 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="1911" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:141  %p_Val2_158_1 = add i8 %tmp_480_1, %p_Val2_157_1

]]></Node>
<StgValue><ssdm name="p_Val2_158_1"/></StgValue>
</operation>

<operation id="1912" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:142  %tmp_1783 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="1913" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:143  %tmp_488_1 = xor i1 %tmp_1783, true

]]></Node>
<StgValue><ssdm name="tmp_488_1"/></StgValue>
</operation>

<operation id="1914" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:144  %carry_48_1 = and i1 %tmp_1782, %tmp_488_1

]]></Node>
<StgValue><ssdm name="carry_48_1"/></StgValue>
</operation>

<operation id="1915" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:146  %p_Result_296_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_296_1"/></StgValue>
</operation>

<operation id="1916" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:147  %Range2_all_ones_18_1 = icmp eq i2 %p_Result_296_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18_1"/></StgValue>
</operation>

<operation id="1917" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:148  %p_Result_297_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_297_1"/></StgValue>
</operation>

<operation id="1918" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:149  %Range1_all_ones_18_1 = icmp eq i3 %p_Result_297_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18_1"/></StgValue>
</operation>

<operation id="1919" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:150  %Range1_all_zeros_18_1 = icmp eq i3 %p_Result_297_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18_1"/></StgValue>
</operation>

<operation id="1920" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:217  %tmp_476_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_160, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_476_2"/></StgValue>
</operation>

<operation id="1921" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:218  %tmp_476_2_cast = sext i14 %tmp_476_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_476_2_cast"/></StgValue>
</operation>

<operation id="1922" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:219  %tmp_477_2 = sext i16 %rr_1_V_142 to i17

]]></Node>
<StgValue><ssdm name="tmp_477_2"/></StgValue>
</operation>

<operation id="1923" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:220  %p_Val2_156_2 = add i17 %tmp_477_2, %tmp_476_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_156_2"/></StgValue>
</operation>

<operation id="1924" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:221  %tmp_1790 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1790"/></StgValue>
</operation>

<operation id="1925" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:222  %p_Val2_157_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_157_2"/></StgValue>
</operation>

<operation id="1926" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:224  %tmp_480_2 = zext i1 %tmp_1791 to i8

]]></Node>
<StgValue><ssdm name="tmp_480_2"/></StgValue>
</operation>

<operation id="1927" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:225  %tmp_1792 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1792"/></StgValue>
</operation>

<operation id="1928" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:226  %p_Val2_158_2 = add i8 %tmp_480_2, %p_Val2_157_2

]]></Node>
<StgValue><ssdm name="p_Val2_158_2"/></StgValue>
</operation>

<operation id="1929" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:227  %tmp_1793 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1793"/></StgValue>
</operation>

<operation id="1930" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:228  %tmp_488_2 = xor i1 %tmp_1793, true

]]></Node>
<StgValue><ssdm name="tmp_488_2"/></StgValue>
</operation>

<operation id="1931" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:229  %carry_48_2 = and i1 %tmp_1792, %tmp_488_2

]]></Node>
<StgValue><ssdm name="carry_48_2"/></StgValue>
</operation>

<operation id="1932" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:231  %p_Result_296_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_296_2"/></StgValue>
</operation>

<operation id="1933" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:232  %Range2_all_ones_18_2 = icmp eq i2 %p_Result_296_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18_2"/></StgValue>
</operation>

<operation id="1934" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:233  %p_Result_297_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_297_2"/></StgValue>
</operation>

<operation id="1935" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:234  %Range1_all_ones_18_2 = icmp eq i3 %p_Result_297_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18_2"/></StgValue>
</operation>

<operation id="1936" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:235  %Range1_all_zeros_18_2 = icmp eq i3 %p_Result_297_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18_2"/></StgValue>
</operation>

<operation id="1937" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:302  %tmp_476_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_162, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_476_3"/></StgValue>
</operation>

<operation id="1938" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:303  %tmp_476_3_cast = sext i14 %tmp_476_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_476_3_cast"/></StgValue>
</operation>

<operation id="1939" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:304  %tmp_477_3 = sext i16 %rr_1_V_143 to i17

]]></Node>
<StgValue><ssdm name="tmp_477_3"/></StgValue>
</operation>

<operation id="1940" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:305  %p_Val2_156_3 = add i17 %tmp_477_3, %tmp_476_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_156_3"/></StgValue>
</operation>

<operation id="1941" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:306  %tmp_1800 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1800"/></StgValue>
</operation>

<operation id="1942" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:307  %p_Val2_157_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_157_3"/></StgValue>
</operation>

<operation id="1943" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:309  %tmp_480_3 = zext i1 %tmp_1801 to i8

]]></Node>
<StgValue><ssdm name="tmp_480_3"/></StgValue>
</operation>

<operation id="1944" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:310  %tmp_1802 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1802"/></StgValue>
</operation>

<operation id="1945" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:311  %p_Val2_158_3 = add i8 %tmp_480_3, %p_Val2_157_3

]]></Node>
<StgValue><ssdm name="p_Val2_158_3"/></StgValue>
</operation>

<operation id="1946" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:312  %tmp_1803 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1803"/></StgValue>
</operation>

<operation id="1947" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:313  %tmp_488_3 = xor i1 %tmp_1803, true

]]></Node>
<StgValue><ssdm name="tmp_488_3"/></StgValue>
</operation>

<operation id="1948" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:314  %carry_48_3 = and i1 %tmp_1802, %tmp_488_3

]]></Node>
<StgValue><ssdm name="carry_48_3"/></StgValue>
</operation>

<operation id="1949" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:316  %p_Result_296_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_296_3"/></StgValue>
</operation>

<operation id="1950" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:317  %Range2_all_ones_18_3 = icmp eq i2 %p_Result_296_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18_3"/></StgValue>
</operation>

<operation id="1951" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:318  %p_Result_297_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_297_3"/></StgValue>
</operation>

<operation id="1952" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:319  %Range1_all_ones_18_3 = icmp eq i3 %p_Result_297_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18_3"/></StgValue>
</operation>

<operation id="1953" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:320  %Range1_all_zeros_18_3 = icmp eq i3 %p_Result_297_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18_3"/></StgValue>
</operation>

<operation id="1954" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:387  %tmp_476_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_164, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_476_4"/></StgValue>
</operation>

<operation id="1955" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:388  %tmp_476_4_cast = sext i14 %tmp_476_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_476_4_cast"/></StgValue>
</operation>

<operation id="1956" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:389  %tmp_477_4 = sext i16 %rr_1_V_144 to i17

]]></Node>
<StgValue><ssdm name="tmp_477_4"/></StgValue>
</operation>

<operation id="1957" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:390  %p_Val2_156_4 = add i17 %tmp_477_4, %tmp_476_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_156_4"/></StgValue>
</operation>

<operation id="1958" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:391  %tmp_1810 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1810"/></StgValue>
</operation>

<operation id="1959" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:392  %p_Val2_157_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_157_4"/></StgValue>
</operation>

<operation id="1960" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:394  %tmp_480_4 = zext i1 %tmp_1811 to i8

]]></Node>
<StgValue><ssdm name="tmp_480_4"/></StgValue>
</operation>

<operation id="1961" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:395  %tmp_1812 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1812"/></StgValue>
</operation>

<operation id="1962" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:396  %p_Val2_158_4 = add i8 %tmp_480_4, %p_Val2_157_4

]]></Node>
<StgValue><ssdm name="p_Val2_158_4"/></StgValue>
</operation>

<operation id="1963" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:397  %tmp_1813 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1813"/></StgValue>
</operation>

<operation id="1964" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:398  %tmp_488_4 = xor i1 %tmp_1813, true

]]></Node>
<StgValue><ssdm name="tmp_488_4"/></StgValue>
</operation>

<operation id="1965" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:399  %carry_48_4 = and i1 %tmp_1812, %tmp_488_4

]]></Node>
<StgValue><ssdm name="carry_48_4"/></StgValue>
</operation>

<operation id="1966" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:401  %p_Result_296_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_296_4"/></StgValue>
</operation>

<operation id="1967" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:402  %Range2_all_ones_18_4 = icmp eq i2 %p_Result_296_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18_4"/></StgValue>
</operation>

<operation id="1968" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:403  %p_Result_297_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_297_4"/></StgValue>
</operation>

<operation id="1969" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:404  %Range1_all_ones_18_4 = icmp eq i3 %p_Result_297_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18_4"/></StgValue>
</operation>

<operation id="1970" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:405  %Range1_all_zeros_18_4 = icmp eq i3 %p_Result_297_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18_4"/></StgValue>
</operation>

<operation id="1971" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:472  %tmp_476_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_166, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_476_5"/></StgValue>
</operation>

<operation id="1972" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:473  %tmp_476_5_cast = sext i14 %tmp_476_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_476_5_cast"/></StgValue>
</operation>

<operation id="1973" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:474  %tmp_477_5 = sext i16 %rr_1_V_145 to i17

]]></Node>
<StgValue><ssdm name="tmp_477_5"/></StgValue>
</operation>

<operation id="1974" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:475  %p_Val2_156_5 = add i17 %tmp_477_5, %tmp_476_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_156_5"/></StgValue>
</operation>

<operation id="1975" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:476  %tmp_1820 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1820"/></StgValue>
</operation>

<operation id="1976" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:477  %p_Val2_157_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_157_5"/></StgValue>
</operation>

<operation id="1977" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:479  %tmp_480_5 = zext i1 %tmp_1821 to i8

]]></Node>
<StgValue><ssdm name="tmp_480_5"/></StgValue>
</operation>

<operation id="1978" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:480  %tmp_1822 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1822"/></StgValue>
</operation>

<operation id="1979" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:481  %p_Val2_158_5 = add i8 %tmp_480_5, %p_Val2_157_5

]]></Node>
<StgValue><ssdm name="p_Val2_158_5"/></StgValue>
</operation>

<operation id="1980" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:482  %tmp_1823 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1823"/></StgValue>
</operation>

<operation id="1981" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:483  %tmp_488_5 = xor i1 %tmp_1823, true

]]></Node>
<StgValue><ssdm name="tmp_488_5"/></StgValue>
</operation>

<operation id="1982" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:484  %carry_48_5 = and i1 %tmp_1822, %tmp_488_5

]]></Node>
<StgValue><ssdm name="carry_48_5"/></StgValue>
</operation>

<operation id="1983" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:486  %p_Result_296_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_296_5"/></StgValue>
</operation>

<operation id="1984" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:487  %Range2_all_ones_18_5 = icmp eq i2 %p_Result_296_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18_5"/></StgValue>
</operation>

<operation id="1985" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:488  %p_Result_297_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_297_5"/></StgValue>
</operation>

<operation id="1986" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:489  %Range1_all_ones_18_5 = icmp eq i3 %p_Result_297_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18_5"/></StgValue>
</operation>

<operation id="1987" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:490  %Range1_all_zeros_18_5 = icmp eq i3 %p_Result_297_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1988" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:60  %tmp_1774 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>

<operation id="1989" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:66  %deleted_zeros_18 = select i1 %carry_7, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="1990" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:67  %tmp_216 = xor i1 %tmp_1774, true

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1991" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:68  %p_41_i_i1 = and i1 %Range2_all_ones_18, %tmp_216

]]></Node>
<StgValue><ssdm name="p_41_i_i1"/></StgValue>
</operation>

<operation id="1992" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:69  %deleted_ones_18 = select i1 %carry_7, i1 %p_41_i_i1, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="1993" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:70  %p_38_i_i1 = and i1 %carry_7, %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="p_38_i_i1"/></StgValue>
</operation>

<operation id="1994" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:71  %p_not_i_i9 = xor i1 %deleted_zeros_18, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9"/></StgValue>
</operation>

<operation id="1995" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:72  %brmerge_i_i6 = or i1 %tmp_1773, %p_not_i_i9

]]></Node>
<StgValue><ssdm name="brmerge_i_i6"/></StgValue>
</operation>

<operation id="1996" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:73  %tmp_217 = xor i1 %tmp_1770, true

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1997" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:74  %overflow_24 = and i1 %brmerge_i_i6, %tmp_217

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="1998" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:75  %brmerge40_demorgan_i_280 = and i1 %tmp_1773, %deleted_ones_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_280"/></StgValue>
</operation>

<operation id="1999" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:76  %tmp51_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_280

]]></Node>
<StgValue><ssdm name="tmp51_demorgan"/></StgValue>
</operation>

<operation id="2000" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:77  %tmp51 = xor i1 %tmp51_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2001" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:78  %underflow_24 = and i1 %tmp_1770, %tmp51

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="2002" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:79  %brmerge_i_i_i9 = or i1 %underflow_24, %overflow_24

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9"/></StgValue>
</operation>

<operation id="2003" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="carry_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:145  %tmp_1784 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="2004" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:151  %deleted_zeros_18_1 = select i1 %carry_48_1, i1 %Range1_all_ones_18_1, i1 %Range1_all_zeros_18_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_18_1"/></StgValue>
</operation>

<operation id="2005" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="carry_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:152  %tmp_504_1 = xor i1 %tmp_1784, true

]]></Node>
<StgValue><ssdm name="tmp_504_1"/></StgValue>
</operation>

<operation id="2006" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="carry_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:153  %p_41_i_i10_1 = and i1 %Range2_all_ones_18_1, %tmp_504_1

]]></Node>
<StgValue><ssdm name="p_41_i_i10_1"/></StgValue>
</operation>

<operation id="2007" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:154  %deleted_ones_18_1 = select i1 %carry_48_1, i1 %p_41_i_i10_1, i1 %Range1_all_ones_18_1

]]></Node>
<StgValue><ssdm name="deleted_ones_18_1"/></StgValue>
</operation>

<operation id="2008" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:155  %p_38_i_i10_1 = and i1 %carry_48_1, %Range1_all_ones_18_1

]]></Node>
<StgValue><ssdm name="p_38_i_i10_1"/></StgValue>
</operation>

<operation id="2009" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:156  %p_not_i_i9_1 = xor i1 %deleted_zeros_18_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_1"/></StgValue>
</operation>

<operation id="2010" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:157  %brmerge_i_i15_1 = or i1 %tmp_1783, %p_not_i_i9_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i15_1"/></StgValue>
</operation>

<operation id="2011" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:158  %tmp_508_1 = xor i1 %tmp_1780, true

]]></Node>
<StgValue><ssdm name="tmp_508_1"/></StgValue>
</operation>

<operation id="2012" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:159  %overflow_24_1 = and i1 %brmerge_i_i15_1, %tmp_508_1

]]></Node>
<StgValue><ssdm name="overflow_24_1"/></StgValue>
</operation>

<operation id="2013" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:160  %brmerge40_demorgan_i_282 = and i1 %tmp_1783, %deleted_ones_18_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_282"/></StgValue>
</operation>

<operation id="2014" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:161  %tmp55_demorgan = or i1 %p_38_i_i10_1, %brmerge40_demorgan_i_282

]]></Node>
<StgValue><ssdm name="tmp55_demorgan"/></StgValue>
</operation>

<operation id="2015" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:162  %tmp55 = xor i1 %tmp55_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2016" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:163  %underflow_24_1 = and i1 %tmp_1780, %tmp55

]]></Node>
<StgValue><ssdm name="underflow_24_1"/></StgValue>
</operation>

<operation id="2017" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:164  %brmerge_i_i_i9_1 = or i1 %underflow_24_1, %overflow_24_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_1"/></StgValue>
</operation>

<operation id="2018" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="carry_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:230  %tmp_1794 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1794"/></StgValue>
</operation>

<operation id="2019" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:236  %deleted_zeros_18_2 = select i1 %carry_48_2, i1 %Range1_all_ones_18_2, i1 %Range1_all_zeros_18_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_18_2"/></StgValue>
</operation>

<operation id="2020" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="carry_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:237  %tmp_504_2 = xor i1 %tmp_1794, true

]]></Node>
<StgValue><ssdm name="tmp_504_2"/></StgValue>
</operation>

<operation id="2021" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="carry_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:238  %p_41_i_i10_2 = and i1 %Range2_all_ones_18_2, %tmp_504_2

]]></Node>
<StgValue><ssdm name="p_41_i_i10_2"/></StgValue>
</operation>

<operation id="2022" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:239  %deleted_ones_18_2 = select i1 %carry_48_2, i1 %p_41_i_i10_2, i1 %Range1_all_ones_18_2

]]></Node>
<StgValue><ssdm name="deleted_ones_18_2"/></StgValue>
</operation>

<operation id="2023" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:240  %p_38_i_i10_2 = and i1 %carry_48_2, %Range1_all_ones_18_2

]]></Node>
<StgValue><ssdm name="p_38_i_i10_2"/></StgValue>
</operation>

<operation id="2024" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:241  %p_not_i_i9_2 = xor i1 %deleted_zeros_18_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_2"/></StgValue>
</operation>

<operation id="2025" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:242  %brmerge_i_i15_2 = or i1 %tmp_1793, %p_not_i_i9_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i15_2"/></StgValue>
</operation>

<operation id="2026" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:243  %tmp_508_2 = xor i1 %tmp_1790, true

]]></Node>
<StgValue><ssdm name="tmp_508_2"/></StgValue>
</operation>

<operation id="2027" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:244  %overflow_24_2 = and i1 %brmerge_i_i15_2, %tmp_508_2

]]></Node>
<StgValue><ssdm name="overflow_24_2"/></StgValue>
</operation>

<operation id="2028" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:245  %brmerge40_demorgan_i_284 = and i1 %tmp_1793, %deleted_ones_18_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_284"/></StgValue>
</operation>

<operation id="2029" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:246  %tmp59_demorgan = or i1 %p_38_i_i10_2, %brmerge40_demorgan_i_284

]]></Node>
<StgValue><ssdm name="tmp59_demorgan"/></StgValue>
</operation>

<operation id="2030" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:247  %tmp59 = xor i1 %tmp59_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="2031" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:248  %underflow_24_2 = and i1 %tmp_1790, %tmp59

]]></Node>
<StgValue><ssdm name="underflow_24_2"/></StgValue>
</operation>

<operation id="2032" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:249  %brmerge_i_i_i9_2 = or i1 %underflow_24_2, %overflow_24_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_2"/></StgValue>
</operation>

<operation id="2033" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="carry_48_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:315  %tmp_1804 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1804"/></StgValue>
</operation>

<operation id="2034" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:321  %deleted_zeros_18_3 = select i1 %carry_48_3, i1 %Range1_all_ones_18_3, i1 %Range1_all_zeros_18_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_18_3"/></StgValue>
</operation>

<operation id="2035" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="carry_48_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:322  %tmp_504_3 = xor i1 %tmp_1804, true

]]></Node>
<StgValue><ssdm name="tmp_504_3"/></StgValue>
</operation>

<operation id="2036" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="carry_48_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:323  %p_41_i_i10_3 = and i1 %Range2_all_ones_18_3, %tmp_504_3

]]></Node>
<StgValue><ssdm name="p_41_i_i10_3"/></StgValue>
</operation>

<operation id="2037" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:324  %deleted_ones_18_3 = select i1 %carry_48_3, i1 %p_41_i_i10_3, i1 %Range1_all_ones_18_3

]]></Node>
<StgValue><ssdm name="deleted_ones_18_3"/></StgValue>
</operation>

<operation id="2038" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:325  %p_38_i_i10_3 = and i1 %carry_48_3, %Range1_all_ones_18_3

]]></Node>
<StgValue><ssdm name="p_38_i_i10_3"/></StgValue>
</operation>

<operation id="2039" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:326  %p_not_i_i9_3 = xor i1 %deleted_zeros_18_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_3"/></StgValue>
</operation>

<operation id="2040" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:327  %brmerge_i_i15_3 = or i1 %tmp_1803, %p_not_i_i9_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i15_3"/></StgValue>
</operation>

<operation id="2041" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:328  %tmp_508_3 = xor i1 %tmp_1800, true

]]></Node>
<StgValue><ssdm name="tmp_508_3"/></StgValue>
</operation>

<operation id="2042" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:329  %overflow_24_3 = and i1 %brmerge_i_i15_3, %tmp_508_3

]]></Node>
<StgValue><ssdm name="overflow_24_3"/></StgValue>
</operation>

<operation id="2043" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:330  %brmerge40_demorgan_i_286 = and i1 %tmp_1803, %deleted_ones_18_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_286"/></StgValue>
</operation>

<operation id="2044" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:331  %tmp63_demorgan = or i1 %p_38_i_i10_3, %brmerge40_demorgan_i_286

]]></Node>
<StgValue><ssdm name="tmp63_demorgan"/></StgValue>
</operation>

<operation id="2045" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:332  %tmp63 = xor i1 %tmp63_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="2046" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:333  %underflow_24_3 = and i1 %tmp_1800, %tmp63

]]></Node>
<StgValue><ssdm name="underflow_24_3"/></StgValue>
</operation>

<operation id="2047" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:334  %brmerge_i_i_i9_3 = or i1 %underflow_24_3, %overflow_24_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_3"/></StgValue>
</operation>

<operation id="2048" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="carry_48_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:400  %tmp_1814 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1814"/></StgValue>
</operation>

<operation id="2049" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:406  %deleted_zeros_18_4 = select i1 %carry_48_4, i1 %Range1_all_ones_18_4, i1 %Range1_all_zeros_18_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_18_4"/></StgValue>
</operation>

<operation id="2050" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="carry_48_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:407  %tmp_504_4 = xor i1 %tmp_1814, true

]]></Node>
<StgValue><ssdm name="tmp_504_4"/></StgValue>
</operation>

<operation id="2051" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="carry_48_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:408  %p_41_i_i10_4 = and i1 %Range2_all_ones_18_4, %tmp_504_4

]]></Node>
<StgValue><ssdm name="p_41_i_i10_4"/></StgValue>
</operation>

<operation id="2052" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:409  %deleted_ones_18_4 = select i1 %carry_48_4, i1 %p_41_i_i10_4, i1 %Range1_all_ones_18_4

]]></Node>
<StgValue><ssdm name="deleted_ones_18_4"/></StgValue>
</operation>

<operation id="2053" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:410  %p_38_i_i10_4 = and i1 %carry_48_4, %Range1_all_ones_18_4

]]></Node>
<StgValue><ssdm name="p_38_i_i10_4"/></StgValue>
</operation>

<operation id="2054" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:411  %p_not_i_i9_4 = xor i1 %deleted_zeros_18_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_4"/></StgValue>
</operation>

<operation id="2055" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:412  %brmerge_i_i15_4 = or i1 %tmp_1813, %p_not_i_i9_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i15_4"/></StgValue>
</operation>

<operation id="2056" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:413  %tmp_508_4 = xor i1 %tmp_1810, true

]]></Node>
<StgValue><ssdm name="tmp_508_4"/></StgValue>
</operation>

<operation id="2057" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:414  %overflow_24_4 = and i1 %brmerge_i_i15_4, %tmp_508_4

]]></Node>
<StgValue><ssdm name="overflow_24_4"/></StgValue>
</operation>

<operation id="2058" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:415  %brmerge40_demorgan_i_288 = and i1 %tmp_1813, %deleted_ones_18_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_288"/></StgValue>
</operation>

<operation id="2059" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:416  %tmp67_demorgan = or i1 %p_38_i_i10_4, %brmerge40_demorgan_i_288

]]></Node>
<StgValue><ssdm name="tmp67_demorgan"/></StgValue>
</operation>

<operation id="2060" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:417  %tmp67 = xor i1 %tmp67_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="2061" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:418  %underflow_24_4 = and i1 %tmp_1810, %tmp67

]]></Node>
<StgValue><ssdm name="underflow_24_4"/></StgValue>
</operation>

<operation id="2062" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:419  %brmerge_i_i_i9_4 = or i1 %underflow_24_4, %overflow_24_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_4"/></StgValue>
</operation>

<operation id="2063" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="carry_48_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:485  %tmp_1824 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1824"/></StgValue>
</operation>

<operation id="2064" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:491  %deleted_zeros_18_5 = select i1 %carry_48_5, i1 %Range1_all_ones_18_5, i1 %Range1_all_zeros_18_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_18_5"/></StgValue>
</operation>

<operation id="2065" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="carry_48_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:492  %tmp_504_5 = xor i1 %tmp_1824, true

]]></Node>
<StgValue><ssdm name="tmp_504_5"/></StgValue>
</operation>

<operation id="2066" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="carry_48_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:493  %p_41_i_i10_5 = and i1 %Range2_all_ones_18_5, %tmp_504_5

]]></Node>
<StgValue><ssdm name="p_41_i_i10_5"/></StgValue>
</operation>

<operation id="2067" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:494  %deleted_ones_18_5 = select i1 %carry_48_5, i1 %p_41_i_i10_5, i1 %Range1_all_ones_18_5

]]></Node>
<StgValue><ssdm name="deleted_ones_18_5"/></StgValue>
</operation>

<operation id="2068" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:495  %p_38_i_i10_5 = and i1 %carry_48_5, %Range1_all_ones_18_5

]]></Node>
<StgValue><ssdm name="p_38_i_i10_5"/></StgValue>
</operation>

<operation id="2069" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:496  %p_not_i_i9_5 = xor i1 %deleted_zeros_18_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_5"/></StgValue>
</operation>

<operation id="2070" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:497  %brmerge_i_i15_5 = or i1 %tmp_1823, %p_not_i_i9_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i15_5"/></StgValue>
</operation>

<operation id="2071" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:498  %tmp_508_5 = xor i1 %tmp_1820, true

]]></Node>
<StgValue><ssdm name="tmp_508_5"/></StgValue>
</operation>

<operation id="2072" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:499  %overflow_24_5 = and i1 %brmerge_i_i15_5, %tmp_508_5

]]></Node>
<StgValue><ssdm name="overflow_24_5"/></StgValue>
</operation>

<operation id="2073" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:500  %brmerge40_demorgan_i_290 = and i1 %tmp_1823, %deleted_ones_18_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_290"/></StgValue>
</operation>

<operation id="2074" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:501  %tmp71_demorgan = or i1 %p_38_i_i10_5, %brmerge40_demorgan_i_290

]]></Node>
<StgValue><ssdm name="tmp71_demorgan"/></StgValue>
</operation>

<operation id="2075" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:502  %tmp71 = xor i1 %tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="2076" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:503  %underflow_24_5 = and i1 %tmp_1820, %tmp71

]]></Node>
<StgValue><ssdm name="underflow_24_5"/></StgValue>
</operation>

<operation id="2077" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:504  %brmerge_i_i_i9_5 = or i1 %underflow_24_5, %overflow_24_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2078" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:80  %tmp52 = or i1 %brmerge40_demorgan_i_280, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2079" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:81  %underflow_24_not = or i1 %tmp52, %p_38_i_i1

]]></Node>
<StgValue><ssdm name="underflow_24_not"/></StgValue>
</operation>

<operation id="2080" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:82  %p_Val2_158_mux = select i1 %brmerge_i_i_i9, i8 127, i8 %p_Val2_64

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux"/></StgValue>
</operation>

<operation id="2081" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:83  %p_Val2_8 = select i1 %underflow_24, i8 -128, i8 %p_Val2_64

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="2082" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:84  %this_assign_64_1 = select i1 %underflow_24_not, i8 %p_Val2_158_mux, i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="this_assign_64_1"/></StgValue>
</operation>

<operation id="2083" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:85  store i8 %this_assign_64_1, i8* %ShuffleConvs_1_Downs_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:165  %tmp56 = or i1 %brmerge40_demorgan_i_282, %tmp_508_1

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2085" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:166  %underflow_24_not_1 = or i1 %tmp56, %p_38_i_i10_1

]]></Node>
<StgValue><ssdm name="underflow_24_not_1"/></StgValue>
</operation>

<operation id="2086" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:167  %p_Val2_158_mux_1 = select i1 %brmerge_i_i_i9_1, i8 127, i8 %p_Val2_158_1

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux_1"/></StgValue>
</operation>

<operation id="2087" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:168  %p_Val2_158_1_400 = select i1 %underflow_24_1, i8 -128, i8 %p_Val2_158_1

]]></Node>
<StgValue><ssdm name="p_Val2_158_1_400"/></StgValue>
</operation>

<operation id="2088" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:169  %this_assign_64_1_1 = select i1 %underflow_24_not_1, i8 %p_Val2_158_mux_1, i8 %p_Val2_158_1_400

]]></Node>
<StgValue><ssdm name="this_assign_64_1_1"/></StgValue>
</operation>

<operation id="2089" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:170  store i8 %this_assign_64_1_1, i8* %ShuffleConvs_1_Downs_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:250  %tmp60 = or i1 %brmerge40_demorgan_i_284, %tmp_508_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="2091" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:251  %underflow_24_not_2 = or i1 %tmp60, %p_38_i_i10_2

]]></Node>
<StgValue><ssdm name="underflow_24_not_2"/></StgValue>
</operation>

<operation id="2092" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:252  %p_Val2_158_mux_2 = select i1 %brmerge_i_i_i9_2, i8 127, i8 %p_Val2_158_2

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux_2"/></StgValue>
</operation>

<operation id="2093" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:253  %p_Val2_158_2_402 = select i1 %underflow_24_2, i8 -128, i8 %p_Val2_158_2

]]></Node>
<StgValue><ssdm name="p_Val2_158_2_402"/></StgValue>
</operation>

<operation id="2094" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:254  %this_assign_64_1_2 = select i1 %underflow_24_not_2, i8 %p_Val2_158_mux_2, i8 %p_Val2_158_2_402

]]></Node>
<StgValue><ssdm name="this_assign_64_1_2"/></StgValue>
</operation>

<operation id="2095" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:255  store i8 %this_assign_64_1_2, i8* %ShuffleConvs_1_Downs_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:335  %tmp64 = or i1 %brmerge40_demorgan_i_286, %tmp_508_3

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2097" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:336  %underflow_24_not_3 = or i1 %tmp64, %p_38_i_i10_3

]]></Node>
<StgValue><ssdm name="underflow_24_not_3"/></StgValue>
</operation>

<operation id="2098" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:337  %p_Val2_158_mux_3 = select i1 %brmerge_i_i_i9_3, i8 127, i8 %p_Val2_158_3

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux_3"/></StgValue>
</operation>

<operation id="2099" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:338  %p_Val2_158_3_404 = select i1 %underflow_24_3, i8 -128, i8 %p_Val2_158_3

]]></Node>
<StgValue><ssdm name="p_Val2_158_3_404"/></StgValue>
</operation>

<operation id="2100" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:339  %this_assign_64_1_3 = select i1 %underflow_24_not_3, i8 %p_Val2_158_mux_3, i8 %p_Val2_158_3_404

]]></Node>
<StgValue><ssdm name="this_assign_64_1_3"/></StgValue>
</operation>

<operation id="2101" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:340  store i8 %this_assign_64_1_3, i8* %ShuffleConvs_1_Downs_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:420  %tmp68 = or i1 %brmerge40_demorgan_i_288, %tmp_508_4

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2103" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:421  %underflow_24_not_4 = or i1 %tmp68, %p_38_i_i10_4

]]></Node>
<StgValue><ssdm name="underflow_24_not_4"/></StgValue>
</operation>

<operation id="2104" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:422  %p_Val2_158_mux_4 = select i1 %brmerge_i_i_i9_4, i8 127, i8 %p_Val2_158_4

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux_4"/></StgValue>
</operation>

<operation id="2105" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:423  %p_Val2_158_4_406 = select i1 %underflow_24_4, i8 -128, i8 %p_Val2_158_4

]]></Node>
<StgValue><ssdm name="p_Val2_158_4_406"/></StgValue>
</operation>

<operation id="2106" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:424  %this_assign_64_1_4 = select i1 %underflow_24_not_4, i8 %p_Val2_158_mux_4, i8 %p_Val2_158_4_406

]]></Node>
<StgValue><ssdm name="this_assign_64_1_4"/></StgValue>
</operation>

<operation id="2107" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:425  store i8 %this_assign_64_1_4, i8* %ShuffleConvs_1_Downs_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:505  %tmp72 = or i1 %brmerge40_demorgan_i_290, %tmp_508_5

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2109" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:506  %underflow_24_not_5 = or i1 %tmp72, %p_38_i_i10_5

]]></Node>
<StgValue><ssdm name="underflow_24_not_5"/></StgValue>
</operation>

<operation id="2110" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:507  %p_Val2_158_mux_5 = select i1 %brmerge_i_i_i9_5, i8 127, i8 %p_Val2_158_5

]]></Node>
<StgValue><ssdm name="p_Val2_158_mux_5"/></StgValue>
</operation>

<operation id="2111" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:508  %p_Val2_158_5_408 = select i1 %underflow_24_5, i8 -128, i8 %p_Val2_158_5

]]></Node>
<StgValue><ssdm name="p_Val2_158_5_408"/></StgValue>
</operation>

<operation id="2112" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:509  %this_assign_64_1_5 = select i1 %underflow_24_not_5, i8 %p_Val2_158_mux_5, i8 %p_Val2_158_5_408

]]></Node>
<StgValue><ssdm name="this_assign_64_1_5"/></StgValue>
</operation>

<operation id="2113" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader144.preheader_ifconv:510  store i8 %this_assign_64_1_5, i8* %ShuffleConvs_1_Downs_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0">
<![CDATA[
.preheader144.preheader_ifconv:511  br label %.preheader145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2115" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader143:0  %h12 = phi i5 [ %h_4, %8 ], [ 1, %.preheader143.preheader ]

]]></Node>
<StgValue><ssdm name="h12"/></StgValue>
</operation>

<operation id="2116" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="11" op_0_bw="5">
<![CDATA[
.preheader143:1  %h12_cast_cast = zext i5 %h12 to i11

]]></Node>
<StgValue><ssdm name="h12_cast_cast"/></StgValue>
</operation>

<operation id="2117" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader143:2  %tmp_401 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2118" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="10" op_0_bw="9">
<![CDATA[
.preheader143:3  %p_shl22_cast = zext i9 %tmp_401 to i10

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="2119" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader143:4  %tmp_402 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="2120" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="10" op_0_bw="6">
<![CDATA[
.preheader143:5  %p_shl23_cast = zext i6 %tmp_402 to i10

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="2121" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader143:6  %tmp_403 = add i10 %p_shl23_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2122" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader143:7  %tmp_404 = add i10 %tmp_403, 324

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2123" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader143:8  %exitcond34 = icmp eq i5 %h12, -15

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="2124" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader143:9  %empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="2125" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader143:10  br i1 %exitcond34, label %.preheader.preheader, label %.preheader142.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
.preheader142.preheader:0  br label %.preheader142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2128" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader142:0  %w13 = phi i5 [ %w_29, %7 ], [ 1, %.preheader142.preheader ]

]]></Node>
<StgValue><ssdm name="w13"/></StgValue>
</operation>

<operation id="2129" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="15" op_0_bw="5">
<![CDATA[
.preheader142:1  %w13_cast_cast1 = zext i5 %w13 to i15

]]></Node>
<StgValue><ssdm name="w13_cast_cast1"/></StgValue>
</operation>

<operation id="2130" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="10" op_0_bw="5">
<![CDATA[
.preheader142:2  %w13_cast_cast = zext i5 %w13 to i10

]]></Node>
<StgValue><ssdm name="w13_cast_cast"/></StgValue>
</operation>

<operation id="2131" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader142:3  %tmp_414 = add i10 %tmp_403, %w13_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2132" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="10">
<![CDATA[
.preheader142:4  %tmp_448_cast = zext i10 %tmp_414 to i32

]]></Node>
<StgValue><ssdm name="tmp_448_cast"/></StgValue>
</operation>

<operation id="2133" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:5  %ShuffleConvs_1_Downs_167 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_167"/></StgValue>
</operation>

<operation id="2134" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader142:6  %tmp_415 = add i10 %tmp_404, %w13_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2135" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="10">
<![CDATA[
.preheader142:7  %tmp_449_cast = zext i10 %tmp_415 to i32

]]></Node>
<StgValue><ssdm name="tmp_449_cast"/></StgValue>
</operation>

<operation id="2136" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:8  %ShuffleConvs_1_Downs_168 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_168"/></StgValue>
</operation>

<operation id="2137" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:9  %ShuffleConvs_1_Downs_169 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_169"/></StgValue>
</operation>

<operation id="2138" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:10  %ShuffleConvs_1_Downs_170 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_170"/></StgValue>
</operation>

<operation id="2139" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:11  %ShuffleConvs_1_Downs_171 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_171"/></StgValue>
</operation>

<operation id="2140" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:12  %ShuffleConvs_1_Downs_172 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_172"/></StgValue>
</operation>

<operation id="2141" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:13  %ShuffleConvs_1_Downs_173 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_173"/></StgValue>
</operation>

<operation id="2142" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:14  %ShuffleConvs_1_Downs_174 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_174"/></StgValue>
</operation>

<operation id="2143" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:15  %ShuffleConvs_1_Downs_175 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_175"/></StgValue>
</operation>

<operation id="2144" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:16  %ShuffleConvs_1_Downs_176 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_176"/></StgValue>
</operation>

<operation id="2145" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:17  %ShuffleConvs_1_Downs_177 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_177"/></StgValue>
</operation>

<operation id="2146" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:18  %ShuffleConvs_1_Downs_178 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_178"/></StgValue>
</operation>

<operation id="2147" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader142:19  %exitcond37 = icmp eq i5 %w13, -15

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="2148" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142:20  %empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="2149" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader142:21  br i1 %exitcond37, label %8, label %.preheader141.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="0">
<![CDATA[
.preheader141.preheader:0  br label %.preheader141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_4 = add i5 %h12, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="2152" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2153" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader141:0  %ci10 = phi i6 [ %ci_12, %.preheader140.preheader_ifconv ], [ 0, %.preheader141.preheader ]

]]></Node>
<StgValue><ssdm name="ci10"/></StgValue>
</operation>

<operation id="2154" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="6">
<![CDATA[
.preheader141:1  %ci10_cast = zext i6 %ci10 to i32

]]></Node>
<StgValue><ssdm name="ci10_cast"/></StgValue>
</operation>

<operation id="2155" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="7" op_0_bw="6">
<![CDATA[
.preheader141:2  %ci10_cast_cast = zext i6 %ci10 to i7

]]></Node>
<StgValue><ssdm name="ci10_cast_cast"/></StgValue>
</operation>

<operation id="2156" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader141:3  %tmp_430 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2157" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="11" op_0_bw="10">
<![CDATA[
.preheader141:4  %p_shl26_cast = zext i10 %tmp_430 to i11

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="2158" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader141:5  %tmp_431 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2159" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="11" op_0_bw="7">
<![CDATA[
.preheader141:6  %p_shl27_cast = zext i7 %tmp_431 to i11

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="2160" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader141:7  %tmp_432 = add i11 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2161" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader141:8  %tmp_433 = add i11 %h12_cast_cast, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2162" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader141:9  %p_shl24_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_433, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="2163" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader141:10  %tmp_1825 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_433, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1825"/></StgValue>
</operation>

<operation id="2164" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="15" op_0_bw="12">
<![CDATA[
.preheader141:11  %p_shl25_cast = zext i12 %tmp_1825 to i15

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="2165" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader141:12  %tmp_434 = add i15 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2166" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader141:13  %tmp_435 = add i15 %w13_cast_cast1, %tmp_434

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2167" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="15">
<![CDATA[
.preheader141:14  %tmp_477_cast = zext i15 %tmp_435 to i32

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="2168" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:15  %input_V_addr_7 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="2169" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:16  %weight_18_V_addr = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="2170" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader141:17  %tmp_436 = add i7 %ci10_cast_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2171" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="7">
<![CDATA[
.preheader141:18  %tmp_478_cast = zext i7 %tmp_436 to i32

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="2172" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:19  %weight_18_V_addr_8 = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_8"/></StgValue>
</operation>

<operation id="2173" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:20  %weight_19_V_addr = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="2174" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:21  %weight_19_V_addr_8 = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_8"/></StgValue>
</operation>

<operation id="2175" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:22  %weight_20_V_addr = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="2176" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:23  %weight_20_V_addr_8 = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_8"/></StgValue>
</operation>

<operation id="2177" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:24  %weight_21_V_addr = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="2178" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:25  %weight_21_V_addr_8 = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_8"/></StgValue>
</operation>

<operation id="2179" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:26  %weight_22_V_addr = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="2180" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:27  %weight_22_V_addr_8 = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_8"/></StgValue>
</operation>

<operation id="2181" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:28  %weight_23_V_addr = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %ci10_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="2182" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:29  %weight_23_V_addr_8 = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_8"/></StgValue>
</operation>

<operation id="2183" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader141:30  %exitcond40 = icmp eq i6 %ci10, -16

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="2184" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader141:31  %empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="2185" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader141:32  %ci_12 = add i6 %ci10, 1

]]></Node>
<StgValue><ssdm name="ci_12"/></StgValue>
</operation>

<operation id="2186" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader141:33  br i1 %exitcond40, label %7, label %.preheader140.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_29 = add i5 %w13, 1

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="2188" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2189" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2190" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="2191" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:1  %weight_18_V_load_8 = load i8* %weight_18_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_8"/></StgValue>
</operation>

<operation id="2192" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="2193" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:86  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="2194" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:87  %weight_19_V_load_8 = load i8* %weight_19_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_8"/></StgValue>
</operation>

<operation id="2195" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:171  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="2196" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:172  %weight_20_V_load_8 = load i8* %weight_20_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_8"/></StgValue>
</operation>

<operation id="2197" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:256  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="2198" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:257  %weight_21_V_load_8 = load i8* %weight_21_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_8"/></StgValue>
</operation>

<operation id="2199" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:341  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="2200" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:342  %weight_22_V_load_8 = load i8* %weight_22_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_8"/></StgValue>
</operation>

<operation id="2201" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:426  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="2202" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:427  %weight_23_V_load_8 = load i8* %weight_23_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_8"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2203" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="2204" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:1  %weight_18_V_load_8 = load i8* %weight_18_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_8"/></StgValue>
</operation>

<operation id="2205" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="2206" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:86  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="2207" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:87  %weight_19_V_load_8 = load i8* %weight_19_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_8"/></StgValue>
</operation>

<operation id="2208" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="2209" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:171  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="2210" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:172  %weight_20_V_load_8 = load i8* %weight_20_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_8"/></StgValue>
</operation>

<operation id="2211" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="2212" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:256  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="2213" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:257  %weight_21_V_load_8 = load i8* %weight_21_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_8"/></StgValue>
</operation>

<operation id="2214" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="2215" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:341  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="2216" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:342  %weight_22_V_load_8 = load i8* %weight_22_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_8"/></StgValue>
</operation>

<operation id="2217" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="2218" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:426  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="2219" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="7">
<![CDATA[
.preheader140.preheader_ifconv:427  %weight_23_V_load_8 = load i8* %weight_23_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_8"/></StgValue>
</operation>

<operation id="2220" st_id="70" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2221" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="2222" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="2223" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="2224" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="2225" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="2226" st_id="71" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2227" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="2228" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:6  %ShuffleConvs_1_Downs_179 = load i8* %ShuffleConvs_1_Downs_175, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_179"/></StgValue>
</operation>

<operation id="2229" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="2230" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:91  %ShuffleConvs_1_Downs_181 = load i8* %ShuffleConvs_1_Downs_177, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_181"/></StgValue>
</operation>

<operation id="2231" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="2232" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:176  %ShuffleConvs_1_Downs_183 = load i8* %ShuffleConvs_1_Downs_167, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_183"/></StgValue>
</operation>

<operation id="2233" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="2234" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:261  %ShuffleConvs_1_Downs_185 = load i8* %ShuffleConvs_1_Downs_169, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_185"/></StgValue>
</operation>

<operation id="2235" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="2236" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:346  %ShuffleConvs_1_Downs_187 = load i8* %ShuffleConvs_1_Downs_173, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_187"/></StgValue>
</operation>

<operation id="2237" st_id="72" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="2238" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:431  %ShuffleConvs_1_Downs_189 = load i8* %ShuffleConvs_1_Downs_171, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_189"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2239" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="2240" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:4  %rr_0_V_146 = extractvalue { i16, i16 } %MUL_DP_ret121, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_146"/></StgValue>
</operation>

<operation id="2241" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:5  %rr_1_V_146 = extractvalue { i16, i16 } %MUL_DP_ret121, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_146"/></StgValue>
</operation>

<operation id="2242" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:6  %ShuffleConvs_1_Downs_179 = load i8* %ShuffleConvs_1_Downs_175, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_179"/></StgValue>
</operation>

<operation id="2243" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:13  %tmp_1827 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_146, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1827"/></StgValue>
</operation>

<operation id="2244" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:53  %tmp_1832 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_146, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1832"/></StgValue>
</operation>

<operation id="2245" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="2246" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:89  %rr_0_V_147 = extractvalue { i16, i16 } %MUL_DP_ret125, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_147"/></StgValue>
</operation>

<operation id="2247" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:90  %rr_1_V_147 = extractvalue { i16, i16 } %MUL_DP_ret125, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_147"/></StgValue>
</operation>

<operation id="2248" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:91  %ShuffleConvs_1_Downs_181 = load i8* %ShuffleConvs_1_Downs_177, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_181"/></StgValue>
</operation>

<operation id="2249" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:98  %tmp_1837 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_147, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1837"/></StgValue>
</operation>

<operation id="2250" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:138  %tmp_1842 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_147, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1842"/></StgValue>
</operation>

<operation id="2251" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="2252" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:174  %rr_0_V_148 = extractvalue { i16, i16 } %MUL_DP_ret129, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_148"/></StgValue>
</operation>

<operation id="2253" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:175  %rr_1_V_148 = extractvalue { i16, i16 } %MUL_DP_ret129, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_148"/></StgValue>
</operation>

<operation id="2254" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:176  %ShuffleConvs_1_Downs_183 = load i8* %ShuffleConvs_1_Downs_167, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_183"/></StgValue>
</operation>

<operation id="2255" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:183  %tmp_1847 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_148, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1847"/></StgValue>
</operation>

<operation id="2256" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:223  %tmp_1852 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_148, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1852"/></StgValue>
</operation>

<operation id="2257" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="2258" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:259  %rr_0_V_149 = extractvalue { i16, i16 } %MUL_DP_ret133, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_149"/></StgValue>
</operation>

<operation id="2259" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:260  %rr_1_V_149 = extractvalue { i16, i16 } %MUL_DP_ret133, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_149"/></StgValue>
</operation>

<operation id="2260" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:261  %ShuffleConvs_1_Downs_185 = load i8* %ShuffleConvs_1_Downs_169, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_185"/></StgValue>
</operation>

<operation id="2261" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:268  %tmp_1857 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_149, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1857"/></StgValue>
</operation>

<operation id="2262" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:308  %tmp_1862 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_149, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1862"/></StgValue>
</operation>

<operation id="2263" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="2264" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:344  %rr_0_V_150 = extractvalue { i16, i16 } %MUL_DP_ret137, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_150"/></StgValue>
</operation>

<operation id="2265" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:345  %rr_1_V_150 = extractvalue { i16, i16 } %MUL_DP_ret137, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_150"/></StgValue>
</operation>

<operation id="2266" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:346  %ShuffleConvs_1_Downs_187 = load i8* %ShuffleConvs_1_Downs_173, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_187"/></StgValue>
</operation>

<operation id="2267" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:353  %tmp_1867 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_150, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1867"/></StgValue>
</operation>

<operation id="2268" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:393  %tmp_1872 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_150, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1872"/></StgValue>
</operation>

<operation id="2269" st_id="73" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="2270" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:429  %rr_0_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_151"/></StgValue>
</operation>

<operation id="2271" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:430  %rr_1_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_151"/></StgValue>
</operation>

<operation id="2272" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:431  %ShuffleConvs_1_Downs_189 = load i8* %ShuffleConvs_1_Downs_171, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_189"/></StgValue>
</operation>

<operation id="2273" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:438  %tmp_1877 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_151, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1877"/></StgValue>
</operation>

<operation id="2274" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:478  %tmp_1882 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_151, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1882"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2275" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:7  %tmp_218 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_179, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2276" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:8  %tmp_289_cast = sext i14 %tmp_218 to i17

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="2277" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:9  %tmp_219 = sext i16 %rr_0_V_146 to i17

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2278" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:10  %p_Val2_56 = add i17 %tmp_219, %tmp_289_cast

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="2279" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:11  %tmp_1826 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1826"/></StgValue>
</operation>

<operation id="2280" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:12  %p_Val2_57 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_56, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="2281" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:14  %tmp_220 = zext i1 %tmp_1827 to i8

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2282" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:15  %tmp_1828 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1828"/></StgValue>
</operation>

<operation id="2283" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:16  %p_Val2_58 = add i8 %tmp_220, %p_Val2_57

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="2284" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:17  %tmp_1829 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_58, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1829"/></StgValue>
</operation>

<operation id="2285" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:18  %tmp_221 = xor i1 %tmp_1829, true

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2286" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:19  %carry_8 = and i1 %tmp_1828, %tmp_221

]]></Node>
<StgValue><ssdm name="carry_8"/></StgValue>
</operation>

<operation id="2287" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:21  %p_Result_40 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_56, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="2288" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:22  %Range2_all_ones_15 = icmp eq i2 %p_Result_40, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="2289" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:23  %p_Result_41 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_56, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="2290" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:24  %Range1_all_ones_15 = icmp eq i3 %p_Result_41, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="2291" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:25  %Range1_all_zeros_15 = icmp eq i3 %p_Result_41, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="2292" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:92  %tmp_431_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_181, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_431_1"/></StgValue>
</operation>

<operation id="2293" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:93  %tmp_431_1_cast = sext i14 %tmp_431_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_431_1_cast"/></StgValue>
</operation>

<operation id="2294" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:94  %tmp_432_1 = sext i16 %rr_0_V_147 to i17

]]></Node>
<StgValue><ssdm name="tmp_432_1"/></StgValue>
</operation>

<operation id="2295" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:95  %p_Val2_141_1 = add i17 %tmp_432_1, %tmp_431_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_141_1"/></StgValue>
</operation>

<operation id="2296" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:96  %tmp_1836 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1836"/></StgValue>
</operation>

<operation id="2297" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:97  %p_Val2_142_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_142_1"/></StgValue>
</operation>

<operation id="2298" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:99  %tmp_435_1 = zext i1 %tmp_1837 to i8

]]></Node>
<StgValue><ssdm name="tmp_435_1"/></StgValue>
</operation>

<operation id="2299" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:100  %tmp_1838 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1838"/></StgValue>
</operation>

<operation id="2300" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:101  %p_Val2_143_1 = add i8 %tmp_435_1, %p_Val2_142_1

]]></Node>
<StgValue><ssdm name="p_Val2_143_1"/></StgValue>
</operation>

<operation id="2301" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:102  %tmp_1839 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1839"/></StgValue>
</operation>

<operation id="2302" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:103  %tmp_443_1 = xor i1 %tmp_1839, true

]]></Node>
<StgValue><ssdm name="tmp_443_1"/></StgValue>
</operation>

<operation id="2303" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:104  %carry_41_1 = and i1 %tmp_1838, %tmp_443_1

]]></Node>
<StgValue><ssdm name="carry_41_1"/></StgValue>
</operation>

<operation id="2304" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:106  %p_Result_298_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_298_1"/></StgValue>
</operation>

<operation id="2305" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:107  %Range2_all_ones_15_1 = icmp eq i2 %p_Result_298_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15_1"/></StgValue>
</operation>

<operation id="2306" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:108  %p_Result_299_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_299_1"/></StgValue>
</operation>

<operation id="2307" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:109  %Range1_all_ones_15_1 = icmp eq i3 %p_Result_299_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15_1"/></StgValue>
</operation>

<operation id="2308" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:110  %Range1_all_zeros_15_1 = icmp eq i3 %p_Result_299_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15_1"/></StgValue>
</operation>

<operation id="2309" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:177  %tmp_431_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_183, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_431_2"/></StgValue>
</operation>

<operation id="2310" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:178  %tmp_431_2_cast = sext i14 %tmp_431_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_431_2_cast"/></StgValue>
</operation>

<operation id="2311" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:179  %tmp_432_2 = sext i16 %rr_0_V_148 to i17

]]></Node>
<StgValue><ssdm name="tmp_432_2"/></StgValue>
</operation>

<operation id="2312" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:180  %p_Val2_141_2 = add i17 %tmp_432_2, %tmp_431_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_141_2"/></StgValue>
</operation>

<operation id="2313" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:181  %tmp_1846 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1846"/></StgValue>
</operation>

<operation id="2314" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:182  %p_Val2_142_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_142_2"/></StgValue>
</operation>

<operation id="2315" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:184  %tmp_435_2 = zext i1 %tmp_1847 to i8

]]></Node>
<StgValue><ssdm name="tmp_435_2"/></StgValue>
</operation>

<operation id="2316" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:185  %tmp_1848 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1848"/></StgValue>
</operation>

<operation id="2317" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:186  %p_Val2_143_2 = add i8 %tmp_435_2, %p_Val2_142_2

]]></Node>
<StgValue><ssdm name="p_Val2_143_2"/></StgValue>
</operation>

<operation id="2318" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:187  %tmp_1849 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1849"/></StgValue>
</operation>

<operation id="2319" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:188  %tmp_443_2 = xor i1 %tmp_1849, true

]]></Node>
<StgValue><ssdm name="tmp_443_2"/></StgValue>
</operation>

<operation id="2320" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:189  %carry_41_2 = and i1 %tmp_1848, %tmp_443_2

]]></Node>
<StgValue><ssdm name="carry_41_2"/></StgValue>
</operation>

<operation id="2321" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:191  %p_Result_298_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_298_2"/></StgValue>
</operation>

<operation id="2322" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:192  %Range2_all_ones_15_2 = icmp eq i2 %p_Result_298_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15_2"/></StgValue>
</operation>

<operation id="2323" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:193  %p_Result_299_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_299_2"/></StgValue>
</operation>

<operation id="2324" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:194  %Range1_all_ones_15_2 = icmp eq i3 %p_Result_299_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15_2"/></StgValue>
</operation>

<operation id="2325" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:195  %Range1_all_zeros_15_2 = icmp eq i3 %p_Result_299_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15_2"/></StgValue>
</operation>

<operation id="2326" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:262  %tmp_431_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_185, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_431_3"/></StgValue>
</operation>

<operation id="2327" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:263  %tmp_431_3_cast = sext i14 %tmp_431_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_431_3_cast"/></StgValue>
</operation>

<operation id="2328" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:264  %tmp_432_3 = sext i16 %rr_0_V_149 to i17

]]></Node>
<StgValue><ssdm name="tmp_432_3"/></StgValue>
</operation>

<operation id="2329" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:265  %p_Val2_141_3 = add i17 %tmp_432_3, %tmp_431_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_141_3"/></StgValue>
</operation>

<operation id="2330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:266  %tmp_1856 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1856"/></StgValue>
</operation>

<operation id="2331" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:267  %p_Val2_142_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_142_3"/></StgValue>
</operation>

<operation id="2332" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:269  %tmp_435_3 = zext i1 %tmp_1857 to i8

]]></Node>
<StgValue><ssdm name="tmp_435_3"/></StgValue>
</operation>

<operation id="2333" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:270  %tmp_1858 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1858"/></StgValue>
</operation>

<operation id="2334" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:271  %p_Val2_143_3 = add i8 %tmp_435_3, %p_Val2_142_3

]]></Node>
<StgValue><ssdm name="p_Val2_143_3"/></StgValue>
</operation>

<operation id="2335" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:272  %tmp_1859 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1859"/></StgValue>
</operation>

<operation id="2336" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:273  %tmp_443_3 = xor i1 %tmp_1859, true

]]></Node>
<StgValue><ssdm name="tmp_443_3"/></StgValue>
</operation>

<operation id="2337" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:274  %carry_41_3 = and i1 %tmp_1858, %tmp_443_3

]]></Node>
<StgValue><ssdm name="carry_41_3"/></StgValue>
</operation>

<operation id="2338" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:276  %p_Result_298_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_298_3"/></StgValue>
</operation>

<operation id="2339" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:277  %Range2_all_ones_15_3 = icmp eq i2 %p_Result_298_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15_3"/></StgValue>
</operation>

<operation id="2340" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:278  %p_Result_299_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_299_3"/></StgValue>
</operation>

<operation id="2341" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:279  %Range1_all_ones_15_3 = icmp eq i3 %p_Result_299_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15_3"/></StgValue>
</operation>

<operation id="2342" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:280  %Range1_all_zeros_15_3 = icmp eq i3 %p_Result_299_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15_3"/></StgValue>
</operation>

<operation id="2343" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:347  %tmp_431_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_187, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_431_4"/></StgValue>
</operation>

<operation id="2344" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:348  %tmp_431_4_cast = sext i14 %tmp_431_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_431_4_cast"/></StgValue>
</operation>

<operation id="2345" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:349  %tmp_432_4 = sext i16 %rr_0_V_150 to i17

]]></Node>
<StgValue><ssdm name="tmp_432_4"/></StgValue>
</operation>

<operation id="2346" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:350  %p_Val2_141_4 = add i17 %tmp_432_4, %tmp_431_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_141_4"/></StgValue>
</operation>

<operation id="2347" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:351  %tmp_1866 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1866"/></StgValue>
</operation>

<operation id="2348" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:352  %p_Val2_142_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_142_4"/></StgValue>
</operation>

<operation id="2349" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:354  %tmp_435_4 = zext i1 %tmp_1867 to i8

]]></Node>
<StgValue><ssdm name="tmp_435_4"/></StgValue>
</operation>

<operation id="2350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:355  %tmp_1868 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1868"/></StgValue>
</operation>

<operation id="2351" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:356  %p_Val2_143_4 = add i8 %tmp_435_4, %p_Val2_142_4

]]></Node>
<StgValue><ssdm name="p_Val2_143_4"/></StgValue>
</operation>

<operation id="2352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:357  %tmp_1869 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1869"/></StgValue>
</operation>

<operation id="2353" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:358  %tmp_443_4 = xor i1 %tmp_1869, true

]]></Node>
<StgValue><ssdm name="tmp_443_4"/></StgValue>
</operation>

<operation id="2354" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:359  %carry_41_4 = and i1 %tmp_1868, %tmp_443_4

]]></Node>
<StgValue><ssdm name="carry_41_4"/></StgValue>
</operation>

<operation id="2355" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:361  %p_Result_298_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_298_4"/></StgValue>
</operation>

<operation id="2356" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:362  %Range2_all_ones_15_4 = icmp eq i2 %p_Result_298_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15_4"/></StgValue>
</operation>

<operation id="2357" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:363  %p_Result_299_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_299_4"/></StgValue>
</operation>

<operation id="2358" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:364  %Range1_all_ones_15_4 = icmp eq i3 %p_Result_299_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15_4"/></StgValue>
</operation>

<operation id="2359" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:365  %Range1_all_zeros_15_4 = icmp eq i3 %p_Result_299_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15_4"/></StgValue>
</operation>

<operation id="2360" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:432  %tmp_431_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_189, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_431_5"/></StgValue>
</operation>

<operation id="2361" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:433  %tmp_431_5_cast = sext i14 %tmp_431_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_431_5_cast"/></StgValue>
</operation>

<operation id="2362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:434  %tmp_432_5 = sext i16 %rr_0_V_151 to i17

]]></Node>
<StgValue><ssdm name="tmp_432_5"/></StgValue>
</operation>

<operation id="2363" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:435  %p_Val2_141_5 = add i17 %tmp_432_5, %tmp_431_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_141_5"/></StgValue>
</operation>

<operation id="2364" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:436  %tmp_1876 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1876"/></StgValue>
</operation>

<operation id="2365" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:437  %p_Val2_142_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_142_5"/></StgValue>
</operation>

<operation id="2366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:439  %tmp_435_5 = zext i1 %tmp_1877 to i8

]]></Node>
<StgValue><ssdm name="tmp_435_5"/></StgValue>
</operation>

<operation id="2367" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:440  %tmp_1878 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1878"/></StgValue>
</operation>

<operation id="2368" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:441  %p_Val2_143_5 = add i8 %tmp_435_5, %p_Val2_142_5

]]></Node>
<StgValue><ssdm name="p_Val2_143_5"/></StgValue>
</operation>

<operation id="2369" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:442  %tmp_1879 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1879"/></StgValue>
</operation>

<operation id="2370" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:443  %tmp_443_5 = xor i1 %tmp_1879, true

]]></Node>
<StgValue><ssdm name="tmp_443_5"/></StgValue>
</operation>

<operation id="2371" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:444  %carry_41_5 = and i1 %tmp_1878, %tmp_443_5

]]></Node>
<StgValue><ssdm name="carry_41_5"/></StgValue>
</operation>

<operation id="2372" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:446  %p_Result_298_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_298_5"/></StgValue>
</operation>

<operation id="2373" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:447  %Range2_all_ones_15_5 = icmp eq i2 %p_Result_298_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15_5"/></StgValue>
</operation>

<operation id="2374" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:448  %p_Result_299_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_299_5"/></StgValue>
</operation>

<operation id="2375" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:449  %Range1_all_ones_15_5 = icmp eq i3 %p_Result_299_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15_5"/></StgValue>
</operation>

<operation id="2376" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:450  %Range1_all_zeros_15_5 = icmp eq i3 %p_Result_299_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2377" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:20  %tmp_1830 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1830"/></StgValue>
</operation>

<operation id="2378" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:26  %deleted_zeros_15 = select i1 %carry_8, i1 %Range1_all_ones_15, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="2379" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:27  %tmp_222 = xor i1 %tmp_1830, true

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2380" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:28  %p_41_i_i7 = and i1 %Range2_all_ones_15, %tmp_222

]]></Node>
<StgValue><ssdm name="p_41_i_i7"/></StgValue>
</operation>

<operation id="2381" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:29  %deleted_ones_15 = select i1 %carry_8, i1 %p_41_i_i7, i1 %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="deleted_ones_15"/></StgValue>
</operation>

<operation id="2382" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:30  %p_38_i_i7 = and i1 %carry_8, %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="p_38_i_i7"/></StgValue>
</operation>

<operation id="2383" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:31  %p_not_i_i6 = xor i1 %deleted_zeros_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6"/></StgValue>
</operation>

<operation id="2384" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:32  %brmerge_i_i4 = or i1 %tmp_1829, %p_not_i_i6

]]></Node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="2385" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:33  %tmp_223 = xor i1 %tmp_1826, true

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2386" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:34  %overflow_25 = and i1 %brmerge_i_i4, %tmp_223

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="2387" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:35  %brmerge40_demorgan_i_291 = and i1 %tmp_1829, %deleted_ones_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_291"/></StgValue>
</operation>

<operation id="2388" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:36  %tmp73_demorgan = or i1 %p_38_i_i7, %brmerge40_demorgan_i_291

]]></Node>
<StgValue><ssdm name="tmp73_demorgan"/></StgValue>
</operation>

<operation id="2389" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:37  %tmp73 = xor i1 %tmp73_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="2390" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:38  %underflow_25 = and i1 %tmp_1826, %tmp73

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="2391" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:39  %brmerge_i_i_i6 = or i1 %underflow_25, %overflow_25

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6"/></StgValue>
</operation>

<operation id="2392" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="carry_41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:105  %tmp_1840 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1840"/></StgValue>
</operation>

<operation id="2393" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:111  %deleted_zeros_15_1 = select i1 %carry_41_1, i1 %Range1_all_ones_15_1, i1 %Range1_all_zeros_15_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_15_1"/></StgValue>
</operation>

<operation id="2394" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="carry_41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:112  %tmp_457_1 = xor i1 %tmp_1840, true

]]></Node>
<StgValue><ssdm name="tmp_457_1"/></StgValue>
</operation>

<operation id="2395" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="carry_41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:113  %p_41_i_i7_1 = and i1 %Range2_all_ones_15_1, %tmp_457_1

]]></Node>
<StgValue><ssdm name="p_41_i_i7_1"/></StgValue>
</operation>

<operation id="2396" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:114  %deleted_ones_15_1 = select i1 %carry_41_1, i1 %p_41_i_i7_1, i1 %Range1_all_ones_15_1

]]></Node>
<StgValue><ssdm name="deleted_ones_15_1"/></StgValue>
</operation>

<operation id="2397" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:115  %p_38_i_i7_1 = and i1 %carry_41_1, %Range1_all_ones_15_1

]]></Node>
<StgValue><ssdm name="p_38_i_i7_1"/></StgValue>
</operation>

<operation id="2398" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:116  %p_not_i_i6_1 = xor i1 %deleted_zeros_15_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_1"/></StgValue>
</operation>

<operation id="2399" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:117  %brmerge_i_i12_1 = or i1 %tmp_1839, %p_not_i_i6_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i12_1"/></StgValue>
</operation>

<operation id="2400" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:118  %tmp_461_1 = xor i1 %tmp_1836, true

]]></Node>
<StgValue><ssdm name="tmp_461_1"/></StgValue>
</operation>

<operation id="2401" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:119  %overflow_25_1 = and i1 %brmerge_i_i12_1, %tmp_461_1

]]></Node>
<StgValue><ssdm name="overflow_25_1"/></StgValue>
</operation>

<operation id="2402" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:120  %brmerge40_demorgan_i_293 = and i1 %tmp_1839, %deleted_ones_15_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_293"/></StgValue>
</operation>

<operation id="2403" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:121  %tmp77_demorgan = or i1 %p_38_i_i7_1, %brmerge40_demorgan_i_293

]]></Node>
<StgValue><ssdm name="tmp77_demorgan"/></StgValue>
</operation>

<operation id="2404" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:122  %tmp77 = xor i1 %tmp77_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="2405" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:123  %underflow_25_1 = and i1 %tmp_1836, %tmp77

]]></Node>
<StgValue><ssdm name="underflow_25_1"/></StgValue>
</operation>

<operation id="2406" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:124  %brmerge_i_i_i6_1 = or i1 %underflow_25_1, %overflow_25_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_1"/></StgValue>
</operation>

<operation id="2407" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="carry_41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:190  %tmp_1850 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1850"/></StgValue>
</operation>

<operation id="2408" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:196  %deleted_zeros_15_2 = select i1 %carry_41_2, i1 %Range1_all_ones_15_2, i1 %Range1_all_zeros_15_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_15_2"/></StgValue>
</operation>

<operation id="2409" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="carry_41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:197  %tmp_457_2 = xor i1 %tmp_1850, true

]]></Node>
<StgValue><ssdm name="tmp_457_2"/></StgValue>
</operation>

<operation id="2410" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="carry_41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:198  %p_41_i_i7_2 = and i1 %Range2_all_ones_15_2, %tmp_457_2

]]></Node>
<StgValue><ssdm name="p_41_i_i7_2"/></StgValue>
</operation>

<operation id="2411" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:199  %deleted_ones_15_2 = select i1 %carry_41_2, i1 %p_41_i_i7_2, i1 %Range1_all_ones_15_2

]]></Node>
<StgValue><ssdm name="deleted_ones_15_2"/></StgValue>
</operation>

<operation id="2412" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:200  %p_38_i_i7_2 = and i1 %carry_41_2, %Range1_all_ones_15_2

]]></Node>
<StgValue><ssdm name="p_38_i_i7_2"/></StgValue>
</operation>

<operation id="2413" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:201  %p_not_i_i6_2 = xor i1 %deleted_zeros_15_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_2"/></StgValue>
</operation>

<operation id="2414" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:202  %brmerge_i_i12_2 = or i1 %tmp_1849, %p_not_i_i6_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i12_2"/></StgValue>
</operation>

<operation id="2415" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:203  %tmp_461_2 = xor i1 %tmp_1846, true

]]></Node>
<StgValue><ssdm name="tmp_461_2"/></StgValue>
</operation>

<operation id="2416" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:204  %overflow_25_2 = and i1 %brmerge_i_i12_2, %tmp_461_2

]]></Node>
<StgValue><ssdm name="overflow_25_2"/></StgValue>
</operation>

<operation id="2417" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:205  %brmerge40_demorgan_i_295 = and i1 %tmp_1849, %deleted_ones_15_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_295"/></StgValue>
</operation>

<operation id="2418" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:206  %tmp81_demorgan = or i1 %p_38_i_i7_2, %brmerge40_demorgan_i_295

]]></Node>
<StgValue><ssdm name="tmp81_demorgan"/></StgValue>
</operation>

<operation id="2419" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:207  %tmp81 = xor i1 %tmp81_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="2420" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:208  %underflow_25_2 = and i1 %tmp_1846, %tmp81

]]></Node>
<StgValue><ssdm name="underflow_25_2"/></StgValue>
</operation>

<operation id="2421" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:209  %brmerge_i_i_i6_2 = or i1 %underflow_25_2, %overflow_25_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_2"/></StgValue>
</operation>

<operation id="2422" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="carry_41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:275  %tmp_1860 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1860"/></StgValue>
</operation>

<operation id="2423" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:281  %deleted_zeros_15_3 = select i1 %carry_41_3, i1 %Range1_all_ones_15_3, i1 %Range1_all_zeros_15_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_15_3"/></StgValue>
</operation>

<operation id="2424" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="carry_41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:282  %tmp_457_3 = xor i1 %tmp_1860, true

]]></Node>
<StgValue><ssdm name="tmp_457_3"/></StgValue>
</operation>

<operation id="2425" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="carry_41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:283  %p_41_i_i7_3 = and i1 %Range2_all_ones_15_3, %tmp_457_3

]]></Node>
<StgValue><ssdm name="p_41_i_i7_3"/></StgValue>
</operation>

<operation id="2426" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:284  %deleted_ones_15_3 = select i1 %carry_41_3, i1 %p_41_i_i7_3, i1 %Range1_all_ones_15_3

]]></Node>
<StgValue><ssdm name="deleted_ones_15_3"/></StgValue>
</operation>

<operation id="2427" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:285  %p_38_i_i7_3 = and i1 %carry_41_3, %Range1_all_ones_15_3

]]></Node>
<StgValue><ssdm name="p_38_i_i7_3"/></StgValue>
</operation>

<operation id="2428" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:286  %p_not_i_i6_3 = xor i1 %deleted_zeros_15_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_3"/></StgValue>
</operation>

<operation id="2429" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:287  %brmerge_i_i12_3 = or i1 %tmp_1859, %p_not_i_i6_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i12_3"/></StgValue>
</operation>

<operation id="2430" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:288  %tmp_461_3 = xor i1 %tmp_1856, true

]]></Node>
<StgValue><ssdm name="tmp_461_3"/></StgValue>
</operation>

<operation id="2431" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:289  %overflow_25_3 = and i1 %brmerge_i_i12_3, %tmp_461_3

]]></Node>
<StgValue><ssdm name="overflow_25_3"/></StgValue>
</operation>

<operation id="2432" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:290  %brmerge40_demorgan_i_297 = and i1 %tmp_1859, %deleted_ones_15_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_297"/></StgValue>
</operation>

<operation id="2433" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:291  %tmp85_demorgan = or i1 %p_38_i_i7_3, %brmerge40_demorgan_i_297

]]></Node>
<StgValue><ssdm name="tmp85_demorgan"/></StgValue>
</operation>

<operation id="2434" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:292  %tmp85 = xor i1 %tmp85_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="2435" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:293  %underflow_25_3 = and i1 %tmp_1856, %tmp85

]]></Node>
<StgValue><ssdm name="underflow_25_3"/></StgValue>
</operation>

<operation id="2436" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:294  %brmerge_i_i_i6_3 = or i1 %underflow_25_3, %overflow_25_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_3"/></StgValue>
</operation>

<operation id="2437" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="carry_41_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:360  %tmp_1870 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1870"/></StgValue>
</operation>

<operation id="2438" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:366  %deleted_zeros_15_4 = select i1 %carry_41_4, i1 %Range1_all_ones_15_4, i1 %Range1_all_zeros_15_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_15_4"/></StgValue>
</operation>

<operation id="2439" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="carry_41_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:367  %tmp_457_4 = xor i1 %tmp_1870, true

]]></Node>
<StgValue><ssdm name="tmp_457_4"/></StgValue>
</operation>

<operation id="2440" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="carry_41_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:368  %p_41_i_i7_4 = and i1 %Range2_all_ones_15_4, %tmp_457_4

]]></Node>
<StgValue><ssdm name="p_41_i_i7_4"/></StgValue>
</operation>

<operation id="2441" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:369  %deleted_ones_15_4 = select i1 %carry_41_4, i1 %p_41_i_i7_4, i1 %Range1_all_ones_15_4

]]></Node>
<StgValue><ssdm name="deleted_ones_15_4"/></StgValue>
</operation>

<operation id="2442" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:370  %p_38_i_i7_4 = and i1 %carry_41_4, %Range1_all_ones_15_4

]]></Node>
<StgValue><ssdm name="p_38_i_i7_4"/></StgValue>
</operation>

<operation id="2443" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:371  %p_not_i_i6_4 = xor i1 %deleted_zeros_15_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_4"/></StgValue>
</operation>

<operation id="2444" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:372  %brmerge_i_i12_4 = or i1 %tmp_1869, %p_not_i_i6_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i12_4"/></StgValue>
</operation>

<operation id="2445" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:373  %tmp_461_4 = xor i1 %tmp_1866, true

]]></Node>
<StgValue><ssdm name="tmp_461_4"/></StgValue>
</operation>

<operation id="2446" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:374  %overflow_25_4 = and i1 %brmerge_i_i12_4, %tmp_461_4

]]></Node>
<StgValue><ssdm name="overflow_25_4"/></StgValue>
</operation>

<operation id="2447" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:375  %brmerge40_demorgan_i_299 = and i1 %tmp_1869, %deleted_ones_15_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_299"/></StgValue>
</operation>

<operation id="2448" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:376  %tmp89_demorgan = or i1 %p_38_i_i7_4, %brmerge40_demorgan_i_299

]]></Node>
<StgValue><ssdm name="tmp89_demorgan"/></StgValue>
</operation>

<operation id="2449" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:377  %tmp89 = xor i1 %tmp89_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="2450" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:378  %underflow_25_4 = and i1 %tmp_1866, %tmp89

]]></Node>
<StgValue><ssdm name="underflow_25_4"/></StgValue>
</operation>

<operation id="2451" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:379  %brmerge_i_i_i6_4 = or i1 %underflow_25_4, %overflow_25_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_4"/></StgValue>
</operation>

<operation id="2452" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="carry_41_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:445  %tmp_1880 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1880"/></StgValue>
</operation>

<operation id="2453" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:451  %deleted_zeros_15_5 = select i1 %carry_41_5, i1 %Range1_all_ones_15_5, i1 %Range1_all_zeros_15_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_15_5"/></StgValue>
</operation>

<operation id="2454" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="carry_41_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:452  %tmp_457_5 = xor i1 %tmp_1880, true

]]></Node>
<StgValue><ssdm name="tmp_457_5"/></StgValue>
</operation>

<operation id="2455" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="carry_41_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:453  %p_41_i_i7_5 = and i1 %Range2_all_ones_15_5, %tmp_457_5

]]></Node>
<StgValue><ssdm name="p_41_i_i7_5"/></StgValue>
</operation>

<operation id="2456" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:454  %deleted_ones_15_5 = select i1 %carry_41_5, i1 %p_41_i_i7_5, i1 %Range1_all_ones_15_5

]]></Node>
<StgValue><ssdm name="deleted_ones_15_5"/></StgValue>
</operation>

<operation id="2457" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:455  %p_38_i_i7_5 = and i1 %carry_41_5, %Range1_all_ones_15_5

]]></Node>
<StgValue><ssdm name="p_38_i_i7_5"/></StgValue>
</operation>

<operation id="2458" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:456  %p_not_i_i6_5 = xor i1 %deleted_zeros_15_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_5"/></StgValue>
</operation>

<operation id="2459" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:457  %brmerge_i_i12_5 = or i1 %tmp_1879, %p_not_i_i6_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i12_5"/></StgValue>
</operation>

<operation id="2460" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:458  %tmp_461_5 = xor i1 %tmp_1876, true

]]></Node>
<StgValue><ssdm name="tmp_461_5"/></StgValue>
</operation>

<operation id="2461" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:459  %overflow_25_5 = and i1 %brmerge_i_i12_5, %tmp_461_5

]]></Node>
<StgValue><ssdm name="overflow_25_5"/></StgValue>
</operation>

<operation id="2462" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:460  %brmerge40_demorgan_i_301 = and i1 %tmp_1879, %deleted_ones_15_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_301"/></StgValue>
</operation>

<operation id="2463" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:461  %tmp93_demorgan = or i1 %p_38_i_i7_5, %brmerge40_demorgan_i_301

]]></Node>
<StgValue><ssdm name="tmp93_demorgan"/></StgValue>
</operation>

<operation id="2464" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:462  %tmp93 = xor i1 %tmp93_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2465" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:463  %underflow_25_5 = and i1 %tmp_1876, %tmp93

]]></Node>
<StgValue><ssdm name="underflow_25_5"/></StgValue>
</operation>

<operation id="2466" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:464  %brmerge_i_i_i6_5 = or i1 %underflow_25_5, %overflow_25_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2467" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:40  %tmp74 = or i1 %brmerge40_demorgan_i_291, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="2468" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:41  %underflow_25_not = or i1 %tmp74, %p_38_i_i7

]]></Node>
<StgValue><ssdm name="underflow_25_not"/></StgValue>
</operation>

<operation id="2469" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:42  %p_Val2_143_mux = select i1 %brmerge_i_i_i6, i8 127, i8 %p_Val2_58

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux"/></StgValue>
</operation>

<operation id="2470" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:43  %p_Val2_9 = select i1 %underflow_25, i8 -128, i8 %p_Val2_58

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="2471" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:44  %this_assign_65_1 = select i1 %underflow_25_not, i8 %p_Val2_143_mux, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="this_assign_65_1"/></StgValue>
</operation>

<operation id="2472" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:45  store i8 %this_assign_65_1, i8* %ShuffleConvs_1_Downs_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2473" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:125  %tmp78 = or i1 %brmerge40_demorgan_i_293, %tmp_461_1

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="2474" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:126  %underflow_25_not_1 = or i1 %tmp78, %p_38_i_i7_1

]]></Node>
<StgValue><ssdm name="underflow_25_not_1"/></StgValue>
</operation>

<operation id="2475" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:127  %p_Val2_143_mux_1 = select i1 %brmerge_i_i_i6_1, i8 127, i8 %p_Val2_143_1

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux_1"/></StgValue>
</operation>

<operation id="2476" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:128  %p_Val2_143_1_412 = select i1 %underflow_25_1, i8 -128, i8 %p_Val2_143_1

]]></Node>
<StgValue><ssdm name="p_Val2_143_1_412"/></StgValue>
</operation>

<operation id="2477" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:129  %this_assign_65_1_1 = select i1 %underflow_25_not_1, i8 %p_Val2_143_mux_1, i8 %p_Val2_143_1_412

]]></Node>
<StgValue><ssdm name="this_assign_65_1_1"/></StgValue>
</operation>

<operation id="2478" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:130  store i8 %this_assign_65_1_1, i8* %ShuffleConvs_1_Downs_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2479" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:210  %tmp82 = or i1 %brmerge40_demorgan_i_295, %tmp_461_2

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="2480" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:211  %underflow_25_not_2 = or i1 %tmp82, %p_38_i_i7_2

]]></Node>
<StgValue><ssdm name="underflow_25_not_2"/></StgValue>
</operation>

<operation id="2481" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:212  %p_Val2_143_mux_2 = select i1 %brmerge_i_i_i6_2, i8 127, i8 %p_Val2_143_2

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux_2"/></StgValue>
</operation>

<operation id="2482" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:213  %p_Val2_143_2_414 = select i1 %underflow_25_2, i8 -128, i8 %p_Val2_143_2

]]></Node>
<StgValue><ssdm name="p_Val2_143_2_414"/></StgValue>
</operation>

<operation id="2483" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:214  %this_assign_65_1_2 = select i1 %underflow_25_not_2, i8 %p_Val2_143_mux_2, i8 %p_Val2_143_2_414

]]></Node>
<StgValue><ssdm name="this_assign_65_1_2"/></StgValue>
</operation>

<operation id="2484" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:215  store i8 %this_assign_65_1_2, i8* %ShuffleConvs_1_Downs_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2485" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:295  %tmp86 = or i1 %brmerge40_demorgan_i_297, %tmp_461_3

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="2486" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:296  %underflow_25_not_3 = or i1 %tmp86, %p_38_i_i7_3

]]></Node>
<StgValue><ssdm name="underflow_25_not_3"/></StgValue>
</operation>

<operation id="2487" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:297  %p_Val2_143_mux_3 = select i1 %brmerge_i_i_i6_3, i8 127, i8 %p_Val2_143_3

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux_3"/></StgValue>
</operation>

<operation id="2488" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:298  %p_Val2_143_3_416 = select i1 %underflow_25_3, i8 -128, i8 %p_Val2_143_3

]]></Node>
<StgValue><ssdm name="p_Val2_143_3_416"/></StgValue>
</operation>

<operation id="2489" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:299  %this_assign_65_1_3 = select i1 %underflow_25_not_3, i8 %p_Val2_143_mux_3, i8 %p_Val2_143_3_416

]]></Node>
<StgValue><ssdm name="this_assign_65_1_3"/></StgValue>
</operation>

<operation id="2490" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:300  store i8 %this_assign_65_1_3, i8* %ShuffleConvs_1_Downs_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2491" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:380  %tmp90 = or i1 %brmerge40_demorgan_i_299, %tmp_461_4

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="2492" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:381  %underflow_25_not_4 = or i1 %tmp90, %p_38_i_i7_4

]]></Node>
<StgValue><ssdm name="underflow_25_not_4"/></StgValue>
</operation>

<operation id="2493" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:382  %p_Val2_143_mux_4 = select i1 %brmerge_i_i_i6_4, i8 127, i8 %p_Val2_143_4

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux_4"/></StgValue>
</operation>

<operation id="2494" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:383  %p_Val2_143_4_418 = select i1 %underflow_25_4, i8 -128, i8 %p_Val2_143_4

]]></Node>
<StgValue><ssdm name="p_Val2_143_4_418"/></StgValue>
</operation>

<operation id="2495" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:384  %this_assign_65_1_4 = select i1 %underflow_25_not_4, i8 %p_Val2_143_mux_4, i8 %p_Val2_143_4_418

]]></Node>
<StgValue><ssdm name="this_assign_65_1_4"/></StgValue>
</operation>

<operation id="2496" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:385  store i8 %this_assign_65_1_4, i8* %ShuffleConvs_1_Downs_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2497" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:465  %tmp94 = or i1 %brmerge40_demorgan_i_301, %tmp_461_5

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2498" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:466  %underflow_25_not_5 = or i1 %tmp94, %p_38_i_i7_5

]]></Node>
<StgValue><ssdm name="underflow_25_not_5"/></StgValue>
</operation>

<operation id="2499" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:467  %p_Val2_143_mux_5 = select i1 %brmerge_i_i_i6_5, i8 127, i8 %p_Val2_143_5

]]></Node>
<StgValue><ssdm name="p_Val2_143_mux_5"/></StgValue>
</operation>

<operation id="2500" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:468  %p_Val2_143_5_420 = select i1 %underflow_25_5, i8 -128, i8 %p_Val2_143_5

]]></Node>
<StgValue><ssdm name="p_Val2_143_5_420"/></StgValue>
</operation>

<operation id="2501" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:469  %this_assign_65_1_5 = select i1 %underflow_25_not_5, i8 %p_Val2_143_mux_5, i8 %p_Val2_143_5_420

]]></Node>
<StgValue><ssdm name="this_assign_65_1_5"/></StgValue>
</operation>

<operation id="2502" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:470  store i8 %this_assign_65_1_5, i8* %ShuffleConvs_1_Downs_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2503" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:46  %ShuffleConvs_1_Downs_180 = load i8* %ShuffleConvs_1_Downs_176, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_180"/></StgValue>
</operation>

<operation id="2504" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:131  %ShuffleConvs_1_Downs_182 = load i8* %ShuffleConvs_1_Downs_178, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_182"/></StgValue>
</operation>

<operation id="2505" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:216  %ShuffleConvs_1_Downs_184 = load i8* %ShuffleConvs_1_Downs_168, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_184"/></StgValue>
</operation>

<operation id="2506" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:301  %ShuffleConvs_1_Downs_186 = load i8* %ShuffleConvs_1_Downs_170, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_186"/></StgValue>
</operation>

<operation id="2507" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:386  %ShuffleConvs_1_Downs_188 = load i8* %ShuffleConvs_1_Downs_174, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_188"/></StgValue>
</operation>

<operation id="2508" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:471  %ShuffleConvs_1_Downs_190 = load i8* %ShuffleConvs_1_Downs_172, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_190"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2509" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:46  %ShuffleConvs_1_Downs_180 = load i8* %ShuffleConvs_1_Downs_176, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_180"/></StgValue>
</operation>

<operation id="2510" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:131  %ShuffleConvs_1_Downs_182 = load i8* %ShuffleConvs_1_Downs_178, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_182"/></StgValue>
</operation>

<operation id="2511" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:216  %ShuffleConvs_1_Downs_184 = load i8* %ShuffleConvs_1_Downs_168, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_184"/></StgValue>
</operation>

<operation id="2512" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:301  %ShuffleConvs_1_Downs_186 = load i8* %ShuffleConvs_1_Downs_170, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_186"/></StgValue>
</operation>

<operation id="2513" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:386  %ShuffleConvs_1_Downs_188 = load i8* %ShuffleConvs_1_Downs_174, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_188"/></StgValue>
</operation>

<operation id="2514" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="8" op_0_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:471  %ShuffleConvs_1_Downs_190 = load i8* %ShuffleConvs_1_Downs_172, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_190"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2515" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:47  %tmp_224 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_180, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2516" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:48  %tmp_320_cast = sext i14 %tmp_224 to i17

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="2517" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:49  %tmp_225 = sext i16 %rr_1_V_146 to i17

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2518" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:50  %p_Val2_65 = add i17 %tmp_225, %tmp_320_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="2519" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:51  %tmp_1831 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1831"/></StgValue>
</operation>

<operation id="2520" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:52  %p_Val2_66 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="2521" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:54  %tmp_226 = zext i1 %tmp_1832 to i8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2522" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:55  %tmp_1833 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1833"/></StgValue>
</operation>

<operation id="2523" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:56  %p_Val2_67 = add i8 %tmp_226, %p_Val2_66

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="2524" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:57  %tmp_1834 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1834"/></StgValue>
</operation>

<operation id="2525" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:58  %tmp_227 = xor i1 %tmp_1834, true

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2526" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:59  %carry_9 = and i1 %tmp_1833, %tmp_227

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="2527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:61  %p_Result_42 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="2528" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:62  %Range2_all_ones_19 = icmp eq i2 %p_Result_42, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="2529" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:63  %p_Result_43 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="2530" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:64  %Range1_all_ones_19 = icmp eq i3 %p_Result_43, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19"/></StgValue>
</operation>

<operation id="2531" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:65  %Range1_all_zeros_19 = icmp eq i3 %p_Result_43, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="2532" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:132  %tmp_491_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_182, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_491_1"/></StgValue>
</operation>

<operation id="2533" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:133  %tmp_491_1_cast = sext i14 %tmp_491_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_491_1_cast"/></StgValue>
</operation>

<operation id="2534" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:134  %tmp_492_1 = sext i16 %rr_1_V_147 to i17

]]></Node>
<StgValue><ssdm name="tmp_492_1"/></StgValue>
</operation>

<operation id="2535" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:135  %p_Val2_161_1 = add i17 %tmp_492_1, %tmp_491_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_161_1"/></StgValue>
</operation>

<operation id="2536" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:136  %tmp_1841 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1841"/></StgValue>
</operation>

<operation id="2537" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:137  %p_Val2_162_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_162_1"/></StgValue>
</operation>

<operation id="2538" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:139  %tmp_495_1 = zext i1 %tmp_1842 to i8

]]></Node>
<StgValue><ssdm name="tmp_495_1"/></StgValue>
</operation>

<operation id="2539" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:140  %tmp_1843 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1843"/></StgValue>
</operation>

<operation id="2540" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:141  %p_Val2_163_1 = add i8 %tmp_495_1, %p_Val2_162_1

]]></Node>
<StgValue><ssdm name="p_Val2_163_1"/></StgValue>
</operation>

<operation id="2541" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:142  %tmp_1844 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1844"/></StgValue>
</operation>

<operation id="2542" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:143  %tmp_503_1 = xor i1 %tmp_1844, true

]]></Node>
<StgValue><ssdm name="tmp_503_1"/></StgValue>
</operation>

<operation id="2543" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:144  %carry_49_1 = and i1 %tmp_1843, %tmp_503_1

]]></Node>
<StgValue><ssdm name="carry_49_1"/></StgValue>
</operation>

<operation id="2544" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:146  %p_Result_300_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_300_1"/></StgValue>
</operation>

<operation id="2545" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:147  %Range2_all_ones_19_1 = icmp eq i2 %p_Result_300_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19_1"/></StgValue>
</operation>

<operation id="2546" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:148  %p_Result_301_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_301_1"/></StgValue>
</operation>

<operation id="2547" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:149  %Range1_all_ones_19_1 = icmp eq i3 %p_Result_301_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19_1"/></StgValue>
</operation>

<operation id="2548" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:150  %Range1_all_zeros_19_1 = icmp eq i3 %p_Result_301_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19_1"/></StgValue>
</operation>

<operation id="2549" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:217  %tmp_491_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_184, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_491_2"/></StgValue>
</operation>

<operation id="2550" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:218  %tmp_491_2_cast = sext i14 %tmp_491_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_491_2_cast"/></StgValue>
</operation>

<operation id="2551" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:219  %tmp_492_2 = sext i16 %rr_1_V_148 to i17

]]></Node>
<StgValue><ssdm name="tmp_492_2"/></StgValue>
</operation>

<operation id="2552" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:220  %p_Val2_161_2 = add i17 %tmp_492_2, %tmp_491_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_161_2"/></StgValue>
</operation>

<operation id="2553" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:221  %tmp_1851 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1851"/></StgValue>
</operation>

<operation id="2554" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:222  %p_Val2_162_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_162_2"/></StgValue>
</operation>

<operation id="2555" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:224  %tmp_495_2 = zext i1 %tmp_1852 to i8

]]></Node>
<StgValue><ssdm name="tmp_495_2"/></StgValue>
</operation>

<operation id="2556" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:225  %tmp_1853 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1853"/></StgValue>
</operation>

<operation id="2557" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:226  %p_Val2_163_2 = add i8 %tmp_495_2, %p_Val2_162_2

]]></Node>
<StgValue><ssdm name="p_Val2_163_2"/></StgValue>
</operation>

<operation id="2558" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:227  %tmp_1854 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1854"/></StgValue>
</operation>

<operation id="2559" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:228  %tmp_503_2 = xor i1 %tmp_1854, true

]]></Node>
<StgValue><ssdm name="tmp_503_2"/></StgValue>
</operation>

<operation id="2560" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:229  %carry_49_2 = and i1 %tmp_1853, %tmp_503_2

]]></Node>
<StgValue><ssdm name="carry_49_2"/></StgValue>
</operation>

<operation id="2561" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:231  %p_Result_300_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_300_2"/></StgValue>
</operation>

<operation id="2562" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:232  %Range2_all_ones_19_2 = icmp eq i2 %p_Result_300_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19_2"/></StgValue>
</operation>

<operation id="2563" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:233  %p_Result_301_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_301_2"/></StgValue>
</operation>

<operation id="2564" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:234  %Range1_all_ones_19_2 = icmp eq i3 %p_Result_301_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19_2"/></StgValue>
</operation>

<operation id="2565" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:235  %Range1_all_zeros_19_2 = icmp eq i3 %p_Result_301_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19_2"/></StgValue>
</operation>

<operation id="2566" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:302  %tmp_491_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_186, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_491_3"/></StgValue>
</operation>

<operation id="2567" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:303  %tmp_491_3_cast = sext i14 %tmp_491_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_491_3_cast"/></StgValue>
</operation>

<operation id="2568" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:304  %tmp_492_3 = sext i16 %rr_1_V_149 to i17

]]></Node>
<StgValue><ssdm name="tmp_492_3"/></StgValue>
</operation>

<operation id="2569" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:305  %p_Val2_161_3 = add i17 %tmp_492_3, %tmp_491_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_161_3"/></StgValue>
</operation>

<operation id="2570" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:306  %tmp_1861 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1861"/></StgValue>
</operation>

<operation id="2571" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:307  %p_Val2_162_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_162_3"/></StgValue>
</operation>

<operation id="2572" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:309  %tmp_495_3 = zext i1 %tmp_1862 to i8

]]></Node>
<StgValue><ssdm name="tmp_495_3"/></StgValue>
</operation>

<operation id="2573" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:310  %tmp_1863 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1863"/></StgValue>
</operation>

<operation id="2574" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:311  %p_Val2_163_3 = add i8 %tmp_495_3, %p_Val2_162_3

]]></Node>
<StgValue><ssdm name="p_Val2_163_3"/></StgValue>
</operation>

<operation id="2575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:312  %tmp_1864 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1864"/></StgValue>
</operation>

<operation id="2576" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:313  %tmp_503_3 = xor i1 %tmp_1864, true

]]></Node>
<StgValue><ssdm name="tmp_503_3"/></StgValue>
</operation>

<operation id="2577" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:314  %carry_49_3 = and i1 %tmp_1863, %tmp_503_3

]]></Node>
<StgValue><ssdm name="carry_49_3"/></StgValue>
</operation>

<operation id="2578" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:316  %p_Result_300_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_300_3"/></StgValue>
</operation>

<operation id="2579" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:317  %Range2_all_ones_19_3 = icmp eq i2 %p_Result_300_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19_3"/></StgValue>
</operation>

<operation id="2580" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:318  %p_Result_301_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_301_3"/></StgValue>
</operation>

<operation id="2581" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:319  %Range1_all_ones_19_3 = icmp eq i3 %p_Result_301_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19_3"/></StgValue>
</operation>

<operation id="2582" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:320  %Range1_all_zeros_19_3 = icmp eq i3 %p_Result_301_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19_3"/></StgValue>
</operation>

<operation id="2583" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:387  %tmp_491_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_188, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_491_4"/></StgValue>
</operation>

<operation id="2584" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:388  %tmp_491_4_cast = sext i14 %tmp_491_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_491_4_cast"/></StgValue>
</operation>

<operation id="2585" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:389  %tmp_492_4 = sext i16 %rr_1_V_150 to i17

]]></Node>
<StgValue><ssdm name="tmp_492_4"/></StgValue>
</operation>

<operation id="2586" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:390  %p_Val2_161_4 = add i17 %tmp_492_4, %tmp_491_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_161_4"/></StgValue>
</operation>

<operation id="2587" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:391  %tmp_1871 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1871"/></StgValue>
</operation>

<operation id="2588" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:392  %p_Val2_162_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_162_4"/></StgValue>
</operation>

<operation id="2589" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:394  %tmp_495_4 = zext i1 %tmp_1872 to i8

]]></Node>
<StgValue><ssdm name="tmp_495_4"/></StgValue>
</operation>

<operation id="2590" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:395  %tmp_1873 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1873"/></StgValue>
</operation>

<operation id="2591" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:396  %p_Val2_163_4 = add i8 %tmp_495_4, %p_Val2_162_4

]]></Node>
<StgValue><ssdm name="p_Val2_163_4"/></StgValue>
</operation>

<operation id="2592" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:397  %tmp_1874 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1874"/></StgValue>
</operation>

<operation id="2593" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:398  %tmp_503_4 = xor i1 %tmp_1874, true

]]></Node>
<StgValue><ssdm name="tmp_503_4"/></StgValue>
</operation>

<operation id="2594" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:399  %carry_49_4 = and i1 %tmp_1873, %tmp_503_4

]]></Node>
<StgValue><ssdm name="carry_49_4"/></StgValue>
</operation>

<operation id="2595" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:401  %p_Result_300_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_300_4"/></StgValue>
</operation>

<operation id="2596" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:402  %Range2_all_ones_19_4 = icmp eq i2 %p_Result_300_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19_4"/></StgValue>
</operation>

<operation id="2597" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:403  %p_Result_301_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_301_4"/></StgValue>
</operation>

<operation id="2598" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:404  %Range1_all_ones_19_4 = icmp eq i3 %p_Result_301_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19_4"/></StgValue>
</operation>

<operation id="2599" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:405  %Range1_all_zeros_19_4 = icmp eq i3 %p_Result_301_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19_4"/></StgValue>
</operation>

<operation id="2600" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:472  %tmp_491_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_190, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_491_5"/></StgValue>
</operation>

<operation id="2601" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:473  %tmp_491_5_cast = sext i14 %tmp_491_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_491_5_cast"/></StgValue>
</operation>

<operation id="2602" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:474  %tmp_492_5 = sext i16 %rr_1_V_151 to i17

]]></Node>
<StgValue><ssdm name="tmp_492_5"/></StgValue>
</operation>

<operation id="2603" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:475  %p_Val2_161_5 = add i17 %tmp_492_5, %tmp_491_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_161_5"/></StgValue>
</operation>

<operation id="2604" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:476  %tmp_1881 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1881"/></StgValue>
</operation>

<operation id="2605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:477  %p_Val2_162_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_162_5"/></StgValue>
</operation>

<operation id="2606" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:479  %tmp_495_5 = zext i1 %tmp_1882 to i8

]]></Node>
<StgValue><ssdm name="tmp_495_5"/></StgValue>
</operation>

<operation id="2607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:480  %tmp_1883 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1883"/></StgValue>
</operation>

<operation id="2608" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:481  %p_Val2_163_5 = add i8 %tmp_495_5, %p_Val2_162_5

]]></Node>
<StgValue><ssdm name="p_Val2_163_5"/></StgValue>
</operation>

<operation id="2609" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:482  %tmp_1884 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1884"/></StgValue>
</operation>

<operation id="2610" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:483  %tmp_503_5 = xor i1 %tmp_1884, true

]]></Node>
<StgValue><ssdm name="tmp_503_5"/></StgValue>
</operation>

<operation id="2611" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:484  %carry_49_5 = and i1 %tmp_1883, %tmp_503_5

]]></Node>
<StgValue><ssdm name="carry_49_5"/></StgValue>
</operation>

<operation id="2612" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:486  %p_Result_300_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_300_5"/></StgValue>
</operation>

<operation id="2613" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:487  %Range2_all_ones_19_5 = icmp eq i2 %p_Result_300_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19_5"/></StgValue>
</operation>

<operation id="2614" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:488  %p_Result_301_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_301_5"/></StgValue>
</operation>

<operation id="2615" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:489  %Range1_all_ones_19_5 = icmp eq i3 %p_Result_301_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19_5"/></StgValue>
</operation>

<operation id="2616" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:490  %Range1_all_zeros_19_5 = icmp eq i3 %p_Result_301_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2617" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:60  %tmp_1835 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1835"/></StgValue>
</operation>

<operation id="2618" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:66  %deleted_zeros_19 = select i1 %carry_9, i1 %Range1_all_ones_19, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="2619" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:67  %tmp_228 = xor i1 %tmp_1835, true

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2620" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_19, %tmp_228

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="2621" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:69  %deleted_ones_19 = select i1 %carry_9, i1 %p_41_i_i, i1 %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="deleted_ones_19"/></StgValue>
</operation>

<operation id="2622" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:70  %p_38_i_i = and i1 %carry_9, %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="2623" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:71  %p_not_i_i1 = xor i1 %deleted_zeros_19, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="2624" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:72  %brmerge_i_i7 = or i1 %tmp_1834, %p_not_i_i1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="2625" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:73  %tmp_229 = xor i1 %tmp_1831, true

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2626" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:74  %overflow_s = and i1 %brmerge_i_i7, %tmp_229

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="2627" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:75  %brmerge40_demorgan_i_292 = and i1 %tmp_1834, %deleted_ones_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_292"/></StgValue>
</operation>

<operation id="2628" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:76  %tmp75_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_292

]]></Node>
<StgValue><ssdm name="tmp75_demorgan"/></StgValue>
</operation>

<operation id="2629" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:77  %tmp75 = xor i1 %tmp75_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="2630" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:78  %underflow_s = and i1 %tmp_1831, %tmp75

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="2631" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:79  %brmerge_i_i_i1 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="2632" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="carry_49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:145  %tmp_1845 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1845"/></StgValue>
</operation>

<operation id="2633" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:151  %deleted_zeros_19_1 = select i1 %carry_49_1, i1 %Range1_all_ones_19_1, i1 %Range1_all_zeros_19_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_19_1"/></StgValue>
</operation>

<operation id="2634" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="carry_49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:152  %tmp_509_1 = xor i1 %tmp_1845, true

]]></Node>
<StgValue><ssdm name="tmp_509_1"/></StgValue>
</operation>

<operation id="2635" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="carry_49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_19_1, %tmp_509_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="2636" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:154  %deleted_ones_19_1 = select i1 %carry_49_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_19_1

]]></Node>
<StgValue><ssdm name="deleted_ones_19_1"/></StgValue>
</operation>

<operation id="2637" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_49_1, %Range1_all_ones_19_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="2638" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:156  %p_not_i_i10_1 = xor i1 %deleted_zeros_19_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i10_1"/></StgValue>
</operation>

<operation id="2639" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:157  %brmerge_i_i16_1 = or i1 %tmp_1844, %p_not_i_i10_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i16_1"/></StgValue>
</operation>

<operation id="2640" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:158  %tmp_511_1 = xor i1 %tmp_1841, true

]]></Node>
<StgValue><ssdm name="tmp_511_1"/></StgValue>
</operation>

<operation id="2641" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:159  %overflow_26_1 = and i1 %brmerge_i_i16_1, %tmp_511_1

]]></Node>
<StgValue><ssdm name="overflow_26_1"/></StgValue>
</operation>

<operation id="2642" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:160  %brmerge40_demorgan_i_294 = and i1 %tmp_1844, %deleted_ones_19_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_294"/></StgValue>
</operation>

<operation id="2643" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:161  %tmp79_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_294

]]></Node>
<StgValue><ssdm name="tmp79_demorgan"/></StgValue>
</operation>

<operation id="2644" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:162  %tmp79 = xor i1 %tmp79_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="2645" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:163  %underflow_26_1 = and i1 %tmp_1841, %tmp79

]]></Node>
<StgValue><ssdm name="underflow_26_1"/></StgValue>
</operation>

<operation id="2646" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:164  %brmerge_i_i_i10_1 = or i1 %underflow_26_1, %overflow_26_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i10_1"/></StgValue>
</operation>

<operation id="2647" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="carry_49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:230  %tmp_1855 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1855"/></StgValue>
</operation>

<operation id="2648" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:236  %deleted_zeros_19_2 = select i1 %carry_49_2, i1 %Range1_all_ones_19_2, i1 %Range1_all_zeros_19_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_19_2"/></StgValue>
</operation>

<operation id="2649" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="carry_49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:237  %tmp_509_2 = xor i1 %tmp_1855, true

]]></Node>
<StgValue><ssdm name="tmp_509_2"/></StgValue>
</operation>

<operation id="2650" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="carry_49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_19_2, %tmp_509_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="2651" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:239  %deleted_ones_19_2 = select i1 %carry_49_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_19_2

]]></Node>
<StgValue><ssdm name="deleted_ones_19_2"/></StgValue>
</operation>

<operation id="2652" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_49_2, %Range1_all_ones_19_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="2653" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:241  %p_not_i_i10_2 = xor i1 %deleted_zeros_19_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i10_2"/></StgValue>
</operation>

<operation id="2654" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:242  %brmerge_i_i16_2 = or i1 %tmp_1854, %p_not_i_i10_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i16_2"/></StgValue>
</operation>

<operation id="2655" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:243  %tmp_511_2 = xor i1 %tmp_1851, true

]]></Node>
<StgValue><ssdm name="tmp_511_2"/></StgValue>
</operation>

<operation id="2656" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:244  %overflow_26_2 = and i1 %brmerge_i_i16_2, %tmp_511_2

]]></Node>
<StgValue><ssdm name="overflow_26_2"/></StgValue>
</operation>

<operation id="2657" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:245  %brmerge40_demorgan_i_296 = and i1 %tmp_1854, %deleted_ones_19_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_296"/></StgValue>
</operation>

<operation id="2658" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:246  %tmp83_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_296

]]></Node>
<StgValue><ssdm name="tmp83_demorgan"/></StgValue>
</operation>

<operation id="2659" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:247  %tmp83 = xor i1 %tmp83_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2660" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:248  %underflow_26_2 = and i1 %tmp_1851, %tmp83

]]></Node>
<StgValue><ssdm name="underflow_26_2"/></StgValue>
</operation>

<operation id="2661" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:249  %brmerge_i_i_i10_2 = or i1 %underflow_26_2, %overflow_26_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i10_2"/></StgValue>
</operation>

<operation id="2662" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="carry_49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:315  %tmp_1865 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1865"/></StgValue>
</operation>

<operation id="2663" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:321  %deleted_zeros_19_3 = select i1 %carry_49_3, i1 %Range1_all_ones_19_3, i1 %Range1_all_zeros_19_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_19_3"/></StgValue>
</operation>

<operation id="2664" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="carry_49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:322  %tmp_509_3 = xor i1 %tmp_1865, true

]]></Node>
<StgValue><ssdm name="tmp_509_3"/></StgValue>
</operation>

<operation id="2665" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="carry_49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_19_3, %tmp_509_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="2666" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:324  %deleted_ones_19_3 = select i1 %carry_49_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_19_3

]]></Node>
<StgValue><ssdm name="deleted_ones_19_3"/></StgValue>
</operation>

<operation id="2667" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_49_3, %Range1_all_ones_19_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="2668" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:326  %p_not_i_i10_3 = xor i1 %deleted_zeros_19_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i10_3"/></StgValue>
</operation>

<operation id="2669" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:327  %brmerge_i_i16_3 = or i1 %tmp_1864, %p_not_i_i10_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i16_3"/></StgValue>
</operation>

<operation id="2670" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:328  %tmp_511_3 = xor i1 %tmp_1861, true

]]></Node>
<StgValue><ssdm name="tmp_511_3"/></StgValue>
</operation>

<operation id="2671" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:329  %overflow_26_3 = and i1 %brmerge_i_i16_3, %tmp_511_3

]]></Node>
<StgValue><ssdm name="overflow_26_3"/></StgValue>
</operation>

<operation id="2672" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:330  %brmerge40_demorgan_i_298 = and i1 %tmp_1864, %deleted_ones_19_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_298"/></StgValue>
</operation>

<operation id="2673" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:331  %tmp87_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_298

]]></Node>
<StgValue><ssdm name="tmp87_demorgan"/></StgValue>
</operation>

<operation id="2674" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:332  %tmp87 = xor i1 %tmp87_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2675" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:333  %underflow_26_3 = and i1 %tmp_1861, %tmp87

]]></Node>
<StgValue><ssdm name="underflow_26_3"/></StgValue>
</operation>

<operation id="2676" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:334  %brmerge_i_i_i10_3 = or i1 %underflow_26_3, %overflow_26_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i10_3"/></StgValue>
</operation>

<operation id="2677" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="carry_49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:400  %tmp_1875 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1875"/></StgValue>
</operation>

<operation id="2678" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:406  %deleted_zeros_19_4 = select i1 %carry_49_4, i1 %Range1_all_ones_19_4, i1 %Range1_all_zeros_19_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_19_4"/></StgValue>
</operation>

<operation id="2679" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="carry_49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:407  %tmp_509_4 = xor i1 %tmp_1875, true

]]></Node>
<StgValue><ssdm name="tmp_509_4"/></StgValue>
</operation>

<operation id="2680" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="carry_49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_19_4, %tmp_509_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="2681" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:409  %deleted_ones_19_4 = select i1 %carry_49_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_19_4

]]></Node>
<StgValue><ssdm name="deleted_ones_19_4"/></StgValue>
</operation>

<operation id="2682" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_49_4, %Range1_all_ones_19_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="2683" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:411  %p_not_i_i10_4 = xor i1 %deleted_zeros_19_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i10_4"/></StgValue>
</operation>

<operation id="2684" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:412  %brmerge_i_i16_4 = or i1 %tmp_1874, %p_not_i_i10_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i16_4"/></StgValue>
</operation>

<operation id="2685" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:413  %tmp_511_4 = xor i1 %tmp_1871, true

]]></Node>
<StgValue><ssdm name="tmp_511_4"/></StgValue>
</operation>

<operation id="2686" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:414  %overflow_26_4 = and i1 %brmerge_i_i16_4, %tmp_511_4

]]></Node>
<StgValue><ssdm name="overflow_26_4"/></StgValue>
</operation>

<operation id="2687" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:415  %brmerge40_demorgan_i_300 = and i1 %tmp_1874, %deleted_ones_19_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_300"/></StgValue>
</operation>

<operation id="2688" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:416  %tmp91_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_300

]]></Node>
<StgValue><ssdm name="tmp91_demorgan"/></StgValue>
</operation>

<operation id="2689" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:417  %tmp91 = xor i1 %tmp91_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2690" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:418  %underflow_26_4 = and i1 %tmp_1871, %tmp91

]]></Node>
<StgValue><ssdm name="underflow_26_4"/></StgValue>
</operation>

<operation id="2691" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:419  %brmerge_i_i_i10_4 = or i1 %underflow_26_4, %overflow_26_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i10_4"/></StgValue>
</operation>

<operation id="2692" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="carry_49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:485  %tmp_1885 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1885"/></StgValue>
</operation>

<operation id="2693" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:491  %deleted_zeros_19_5 = select i1 %carry_49_5, i1 %Range1_all_ones_19_5, i1 %Range1_all_zeros_19_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_19_5"/></StgValue>
</operation>

<operation id="2694" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="carry_49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:492  %tmp_509_5 = xor i1 %tmp_1885, true

]]></Node>
<StgValue><ssdm name="tmp_509_5"/></StgValue>
</operation>

<operation id="2695" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="carry_49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_19_5, %tmp_509_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="2696" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:494  %deleted_ones_19_5 = select i1 %carry_49_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_19_5

]]></Node>
<StgValue><ssdm name="deleted_ones_19_5"/></StgValue>
</operation>

<operation id="2697" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_49_5, %Range1_all_ones_19_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="2698" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:496  %p_not_i_i10_5 = xor i1 %deleted_zeros_19_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i10_5"/></StgValue>
</operation>

<operation id="2699" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:497  %brmerge_i_i16_5 = or i1 %tmp_1884, %p_not_i_i10_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i16_5"/></StgValue>
</operation>

<operation id="2700" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:498  %tmp_511_5 = xor i1 %tmp_1881, true

]]></Node>
<StgValue><ssdm name="tmp_511_5"/></StgValue>
</operation>

<operation id="2701" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:499  %overflow_26_5 = and i1 %brmerge_i_i16_5, %tmp_511_5

]]></Node>
<StgValue><ssdm name="overflow_26_5"/></StgValue>
</operation>

<operation id="2702" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:500  %brmerge40_demorgan_i_302 = and i1 %tmp_1884, %deleted_ones_19_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_302"/></StgValue>
</operation>

<operation id="2703" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:501  %tmp95_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_302

]]></Node>
<StgValue><ssdm name="tmp95_demorgan"/></StgValue>
</operation>

<operation id="2704" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:502  %tmp95 = xor i1 %tmp95_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="2705" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:503  %underflow_26_5 = and i1 %tmp_1881, %tmp95

]]></Node>
<StgValue><ssdm name="underflow_26_5"/></StgValue>
</operation>

<operation id="2706" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:504  %brmerge_i_i_i10_5 = or i1 %underflow_26_5, %overflow_26_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i10_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2707" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:80  %tmp76 = or i1 %brmerge40_demorgan_i_292, %tmp_229

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="2708" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:81  %underflow_26_not = or i1 %tmp76, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_26_not"/></StgValue>
</operation>

<operation id="2709" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:82  %p_Val2_163_mux = select i1 %brmerge_i_i_i1, i8 127, i8 %p_Val2_67

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux"/></StgValue>
</operation>

<operation id="2710" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:83  %p_Val2_1 = select i1 %underflow_s, i8 -128, i8 %p_Val2_67

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="2711" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:84  %this_assign_66_1 = select i1 %underflow_26_not, i8 %p_Val2_163_mux, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="this_assign_66_1"/></StgValue>
</operation>

<operation id="2712" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:85  store i8 %this_assign_66_1, i8* %ShuffleConvs_1_Downs_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2713" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:165  %tmp80 = or i1 %brmerge40_demorgan_i_294, %tmp_511_1

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2714" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:166  %underflow_26_not_1 = or i1 %tmp80, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_26_not_1"/></StgValue>
</operation>

<operation id="2715" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:167  %p_Val2_163_mux_1 = select i1 %brmerge_i_i_i10_1, i8 127, i8 %p_Val2_163_1

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux_1"/></StgValue>
</operation>

<operation id="2716" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:168  %p_Val2_163_1_413 = select i1 %underflow_26_1, i8 -128, i8 %p_Val2_163_1

]]></Node>
<StgValue><ssdm name="p_Val2_163_1_413"/></StgValue>
</operation>

<operation id="2717" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:169  %this_assign_66_1_1 = select i1 %underflow_26_not_1, i8 %p_Val2_163_mux_1, i8 %p_Val2_163_1_413

]]></Node>
<StgValue><ssdm name="this_assign_66_1_1"/></StgValue>
</operation>

<operation id="2718" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:170  store i8 %this_assign_66_1_1, i8* %ShuffleConvs_1_Downs_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2719" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:250  %tmp84 = or i1 %brmerge40_demorgan_i_296, %tmp_511_2

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="2720" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:251  %underflow_26_not_2 = or i1 %tmp84, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_26_not_2"/></StgValue>
</operation>

<operation id="2721" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:252  %p_Val2_163_mux_2 = select i1 %brmerge_i_i_i10_2, i8 127, i8 %p_Val2_163_2

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux_2"/></StgValue>
</operation>

<operation id="2722" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:253  %p_Val2_163_2_415 = select i1 %underflow_26_2, i8 -128, i8 %p_Val2_163_2

]]></Node>
<StgValue><ssdm name="p_Val2_163_2_415"/></StgValue>
</operation>

<operation id="2723" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:254  %this_assign_66_1_2 = select i1 %underflow_26_not_2, i8 %p_Val2_163_mux_2, i8 %p_Val2_163_2_415

]]></Node>
<StgValue><ssdm name="this_assign_66_1_2"/></StgValue>
</operation>

<operation id="2724" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:255  store i8 %this_assign_66_1_2, i8* %ShuffleConvs_1_Downs_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2725" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:335  %tmp88 = or i1 %brmerge40_demorgan_i_298, %tmp_511_3

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="2726" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:336  %underflow_26_not_3 = or i1 %tmp88, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_26_not_3"/></StgValue>
</operation>

<operation id="2727" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:337  %p_Val2_163_mux_3 = select i1 %brmerge_i_i_i10_3, i8 127, i8 %p_Val2_163_3

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux_3"/></StgValue>
</operation>

<operation id="2728" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:338  %p_Val2_163_3_417 = select i1 %underflow_26_3, i8 -128, i8 %p_Val2_163_3

]]></Node>
<StgValue><ssdm name="p_Val2_163_3_417"/></StgValue>
</operation>

<operation id="2729" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:339  %this_assign_66_1_3 = select i1 %underflow_26_not_3, i8 %p_Val2_163_mux_3, i8 %p_Val2_163_3_417

]]></Node>
<StgValue><ssdm name="this_assign_66_1_3"/></StgValue>
</operation>

<operation id="2730" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:340  store i8 %this_assign_66_1_3, i8* %ShuffleConvs_1_Downs_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2731" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:420  %tmp92 = or i1 %brmerge40_demorgan_i_300, %tmp_511_4

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2732" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:421  %underflow_26_not_4 = or i1 %tmp92, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_26_not_4"/></StgValue>
</operation>

<operation id="2733" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:422  %p_Val2_163_mux_4 = select i1 %brmerge_i_i_i10_4, i8 127, i8 %p_Val2_163_4

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux_4"/></StgValue>
</operation>

<operation id="2734" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:423  %p_Val2_163_4_419 = select i1 %underflow_26_4, i8 -128, i8 %p_Val2_163_4

]]></Node>
<StgValue><ssdm name="p_Val2_163_4_419"/></StgValue>
</operation>

<operation id="2735" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:424  %this_assign_66_1_4 = select i1 %underflow_26_not_4, i8 %p_Val2_163_mux_4, i8 %p_Val2_163_4_419

]]></Node>
<StgValue><ssdm name="this_assign_66_1_4"/></StgValue>
</operation>

<operation id="2736" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:425  store i8 %this_assign_66_1_4, i8* %ShuffleConvs_1_Downs_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2737" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:505  %tmp96 = or i1 %brmerge40_demorgan_i_302, %tmp_511_5

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2738" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:506  %underflow_26_not_5 = or i1 %tmp96, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_26_not_5"/></StgValue>
</operation>

<operation id="2739" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:507  %p_Val2_163_mux_5 = select i1 %brmerge_i_i_i10_5, i8 127, i8 %p_Val2_163_5

]]></Node>
<StgValue><ssdm name="p_Val2_163_mux_5"/></StgValue>
</operation>

<operation id="2740" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:508  %p_Val2_163_5_421 = select i1 %underflow_26_5, i8 -128, i8 %p_Val2_163_5

]]></Node>
<StgValue><ssdm name="p_Val2_163_5_421"/></StgValue>
</operation>

<operation id="2741" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:509  %this_assign_66_1_5 = select i1 %underflow_26_not_5, i8 %p_Val2_163_mux_5, i8 %p_Val2_163_5_421

]]></Node>
<StgValue><ssdm name="this_assign_66_1_5"/></StgValue>
</operation>

<operation id="2742" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader140.preheader_ifconv:510  store i8 %this_assign_66_1_5, i8* %ShuffleConvs_1_Downs_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2743" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0">
<![CDATA[
.preheader140.preheader_ifconv:511  br label %.preheader141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2744" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %._crit_edge159 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="2745" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %co16 = phi i6 [ %arrayNo_mid2_v, %._crit_edge159 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co16"/></StgValue>
</operation>

<operation id="2746" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten6 = phi i10 [ %indvar_flatten_next1_3, %._crit_edge159 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="2747" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %h17 = phi i5 [ %h17_cast_mid2, %._crit_edge159 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h17"/></StgValue>
</operation>

<operation id="2748" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %w18 = phi i5 [ %w_30, %._crit_edge159 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w18"/></StgValue>
</operation>

<operation id="2749" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i14 %indvar_flatten5, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="2750" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next1_4 = add i14 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_4"/></StgValue>
</operation>

<operation id="2751" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %9, label %.preheader139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:0  %co_21 = add i6 1, %co16

]]></Node>
<StgValue><ssdm name="co_21"/></StgValue>
</operation>

<operation id="2753" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader139:2  %exitcond_flatten10 = icmp eq i10 %indvar_flatten6, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten10"/></StgValue>
</operation>

<operation id="2754" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader139:4  %arrayNo_mid2_v = select i1 %exitcond_flatten10, i6 %co_21, i6 %co16

]]></Node>
<StgValue><ssdm name="arrayNo_mid2_v"/></StgValue>
</operation>

<operation id="2755" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:56  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2756" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge159:2  %indvar_flatten21_op = add i10 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="2757" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge159:3  %indvar_flatten_next1_3 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2758" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader139:3  %h17_mid = select i1 %exitcond_flatten10, i5 1, i5 %h17

]]></Node>
<StgValue><ssdm name="h17_mid"/></StgValue>
</operation>

<operation id="2759" st_id="83" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>

<operation id="2760" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="14" op_0_bw="6">
<![CDATA[
.preheader139:7  %zext4_cast = zext i6 %arrayNo_mid2_v to i14

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="2761" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader139:8  %mul4 = mul i14 86, %zext4_cast

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="2762" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader139:9  %tmp_1759 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %mul4, i32 11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1759"/></StgValue>
</operation>

<operation id="2763" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:17  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten10, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="2764" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader139:18  %exitcond39 = icmp eq i5 %w18, -15

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="2765" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:19  %exitcond_mid = and i1 %exitcond39, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="2766" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader139:20  %h_3 = add i5 1, %h17_mid

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="2767" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:21  %tmp_426 = or i1 %exitcond_mid, %exitcond_flatten10

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2768" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader139:22  %w18_mid2 = select i1 %tmp_426, i5 1, i5 %w18

]]></Node>
<StgValue><ssdm name="w18_mid2"/></StgValue>
</operation>

<operation id="2769" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader139:23  %h17_cast_mid2 = select i1 %exitcond_mid, i5 %h_3, i5 %h17_mid

]]></Node>
<StgValue><ssdm name="h17_cast_mid2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2770" st_id="84" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>

<operation id="2771" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader139:10  %tmp_1760 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_1759, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1760"/></StgValue>
</operation>

<operation id="2772" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="10" op_0_bw="7">
<![CDATA[
.preheader139:11  %tmp_423 = sext i7 %tmp_1760 to i10

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2773" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="11" op_0_bw="10">
<![CDATA[
.preheader139:12  %p_shl30_cast = zext i10 %tmp_423 to i11

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="2774" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader139:13  %tmp_1761 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1759, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1761"/></StgValue>
</operation>

<operation id="2775" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="4">
<![CDATA[
.preheader139:14  %tmp_424 = sext i4 %tmp_1761 to i7

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2776" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="11" op_0_bw="7">
<![CDATA[
.preheader139:15  %p_shl31_cast = zext i7 %tmp_424 to i11

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="2777" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:16  %tmp_425 = add i11 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2778" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="11" op_0_bw="5">
<![CDATA[
.preheader139:24  %h17_cast_mid2_cast = zext i5 %h17_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h17_cast_mid2_cast"/></StgValue>
</operation>

<operation id="2779" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:25  %tmp_427 = add i11 %h17_cast_mid2_cast, %tmp_425

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2780" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:26  %tmp_1762 = shl i11 %tmp_427, 4

]]></Node>
<StgValue><ssdm name="tmp_1762"/></StgValue>
</operation>

<operation id="2781" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:27  %tmp_1763 = shl i11 %tmp_427, 1

]]></Node>
<StgValue><ssdm name="tmp_1763"/></StgValue>
</operation>

<operation id="2782" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:28  %tmp_428 = add i11 %tmp_1762, %tmp_1763

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2783" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="11" op_0_bw="5">
<![CDATA[
.preheader139:29  %w18_cast_cast = zext i5 %w18_mid2 to i11

]]></Node>
<StgValue><ssdm name="w18_cast_cast"/></StgValue>
</operation>

<operation id="2784" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:30  %tmp_429 = add i11 %w18_cast_cast, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2785" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge159:0  %empty_422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="2786" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge159:1  %w_30 = add i5 %w18_mid2, 1

]]></Node>
<StgValue><ssdm name="w_30"/></StgValue>
</operation>

<operation id="2787" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge159:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2788" st_id="85" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2789" st_id="86" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2790" st_id="87" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2791" st_id="88" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2792" st_id="89" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2793" st_id="90" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2794" st_id="91" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>

<operation id="2795" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="11">
<![CDATA[
.preheader139:31  %tmp_469_cast = zext i11 %tmp_429 to i32

]]></Node>
<StgValue><ssdm name="tmp_469_cast"/></StgValue>
</operation>

<operation id="2796" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:32  %ShuffleConvs_1_Downs_191 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_191"/></StgValue>
</operation>

<operation id="2797" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:33  %ShuffleConvs_1_Downs_192 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_192"/></StgValue>
</operation>

<operation id="2798" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:34  %ShuffleConvs_1_Downs_193 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_193"/></StgValue>
</operation>

<operation id="2799" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:35  %ShuffleConvs_1_Downs_194 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_194"/></StgValue>
</operation>

<operation id="2800" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:36  %ShuffleConvs_1_Downs_195 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_195"/></StgValue>
</operation>

<operation id="2801" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:37  %ShuffleConvs_1_Downs_196 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_196"/></StgValue>
</operation>

<operation id="2802" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:38  %ShuffleConvs_1_Downs_197 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_197"/></StgValue>
</operation>

<operation id="2803" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:39  %ShuffleConvs_1_Downs_198 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_198"/></StgValue>
</operation>

<operation id="2804" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:40  %ShuffleConvs_1_Downs_199 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_199"/></StgValue>
</operation>

<operation id="2805" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:41  %ShuffleConvs_1_Downs_200 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_200"/></StgValue>
</operation>

<operation id="2806" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:42  %ShuffleConvs_1_Downs_201 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_201"/></StgValue>
</operation>

<operation id="2807" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:43  %ShuffleConvs_1_Downs_202 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_202"/></StgValue>
</operation>

<operation id="2808" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:44  %ShuffleConvs_1_Downs_203 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_203"/></StgValue>
</operation>

<operation id="2809" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:45  %ShuffleConvs_1_Downs_204 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_204"/></StgValue>
</operation>

<operation id="2810" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:46  %ShuffleConvs_1_Downs_205 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_205"/></StgValue>
</operation>

<operation id="2811" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:47  %ShuffleConvs_1_Downs_206 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_206"/></StgValue>
</operation>

<operation id="2812" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:48  %ShuffleConvs_1_Downs_207 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_207"/></StgValue>
</operation>

<operation id="2813" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:49  %ShuffleConvs_1_Downs_208 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_208"/></StgValue>
</operation>

<operation id="2814" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:50  %ShuffleConvs_1_Downs_209 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_209"/></StgValue>
</operation>

<operation id="2815" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:51  %ShuffleConvs_1_Downs_210 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_210"/></StgValue>
</operation>

<operation id="2816" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:52  %ShuffleConvs_1_Downs_211 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_211"/></StgValue>
</operation>

<operation id="2817" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:53  %ShuffleConvs_1_Downs_212 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_212"/></StgValue>
</operation>

<operation id="2818" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:54  %ShuffleConvs_1_Downs_213 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_213"/></StgValue>
</operation>

<operation id="2819" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:55  %ShuffleConvs_1_Downs_214 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_214"/></StgValue>
</operation>

<operation id="2820" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:58  %ShuffleConvs_1_Downs_215 = load i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_215"/></StgValue>
</operation>

<operation id="2821" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:59  %ShuffleConvs_1_Downs_216 = load i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_216"/></StgValue>
</operation>

<operation id="2822" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:60  %ShuffleConvs_1_Downs_217 = load i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_217"/></StgValue>
</operation>

<operation id="2823" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:61  %ShuffleConvs_1_Downs_218 = load i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_218"/></StgValue>
</operation>

<operation id="2824" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:62  %ShuffleConvs_1_Downs_219 = load i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_219"/></StgValue>
</operation>

<operation id="2825" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:63  %ShuffleConvs_1_Downs_220 = load i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_220"/></StgValue>
</operation>

<operation id="2826" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:64  %ShuffleConvs_1_Downs_221 = load i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_221"/></StgValue>
</operation>

<operation id="2827" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:65  %ShuffleConvs_1_Downs_222 = load i8* %ShuffleConvs_1_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_222"/></StgValue>
</operation>

<operation id="2828" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:66  %ShuffleConvs_1_Downs_223 = load i8* %ShuffleConvs_1_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_223"/></StgValue>
</operation>

<operation id="2829" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:67  %ShuffleConvs_1_Downs_224 = load i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_224"/></StgValue>
</operation>

<operation id="2830" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:68  %ShuffleConvs_1_Downs_225 = load i8* %ShuffleConvs_1_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_225"/></StgValue>
</operation>

<operation id="2831" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:69  %ShuffleConvs_1_Downs_226 = load i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_226"/></StgValue>
</operation>

<operation id="2832" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:70  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_227"/></StgValue>
</operation>

<operation id="2833" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:71  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_228"/></StgValue>
</operation>

<operation id="2834" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:72  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_229"/></StgValue>
</operation>

<operation id="2835" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:73  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_230"/></StgValue>
</operation>

<operation id="2836" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:74  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_231"/></StgValue>
</operation>

<operation id="2837" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:75  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_232"/></StgValue>
</operation>

<operation id="2838" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:76  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_233"/></StgValue>
</operation>

<operation id="2839" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:77  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_234"/></StgValue>
</operation>

<operation id="2840" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:78  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_235"/></StgValue>
</operation>

<operation id="2841" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:79  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_236"/></StgValue>
</operation>

<operation id="2842" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:80  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_237"/></StgValue>
</operation>

<operation id="2843" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:81  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_238"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2844" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader139:1  %empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="2845" st_id="92" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo_mid2"/></StgValue>
</operation>

<operation id="2846" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="6">
<![CDATA[
.preheader139:6  %arrayNo_cast_mid2 = zext i6 %arrayNo_mid2 to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast_mid2"/></StgValue>
</operation>

<operation id="2847" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader139:57  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2848" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:58  %ShuffleConvs_1_Downs_215 = load i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_215"/></StgValue>
</operation>

<operation id="2849" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:59  %ShuffleConvs_1_Downs_216 = load i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_216"/></StgValue>
</operation>

<operation id="2850" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:60  %ShuffleConvs_1_Downs_217 = load i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_217"/></StgValue>
</operation>

<operation id="2851" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:61  %ShuffleConvs_1_Downs_218 = load i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_218"/></StgValue>
</operation>

<operation id="2852" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:62  %ShuffleConvs_1_Downs_219 = load i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_219"/></StgValue>
</operation>

<operation id="2853" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:63  %ShuffleConvs_1_Downs_220 = load i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_220"/></StgValue>
</operation>

<operation id="2854" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:64  %ShuffleConvs_1_Downs_221 = load i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_221"/></StgValue>
</operation>

<operation id="2855" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:65  %ShuffleConvs_1_Downs_222 = load i8* %ShuffleConvs_1_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_222"/></StgValue>
</operation>

<operation id="2856" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:66  %ShuffleConvs_1_Downs_223 = load i8* %ShuffleConvs_1_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_223"/></StgValue>
</operation>

<operation id="2857" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:67  %ShuffleConvs_1_Downs_224 = load i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_224"/></StgValue>
</operation>

<operation id="2858" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:68  %ShuffleConvs_1_Downs_225 = load i8* %ShuffleConvs_1_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_225"/></StgValue>
</operation>

<operation id="2859" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:69  %ShuffleConvs_1_Downs_226 = load i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_226"/></StgValue>
</operation>

<operation id="2860" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:70  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_227"/></StgValue>
</operation>

<operation id="2861" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:71  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_228"/></StgValue>
</operation>

<operation id="2862" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:72  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_229"/></StgValue>
</operation>

<operation id="2863" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:73  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_230"/></StgValue>
</operation>

<operation id="2864" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:74  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_231"/></StgValue>
</operation>

<operation id="2865" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:75  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_232"/></StgValue>
</operation>

<operation id="2866" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:76  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_233"/></StgValue>
</operation>

<operation id="2867" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:77  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_234"/></StgValue>
</operation>

<operation id="2868" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:78  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_235"/></StgValue>
</operation>

<operation id="2869" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:79  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_236"/></StgValue>
</operation>

<operation id="2870" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:80  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_237"/></StgValue>
</operation>

<operation id="2871" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="10">
<![CDATA[
.preheader139:81  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_238"/></StgValue>
</operation>

<operation id="2872" st_id="92" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32">
<![CDATA[
.preheader139:82  %tmp_205 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_1_Downs_215, i8 %ShuffleConvs_1_Downs_216, i8 %ShuffleConvs_1_Downs_217, i8 %ShuffleConvs_1_Downs_218, i8 %ShuffleConvs_1_Downs_219, i8 %ShuffleConvs_1_Downs_220, i8 %ShuffleConvs_1_Downs_221, i8 %ShuffleConvs_1_Downs_222, i8 %ShuffleConvs_1_Downs_223, i8 %ShuffleConvs_1_Downs_224, i8 %ShuffleConvs_1_Downs_225, i8 %ShuffleConvs_1_Downs_226, i8 %ShuffleConvs_1_Downs_227, i8 %ShuffleConvs_1_Downs_228, i8 %ShuffleConvs_1_Downs_229, i8 %ShuffleConvs_1_Downs_230, i8 %ShuffleConvs_1_Downs_231, i8 %ShuffleConvs_1_Downs_232, i8 %ShuffleConvs_1_Downs_233, i8 %ShuffleConvs_1_Downs_234, i8 %ShuffleConvs_1_Downs_235, i8 %ShuffleConvs_1_Downs_236, i8 %ShuffleConvs_1_Downs_237, i8 %ShuffleConvs_1_Downs_238, i32 %arrayNo_cast_mid2)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2873" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader139:83  %tmp_1764 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_205, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1764"/></StgValue>
</operation>

<operation id="2874" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader139:84  br i1 %tmp_1764, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2875" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i6 %arrayNo_mid2, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2876" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_1_Downs_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2877" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2878" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_1_Downs_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2879" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2880" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2882" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_1_Downs_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2883" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2884" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_1_Downs_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2885" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2886" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_1_Downs_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2887" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2888" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_1_Downs_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2891" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2892" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_1_Downs_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2893" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2894" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_1_Downs_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2895" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2896" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2897" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2898" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2899" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2900" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_1_Downs_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2901" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2902" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2903" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2904" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_1_Downs_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2905" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2906" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_1_Downs_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2907" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2908" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2909" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2910" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2911" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2912" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2913" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2914" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2915" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2916" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2918" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2919" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2920" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2921" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2922" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="!0"/>
<literal name="arrayNo_mid2" val="!1"/>
<literal name="arrayNo_mid2" val="!2"/>
<literal name="arrayNo_mid2" val="!3"/>
<literal name="arrayNo_mid2" val="!4"/>
<literal name="arrayNo_mid2" val="!5"/>
<literal name="arrayNo_mid2" val="!6"/>
<literal name="arrayNo_mid2" val="!7"/>
<literal name="arrayNo_mid2" val="!8"/>
<literal name="arrayNo_mid2" val="!9"/>
<literal name="arrayNo_mid2" val="!10"/>
<literal name="arrayNo_mid2" val="!11"/>
<literal name="arrayNo_mid2" val="!12"/>
<literal name="arrayNo_mid2" val="!13"/>
<literal name="arrayNo_mid2" val="!14"/>
<literal name="arrayNo_mid2" val="!15"/>
<literal name="arrayNo_mid2" val="!16"/>
<literal name="arrayNo_mid2" val="!17"/>
<literal name="arrayNo_mid2" val="!18"/>
<literal name="arrayNo_mid2" val="!19"/>
<literal name="arrayNo_mid2" val="!20"/>
<literal name="arrayNo_mid2" val="!21"/>
<literal name="arrayNo_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_1_Downs_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2923" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
<literal name="arrayNo_mid2" val="!0"/>
<literal name="arrayNo_mid2" val="!1"/>
<literal name="arrayNo_mid2" val="!2"/>
<literal name="arrayNo_mid2" val="!3"/>
<literal name="arrayNo_mid2" val="!4"/>
<literal name="arrayNo_mid2" val="!5"/>
<literal name="arrayNo_mid2" val="!6"/>
<literal name="arrayNo_mid2" val="!7"/>
<literal name="arrayNo_mid2" val="!8"/>
<literal name="arrayNo_mid2" val="!9"/>
<literal name="arrayNo_mid2" val="!10"/>
<literal name="arrayNo_mid2" val="!11"/>
<literal name="arrayNo_mid2" val="!12"/>
<literal name="arrayNo_mid2" val="!13"/>
<literal name="arrayNo_mid2" val="!14"/>
<literal name="arrayNo_mid2" val="!15"/>
<literal name="arrayNo_mid2" val="!16"/>
<literal name="arrayNo_mid2" val="!17"/>
<literal name="arrayNo_mid2" val="!18"/>
<literal name="arrayNo_mid2" val="!19"/>
<literal name="arrayNo_mid2" val="!20"/>
<literal name="arrayNo_mid2" val="!21"/>
<literal name="arrayNo_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2924" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_1764" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270:0  br label %._crit_edge159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2925" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
