INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/types_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
WARNING: [VRFC 10-3380] identifier 'branch_taken' is used before its declaration [C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/core_top.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/core_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top_tb
