irun: 15.10-s027: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.10-s027: Started on May 03, 2022 at 13:49:02 MST
/pkg/cadence-incisiv-/15.10.027/i686-linux/tools/bin/irun
	multiplexor.v
	multiplexor_test.v
	-licqueue
	-noievlic
Recompiling... reason: file './multiplexor.v' is newer than expected.
	expected: Tue May  3 13:44:28 2022
	actual:   Tue May  3 13:48:57 2022
file: multiplexor.v
	module worklib.multiplexor:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		multiplexor_test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.multiplexor:v <0x0c98cad8>
			streams:   2, words:   396
		worklib.multiplexor_test:v <0x4978b1a3>
			streams:   5, words:  6042
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           5       5
		Scalar wires:        1       -
		Vectored wires:      3       -
		Always blocks:       1       1
		Initial blocks:      1       1
		Pseudo assignments:  3       3
	Writing initial simulation snapshot: worklib.multiplexor_test:v
Loading snapshot worklib.multiplexor_test:v .................... Done
ncsim> source /pkg/cadence-incisiv-/15.10.027/i686-linux/tools/inca/files/ncsimrc
ncsim> run
At time 1 sel=0 in0=10101 in1=00000, mux_out=10101
At time 2 sel=0 in0=01010 in1=00000, mux_out=01010
At time 3 sel=1 in0=00000 in1=10101, mux_out=10101
At time 4 sel=1 in0=00000 in1=01010, mux_out=01010
TEST PASSED
Simulation complete via $finish(1) at time 4 NS + 0
./multiplexor_test.v:43     $finish;
ncsim> exit
TOOL:	irun	15.10-s027: Exiting on May 03, 2022 at 13:49:32 MST  (total: 00:00:30)
