 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : SimpleMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:17:49 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1406/ZN (NOR2_X1)                              0.04       0.21 r
  mult_29/PRODUCT[0] (SimpleMultiplier_DW02_mult_0)       0.00       0.21 r
  registerOut/in[0] (Register64bit)                       0.00       0.21 r
  registerOut/U68/ZN (AND2_X1)                            0.04       0.24 r
  registerOut/out_reg_0_/D (DFF_X1)                       0.01       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_0_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1054/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U125/Z (XOR2_X1)                                0.04       0.25 f
  mult_29/PRODUCT[1] (SimpleMultiplier_DW02_mult_0)       0.00       0.25 f
  registerOut/in[1] (Register64bit)                       0.00       0.25 f
  registerOut/U3/ZN (AND2_X1)                             0.03       0.28 f
  registerOut/out_reg_1_/D (DFF_X1)                       0.01       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_1_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U638/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_0/S (FA_X1)                                  0.07       0.27 r
  mult_29/FS_1/A[29] (SimpleMultiplier_DW01_add_0)        0.00       0.27 r
  mult_29/FS_1/SUM[29] (SimpleMultiplier_DW01_add_0)      0.00       0.27 r
  mult_29/PRODUCT[31] (SimpleMultiplier_DW02_mult_0)      0.00       0.27 r
  registerOut/in[31] (Register64bit)                      0.00       0.27 r
  registerOut/U38/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U446/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_8_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[6] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[6] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[8] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[8] (Register64bit)                       0.00       0.27 r
  registerOut/U61/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_8_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_8_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U478/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_7_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[5] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[5] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[7] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[7] (Register64bit)                       0.00       0.27 r
  registerOut/U62/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_7_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_7_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U606/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_3_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[1] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[1] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[3] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[3] (Register64bit)                       0.00       0.27 r
  registerOut/U66/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_3_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_3_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U510/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_6_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[4] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[4] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[6] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[6] (Register64bit)                       0.00       0.27 r
  registerOut/U63/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_6_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_6_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U542/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_5_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[3] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[3] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[5] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[5] (Register64bit)                       0.00       0.27 r
  registerOut/U64/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_5_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_5_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U574/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S1_4_0/S (FA_X1)                                0.07       0.27 r
  mult_29/FS_1/A[2] (SimpleMultiplier_DW01_add_0)         0.00       0.27 r
  mult_29/FS_1/SUM[2] (SimpleMultiplier_DW01_add_0)       0.00       0.27 r
  mult_29/PRODUCT[4] (SimpleMultiplier_DW02_mult_0)       0.00       0.27 r
  registerOut/in[4] (Register64bit)                       0.00       0.27 r
  registerOut/U65/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_4_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_4_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U414/ZN (NOR2_X1)                               0.06       0.21 r
  mult_29/S1_9_0/S (FA_X1)                                0.07       0.28 r
  mult_29/FS_1/A[7] (SimpleMultiplier_DW01_add_0)         0.00       0.28 r
  mult_29/FS_1/SUM[7] (SimpleMultiplier_DW01_add_0)       0.00       0.28 r
  mult_29/PRODUCT[9] (SimpleMultiplier_DW02_mult_0)       0.00       0.28 r
  registerOut/in[9] (Register64bit)                       0.00       0.28 r
  registerOut/U60/ZN (AND2_X1)                            0.04       0.31 r
  registerOut/out_reg_9_/D (DFF_X1)                       0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_9_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U319/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U178/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U614/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/U63/ZN (AND2_X1)                                0.05       0.25 r
  mult_29/FS_1/B[61] (SimpleMultiplier_DW01_add_0)        0.00       0.25 r
  mult_29/FS_1/U40/Z (XOR2_X1)                            0.03       0.28 f
  mult_29/FS_1/SUM[61] (SimpleMultiplier_DW01_add_0)      0.00       0.28 f
  mult_29/PRODUCT[63] (SimpleMultiplier_DW02_mult_0)      0.00       0.28 f
  registerOut/in[63] (Register64bit)                      0.00       0.28 f
  registerOut/U7/ZN (AND2_X1)                             0.03       0.31 f
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U702/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_2_0/S (FA_X1)                                0.07       0.29 r
  mult_29/FS_1/A[0] (SimpleMultiplier_DW01_add_0)         0.00       0.29 r
  mult_29/FS_1/SUM[0] (SimpleMultiplier_DW01_add_0)       0.00       0.29 r
  mult_29/PRODUCT[2] (SimpleMultiplier_DW02_mult_0)       0.00       0.29 r
  registerOut/in[2] (Register64bit)                       0.00       0.29 r
  registerOut/U67/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_2_/D (DFF_X1)                       0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_2_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U670/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_30_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[28] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[28] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[30] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[30] (Register64bit)                      0.00       0.29 r
  registerOut/U39/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U734/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_29_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[27] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[27] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[29] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[29] (Register64bit)                      0.00       0.29 r
  registerOut/U40/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U766/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_28_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[26] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[26] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[28] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[28] (Register64bit)                      0.00       0.29 r
  registerOut/U41/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U798/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_27_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[25] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[25] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[27] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[27] (Register64bit)                      0.00       0.29 r
  registerOut/U42/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U830/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_26_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[24] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[24] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[26] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[26] (Register64bit)                      0.00       0.29 r
  registerOut/U43/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U862/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_25_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[23] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[23] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[25] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[25] (Register64bit)                      0.00       0.29 r
  registerOut/U44/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U894/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_24_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[22] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[22] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[24] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[24] (Register64bit)                      0.00       0.29 r
  registerOut/U45/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U926/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_23_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[21] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[21] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[23] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[23] (Register64bit)                      0.00       0.29 r
  registerOut/U46/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U958/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_22_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[20] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[20] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[22] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[22] (Register64bit)                      0.00       0.29 r
  registerOut/U47/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U990/ZN (NOR2_X1)                               0.06       0.22 r
  mult_29/S1_21_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[19] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[19] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[21] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[21] (Register64bit)                      0.00       0.29 r
  registerOut/U48/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U241/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1022/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_20_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[18] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[18] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[20] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[20] (Register64bit)                      0.00       0.29 r
  registerOut/U49/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1086/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_19_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[17] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[17] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[19] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[19] (Register64bit)                      0.00       0.29 r
  registerOut/U50/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1118/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_18_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[16] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[16] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[18] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[18] (Register64bit)                      0.00       0.29 r
  registerOut/U51/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1150/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_17_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[15] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[15] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[17] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[17] (Register64bit)                      0.00       0.29 r
  registerOut/U52/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1182/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_16_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[14] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[14] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[16] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[16] (Register64bit)                      0.00       0.29 r
  registerOut/U53/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1214/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_15_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[13] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[13] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[15] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[15] (Register64bit)                      0.00       0.29 r
  registerOut/U54/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1246/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_14_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[12] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[12] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[14] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[14] (Register64bit)                      0.00       0.29 r
  registerOut/U55/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1278/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_13_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[11] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[11] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[13] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[13] (Register64bit)                      0.00       0.29 r
  registerOut/U56/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_13_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_13_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1310/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_12_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[10] (SimpleMultiplier_DW01_add_0)        0.00       0.29 r
  mult_29/FS_1/SUM[10] (SimpleMultiplier_DW01_add_0)      0.00       0.29 r
  mult_29/PRODUCT[12] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[12] (Register64bit)                      0.00       0.29 r
  registerOut/U57/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_12_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_12_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1342/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_11_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[9] (SimpleMultiplier_DW01_add_0)         0.00       0.29 r
  mult_29/FS_1/SUM[9] (SimpleMultiplier_DW01_add_0)       0.00       0.29 r
  mult_29/PRODUCT[11] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[11] (Register64bit)                      0.00       0.29 r
  registerOut/U58/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_11_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_11_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U237/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1374/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/S1_10_0/S (FA_X1)                               0.07       0.29 r
  mult_29/FS_1/A[8] (SimpleMultiplier_DW01_add_0)         0.00       0.29 r
  mult_29/FS_1/SUM[8] (SimpleMultiplier_DW01_add_0)       0.00       0.29 r
  mult_29/PRODUCT[10] (SimpleMultiplier_DW02_mult_0)      0.00       0.29 r
  registerOut/in[10] (Register64bit)                      0.00       0.29 r
  registerOut/U59/ZN (AND2_X1)                            0.04       0.32 r
  registerOut/out_reg_10_/D (DFF_X1)                      0.01       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_10_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U357/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U246/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U638/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_0/CO (FA_X1)                                 0.08       0.28 r
  mult_29/U113/Z (XOR2_X1)                                0.03       0.31 f
  mult_29/FS_1/A[30] (SimpleMultiplier_DW01_add_0)        0.00       0.31 f
  mult_29/FS_1/SUM[30] (SimpleMultiplier_DW01_add_0)      0.00       0.31 f
  mult_29/PRODUCT[32] (SimpleMultiplier_DW02_mult_0)      0.00       0.31 f
  registerOut/in[32] (Register64bit)                      0.00       0.31 f
  registerOut/U4/ZN (AND2_X1)                             0.03       0.35 f
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U319/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U178/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U614/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/U124/Z (XOR2_X1)                                0.04       0.25 f
  mult_29/FS_1/A[60] (SimpleMultiplier_DW01_add_0)        0.00       0.25 f
  mult_29/FS_1/U45/ZN (NAND2_X1)                          0.03       0.28 r
  mult_29/FS_1/U44/ZN (NAND2_X1)                          0.03       0.31 f
  mult_29/FS_1/U42/Z (XOR2_X1)                            0.03       0.34 r
  mult_29/FS_1/SUM[60] (SimpleMultiplier_DW01_add_0)      0.00       0.34 r
  mult_29/PRODUCT[62] (SimpleMultiplier_DW02_mult_0)      0.00       0.34 r
  registerOut/in[62] (Register64bit)                      0.00       0.34 r
  registerOut/U8/ZN (AND2_X1)                             0.04       0.38 r
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: registerIn2/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_1_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[1] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U355/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U242/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U627/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_1/S (FA_X1)                                  0.08       0.28 r
  mult_29/U76/ZN (AND2_X1)                                0.04       0.32 r
  mult_29/FS_1/B[31] (SimpleMultiplier_DW01_add_0)        0.00       0.32 r
  mult_29/FS_1/U3/ZN (OR2_X1)                             0.03       0.35 r
  mult_29/FS_1/U2/ZN (AND2_X1)                            0.03       0.39 r
  mult_29/FS_1/SUM[31] (SimpleMultiplier_DW01_add_0)      0.00       0.39 r
  mult_29/PRODUCT[33] (SimpleMultiplier_DW02_mult_0)      0.00       0.39 r
  registerOut/in[33] (Register64bit)                      0.00       0.39 r
  registerOut/U37/ZN (AND2_X1)                            0.04       0.42 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn2/out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_2_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_2_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[2] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[2] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U354/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U240/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U616/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_2/S (FA_X1)                                  0.08       0.28 r
  mult_29/U74/Z (XOR2_X1)                                 0.04       0.32 f
  mult_29/FS_1/A[31] (SimpleMultiplier_DW01_add_0)        0.00       0.32 f
  mult_29/FS_1/U204/ZN (NAND2_X1)                         0.04       0.36 r
  mult_29/FS_1/U200/ZN (XNOR2_X1)                         0.04       0.40 f
  mult_29/FS_1/SUM[32] (SimpleMultiplier_DW01_add_0)      0.00       0.40 f
  mult_29/PRODUCT[34] (SimpleMultiplier_DW02_mult_0)      0.00       0.40 f
  registerOut/in[34] (Register64bit)                      0.00       0.40 f
  registerOut/U36/ZN (AND2_X1)                            0.03       0.43 f
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn2/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_5_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[5] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[5] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U350/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U232/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U611/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_5/S (FA_X1)                                  0.08       0.28 r
  mult_29/U75/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[35] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U188/ZN (NAND2_X1)                         0.03       0.36 f
  mult_29/FS_1/U187/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U185/Z (XOR2_X1)                           0.03       0.41 f
  mult_29/FS_1/SUM[35] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[37] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[37] (Register64bit)                      0.00       0.41 f
  registerOut/U32/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_28_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_28_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[28] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[28] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U323/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U161/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U618/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_28/S (FA_X1)                                 0.08       0.28 r
  mult_29/U120/ZN (AND2_X1)                               0.05       0.33 r
  mult_29/FS_1/B[58] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U55/ZN (NAND2_X1)                          0.03       0.36 f
  mult_29/FS_1/U54/ZN (NAND2_X1)                          0.03       0.39 r
  mult_29/FS_1/U52/Z (XOR2_X1)                            0.03       0.41 f
  mult_29/FS_1/SUM[58] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[60] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[60] (Register64bit)                      0.00       0.41 f
  registerOut/U10/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[26] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[26] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U325/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U167/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U620/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_26/S (FA_X1)                                 0.08       0.28 r
  mult_29/U116/ZN (AND2_X1)                               0.05       0.33 r
  mult_29/FS_1/B[56] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U65/ZN (NAND2_X1)                          0.03       0.36 f
  mult_29/FS_1/U64/ZN (NAND2_X1)                          0.03       0.39 r
  mult_29/FS_1/U62/Z (XOR2_X1)                            0.03       0.41 f
  mult_29/FS_1/SUM[56] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[58] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[58] (Register64bit)                      0.00       0.41 f
  registerOut/U12/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[24] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[24] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U328/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U174/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U622/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_24/S (FA_X1)                                 0.08       0.28 r
  mult_29/U111/ZN (AND2_X1)                               0.05       0.33 r
  mult_29/FS_1/B[54] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U75/ZN (NAND2_X1)                          0.03       0.36 f
  mult_29/FS_1/U74/ZN (NAND2_X1)                          0.03       0.39 r
  mult_29/FS_1/U72/Z (XOR2_X1)                            0.03       0.41 f
  mult_29/FS_1/SUM[54] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[56] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[56] (Register64bit)                      0.00       0.41 f
  registerOut/U14/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_22_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_22_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[22] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[22] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U330/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U182/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U624/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_22/S (FA_X1)                                 0.08       0.28 r
  mult_29/U107/ZN (AND2_X1)                               0.05       0.33 r
  mult_29/FS_1/B[52] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U85/ZN (NAND2_X1)                          0.03       0.36 f
  mult_29/FS_1/U84/ZN (NAND2_X1)                          0.03       0.39 r
  mult_29/FS_1/U82/Z (XOR2_X1)                            0.03       0.41 f
  mult_29/FS_1/SUM[52] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[54] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[54] (Register64bit)                      0.00       0.41 f
  registerOut/U16/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_54_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_54_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_20_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_20_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[20] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[20] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U332/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U188/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U626/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_20/S (FA_X1)                                 0.08       0.28 r
  mult_29/U103/ZN (AND2_X1)                               0.05       0.33 r
  mult_29/FS_1/B[50] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U95/ZN (NAND2_X1)                          0.03       0.36 f
  mult_29/FS_1/U94/ZN (NAND2_X1)                          0.03       0.39 r
  mult_29/FS_1/U92/Z (XOR2_X1)                            0.03       0.41 f
  mult_29/FS_1/SUM[50] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[52] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[52] (Register64bit)                      0.00       0.41 f
  registerOut/U18/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_52_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_52_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_18_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_18_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[18] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[18] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U335/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U195/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U629/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_18/S (FA_X1)                                 0.08       0.28 r
  mult_29/U99/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[48] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U110/ZN (NAND2_X1)                         0.03       0.36 f
  mult_29/FS_1/U109/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U102/Z (XOR2_X1)                           0.03       0.41 f
  mult_29/FS_1/SUM[48] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[50] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[50] (Register64bit)                      0.00       0.41 f
  registerOut/U20/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_50_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_50_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_13_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_13_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[13] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[13] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U341/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U213/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U634/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_13/S (FA_X1)                                 0.08       0.28 r
  mult_29/U89/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[43] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U139/ZN (NAND2_X1)                         0.03       0.36 f
  mult_29/FS_1/U138/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U136/Z (XOR2_X1)                           0.03       0.41 f
  mult_29/FS_1/SUM[43] (SimpleMultiplier_DW01_add_0)      0.00       0.41 f
  mult_29/PRODUCT[45] (SimpleMultiplier_DW02_mult_0)      0.00       0.41 f
  registerOut/in[45] (Register64bit)                      0.00       0.41 f
  registerOut/U23/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn1/out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_30_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_30_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[30] (Register32bit_0)                   0.00       0.08 r
  mult_29/A[30] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U380/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U312/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U646/ZN (NOR2_X1)                               0.06       0.21 r
  mult_29/S5_30/S (FA_X1)                                 0.06       0.27 r
  mult_29/U121/Z (XOR2_X1)                                0.04       0.31 f
  mult_29/FS_1/A[59] (SimpleMultiplier_DW01_add_0)        0.00       0.31 f
  mult_29/FS_1/U50/ZN (AND2_X1)                           0.04       0.35 f
  mult_29/FS_1/U48/ZN (NOR2_X1)                           0.03       0.39 r
  mult_29/FS_1/U47/Z (XOR2_X1)                            0.03       0.42 f
  mult_29/FS_1/SUM[59] (SimpleMultiplier_DW01_add_0)      0.00       0.42 f
  mult_29/PRODUCT[61] (SimpleMultiplier_DW02_mult_0)      0.00       0.42 f
  registerOut/in[61] (Register64bit)                      0.00       0.42 f
  registerOut/U9/ZN (AND2_X1)                             0.03       0.45 f
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[3] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[3] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U352/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U236/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U613/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_3/S (FA_X1)                                  0.08       0.28 r
  mult_29/U67/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[33] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U198/ZN (NAND2_X1)                         0.04       0.36 f
  mult_29/FS_1/U197/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U195/ZN (XNOR2_X1)                         0.03       0.42 f
  mult_29/FS_1/SUM[33] (SimpleMultiplier_DW01_add_0)      0.00       0.42 f
  mult_29/PRODUCT[35] (SimpleMultiplier_DW02_mult_0)      0.00       0.42 f
  registerOut/in[35] (Register64bit)                      0.00       0.42 f
  registerOut/U35/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn2/out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_16_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_16_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[16] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[16] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U337/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U203/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U631/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_16/S (FA_X1)                                 0.08       0.28 r
  mult_29/U95/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[46] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U120/ZN (NAND2_X1)                         0.04       0.36 f
  mult_29/FS_1/U119/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U117/Z (XOR2_X1)                           0.03       0.42 f
  mult_29/FS_1/SUM[46] (SimpleMultiplier_DW01_add_0)      0.00       0.42 f
  mult_29/PRODUCT[48] (SimpleMultiplier_DW02_mult_0)      0.00       0.42 f
  registerOut/in[48] (Register64bit)                      0.00       0.42 f
  registerOut/U22/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_48_/D (DFF_X1)                      0.01       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_48_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn2/out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_14_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_14_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[14] (Register32bit_1)                   0.00       0.08 r
  mult_29/B[14] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 r
  mult_29/U339/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U209/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U633/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_14/S (FA_X1)                                 0.08       0.28 r
  mult_29/U91/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[44] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U134/ZN (NAND2_X1)                         0.04       0.36 f
  mult_29/FS_1/U133/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U127/Z (XOR2_X1)                           0.03       0.42 f
  mult_29/FS_1/SUM[44] (SimpleMultiplier_DW01_add_0)      0.00       0.42 f
  mult_29/PRODUCT[46] (SimpleMultiplier_DW02_mult_0)      0.00       0.42 f
  registerOut/in[46] (Register64bit)                      0.00       0.42 f
  registerOut/U28/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn2/out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_6_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_6_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[6] (Register32bit_1)                    0.00       0.08 r
  mult_29/B[6] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U349/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U230/Z (BUF_X1)                                 0.05       0.15 f
  mult_29/U610/ZN (NOR2_X1)                               0.05       0.20 r
  mult_29/S4_6/S (FA_X1)                                  0.08       0.28 r
  mult_29/U79/ZN (AND2_X1)                                0.05       0.33 r
  mult_29/FS_1/B[36] (SimpleMultiplier_DW01_add_0)        0.00       0.33 r
  mult_29/FS_1/U183/ZN (NAND2_X1)                         0.04       0.36 f
  mult_29/FS_1/U182/ZN (NAND2_X1)                         0.03       0.39 r
  mult_29/FS_1/U175/Z (XOR2_X1)                           0.03       0.42 f
  mult_29/FS_1/SUM[36] (SimpleMultiplier_DW01_add_0)      0.00       0.42 f
  mult_29/PRODUCT[38] (SimpleMultiplier_DW02_mult_0)      0.00       0.42 f
  registerOut/in[38] (Register64bit)                      0.00       0.42 f
  registerOut/U33/ZN (AND2_X1)                            0.03       0.45 f
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


1
