// Seed: 3510298158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wand id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1;
  wire id_7;
  wire id_8;
  wire id_9;
  always @(posedge id_4 or 1) begin : LABEL_0
    wait (1);
  end
  logic id_10;
  ;
  wire id_11;
  wire id_12;
  parameter id_13 = 1'd0, id_14 = -1;
  assign id_12#(
      .id_7 (1),
      .id_11(-1'b0),
      .id_8 (-1),
      .id_10(-1),
      .id_7 (1'd0),
      .id_4 (id_13),
      .id_12(1'b0)
  ) = -id_12;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd28
) (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3
    , id_16,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    output supply1 id_7,
    output wand id_8,
    output wor id_9,
    output wire id_10,
    input wor id_11,
    input tri id_12,
    output supply0 _id_13,
    output tri0 id_14
);
  struct packed {
    logic [(  id_13  ) : -1] id_17;
    logic id_18;
  } id_19;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_16,
      id_17,
      id_18
  );
  logic [-1 : -1] id_20;
endmodule
