;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 0, -102
	MOV #12, @201
	MOV #12, @201
	SLT 909, @47
	SUB @0, @2
	MOV @111, 106
	SPL -1, #-20
	SLT #12, @206
	MOV @0, @2
	MOV -1, @-20
	ADD 210, 60
	SUB #12, @206
	SUB @127, @106
	SUB 0, -102
	MOV -17, <-20
	SUB @111, 106
	SUB @0, @2
	JMP -1, #-20
	JMP -1, #-20
	ADD 290, 63
	DJN -1, @-20
	SLT #12, @206
	SUB @-127, 100
	MOV #-207, <-120
	ADD 271, 60
	ADD 210, 60
	MOV -1, <-820
	SLT #12, @206
	SLT #12, @206
	ADD 210, 60
	SUB 0, @20
	CMP -207, <-120
	ADD -100, 0
	CMP -207, <-120
	JMP @11, #208
	ADD #270, <1
	JMN 690, #-810
	JMN 690, #-810
	CMP @121, 101
	SUB #72, @205
	ADD 110, 68
	MOV -1, <-20
	MOV -1, <-20
	ADD 110, 65
	SPL -100, -601
	CMP 210, 652
	JMZ 0, 900
	CMP -97, <-470
