# FULL ADDER USING HALF ADDERS

## âœ… Overview

A Full Adder adds three inputs: A, B, and Cin (Carry In), and produces two outputs: Sum and Cout (Carry Out). The Boolean equations are:

Sum = A âŠ• B âŠ• Cin

Cout = (A â‹… B) + (Cin â‹… (A âŠ• B))

Weâ€™ll use two Half Adders:

First Half Adder: Adds A and B â†’ produces Sum1 = A âŠ• B, Carry1 = A â‹… B

Second Half Adder: Adds Sum1 and Cin â†’ produces Sum = Sum1 âŠ• Cin, Carry2 = Sum1 â‹… Cin

Final Cout = Carry1 + Carry2

## ðŸ›  Step-by-Step LTspice Design

### Step 1: Design Basic Gates

Before building a Half Adder, you need to design:

XOR gate

AND gate

OR gate

You can use CMOS transistor-level designs or behavioral logic gates using *.subckt definitions. Let's proceed with behavioral modeling (for simplicity).

Option 1: Behavioral Logic Using Voltage Sources and Vswitch

Or

Option 2: Use .subckt macros for gates (recommended)

Step 2: Create Half Adder Subcircuit

A Half Adder has:

Inputs: A, B

Outputs: Sum (A âŠ• B), Carry (A â‹… B)

Create a subcircuit like:

* Half Adder Subcircuit
  
.subckt HALF_ADDER A B SUM CARRY

X1 A B XOR1 SUM  ; XOR gate

X2 A B AND1 CARRY ; AND gate

.ends HALF_ADDER

Step 3: Create Full Adder Using Two Half Adders

* Full Adder Using Two Half Adders
  
.subckt FULL_ADDER A B Cin SUM Cout

* Internal nets
  
.node SUM1 C1 C2

* First Half Adder
  
XHA1 A B SUM1 C1 HALF_ADDER

* Second Half Adder
  
XHA2 SUM1 Cin SUM C2 HALF_ADDER

* OR gate for Cout
  
XOR1 C1 C2 Cout

.ends FULL_ADDER

Step 4: Top-Level Testbench in LTspice

* Testbench
  
Vdd Vdd 0 DC 2

VinA A 0 PULSE(0 2 8 0.001 0.001 8 16)

VinB B 0 PULSE(0 2 4 0.001 0.001 4 8)

VinCin Cin 0 PULSE(0 2 2 0.001 0.001 2 4)

XFA A B Cin SUM Cout FULL_ADDER

.tran 16

.control

run

## CIRCUIT DESIGN

![Image](https://github.com/user-attachments/assets/a643585a-d78d-4a2e-bd42-6f41d7e49343)


plot V(A) V(B) V(Cin) V(SUM) V(Cout)

.endc

.end

# OUTPUT WAVEFORM

![Image](https://github.com/user-attachments/assets/5c0fc2fc-20e2-48f8-b895-3005b55c019e)


##ðŸ’¡ Conclusion:

Designing a Full Adder using two Half Adders in LTspice is a great way to bridge theoretical digital logic with practical circuit simulation. This step-by-step approach reinforces core logic gate concepts and showcases how modular subcircuits can simplify complex designs. LTspice proves to be a powerful tool for validating digital designs at both behavioral and transistor levels.

ðŸ”§ Whether you're a student, a VLSI enthusiast, or a digital design engineer, hands-on simulation like this builds a deeper understanding of circuit behavior and design flow.

