#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1849460 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x18795b0_0 .var "clock", 0 0;
v0x1879780_0 .net "decode_in_alu_out", 31 0, v0x1877040_0;  1 drivers
o0x7f45eadb22a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1879820_0 .net "decode_in_clr", 0 0, o0x7f45eadb22a8;  0 drivers
o0x7f45eadb2308 .functor BUFZ 1, C4<z>; HiZ drive
v0x18798c0_0 .net "decode_in_enable", 0 0, o0x7f45eadb2308;  0 drivers
v0x1879960_0 .net "decode_in_forwardAD", 0 0, v0x186e280_0;  1 drivers
v0x1879a00_0 .net "decode_in_forwardBD", 0 0, v0x186e480_0;  1 drivers
v0x1879aa0_0 .net "decode_in_instrD", 31 0, v0x1872ef0_0;  1 drivers
v0x1879b90_0 .net "decode_in_pc_plus_4", 31 0, v0x1872fc0_0;  1 drivers
v0x1879cc0_0 .net "decode_in_regWriteW", 0 0, v0x1877f10_0;  1 drivers
v0x1879df0_0 .net "decode_in_write_from_wb", 31 0, v0x1878de0_0;  1 drivers
v0x1879f20_0 .net "decode_reg_in_clr", 0 0, v0x186eda0_0;  1 drivers
o0x7f45eadb4fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1879fc0_0 .net "decode_reg_in_enable", 0 0, o0x7f45eadb4fa8;  0 drivers
v0x187a060_0 .net "decode_reg_in_instr", 31 0, v0x186d130_0;  1 drivers
v0x187a100_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x186d910_0;  1 drivers
v0x187a1a0_0 .net "execute_in_ALUControlE", 2 0, v0x1875240_0;  1 drivers
v0x187a260_0 .net "execute_in_ALUSrcE", 0 0, v0x1875350_0;  1 drivers
v0x187a300_0 .net "execute_in_ForwardAE", 1 0, v0x186e390_0;  1 drivers
v0x187a4b0_0 .net "execute_in_ForwardBE", 1 0, v0x186e570_0;  1 drivers
o0x7f45eadb2d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x187a550_0 .net "execute_in_ForwardExecVal", 31 0, o0x7f45eadb2d88;  0 drivers
o0x7f45eadb2d58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x187a5f0_0 .net "execute_in_ForwardMemVal", 31 0, o0x7f45eadb2d58;  0 drivers
v0x187a690_0 .net "execute_in_RdE", 4 0, v0x1874a60_0;  1 drivers
v0x187a750_0 .net "execute_in_RegDstE", 0 0, v0x1875440_0;  1 drivers
v0x187a7f0_0 .net "execute_in_RsE", 4 0, v0x1875850_0;  1 drivers
v0x187a900_0 .net "execute_in_RtE", 4 0, v0x1874970_0;  1 drivers
v0x187a9c0_0 .net "execute_in_SignImmE", 31 0, v0x1874b50_0;  1 drivers
v0x187aa80_0 .net "execute_in_reg1", 31 0, v0x1874770_0;  1 drivers
v0x187ab40_0 .net "execute_in_reg2", 31 0, v0x1875740_0;  1 drivers
v0x187ac00_0 .net "execute_reg_in_a0", 31 0, v0x1861270_0;  1 drivers
v0x187acc0_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x185f140_0;  1 drivers
v0x187ad80_0 .net "execute_reg_in_alu_src", 0 0, v0x185f240_0;  1 drivers
v0x187ae20_0 .net "execute_reg_in_clr", 0 0, v0x186e1a0_0;  1 drivers
v0x187af10_0 .net "execute_reg_in_instruction", 31 0, L_0x188f120;  1 drivers
v0x187b020_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x185f7c0_0;  1 drivers
v0x187a3a0_0 .net "execute_reg_in_mem_write", 0 0, v0x185f910_0;  1 drivers
v0x187b2d0_0 .net "execute_reg_in_rd1", 31 0, v0x18615c0_0;  1 drivers
v0x187b400_0 .net "execute_reg_in_rd2", 31 0, v0x18616b0_0;  1 drivers
v0x187b530_0 .net "execute_reg_in_rdE", 4 0, L_0x188f190;  1 drivers
v0x187b5d0_0 .net "execute_reg_in_reg_dst", 0 0, v0x185fab0_0;  1 drivers
v0x187b670_0 .net "execute_reg_in_reg_write", 0 0, v0x185fb70_0;  1 drivers
v0x187b710_0 .net "execute_reg_in_rsD", 4 0, L_0x188eee0;  1 drivers
v0x187b7d0_0 .net "execute_reg_in_rtD", 4 0, L_0x188f080;  1 drivers
v0x187b8e0_0 .net "execute_reg_in_sign_immediate", 31 0, v0x1862380_0;  1 drivers
v0x187b9a0_0 .net "execute_reg_in_syscall", 0 0, v0x185fc30_0;  1 drivers
v0x187ba40_0 .net "execute_reg_in_v0", 31 0, v0x1861b30_0;  1 drivers
v0x187bb00_0 .net "fetch_in_branch", 0 0, L_0x188edd0;  1 drivers
v0x187bc30_0 .net "fetch_in_branch_addr", 31 0, v0x181c260_0;  1 drivers
v0x187bd80_0 .net "fetch_in_enable", 0 0, v0x186ee40_0;  1 drivers
v0x187be20_0 .net "fetch_in_jump", 0 0, v0x185f580_0;  1 drivers
v0x187bf50_0 .net "fetch_in_jump_addr", 31 0, L_0x188f750;  1 drivers
v0x187c010_0 .net "fetch_in_jump_reg", 0 0, v0x185f640_0;  1 drivers
o0x7f45eadb23c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x187c140_0 .net "fetch_in_jump_reg_adddr", 31 0, o0x7f45eadb23c8;  0 drivers
v0x187c200_0 .net "hazard_in_MemtoRegE", 0 0, v0x1874fc0_0;  1 drivers
v0x187c2a0_0 .net "hazard_in_MemtoRegM", 0 0, v0x1876c10_0;  1 drivers
v0x187c340_0 .net "hazard_in_RegWriteE", 0 0, v0x1875060_0;  1 drivers
v0x187c3e0_0 .net "hazard_in_RegWriteM", 0 0, v0x1876cb0_0;  1 drivers
v0x187c480_0 .net "hazard_in_RegWriteW", 0 0, v0x1878390_0;  1 drivers
v0x187c570_0 .net "hazard_in_RsD", 4 0, L_0x188ee40;  1 drivers
v0x187c680_0 .net "hazard_in_RsE", 4 0, v0x1869290_0;  1 drivers
v0x187c790_0 .net "hazard_in_RtD", 4 0, L_0x188efe0;  1 drivers
v0x187c8a0_0 .net "hazard_in_RtE", 4 0, v0x1869430_0;  1 drivers
v0x187c9b0_0 .net "hazard_in_WriteRegE", 4 0, v0x1868f20_0;  1 drivers
v0x187cac0_0 .net "hazard_in_WriteRegM", 4 0, L_0x188f920;  1 drivers
v0x187cbd0_0 .net "hazard_in_WriteRegW", 4 0, L_0x188fc00;  1 drivers
v0x187cce0_0 .net "hazard_in_branchD", 0 0, v0x185f300_0;  1 drivers
v0x187ce10_0 .net "memory_in_MemToRegM", 0 0, v0x1876df0_0;  1 drivers
v0x187b0c0_0 .net "memory_in_MemWriteM", 0 0, v0x1876fa0_0;  1 drivers
v0x187b160_0 .net "memory_in_RegWriteM", 0 0, v0x1876d50_0;  1 drivers
v0x187d2c0_0 .net "memory_in_WriteRegM", 4 0, v0x18771d0_0;  1 drivers
v0x187d360_0 .net "memory_in_WritedataM", 31 0, v0x18770e0_0;  1 drivers
v0x187d400_0 .net "memory_in_a0", 31 0, v0x1877270_0;  1 drivers
v0x187d4a0_0 .net "memory_in_instruction", 31 0, v0x1876b20_0;  1 drivers
v0x187d540_0 .net "memory_in_syscall", 0 0, v0x1876a80_0;  1 drivers
v0x187d5e0_0 .net "memory_in_v0", 31 0, v0x1877360_0;  1 drivers
v0x187d680_0 .net "memory_reg_in_ALUOutput", 31 0, v0x1866540_0;  1 drivers
v0x187d720_0 .net "memory_reg_in_WriteDataE", 31 0, v0x1869830_0;  1 drivers
v0x187d7c0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x18698f0_0;  1 drivers
v0x187d860_0 .net "memory_reg_in_a0", 31 0, v0x1874d20_0;  1 drivers
v0x187d900_0 .net "memory_reg_in_instruction", 31 0, v0x1874ee0_0;  1 drivers
v0x187d9f0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x18751a0_0;  1 drivers
v0x187dae0_0 .net "memory_reg_in_mem_write", 0 0, v0x1874c60_0;  1 drivers
v0x187dbd0_0 .net "memory_reg_in_reg_write", 0 0, v0x1875100_0;  1 drivers
v0x187dcc0_0 .net "memory_reg_in_syscall", 0 0, v0x18748d0_0;  1 drivers
v0x187ddb0_0 .net "memory_reg_in_v0", 31 0, v0x1874e00_0;  1 drivers
v0x187dea0_0 .net "wb_in_ALUOutW", 31 0, v0x18781d0_0;  1 drivers
v0x187df40_0 .net "wb_in_MemToRegW", 0 0, v0x1878000_0;  1 drivers
v0x187dfe0_0 .net "wb_in_ReadDataW", 31 0, v0x18780a0_0;  1 drivers
v0x187e080_0 .net "wb_in_WriteRegW", 4 0, v0x18782b0_0;  1 drivers
v0x187e170_0 .net "wb_reg_in_ALUOut", 31 0, L_0x188fa20;  1 drivers
v0x187e260_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x188fa90;  1 drivers
v0x187e350_0 .net "wb_reg_in_RD", 31 0, v0x1870b70_0;  1 drivers
o0x7f45eadb4be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x187e3f0_0 .net "wb_reg_in_RegWriteW", 0 0, o0x7f45eadb4be8;  0 drivers
v0x187e4e0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x188f530;  1 drivers
S_0x18483c0 .scope module, "decode_module" "decode" 2 138, 3 54 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 32 "pc_plus_4_decoded"
    .port_info 4 /INPUT 32 "instrD"
    .port_info 5 /INPUT 32 "write_from_wb"
    .port_info 6 /INPUT 32 "alu_out"
    .port_info 7 /INPUT 1 "forwardAD"
    .port_info 8 /INPUT 1 "forwardBD"
    .port_info 9 /INPUT 1 "regWriteW"
    .port_info 10 /OUTPUT 1 "out1"
    .port_info 11 /OUTPUT 32 "out1a"
    .port_info 12 /OUTPUT 32 "out1b"
    .port_info 13 /OUTPUT 32 "out1c"
    .port_info 14 /OUTPUT 1 "out2"
    .port_info 15 /OUTPUT 1 "out3"
    .port_info 16 /OUTPUT 3 "out4"
    .port_info 17 /OUTPUT 1 "out5"
    .port_info 18 /OUTPUT 1 "out6"
    .port_info 19 /OUTPUT 32 "out7"
    .port_info 20 /OUTPUT 32 "out8"
    .port_info 21 /OUTPUT 5 "out9"
    .port_info 22 /OUTPUT 5 "out10"
    .port_info 23 /OUTPUT 5 "out11"
    .port_info 24 /OUTPUT 32 "out12"
    .port_info 25 /OUTPUT 1 "out13"
    .port_info 26 /OUTPUT 32 "out14"
    .port_info 27 /OUTPUT 1 "out15"
    .port_info 28 /OUTPUT 1 "out16"
    .port_info 29 /OUTPUT 1 "out17"
    .port_info 30 /OUTPUT 1 "out18"
    .port_info 31 /OUTPUT 32 "out19"
    .port_info 32 /OUTPUT 32 "out20"
    .port_info 33 /OUTPUT 5 "out21"
    .port_info 34 /OUTPUT 5 "out22"
L_0x188e800 .functor NOT 1, v0x18795b0_0, C4<0>, C4<0>, C4<0>;
L_0x188f120 .functor BUFZ 32, v0x1872ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1862c30_0 .net *"_s16", 29 0, L_0x188ec00;  1 drivers
L_0x7f45ead68060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1862d30_0 .net *"_s18", 1 0, L_0x7f45ead68060;  1 drivers
v0x1862e10_0 .net *"_s33", 25 0, L_0x188f230;  1 drivers
v0x1862ed0_0 .net *"_s34", 31 0, L_0x188f350;  1 drivers
L_0x7f45ead680f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1862fb0_0 .net *"_s37", 5 0, L_0x7f45ead680f0;  1 drivers
v0x18630e0_0 .net *"_s38", 31 0, L_0x188f610;  1 drivers
v0x18631c0_0 .net *"_s40", 29 0, L_0x188f440;  1 drivers
L_0x7f45ead68138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18632a0_0 .net *"_s42", 1 0, L_0x7f45ead68138;  1 drivers
v0x1863380_0 .net "alu_out", 31 0, v0x1877040_0;  alias, 1 drivers
v0x18634d0_0 .net "clear", 0 0, o0x7f45eadb22a8;  alias, 0 drivers
v0x1863590_0 .net "clk", 0 0, v0x18795b0_0;  1 drivers
v0x1863650_0 .net "enable", 0 0, o0x7f45eadb2308;  alias, 0 drivers
v0x1863710_0 .net "equalD_rs_input", 31 0, v0x1860520_0;  1 drivers
v0x1863820_0 .net "equalD_rt_input", 31 0, v0x1860cd0_0;  1 drivers
v0x1863930_0 .net "equals_output", 0 0, v0x185e9c0_0;  1 drivers
v0x1863a20_0 .net "forwardAD", 0 0, v0x186e280_0;  alias, 1 drivers
v0x1863ac0_0 .net "forwardBD", 0 0, v0x186e480_0;  alias, 1 drivers
v0x1863c70_0 .net "instrD", 31 0, v0x1872ef0_0;  alias, 1 drivers
v0x1863d10_0 .net "jal", 0 0, v0x185f470_0;  1 drivers
v0x1863db0_0 .net "jal_address", 31 0, v0x185ddf0_0;  1 drivers
v0x1863e50_0 .net "memRead", 0 0, v0x185f700_0;  1 drivers
v0x1863ef0_0 .net "out1", 0 0, v0x185fc30_0;  alias, 1 drivers
v0x1863f90_0 .net "out10", 20 16, L_0x188f080;  alias, 1 drivers
v0x1864030_0 .net "out11", 15 11, L_0x188f190;  alias, 1 drivers
v0x18640f0_0 .net "out12", 31 0, v0x1862380_0;  alias, 1 drivers
v0x18641b0_0 .net "out13", 0 0, v0x185f910_0;  alias, 1 drivers
v0x1864250_0 .net "out14", 31 0, v0x181c260_0;  alias, 1 drivers
v0x1864320_0 .net "out15", 0 0, L_0x188edd0;  alias, 1 drivers
v0x18643f0_0 .net "out16", 0 0, v0x185f580_0;  alias, 1 drivers
v0x18644c0_0 .net "out17", 0 0, v0x185f640_0;  alias, 1 drivers
v0x1864590_0 .net "out18", 0 0, v0x185f300_0;  alias, 1 drivers
v0x1864680_0 .net "out19", 31 0, o0x7f45eadb23c8;  alias, 0 drivers
v0x1864720_0 .net "out1a", 31 0, L_0x188f120;  alias, 1 drivers
v0x1863b60_0 .net "out1b", 31 0, v0x1861270_0;  alias, 1 drivers
v0x18649d0_0 .net "out1c", 31 0, v0x1861b30_0;  alias, 1 drivers
v0x1864a70_0 .net "out2", 0 0, v0x185fb70_0;  alias, 1 drivers
v0x1864b10_0 .net "out20", 31 0, L_0x188f750;  alias, 1 drivers
v0x1864bb0_0 .net "out21", 25 21, L_0x188ee40;  alias, 1 drivers
v0x1864c90_0 .net "out22", 20 16, L_0x188efe0;  alias, 1 drivers
v0x1864d70_0 .net "out3", 0 0, v0x185f7c0_0;  alias, 1 drivers
v0x1864e40_0 .net "out4", 2 0, v0x185f140_0;  alias, 1 drivers
v0x1864f10_0 .net "out5", 0 0, v0x185f240_0;  alias, 1 drivers
v0x1864fe0_0 .net "out6", 0 0, v0x185fab0_0;  alias, 1 drivers
v0x18650b0_0 .net "out7", 31 0, v0x18615c0_0;  alias, 1 drivers
v0x18651a0_0 .net "out8", 31 0, v0x18616b0_0;  alias, 1 drivers
v0x1865290_0 .net "out9", 25 21, L_0x188eee0;  alias, 1 drivers
v0x1865350_0 .net "pc_plus_4_decoded", 31 0, v0x1872fc0_0;  alias, 1 drivers
v0x1865460_0 .net "regWriteW", 0 0, v0x1877f10_0;  alias, 1 drivers
v0x1865500_0 .net "write_data", 31 0, v0x1862ab0_0;  1 drivers
v0x18655f0_0 .net "write_from_wb", 31 0, v0x1878de0_0;  alias, 1 drivers
L_0x188e630 .part v0x1872ef0_0, 26, 6;
L_0x188e6d0 .part v0x1872ef0_0, 0, 6;
L_0x188e870 .part v0x1872ef0_0, 21, 5;
L_0x188e910 .part v0x1872ef0_0, 16, 5;
L_0x188e9b0 .part v0x1872ef0_0, 0, 5;
L_0x188ea50 .part v0x1872ef0_0, 0, 16;
L_0x188ec00 .part v0x1862380_0, 0, 30;
L_0x188ed30 .concat [ 2 30 0 0], L_0x7f45ead68060, L_0x188ec00;
L_0x188ee40 .part v0x1872ef0_0, 21, 5;
L_0x188eee0 .part v0x1872ef0_0, 21, 5;
L_0x188efe0 .part v0x1872ef0_0, 16, 5;
L_0x188f080 .part v0x1872ef0_0, 16, 5;
L_0x188f190 .part v0x1872ef0_0, 11, 5;
L_0x188f230 .part v0x1872ef0_0, 0, 26;
L_0x188f350 .concat [ 26 6 0 0], L_0x188f230, L_0x7f45ead680f0;
L_0x188f440 .part L_0x188f350, 0, 30;
L_0x188f610 .concat [ 2 30 0 0], L_0x7f45ead68138, L_0x188f440;
L_0x188f750 .arith/sum 32, L_0x188f610, v0x1872fc0_0;
S_0x18323c0 .scope module, "add_for_branch" "adder" 3 109, 4 11 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x181c260_0 .var "adder_out", 31 0;
v0x185d900_0 .net "in1", 31 0, L_0x188ed30;  1 drivers
v0x185d9e0_0 .net "in2", 31 0, v0x1872fc0_0;  alias, 1 drivers
E_0x1829cb0 .event edge, v0x185d900_0;
S_0x185db50 .scope module, "add_for_jal" "adder" 3 110, 4 11 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x185ddf0_0 .var "adder_out", 31 0;
v0x185def0_0 .net "in1", 31 0, v0x1872fc0_0;  alias, 1 drivers
L_0x7f45ead680a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x185dfe0_0 .net "in2", 31 0, L_0x7f45ead680a8;  1 drivers
E_0x185dd70 .event edge, v0x185d9e0_0;
S_0x185e130 .scope module, "branch_and" "and_gate" 3 115, 5 11 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x188edd0 .functor AND 1, v0x185e9c0_0, v0x185f300_0, C4<1>, C4<1>;
v0x185e380_0 .net "a", 0 0, v0x185e9c0_0;  alias, 1 drivers
v0x185e440_0 .net "b", 0 0, v0x185f300_0;  alias, 1 drivers
v0x185e500_0 .net "c", 0 0, L_0x188edd0;  alias, 1 drivers
S_0x185e650 .scope module, "branch_logic" "equals" 3 114, 6 10 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0x185e820 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0x185e9c0_0 .var "equal_inputs", 0 0;
v0x185eab0_0 .net "input_0", 31 0, v0x1860520_0;  alias, 1 drivers
v0x185eb70_0 .net "input_1", 31 0, v0x1860cd0_0;  alias, 1 drivers
E_0x185e910 .event edge, v0x185eab0_0, v0x185eb70_0;
S_0x185ece0 .scope module, "controller" "control" 3 106, 7 23 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0x185f140_0 .var "aluOp", 2 0;
v0x185f240_0 .var "aluSrc", 0 0;
v0x185f300_0 .var "branch", 0 0;
v0x185f3d0_0 .net "funcCode", 5 0, L_0x188e6d0;  1 drivers
v0x185f470_0 .var "jal", 0 0;
v0x185f580_0 .var "jump", 0 0;
v0x185f640_0 .var "jumpRegister", 0 0;
v0x185f700_0 .var "memRead", 0 0;
v0x185f7c0_0 .var "memToReg", 0 0;
v0x185f910_0 .var "memWrite", 0 0;
v0x185f9d0_0 .net "opcode", 31 26, L_0x188e630;  1 drivers
v0x185fab0_0 .var "regDst", 0 0;
v0x185fb70_0 .var "regWrite", 0 0;
v0x185fc30_0 .var "syscall", 0 0;
E_0x185f0e0 .event edge, v0x185f9d0_0, v0x185f3d0_0;
S_0x185ff30 .scope module, "rd1_mux" "mux" 3 112, 8 12 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x18600b0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1860270_0 .net "ctrl", 0 0, v0x186e280_0;  alias, 1 drivers
v0x1860350_0 .net "input_one", 31 0, v0x1877040_0;  alias, 1 drivers
v0x1860430_0 .net "input_zero", 31 0, v0x18615c0_0;  alias, 1 drivers
v0x1860520_0 .var "out", 31 0;
E_0x18601f0 .event edge, v0x1860270_0, v0x1860430_0, v0x1860350_0;
S_0x18606a0 .scope module, "rd2_mux" "mux" 3 113, 8 12 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1860870 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1860a30_0 .net "ctrl", 0 0, v0x186e480_0;  alias, 1 drivers
v0x1860b10_0 .net "input_one", 31 0, v0x1877040_0;  alias, 1 drivers
v0x1860c00_0 .net "input_zero", 31 0, v0x18616b0_0;  alias, 1 drivers
v0x1860cd0_0 .var "out", 31 0;
E_0x18609b0 .event edge, v0x1860a30_0, v0x1860c00_0, v0x1860350_0;
S_0x1860e50 .scope module, "regs" "registers" 3 107, 9 22 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0x1861270_0 .var "a0", 31 0;
v0x1861370_0 .net "clk", 0 0, L_0x188e800;  1 drivers
v0x1861430_0 .var/i "i", 31 0;
v0x18614f0_0 .net "jal", 0 0, v0x185f470_0;  alias, 1 drivers
v0x18615c0_0 .var "read1", 31 0;
v0x18616b0_0 .var "read2", 31 0;
v0x1861780_0 .net "reg1", 25 21, L_0x188e870;  1 drivers
v0x1861840_0 .net "reg2", 20 16, L_0x188e910;  1 drivers
v0x1861920 .array "reg_mem", 0 31, 31 0;
v0x1861a70_0 .net "reg_write", 0 0, v0x1877f10_0;  alias, 1 drivers
v0x1861b30_0 .var "v0", 31 0;
v0x1861c10_0 .net "write_data", 31 0, v0x1862ab0_0;  alias, 1 drivers
v0x1861cf0_0 .net "write_reg", 4 0, L_0x188e9b0;  1 drivers
E_0x1861190 .event negedge, v0x1861370_0;
E_0x1861210 .event posedge, v0x1861370_0;
S_0x1861f90 .scope module, "signs" "sign_extend" 3 108, 10 11 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x1862280_0 .net "in", 15 0, L_0x188ea50;  1 drivers
v0x1862380_0 .var "out", 31 0;
E_0x1862200 .event edge, v0x1862280_0;
S_0x18624c0 .scope module, "write_mux" "mux" 3 111, 8 12 0, S_0x18483c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1862640 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1862810_0 .net "ctrl", 0 0, v0x185f470_0;  alias, 1 drivers
v0x1862920_0 .net "input_one", 31 0, v0x185ddf0_0;  alias, 1 drivers
v0x18629e0_0 .net "input_zero", 31 0, v0x1878de0_0;  alias, 1 drivers
v0x1862ab0_0 .var "out", 31 0;
E_0x1862710 .event edge, v0x185f470_0, v0x18629e0_0, v0x185ddf0_0;
S_0x1865c10 .scope module, "execute_module" "execute" 2 160, 11 3 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
    .port_info 18 /OUTPUT 5 "Hazard_WriteRegE"
v0x18687e0_0 .net "ALUControlE", 2 0, v0x1875240_0;  alias, 1 drivers
v0x18688c0_0 .net "ALUOutput", 31 0, v0x1866540_0;  alias, 1 drivers
v0x1868990_0 .net "ALUSrcE", 0 0, v0x1875350_0;  alias, 1 drivers
v0x1868a90_0 .net "ForwardAE", 1 0, v0x186e390_0;  alias, 1 drivers
v0x1868b60_0 .net "ForwardBE", 1 0, v0x186e570_0;  alias, 1 drivers
v0x1868c50_0 .net "ForwardExecVal", 31 0, o0x7f45eadb2d88;  alias, 0 drivers
v0x1868d40_0 .net "ForwardHandlingReg2ALU", 31 0, v0x1867690_0;  1 drivers
v0x1868e30_0 .net "ForwardMemVal", 31 0, o0x7f45eadb2d58;  alias, 0 drivers
v0x1868f20_0 .var "Hazard_WriteRegE", 4 0;
v0x1869090_0 .net "RdE", 4 0, v0x1874a60_0;  alias, 1 drivers
v0x1869150_0 .net "RegDstE", 0 0, v0x1875440_0;  alias, 1 drivers
v0x18691f0_0 .net "RsE", 4 0, v0x1875850_0;  alias, 1 drivers
v0x1869290_0 .var "RsEHazard", 4 0;
v0x1869370_0 .net "RtE", 4 0, v0x1874970_0;  alias, 1 drivers
v0x1869430_0 .var "RtEHazard", 4 0;
v0x18694f0_0 .net "SignImmE", 31 0, v0x1874b50_0;  alias, 1 drivers
v0x18695e0_0 .net "SrcAE", 31 0, v0x1866db0_0;  1 drivers
v0x1869790_0 .net "SrcBE", 31 0, v0x1867e90_0;  1 drivers
v0x1869830_0 .var "WriteDataE", 31 0;
v0x18698f0_0 .var "WriteRegE", 4 0;
v0x18699d0_0 .net "WriteRegE_internal", 4 0, v0x1868650_0;  1 drivers
v0x1869a90_0 .net "reg1", 31 0, v0x1874770_0;  alias, 1 drivers
v0x1869b30_0 .net "reg2", 31 0, v0x1875740_0;  alias, 1 drivers
E_0x1865f60 .event edge, v0x1867690_0, v0x1868650_0;
S_0x1865fc0 .scope module, "ALUE" "alu" 11 51, 12 13 0, S_0x1865c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0x18662a0_0 .net "aluop", 2 0, v0x1875240_0;  alias, 1 drivers
v0x18663a0_0 .net "read_data1", 31 0, v0x1866db0_0;  alias, 1 drivers
v0x1866480_0 .net "read_data2", 31 0, v0x1867e90_0;  alias, 1 drivers
v0x1866540_0 .var "result", 31 0;
E_0x1866220 .event edge, v0x18662a0_0, v0x18663a0_0, v0x1866480_0;
S_0x18666d0 .scope module, "Mux3SrcAE" "mux3" 11 48, 13 13 0, S_0x1865c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x18668c0 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1866a00_0 .net "ctrl", 1 0, v0x186e390_0;  alias, 1 drivers
v0x1866b00_0 .net "input_00", 31 0, v0x1874770_0;  alias, 1 drivers
v0x1866be0_0 .net "input_01", 31 0, o0x7f45eadb2d58;  alias, 0 drivers
v0x1866cd0_0 .net "input_10", 31 0, o0x7f45eadb2d88;  alias, 0 drivers
v0x1866db0_0 .var "out", 31 0;
E_0x1866990 .event edge, v0x1866a00_0, v0x1866b00_0, v0x1866be0_0, v0x1866cd0_0;
S_0x1866f70 .scope module, "Mux3SrcBe" "mux3" 11 49, 13 13 0, S_0x1865c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x18670f0 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1867300_0 .net "ctrl", 1 0, v0x186e570_0;  alias, 1 drivers
v0x18673e0_0 .net "input_00", 31 0, v0x1875740_0;  alias, 1 drivers
v0x18674c0_0 .net "input_01", 31 0, o0x7f45eadb2d58;  alias, 0 drivers
v0x18675c0_0 .net "input_10", 31 0, o0x7f45eadb2d88;  alias, 0 drivers
v0x1867690_0 .var "out", 31 0;
E_0x18671c0 .event edge, v0x1867300_0, v0x18673e0_0, v0x1866be0_0, v0x1866cd0_0;
S_0x1867840 .scope module, "MuxSrcBE" "mux" 11 50, 8 12 0, S_0x1865c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1867a10 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1867bd0_0 .net "ctrl", 0 0, v0x1875350_0;  alias, 1 drivers
v0x1867cb0_0 .net "input_one", 31 0, v0x1874b50_0;  alias, 1 drivers
v0x1867d90_0 .net "input_zero", 31 0, v0x1867690_0;  alias, 1 drivers
v0x1867e90_0 .var "out", 31 0;
E_0x1867b50 .event edge, v0x1867bd0_0, v0x1867690_0, v0x1867cb0_0;
S_0x1867ff0 .scope module, "MuxWriteRegE" "mux" 11 47, 8 12 0, S_0x1865c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0x1868210 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0x18683a0_0 .net "ctrl", 0 0, v0x1875440_0;  alias, 1 drivers
v0x1868480_0 .net "input_one", 4 0, v0x1874a60_0;  alias, 1 drivers
v0x1868560_0 .net "input_zero", 4 0, v0x1874970_0;  alias, 1 drivers
v0x1868650_0 .var "out", 4 0;
E_0x1868320 .event edge, v0x18683a0_0, v0x1868560_0, v0x1868480_0;
S_0x1869ee0 .scope module, "fetch_module" "fetch" 2 126, 14 20 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0x186cc40_0 .net "branch", 0 0, L_0x188edd0;  alias, 1 drivers
v0x186cd00_0 .net "branch_addr", 31 0, v0x181c260_0;  alias, 1 drivers
v0x186cdc0_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
L_0x7f45ead68018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x186ceb0_0 .net "constant_four", 31 0, L_0x7f45ead68018;  1 drivers
v0x186cf50_0 .net "enable", 0 0, v0x186ee40_0;  alias, 1 drivers
v0x186d040_0 .net "if_jump", 31 0, v0x186b710_0;  1 drivers
v0x186d130_0 .var "instr", 31 0;
v0x186d1f0_0 .net "instr_internal", 31 0, v0x186a5d0_0;  1 drivers
v0x186d2b0_0 .net "jump", 0 0, v0x185f580_0;  alias, 1 drivers
v0x186d3e0_0 .net "jump_addr", 31 0, L_0x188f750;  alias, 1 drivers
v0x186d480_0 .net "jump_or_not", 31 0, v0x186af10_0;  1 drivers
v0x186d590_0 .net "jump_reg", 0 0, v0x185f640_0;  alias, 1 drivers
v0x186d630_0 .net "jump_reg_addr", 31 0, o0x7f45eadb23c8;  alias, 0 drivers
v0x186d740_0 .net "pc", 31 0, v0x186bea0_0;  1 drivers
v0x186d850_0 .net "pc_f", 31 0, v0x186cad0_0;  1 drivers
v0x186d910_0 .var "pc_plus_4", 31 0;
v0x186d9f0_0 .net "pc_plus_4_internal", 31 0, v0x186c2a0_0;  1 drivers
E_0x186a1c0 .event edge, v0x186ae50_0, v0x186a5d0_0;
S_0x186a200 .scope module, "instr_mem" "instruction_memory" 14 59, 15 11 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x186a4d0_0 .net "addr", 31 0, v0x186cad0_0;  alias, 1 drivers
v0x186a5d0_0 .var "instruction", 31 0;
v0x186a6b0 .array "memory", 1052672 1048576, 31 0;
v0x186a780_0 .var "real_addr", 31 0;
E_0x186a450 .event edge, v0x186a4d0_0;
S_0x186a8c0 .scope module, "jump_mux" "mux" 14 55, 8 12 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x186aa90 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x186ac60_0 .net "ctrl", 0 0, v0x185f580_0;  alias, 1 drivers
v0x186ad70_0 .net "input_one", 31 0, v0x186b710_0;  alias, 1 drivers
v0x186ae50_0 .net "input_zero", 31 0, v0x186c2a0_0;  alias, 1 drivers
v0x186af10_0 .var "out", 31 0;
E_0x186ab60 .event edge, v0x185f580_0, v0x186ae50_0, v0x186ad70_0;
S_0x186b0a0 .scope module, "jump_reg_mux" "mux" 14 54, 8 12 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x186b270 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x186b440_0 .net "ctrl", 0 0, v0x185f640_0;  alias, 1 drivers
v0x186b550_0 .net "input_one", 31 0, o0x7f45eadb23c8;  alias, 0 drivers
v0x186b610_0 .net "input_zero", 31 0, L_0x188f750;  alias, 1 drivers
v0x186b710_0 .var "out", 31 0;
E_0x186b340 .event edge, v0x185f640_0, v0x1864b10_0, v0x1864680_0;
S_0x186b850 .scope module, "next_pc" "mux" 14 56, 8 12 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x186ba20 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x186bbe0_0 .net "ctrl", 0 0, L_0x188edd0;  alias, 1 drivers
v0x186bcf0_0 .net "input_one", 31 0, v0x181c260_0;  alias, 1 drivers
v0x186be00_0 .net "input_zero", 31 0, v0x186af10_0;  alias, 1 drivers
v0x186bea0_0 .var "out", 31 0;
E_0x186bb60 .event edge, v0x185e500_0, v0x186af10_0, v0x181c260_0;
S_0x186c010 .scope module, "plus_4" "adder" 14 53, 4 11 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x186c2a0_0 .var "adder_out", 31 0;
v0x186c380_0 .net "in1", 31 0, v0x186cad0_0;  alias, 1 drivers
v0x186c420_0 .net "in2", 31 0, L_0x7f45ead68018;  alias, 1 drivers
S_0x186c570 .scope module, "so_fetch" "reg_f" 14 57, 16 12 0, S_0x1869ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0x186c840_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x186c930_0 .net "enable", 0 0, v0x186ee40_0;  alias, 1 drivers
v0x186c9d0_0 .net "in1", 31 0, v0x186bea0_0;  alias, 1 drivers
v0x186cad0_0 .var "out1", 31 0;
E_0x186c7e0 .event posedge, v0x1863590_0;
S_0x186dd20 .scope module, "hazard_module" "hazard" 2 190, 17 31 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0x188fc70 .functor AND 1, v0x185f300_0, v0x1875060_0, C4<1>, C4<1>;
L_0x188ffd0 .functor OR 1, L_0x188fce0, L_0x188fe10, C4<0>, C4<0>;
L_0x1890040 .functor AND 1, L_0x188fc70, L_0x188ffd0, C4<1>, C4<1>;
L_0x18900b0 .functor AND 1, v0x185f300_0, v0x1876c10_0, C4<1>, C4<1>;
L_0x18902f0 .functor OR 1, L_0x1890120, L_0x1890250, C4<0>, C4<0>;
L_0x18903b0 .functor AND 1, L_0x18900b0, L_0x18902f0, C4<1>, C4<1>;
L_0x18904c0 .functor OR 1, L_0x1890040, L_0x18903b0, C4<0>, C4<0>;
L_0x18907e0 .functor AND 1, L_0x1890670, v0x1874fc0_0, C4<1>, C4<1>;
L_0x18908a0 .functor OR 1, L_0x18905d0, L_0x18907e0, C4<0>, C4<0>;
v0x186e1a0_0 .var "FlushE", 0 0;
v0x186e280_0 .var "ForwardAD", 0 0;
v0x186e390_0 .var "ForwardAE", 1 0;
v0x186e480_0 .var "ForwardBD", 0 0;
v0x186e570_0 .var "ForwardBE", 1 0;
v0x186e6b0_0 .net "MemToRegE", 0 0, v0x1874fc0_0;  alias, 1 drivers
v0x186e770_0 .net "MemToRegM", 0 0, v0x1876c10_0;  alias, 1 drivers
v0x186e830_0 .net "RegWriteE", 0 0, v0x1875060_0;  alias, 1 drivers
v0x186e8f0_0 .net "RegWriteM", 0 0, v0x1876cb0_0;  alias, 1 drivers
v0x186ea40_0 .net "RegWriteW", 0 0, v0x1878390_0;  alias, 1 drivers
v0x186eb00_0 .net "RsD", 4 0, L_0x188ee40;  alias, 1 drivers
v0x186ebc0_0 .net "RsE", 4 0, v0x1869290_0;  alias, 1 drivers
v0x186ec60_0 .net "RtD", 4 0, L_0x188efe0;  alias, 1 drivers
v0x186ed00_0 .net "RtE", 4 0, v0x1869430_0;  alias, 1 drivers
v0x186eda0_0 .var "StallD", 0 0;
v0x186ee40_0 .var "StallF", 0 0;
v0x186eee0_0 .net "WriteRegE", 4 0, v0x1868f20_0;  alias, 1 drivers
v0x186f090_0 .net "WriteRegM", 4 0, L_0x188f920;  alias, 1 drivers
v0x186f130_0 .net "WriteRegW", 4 0, L_0x188fc00;  alias, 1 drivers
v0x186f1d0_0 .net *"_s0", 0 0, L_0x188fc70;  1 drivers
v0x186f290_0 .net *"_s10", 0 0, L_0x18900b0;  1 drivers
v0x186f350_0 .net *"_s12", 0 0, L_0x1890120;  1 drivers
v0x186f410_0 .net *"_s14", 0 0, L_0x1890250;  1 drivers
v0x186f4d0_0 .net *"_s16", 0 0, L_0x18902f0;  1 drivers
v0x186f590_0 .net *"_s18", 0 0, L_0x18903b0;  1 drivers
v0x186f650_0 .net *"_s2", 0 0, L_0x188fce0;  1 drivers
v0x186f710_0 .net *"_s22", 0 0, L_0x18905d0;  1 drivers
v0x186f7d0_0 .net *"_s24", 0 0, L_0x1890670;  1 drivers
v0x186f890_0 .net *"_s26", 0 0, L_0x18907e0;  1 drivers
v0x186f950_0 .net *"_s4", 0 0, L_0x188fe10;  1 drivers
v0x186fa10_0 .net *"_s6", 0 0, L_0x188ffd0;  1 drivers
v0x186fad0_0 .net *"_s8", 0 0, L_0x1890040;  1 drivers
v0x186fb90_0 .net "branchD", 0 0, v0x185f300_0;  alias, 1 drivers
v0x186ef80_0 .net "branchStall", 0 0, L_0x18904c0;  1 drivers
v0x186fe40_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x186fee0_0 .net "lwStall", 0 0, L_0x18908a0;  1 drivers
L_0x188fce0 .cmp/eq 5, v0x1868f20_0, L_0x188ee40;
L_0x188fe10 .cmp/eq 5, v0x1868f20_0, L_0x188efe0;
L_0x1890120 .cmp/eq 5, L_0x188f920, L_0x188ee40;
L_0x1890250 .cmp/eq 5, L_0x188f920, L_0x188efe0;
L_0x18905d0 .cmp/eq 5, L_0x188ee40, v0x1869430_0;
L_0x1890670 .cmp/eq 5, L_0x188efe0, v0x1869430_0;
S_0x18702b0 .scope module, "memory_module" "memory" 2 175, 18 29 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
L_0x188f530 .functor BUFZ 5, v0x18771d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x188f920 .functor BUFZ 5, v0x18771d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x188fa20 .functor BUFZ 32, v0x1877040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x188fa90 .functor BUFZ 1, v0x1876df0_0, C4<0>, C4<0>, C4<0>;
L_0x188fb00 .functor BUFZ 1, v0x1876a80_0, C4<0>, C4<0>, C4<0>;
v0x18717b0_0 .net "ALUOutM", 31 0, v0x1877040_0;  alias, 1 drivers
v0x1871920_0 .net "ALUOutW", 31 0, L_0x188fa20;  alias, 1 drivers
v0x1871a00_0 .net "MemToRegM", 0 0, v0x1876df0_0;  alias, 1 drivers
v0x1871aa0_0 .net "MemWriteM", 0 0, v0x1876fa0_0;  alias, 1 drivers
v0x1871b40_0 .net "MemtoRegM_out", 0 0, L_0x188fa90;  alias, 1 drivers
v0x1871be0_0 .net "RD", 31 0, v0x1870b70_0;  alias, 1 drivers
v0x1871ca0_0 .net "RegWriteM", 0 0, v0x1876d50_0;  alias, 1 drivers
v0x1871d40_0 .net "RegWriteW", 0 0, o0x7f45eadb4be8;  alias, 0 drivers
v0x1871e00_0 .net "WriteDataM", 31 0, v0x18770e0_0;  alias, 1 drivers
v0x1871f50_0 .net "WriteRegM", 4 0, v0x18771d0_0;  alias, 1 drivers
v0x1872010_0 .net "WriteRegM_out", 4 0, L_0x188f530;  alias, 1 drivers
v0x18720f0_0 .net "WriteRegM_out_hazard", 4 0, L_0x188f920;  alias, 1 drivers
v0x18721e0_0 .net "a0", 31 0, v0x1877270_0;  alias, 1 drivers
v0x18722b0_0 .net "instruction", 31 0, v0x1876b20_0;  alias, 1 drivers
v0x1872380_0 .net "syscall", 0 0, v0x1876a80_0;  alias, 1 drivers
v0x1872450_0 .net "syscall_out", 0 0, L_0x188fb00;  1 drivers
v0x18724f0_0 .net "v0", 31 0, v0x1877360_0;  alias, 1 drivers
S_0x1870650 .scope module, "my_data_memory" "data_memory" 18 48, 19 13 0, S_0x18702b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0x1870930_0 .net "address", 31 0, v0x1877040_0;  alias, 1 drivers
v0x1870a10 .array "data_mem", 2147483644 2147418112, 31 0;
v0x1870ad0_0 .net "mem_write", 0 0, v0x1876fa0_0;  alias, 1 drivers
v0x1870b70_0 .var "read_data", 31 0;
v0x1870c50_0 .net "write_data", 31 0, v0x18770e0_0;  alias, 1 drivers
E_0x18708b0 .event edge, v0x1860350_0, v0x1870ad0_0;
S_0x1870e00 .scope module, "my_sys_call" "system_call" 18 49, 20 11 0, S_0x18702b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0x1871100_0 .net "a0", 31 0, v0x1877270_0;  alias, 1 drivers
v0x1871200_0 .var/i "clk_counter", 31 0;
v0x18712e0_0 .net "instruction", 31 0, v0x1876b20_0;  alias, 1 drivers
v0x18713a0_0 .var/i "num_instructions", 31 0;
v0x1871480_0 .net "syscall_control", 0 0, v0x1876a80_0;  alias, 1 drivers
v0x1871590_0 .var/real "time_var", 0 0;
v0x1871650_0 .net "v0", 31 0, v0x1877360_0;  alias, 1 drivers
E_0x1871060 .event edge, v0x18712e0_0;
E_0x18710c0/0 .event edge, v0x1871200_0, v0x18712e0_0, v0x1871480_0, v0x1871650_0;
E_0x18710c0/1 .event edge, v0x1871100_0;
E_0x18710c0 .event/or E_0x18710c0/0, E_0x18710c0/1;
S_0x18728b0 .scope module, "reg_d_module" "reg_d" 2 134, 21 15 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x1872ae0_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x1872c10_0 .net "clr", 0 0, v0x186eda0_0;  alias, 1 drivers
v0x1872ce0_0 .net "enable", 0 0, o0x7f45eadb4fa8;  alias, 0 drivers
v0x1872db0_0 .net "in1", 31 0, v0x186d130_0;  alias, 1 drivers
v0x1872e50_0 .net "in2", 31 0, v0x186d910_0;  alias, 1 drivers
v0x1872ef0_0 .var "out1", 31 0;
v0x1872fc0_0 .var "out2", 31 0;
S_0x1873180 .scope module, "reg_e_module" "reg_e" 2 150, 22 47 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in14"
    .port_info 16 /INPUT 32 "in15"
    .port_info 17 /INPUT 32 "in16"
    .port_info 18 /OUTPUT 1 "out1"
    .port_info 19 /OUTPUT 1 "out2"
    .port_info 20 /OUTPUT 1 "out3"
    .port_info 21 /OUTPUT 3 "out4"
    .port_info 22 /OUTPUT 1 "out5"
    .port_info 23 /OUTPUT 1 "out6"
    .port_info 24 /OUTPUT 32 "out7"
    .port_info 25 /OUTPUT 32 "out8"
    .port_info 26 /OUTPUT 5 "out9"
    .port_info 27 /OUTPUT 5 "out10"
    .port_info 28 /OUTPUT 5 "out11"
    .port_info 29 /OUTPUT 32 "out12"
    .port_info 30 /OUTPUT 1 "out13"
    .port_info 31 /OUTPUT 32 "out14"
    .port_info 32 /OUTPUT 32 "out15"
    .port_info 33 /OUTPUT 32 "out16"
    .port_info 34 /OUTPUT 1 "out17"
    .port_info 35 /OUTPUT 1 "out18"
v0x18737f0_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x18738b0_0 .net "clr", 0 0, v0x186e1a0_0;  alias, 1 drivers
v0x18739a0_0 .net "in1", 0 0, v0x185fc30_0;  alias, 1 drivers
v0x1873ac0_0 .net "in10", 20 16, L_0x188f080;  alias, 1 drivers
v0x1873b60_0 .net "in11", 15 11, L_0x188f190;  alias, 1 drivers
v0x1873c50_0 .net "in12", 31 0, v0x1862380_0;  alias, 1 drivers
v0x1873d40_0 .net "in13", 0 0, v0x185f910_0;  alias, 1 drivers
v0x1873e30_0 .net "in14", 31 0, v0x1861270_0;  alias, 1 drivers
v0x1873f20_0 .net "in15", 31 0, v0x1861b30_0;  alias, 1 drivers
v0x1874050_0 .net "in16", 31 0, L_0x188f120;  alias, 1 drivers
v0x1874110_0 .net "in2", 0 0, v0x185fb70_0;  alias, 1 drivers
v0x1874200_0 .net "in3", 0 0, v0x185f7c0_0;  alias, 1 drivers
v0x18742f0_0 .net "in4", 2 0, v0x185f140_0;  alias, 1 drivers
v0x18743e0_0 .net "in5", 0 0, v0x185f240_0;  alias, 1 drivers
v0x18744d0_0 .net "in6", 0 0, v0x185fab0_0;  alias, 1 drivers
v0x18745c0_0 .net "in7", 31 0, v0x18615c0_0;  alias, 1 drivers
v0x1874680_0 .net "in8", 31 0, v0x18616b0_0;  alias, 1 drivers
v0x1874830_0 .net "in9", 25 21, L_0x188eee0;  alias, 1 drivers
v0x18748d0_0 .var "out1", 0 0;
v0x1874970_0 .var "out10", 20 16;
v0x1874a60_0 .var "out11", 15 11;
v0x1874b50_0 .var "out12", 31 0;
v0x1874c60_0 .var "out13", 0 0;
v0x1874d20_0 .var "out14", 31 0;
v0x1874e00_0 .var "out15", 31 0;
v0x1874ee0_0 .var "out16", 31 0;
v0x1874fc0_0 .var "out17", 0 0;
v0x1875060_0 .var "out18", 0 0;
v0x1875100_0 .var "out2", 0 0;
v0x18751a0_0 .var "out3", 0 0;
v0x1875240_0 .var "out4", 2 0;
v0x1875350_0 .var "out5", 0 0;
v0x1875440_0 .var "out6", 0 0;
v0x1874770_0 .var "out7", 31 0;
v0x1875740_0 .var "out8", 31 0;
v0x1875850_0 .var "out9", 25 21;
S_0x1875ea0 .scope module, "reg_m_module" "reg_m" 2 167, 23 32 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in8"
    .port_info 9 /INPUT 32 "in9"
    .port_info 10 /INPUT 32 "in10"
    .port_info 11 /OUTPUT 1 "out1"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 1 "out4"
    .port_info 15 /OUTPUT 32 "out5"
    .port_info 16 /OUTPUT 32 "out6"
    .port_info 17 /OUTPUT 5 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 32 "out9"
    .port_info 20 /OUTPUT 32 "out10"
    .port_info 21 /OUTPUT 1 "out11"
    .port_info 22 /OUTPUT 1 "out12"
v0x1876250_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x18762f0_0 .net "in1", 0 0, v0x18748d0_0;  alias, 1 drivers
v0x18763b0_0 .net "in10", 31 0, v0x1874ee0_0;  alias, 1 drivers
v0x1876450_0 .net "in2", 0 0, v0x1875100_0;  alias, 1 drivers
v0x18764f0_0 .net "in3", 0 0, v0x18751a0_0;  alias, 1 drivers
v0x18765e0_0 .net "in4", 0 0, v0x1874c60_0;  alias, 1 drivers
v0x1876680_0 .net "in5", 31 0, v0x1866540_0;  alias, 1 drivers
v0x1876770_0 .net "in6", 31 0, v0x1869830_0;  alias, 1 drivers
v0x1876810_0 .net "in7", 4 0, v0x18698f0_0;  alias, 1 drivers
v0x1876940_0 .net "in8", 31 0, v0x1874d20_0;  alias, 1 drivers
v0x18769e0_0 .net "in9", 31 0, v0x1874e00_0;  alias, 1 drivers
v0x1876a80_0 .var "out1", 0 0;
v0x1876b20_0 .var "out10", 31 0;
v0x1876c10_0 .var "out11", 0 0;
v0x1876cb0_0 .var "out12", 0 0;
v0x1876d50_0 .var "out2", 0 0;
v0x1876df0_0 .var "out3", 0 0;
v0x1876fa0_0 .var "out4", 0 0;
v0x1877040_0 .var "out5", 31 0;
v0x18770e0_0 .var "out6", 31 0;
v0x18771d0_0 .var "out7", 4 0;
v0x1877270_0 .var "out8", 31 0;
v0x1877360_0 .var "out9", 31 0;
S_0x1877730 .scope module, "reg_w_module" "reg_w" 2 181, 24 23 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0x1877a70_0 .net "clk", 0 0, v0x18795b0_0;  alias, 1 drivers
v0x1877b30_0 .net "in2", 0 0, o0x7f45eadb4be8;  alias, 0 drivers
v0x1877bf0_0 .net "in3", 0 0, L_0x188fa90;  alias, 1 drivers
v0x1877c90_0 .net "in4", 31 0, v0x1870b70_0;  alias, 1 drivers
v0x1877d80_0 .net "in5", 31 0, L_0x188fa20;  alias, 1 drivers
v0x1877e70_0 .net "in6", 4 0, L_0x188f530;  alias, 1 drivers
v0x1877f10_0 .var "out2", 0 0;
v0x1878000_0 .var "out3", 0 0;
v0x18780a0_0 .var "out4", 31 0;
v0x18781d0_0 .var "out5", 31 0;
v0x18782b0_0 .var "out6", 4 0;
v0x1878390_0 .var "out7", 0 0;
S_0x1878600 .scope module, "wb_module" "writeback" 2 186, 25 18 0, S_0x1849460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
L_0x188fc00 .functor BUFZ 5, v0x18782b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1878f30_0 .net "ALUOutW", 31 0, v0x18781d0_0;  alias, 1 drivers
v0x1879060_0 .net "MemToRegW", 0 0, v0x1878000_0;  alias, 1 drivers
v0x1879170_0 .net "ReadDataW", 31 0, v0x18780a0_0;  alias, 1 drivers
v0x1879260_0 .net "ResultW", 31 0, v0x1878de0_0;  alias, 1 drivers
v0x1879300_0 .net "WriteRegW", 4 0, v0x18782b0_0;  alias, 1 drivers
v0x1879410_0 .net "WriteRegW_out", 4 0, L_0x188fc00;  alias, 1 drivers
S_0x1878820 .scope module, "my_mux" "mux" 25 27, 8 12 0, S_0x1878600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1878a10 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1878b20_0 .net "ctrl", 0 0, v0x1878000_0;  alias, 1 drivers
v0x1878c10_0 .net "input_one", 31 0, v0x18780a0_0;  alias, 1 drivers
v0x1878ce0_0 .net "input_zero", 31 0, v0x18781d0_0;  alias, 1 drivers
v0x1878de0_0 .var "out", 31 0;
E_0x1870430 .event edge, v0x1878000_0, v0x18781d0_0, v0x18780a0_0;
    .scope S_0x186c010;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x186c2a0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x186c010;
T_1 ;
    %wait E_0x186a450;
    %load/vec4 v0x186c380_0;
    %load/vec4 v0x186c420_0;
    %add;
    %store/vec4 v0x186c2a0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x186b0a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x186b710_0, 0;
    %end;
    .thread T_2;
    .scope S_0x186b0a0;
T_3 ;
    %wait E_0x186b340;
    %load/vec4 v0x186b440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x186b610_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x186b550_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x186b710_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x186a8c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x186af10_0, 0;
    %end;
    .thread T_4;
    .scope S_0x186a8c0;
T_5 ;
    %wait E_0x186ab60;
    %load/vec4 v0x186ac60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x186ae50_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x186ad70_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x186af10_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x186b850;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x186bea0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x186b850;
T_7 ;
    %wait E_0x186bb60;
    %load/vec4 v0x186bbe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x186be00_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x186bcf0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x186bea0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x186c570;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x186cad0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x186c570;
T_9 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x186c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x186c9d0_0;
    %assign/vec4 v0x186cad0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x186cad0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x186a200;
T_10 ;
    %end;
    .thread T_10;
    .scope S_0x186a200;
T_11 ;
    %wait E_0x186a450;
    %load/vec4 v0x186a4d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x186a5d0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x186a4d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x186a780_0, 0, 32;
    %load/vec4 v0x186a780_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x186a6b0, 4;
    %store/vec4 v0x186a5d0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x186a200;
T_12 ;
    %vpi_call 15 38 "$readmemh", "add_test.v", v0x186a6b0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1869ee0;
T_13 ;
    %pushi/vec4 4194336, 0, 32;
    %assign/vec4 v0x186d910_0, 0;
    %end;
    .thread T_13;
    .scope S_0x1869ee0;
T_14 ;
    %wait E_0x186a1c0;
    %load/vec4 v0x186d9f0_0;
    %assign/vec4 v0x186d910_0, 0;
    %load/vec4 v0x186d1f0_0;
    %assign/vec4 v0x186d130_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x18728b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1872ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1872fc0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x18728b0;
T_16 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x1872c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1872ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1872fc0_0, 0;
T_16.0 ;
    %load/vec4 v0x1872ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1872db0_0;
    %assign/vec4 v0x1872ef0_0, 0;
    %load/vec4 v0x1872e50_0;
    %assign/vec4 v0x1872fc0_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x185ece0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x185f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185f240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185fc30_0, 0;
    %end;
    .thread T_17;
    .scope S_0x185ece0;
T_18 ;
    %wait E_0x185f0e0;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185fab0_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v0x185f580_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %pad/s 1;
    %store/vec4 v0x185f470_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185f640_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %pad/s 1;
    %store/vec4 v0x185f300_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185f700_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185f7c0_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185f910_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x185f240_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x185fb70_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f3d0_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %store/vec4 v0x185fc30_0, 0, 1;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f3d0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x185f140_0, 0, 3;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f3d0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x185f140_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f3d0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x185f140_0, 0, 3;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x185f9d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x185f3d0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x185f9d0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x185f140_0, 0, 3;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x185f140_0, 0, 3;
T_18.15 ;
T_18.13 ;
T_18.11 ;
T_18.9 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1860e50;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18615c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18616b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1861270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1861b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1861430_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x1861430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1861430_0;
    %store/vec4a v0x1861920, 4, 0;
    %load/vec4 v0x1861430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1861430_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x1860e50;
T_20 ;
    %wait E_0x1861210;
    %load/vec4 v0x1861780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1861920, 4;
    %store/vec4 v0x18615c0_0, 0, 32;
    %load/vec4 v0x1861840_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1861920, 4;
    %store/vec4 v0x18616b0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1861920, 4;
    %store/vec4 v0x1861b30_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1861920, 4;
    %store/vec4 v0x1861270_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1860e50;
T_21 ;
    %wait E_0x1861190;
    %load/vec4 v0x18614f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x1861c10_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1861920, 4, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1861a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x1861c10_0;
    %load/vec4 v0x1861cf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1861920, 4, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1861f90;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1862380_0, 0;
    %end;
    .thread T_22;
    .scope S_0x1861f90;
T_23 ;
    %wait E_0x1862200;
    %load/vec4 v0x1862280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1862280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1862380_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x18323c0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x181c260_0, 0;
    %end;
    .thread T_24;
    .scope S_0x18323c0;
T_25 ;
    %wait E_0x1829cb0;
    %load/vec4 v0x185d900_0;
    %load/vec4 v0x185d9e0_0;
    %add;
    %store/vec4 v0x181c260_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x185db50;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x185ddf0_0, 0;
    %end;
    .thread T_26;
    .scope S_0x185db50;
T_27 ;
    %wait E_0x185dd70;
    %load/vec4 v0x185def0_0;
    %load/vec4 v0x185dfe0_0;
    %add;
    %store/vec4 v0x185ddf0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x18624c0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1862ab0_0, 0;
    %end;
    .thread T_28;
    .scope S_0x18624c0;
T_29 ;
    %wait E_0x1862710;
    %load/vec4 v0x1862810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x18629e0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x1862920_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1862ab0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x185ff30;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1860520_0, 0;
    %end;
    .thread T_30;
    .scope S_0x185ff30;
T_31 ;
    %wait E_0x18601f0;
    %load/vec4 v0x1860270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x1860430_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x1860350_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x1860520_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x18606a0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1860cd0_0, 0;
    %end;
    .thread T_32;
    .scope S_0x18606a0;
T_33 ;
    %wait E_0x18609b0;
    %load/vec4 v0x1860a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x1860c00_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x1860b10_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x1860cd0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x185e650;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x185e9c0_0, 0;
    %end;
    .thread T_34;
    .scope S_0x185e650;
T_35 ;
    %wait E_0x185e910;
    %load/vec4 v0x185eab0_0;
    %load/vec4 v0x185eb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x185e9c0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1873180;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18748d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18751a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1875240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1875740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1875850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1874970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1874a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1874c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1874fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875060_0, 0;
    %end;
    .thread T_36;
    .scope S_0x1873180;
T_37 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x18738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18748d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18751a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1875240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1875740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1875850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1874970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1874a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1874c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1874ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1874fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1875060_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x18739a0_0;
    %assign/vec4 v0x18748d0_0, 0;
    %load/vec4 v0x1874110_0;
    %assign/vec4 v0x1875100_0, 0;
    %load/vec4 v0x1874200_0;
    %assign/vec4 v0x18751a0_0, 0;
    %load/vec4 v0x18742f0_0;
    %assign/vec4 v0x1875240_0, 0;
    %load/vec4 v0x18743e0_0;
    %assign/vec4 v0x1875350_0, 0;
    %load/vec4 v0x18744d0_0;
    %assign/vec4 v0x1875440_0, 0;
    %load/vec4 v0x18745c0_0;
    %assign/vec4 v0x1874770_0, 0;
    %load/vec4 v0x1874680_0;
    %assign/vec4 v0x1875740_0, 0;
    %load/vec4 v0x1874830_0;
    %assign/vec4 v0x1875850_0, 0;
    %load/vec4 v0x1873ac0_0;
    %assign/vec4 v0x1874970_0, 0;
    %load/vec4 v0x1873b60_0;
    %assign/vec4 v0x1874a60_0, 0;
    %load/vec4 v0x1873c50_0;
    %assign/vec4 v0x1874b50_0, 0;
    %load/vec4 v0x1873d40_0;
    %assign/vec4 v0x1874c60_0, 0;
    %load/vec4 v0x1874200_0;
    %assign/vec4 v0x1874fc0_0, 0;
    %load/vec4 v0x1874110_0;
    %assign/vec4 v0x1875060_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1867ff0;
T_38 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1868650_0, 0;
    %end;
    .thread T_38;
    .scope S_0x1867ff0;
T_39 ;
    %wait E_0x1868320;
    %load/vec4 v0x18683a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0x1868560_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x1868480_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x1868650_0, 0, 5;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x18666d0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1866db0_0, 0;
    %end;
    .thread T_40;
    .scope S_0x18666d0;
T_41 ;
    %wait E_0x1866990;
    %load/vec4 v0x1866a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x1866b00_0;
    %store/vec4 v0x1866db0_0, 0, 32;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x1866be0_0;
    %store/vec4 v0x1866db0_0, 0, 32;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1866cd0_0;
    %store/vec4 v0x1866db0_0, 0, 32;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1866f70;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1867690_0, 0;
    %end;
    .thread T_42;
    .scope S_0x1866f70;
T_43 ;
    %wait E_0x18671c0;
    %load/vec4 v0x1867300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x18673e0_0;
    %store/vec4 v0x1867690_0, 0, 32;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x18674c0_0;
    %store/vec4 v0x1867690_0, 0, 32;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x18675c0_0;
    %store/vec4 v0x1867690_0, 0, 32;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1867840;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1867e90_0, 0;
    %end;
    .thread T_44;
    .scope S_0x1867840;
T_45 ;
    %wait E_0x1867b50;
    %load/vec4 v0x1867bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x1867d90_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x1867cb0_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x1867e90_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1865fc0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1866540_0, 0;
    %end;
    .thread T_46;
    .scope S_0x1865fc0;
T_47 ;
    %wait E_0x1866220;
    %load/vec4 v0x18662a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.0 ;
    %load/vec4 v0x18663a0_0;
    %load/vec4 v0x1866480_0;
    %and;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.1 ;
    %load/vec4 v0x18663a0_0;
    %load/vec4 v0x1866480_0;
    %or;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0x18663a0_0;
    %load/vec4 v0x1866480_0;
    %add;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0x18663a0_0;
    %load/vec4 v0x1866480_0;
    %sub;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0x18663a0_0;
    %load/vec4 v0x1866480_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_47.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_47.8, 8;
T_47.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_47.8, 8;
 ; End of false expr.
    %blend;
T_47.8;
    %assign/vec4 v0x1866540_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1865c10;
T_48 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1869430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1869290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x18698f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1868f20_0, 0;
    %end;
    .thread T_48;
    .scope S_0x1865c10;
T_49 ;
    %wait E_0x1865f60;
    %load/vec4 v0x1868d40_0;
    %assign/vec4 v0x1869830_0, 0;
    %load/vec4 v0x18699d0_0;
    %assign/vec4 v0x18698f0_0, 0;
    %load/vec4 v0x18699d0_0;
    %assign/vec4 v0x1868f20_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1875ea0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1877040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x18770e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x18771d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1877270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1877360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1876b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1876cb0_0, 0;
    %end;
    .thread T_50;
    .scope S_0x1875ea0;
T_51 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x18762f0_0;
    %assign/vec4 v0x1876a80_0, 0;
    %load/vec4 v0x1876450_0;
    %assign/vec4 v0x1876d50_0, 0;
    %load/vec4 v0x18764f0_0;
    %assign/vec4 v0x1876df0_0, 0;
    %load/vec4 v0x18765e0_0;
    %assign/vec4 v0x1876fa0_0, 0;
    %load/vec4 v0x1876680_0;
    %assign/vec4 v0x1877040_0, 0;
    %load/vec4 v0x1876770_0;
    %assign/vec4 v0x18770e0_0, 0;
    %load/vec4 v0x1876810_0;
    %assign/vec4 v0x18771d0_0, 0;
    %load/vec4 v0x1876940_0;
    %assign/vec4 v0x1877270_0, 0;
    %load/vec4 v0x1877360_0;
    %assign/vec4 v0x1877360_0, 0;
    %load/vec4 v0x1876b20_0;
    %assign/vec4 v0x1876b20_0, 0;
    %load/vec4 v0x18764f0_0;
    %assign/vec4 v0x1876c10_0, 0;
    %load/vec4 v0x1876450_0;
    %assign/vec4 v0x1876cb0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1870650;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1870b70_0, 0;
    %end;
    .thread T_52;
    .scope S_0x1870650;
T_53 ;
    %wait E_0x18708b0;
    %load/vec4 v0x1870ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x1870c50_0;
    %load/vec4 v0x1870930_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1870a10, 4, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1870930_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1870a10, 4;
    %store/vec4 v0x1870b70_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1870e00;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1871200_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0x1870e00;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18713a0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x1870e00;
T_56 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x1871590_0;
    %end;
    .thread T_56;
    .scope S_0x1870e00;
T_57 ;
    %vpi_call 20 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 20 23 "$realtime" {0 0 0};
    %store/real v0x1871590_0;
    %end;
    .thread T_57;
    .scope S_0x1870e00;
T_58 ;
    %wait E_0x18710c0;
    %load/vec4 v0x1871200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1871200_0, 0, 32;
    %load/vec4 v0x18712e0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1871480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x1871650_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %vpi_call 20 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_58.5;
T_58.2 ;
    %vpi_call 20 32 "$display", "a0 is: %d", v0x1871100_0 {0 0 0};
    %jmp T_58.5;
T_58.3 ;
    %vpi_call 20 42 "$finish" {0 0 0};
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1870e00;
T_59 ;
    %wait E_0x1871060;
    %load/vec4 v0x18713a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18713a0_0, 0, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1877730;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1877f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1878000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x18780a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x18781d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x18782b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1878390_0, 0;
    %end;
    .thread T_60;
    .scope S_0x1877730;
T_61 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x1877b30_0;
    %assign/vec4 v0x1877f10_0, 0;
    %load/vec4 v0x1877bf0_0;
    %assign/vec4 v0x1878000_0, 0;
    %load/vec4 v0x1877c90_0;
    %assign/vec4 v0x18780a0_0, 0;
    %load/vec4 v0x1877d80_0;
    %assign/vec4 v0x18781d0_0, 0;
    %load/vec4 v0x1877e70_0;
    %assign/vec4 v0x18782b0_0, 0;
    %load/vec4 v0x1877b30_0;
    %assign/vec4 v0x1878390_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1878820;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1878de0_0, 0;
    %end;
    .thread T_62;
    .scope S_0x1878820;
T_63 ;
    %wait E_0x1870430;
    %load/vec4 v0x1878b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %load/vec4 v0x1878ce0_0;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x1878c10_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x1878de0_0, 0, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x186dd20;
T_64 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186ee40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186eda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186e570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e1a0_0, 0;
    %end;
    .thread T_64;
    .scope S_0x186dd20;
T_65 ;
    %wait E_0x186c7e0;
    %load/vec4 v0x186ebc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186ebc0_0;
    %load/vec4 v0x186f090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186e8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x186e390_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x186ebc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186ebc0_0;
    %load/vec4 v0x186f130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186ea40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x186e390_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186e390_0, 0;
T_65.3 ;
T_65.1 ;
    %load/vec4 v0x186ed00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186ed00_0;
    %load/vec4 v0x186f090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186e8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x186e570_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x186ed00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186ed00_0;
    %load/vec4 v0x186f130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186ea40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x186e570_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186e570_0, 0;
T_65.7 ;
T_65.5 ;
    %load/vec4 v0x186eb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186eb00_0;
    %load/vec4 v0x186f090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186e8f0_0;
    %and;
    %assign/vec4 v0x186e280_0, 0;
    %load/vec4 v0x186ec60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x186ec60_0;
    %load/vec4 v0x186f090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x186e8f0_0;
    %and;
    %assign/vec4 v0x186e480_0, 0;
    %load/vec4 v0x186ef80_0;
    %load/vec4 v0x186fee0_0;
    %or;
    %nor/r;
    %assign/vec4 v0x186ee40_0, 0;
    %load/vec4 v0x186ef80_0;
    %load/vec4 v0x186fee0_0;
    %or;
    %nor/r;
    %assign/vec4 v0x186eda0_0, 0;
    %load/vec4 v0x186ef80_0;
    %load/vec4 v0x186fee0_0;
    %or;
    %assign/vec4 v0x186e1a0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1849460;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18795b0_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x1849460;
T_67 ;
    %delay 10, 0;
    %load/vec4 v0x18795b0_0;
    %inv;
    %store/vec4 v0x18795b0_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x1849460;
T_68 ;
    %vpi_call 2 214 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 215 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1849460 {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
