Z80 Macro Assembler ZMA v1.0.18
=====================================================
Programmed by t.hara

  DEFS is DEFINE STRING (default).
  OUTPUT TYPE: BINARY

<< code >>
LINE# |OFFSET|ADDR|MNEMONIC
======+======+====+==================================
     7|      |    |REG_KEY_STATE := 0x10
      |      |    |  Global integer symbol [REG_KEY_STATE] = 16 (0x10)
------+------+----+----------------------------------
     9|      |    |REG_PALETTE_ADDR := 0x20
      |      |    |  Global integer symbol [REG_PALETTE_ADDR] = 32 (0x20)
------+------+----+----------------------------------
    10|      |    |REG_PALETTE_COLOR := 0x21
      |      |    |  Global integer symbol [REG_PALETTE_COLOR] = 33 (0x21)
------+------+----+----------------------------------
    11|      |    |REG_VRAM_ADDR := 0x22
      |      |    |  Global integer symbol [REG_VRAM_ADDR] = 34 (0x22)
------+------+----+----------------------------------
    12|      |    |REG_VRAM_DATA := 0x23
      |      |    |  Global integer symbol [REG_VRAM_DATA] = 35 (0x23)
------+------+----+----------------------------------
    14|      |    |ORG 0x0000
------+------+----+----------------------------------
    16|      |    |DI
      |      |    |  Z80:5cyc R800:2cyc
      |000000|0000|  F3
------+------+----+----------------------------------
    17|      |    |LD SP, 0
      |      |    |  Z80:11cyc R800:3cyc
      |000001|0001|  31 00 00
------+------+----+----------------------------------
    19|      |    |XOR A, A
      |      |    |  Z80:5cyc R800:1cyc
      |000004|0004|  AF
------+------+----+----------------------------------
    20|      |    |OUT [ REG_PALETTE_ADDR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000005|0005|  D3 20
------+------+----+----------------------------------
    21|      |    |PALETTE_LOOP :
      |      |    |  label [PALETTE_LOOP] address: 0x000007
------+------+----+----------------------------------
    22|      |    |PUSH AF
      |      |    |  Z80:12cyc R800:6cyc
      |000007|0007|  F5
------+------+----+----------------------------------
    23|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000008|0008|  D3 21
------+------+----+----------------------------------
    24|      |    |SRL A
      |      |    |  Z80:10cyc R800:2cyc
      |00000A|000A|  CB 3F
------+------+----+----------------------------------
    25|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |00000C|000C|  D3 21
------+------+----+----------------------------------
    26|      |    |SRL A
      |      |    |  Z80:10cyc R800:2cyc
      |00000E|000E|  CB 3F
------+------+----+----------------------------------
    27|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000010|0010|  D3 21
------+------+----+----------------------------------
    28|      |    |POP AF
      |      |    |  Z80:11cyc R800:5cyc
      |000012|0012|  F1
------+------+----+----------------------------------
    29|      |    |INC A
      |      |    |  Z80:5cyc R800:1cyc
      |000013|0013|  3C
------+------+----+----------------------------------
    30|      |    |JR NZ, PALETTE_LOOP
      |      |    |  Z80:13cyc/8cyc R800:3cyc/2cyc
      |000014|0014|  20 F1
------+------+----+----------------------------------
    32|      |    |OUT [ REG_VRAM_ADDR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000016|0016|  D3 22
------+------+----+----------------------------------
    33|      |    |OUT [ REG_VRAM_ADDR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000018|0018|  D3 22
------+------+----+----------------------------------
    34|      |    |OUT [ REG_VRAM_ADDR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |00001A|001A|  D3 22
------+------+----+----------------------------------
    53|      |    |LD B, 255
      |      |    |  Z80:8cyc R800:2cyc
      |00001C|001C|  06 FF
------+------+----+----------------------------------
    54|      |    |MAIN_LOOP :
      |      |    |  label [MAIN_LOOP] address: 0x00001e
------+------+----+----------------------------------
    56|      |    |LD A, 128
      |      |    |  Z80:8cyc R800:2cyc
      |00001E|001E|  3E 80
------+------+----+----------------------------------
    57|      |    |OUT [ REG_PALETTE_ADDR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000020|0020|  D3 20
------+------+----+----------------------------------
    58|      |    |LD A, B
      |      |    |  Z80:5cyc R800:2cyc
      |000022|0022|  78
------+------+----+----------------------------------
    59|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000023|0023|  D3 21
------+------+----+----------------------------------
    60|      |    |SRL A
      |      |    |  Z80:10cyc R800:2cyc
      |000025|0025|  CB 3F
------+------+----+----------------------------------
    61|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000027|0027|  D3 21
------+------+----+----------------------------------
    62|      |    |SRL A
      |      |    |  Z80:10cyc R800:2cyc
      |000029|0029|  CB 3F
------+------+----+----------------------------------
    63|      |    |OUT [ REG_PALETTE_COLOR ], A
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |00002B|002B|  D3 21
------+------+----+----------------------------------
    66|      |    |LD HL, 1000
      |      |    |  Z80:11cyc R800:3cyc
      |00002D|002D|  21 E8 03
------+------+----+----------------------------------
    67|      |    |WAIT_LOOP :
      |      |    |  label [WAIT_LOOP] address: 0x000030
------+------+----+----------------------------------
    68|      |    |DEC HL
      |      |    |  Z80:7cyc R800:1cyc
      |000030|0030|  2B
------+------+----+----------------------------------
    69|      |    |LD A, L
      |      |    |  Z80:5cyc R800:2cyc
      |000031|0031|  7D
------+------+----+----------------------------------
    70|      |    |OR A, H
      |      |    |  Z80:5cyc R800:1cyc
      |000032|0032|  B4
------+------+----+----------------------------------
    71|      |    |JR NZ, WAIT_LOOP
      |      |    |  Z80:13cyc/8cyc R800:3cyc/2cyc
      |000033|0033|  20 FB
------+------+----+----------------------------------
    73|      |    |DEC B
      |      |    |  Z80:5cyc R800:1cyc
      |000035|0035|  05
------+------+----+----------------------------------
    74|      |    |JP MAIN_LOOP
      |      |    |  Z80:11cyc R800:5cyc
      |000036|0036|  C3 1E 00
------+------+----+----------------------------------
   108|      |    |SCOPE GETKEY
      |      |    |  Enter scope: GETKEY:
------+------+----+----------------------------------
   109|      |    |GETKEY ::
      |      |    |  global label [GETKEY] address: 0x000039
------+------+----+----------------------------------
   110|      |    |IN A, [ REG_KEY_STATE ]
      |      |    |  Z80:12cyc R800:10cyc/9cyc
      |000039|0039|  DB 10
------+------+----+----------------------------------
   111|      |    |RLCA
      |      |    |  Z80:5cyc R800:1cyc
      |00003B|003B|  07
------+------+----+----------------------------------
   112|      |    |RLCA
      |      |    |  Z80:5cyc R800:1cyc
      |00003C|003C|  07
------+------+----+----------------------------------
   113|      |    |RET
      |      |    |  Z80:11cyc R800:5cyc
      |00003D|003D|  C9
------+------+----+----------------------------------
   114|      |    |ENDSCOPE
      |      |    |  Exit scope: GETKEY:
------+------+----+----------------------------------
<< label >>
GETKEY .............. 57 ( 0x39 )
MAIN_LOOP ........... 30 ( 0x1e )
PALETTE_LOOP ........ 7 ( 0x7 )
REG_KEY_STATE ....... 16 ( 0x10 )
REG_PALETTE_ADDR .... 32 ( 0x20 )
REG_PALETTE_COLOR ... 33 ( 0x21 )
REG_VRAM_ADDR ....... 34 ( 0x22 )
REG_VRAM_DATA ....... 35 ( 0x23 )
WAIT_LOOP ........... 48 ( 0x30 )
