{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625147994559 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148004569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625148004579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148004582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 10:59:44 2021 " "Processing started: Thu Jul  1 10:59:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148004582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148004582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_circuit_extended -c base_circuit_extended " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148004583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625148005183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625148005183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_disc-arch " "Found design unit 1: fsm_disc-arch" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029539 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_disc " "Found entity 1: fsm_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029567 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029579 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029587 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-arch " "Found design unit 1: rand_num-arch" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029591 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029600 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wisdom_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit-arch " "Found design unit 1: wisdom_circuit-arch" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029605 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit " "Found entity 1: wisdom_circuit" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029611 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029613 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029623 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029626 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029630 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029643 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit_extended.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit_extended.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit_extended-arch " "Found design unit 1: base_circuit_extended-arch" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029644 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit_extended " "Found entity 1: base_circuit_extended" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galois_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file galois_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois_2bits-arch " "Found design unit 1: Galois_2bits-arch" {  } { { "galois_2bits.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Galois_2bits " "Found entity 1: Galois_2bits" {  } { { "galois_2bits.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029666 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029676 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029683 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029687 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029690 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029691 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029693 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029693 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029694 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029708 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029710 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029711 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029712 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148029713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148029713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base_circuit_extended " "Elaborating entity \"base_circuit_extended\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625148029889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disc_data_s base_circuit_extended.vhd(157) " "Verilog HDL or VHDL warning at base_circuit_extended.vhd(157): object \"disc_data_s\" assigned a value but never read" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625148029925 "|base_circuit_extended"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_value_s base_circuit_extended.vhd(159) " "Verilog HDL or VHDL warning at base_circuit_extended.vhd(159): object \"cnt_value_s\" assigned a value but never read" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625148029925 "|base_circuit_extended"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:button " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:button\"" {  } { { "base_circuit_extended.vhd" "button" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148029927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_2port mem_2port:mem " "Elaborating entity \"mem_2port\" for hierarchy \"mem_2port:mem\"" {  } { { "base_circuit_extended.vhd" "mem" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148029939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_2port:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "mem_2port.vhd" "altsyncram_component" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_2port:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_2port:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_2port:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625148030518 ""}  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625148030518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1d2 " "Found entity 1: altsyncram_a1d2" {  } { { "db/altsyncram_a1d2.tdf" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/db/altsyncram_a1d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148030721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1d2 mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated " "Elaborating entity \"altsyncram_a1d2\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_circuit base_circuit:basis " "Elaborating entity \"base_circuit\" for hierarchy \"base_circuit:basis\"" {  } { { "base_circuit_extended.vhd" "basis" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_control base_circuit:basis\|base_control:control " "Elaborating entity \"base_control\" for hierarchy \"base_circuit:basis\|base_control:control\"" {  } { { "base_circuit.vhd" "control" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main base_circuit:basis\|base_control:control\|fsm_main:main " "Elaborating entity \"fsm_main\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_main:main\"" {  } { { "base_control.vhd" "main" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_trigger base_circuit:basis\|base_control:control\|counter_trigger:cnt_prep " "Elaborating entity \"counter_trigger\" for hierarchy \"base_circuit:basis\|base_control:control\|counter_trigger:cnt_prep\"" {  } { { "base_control.vhd" "cnt_prep" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_init base_circuit:basis\|base_control:control\|fsm_init:init " "Elaborating entity \"fsm_init\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_init:init\"" {  } { { "base_control.vhd" "init" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030836 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_GURU_en\" at fsm_init.vhd(26)" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030891 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_PRE_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_PRE_GURU_en\" at fsm_init.vhd(26)" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030891 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_init.vhd(27)" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030891 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_init.vhd(27)" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030891 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_guru base_circuit:basis\|base_control:control\|fsm_guru:guru " "Elaborating entity \"fsm_guru\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_guru:guru\"" {  } { { "base_control.vhd" "guru" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030892 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en fsm_guru.vhd(28) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at fsm_guru.vhd(28)" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030990 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_guru.vhd(29)" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030991 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_guru.vhd(29)" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148030991 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_datapath base_circuit:basis\|base_datapath:data " "Elaborating entity \"base_datapath\" for hierarchy \"base_circuit:basis\|base_datapath:data\"" {  } { { "base_circuit.vhd" "data" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148030992 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en base_datapath.vhd(18) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at base_datapath.vhd(18)" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031060 "|base_circuit_extended|base_circuit:basis|base_datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen base_circuit:basis\|base_datapath:data\|num_gen:n_g " "Elaborating entity \"num_gen\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\"" {  } { { "base_datapath.vhd" "n_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen " "Elaborating entity \"rand_num\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\"" {  } { { "num_gen.vhd" "rand_number_gen" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Galois_2bits base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR " "Elaborating entity \"Galois_2bits\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\"" {  } { { "rand_num.vhd" "LFSR" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|or_2:\\Select_Ds:0:or_comp " "Elaborating entity \"or_2\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|or_2:\\Select_Ds:0:or_comp\"" {  } { { "galois_2bits.vhd" "\\Select_Ds:0:or_comp" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|reg:\\DFFs:0:FF " "Elaborating entity \"reg\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|reg:\\DFFs:0:FF\"" {  } { { "galois_2bits.vhd" "\\DFFs:0:FF" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|xor2:\\TAP_XOR:0:xor_tap " "Elaborating entity \"xor2\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|xor2:\\TAP_XOR:0:xor_tap\"" {  } { { "galois_2bits.vhd" "\\TAP_XOR:0:xor_tap" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank base_circuit:basis\|base_datapath:data\|reg_bank:rb " "Elaborating entity \"reg_bank\" for hierarchy \"base_circuit:basis\|base_datapath:data\|reg_bank:rb\"" {  } { { "base_datapath.vhd" "rb" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:basis\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT " "Elaborating entity \"reg\" for hierarchy \"base_circuit:basis\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT\"" {  } { { "reg_bank.vhd" "reg_INIT" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu base_circuit:basis\|base_datapath:data\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\"" {  } { { "base_datapath.vhd" "alu_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s alu.vhd(66) " "Verilog HDL or VHDL warning at alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625148031373 "|base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add " "Elaborating entity \"rc_adder\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\"" {  } { { "alu.vhd" "add" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Elaborating entity \"full_adder_1\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "rc_adder.vhd" "adder_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen base_circuit:basis\|base_datapath:data\|code_gen:c_g " "Elaborating entity \"code_gen\" for hierarchy \"base_circuit:basis\|base_datapath:data\|code_gen:c_g\"" {  } { { "base_datapath.vhd" "c_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf base_circuit:basis\|base_datapath:data\|coll_ovf:dut " "Elaborating entity \"coll_ovf\" for hierarchy \"base_circuit:basis\|base_datapath:data\|coll_ovf:dut\"" {  } { { "base_datapath.vhd" "dut" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_counter step_counter:step " "Elaborating entity \"step_counter\" for hierarchy \"step_counter:step\"" {  } { { "base_circuit_extended.vhd" "step" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031416 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_disc_rdy_s step_counter.vhd(45) " "Inferred latch for \"cnt_disc_rdy_s\" at step_counter.vhd(45)" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031428 "|base_circuit_extended|step_counter:step"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referee referee:ref " "Elaborating entity \"referee\" for hierarchy \"referee:ref\"" {  } { { "base_circuit_extended.vhd" "ref" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031429 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNGCountNext referee.vhd(86) " "VHDL Process Statement warning at referee.vhd(86): inferring latch(es) for signal or variable \"waitNGCountNext\", which holds its previous value in one or more paths through the process" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNDCountNext referee.vhd(162) " "VHDL Process Statement warning at referee.vhd(162): inferring latch(es) for signal or variable \"waitNDCountNext\", which holds its previous value in one or more paths through the process" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[0\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[0\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[1\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[1\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[2\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[2\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[3\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[3\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[4\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[4\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[5\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[5\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[6\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[6\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[7\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[7\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[8\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[8\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[9\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[9\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[10\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[10\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[11\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[11\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031453 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[12\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[12\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[13\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[13\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[14\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[14\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[15\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[15\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[16\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[16\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[17\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[17\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[18\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[18\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[19\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[19\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[20\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[20\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[21\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[21\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031454 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[22\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[22\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[23\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[23\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[24\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[24\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[25\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[25\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[26\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[26\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[27\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[27\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[28\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[28\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[29\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[29\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[30\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[30\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[31\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[31\]\" at referee.vhd(162)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[0\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[0\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[1\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[1\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[2\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[2\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[3\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[3\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[4\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[4\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[5\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[5\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[6\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[6\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031455 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[7\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[7\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[8\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[8\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[9\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[9\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[10\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[10\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[11\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[11\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[12\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[12\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[13\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[13\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[14\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[14\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[15\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[15\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[16\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[16\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[17\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[17\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[18\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[18\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[19\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[19\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[20\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[20\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031456 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[21\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[21\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[22\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[22\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[23\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[23\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[24\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[24\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[25\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[25\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[26\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[26\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[27\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[27\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[28\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[28\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[29\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[29\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[30\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[30\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[31\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[31\]\" at referee.vhd(86)" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031457 "|base_circuit_extended|referee:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holder holder:hold " "Elaborating entity \"holder\" for hierarchy \"holder:hold\"" {  } { { "base_circuit_extended.vhd" "hold" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148031459 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next holder.vhd(36) " "VHDL Process Statement warning at holder.vhd(36): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625148031460 "|base_circuit_extended|holder:hold"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next holder.vhd(36) " "Inferred latch for \"state_next\" at holder.vhd(36)" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148031460 "|base_circuit_extended|holder:hold"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "step_counter:step\|cnt_disc_rdy_s " "LATCH primitive \"step_counter:step\|cnt_disc_rdy_s\" is permanently enabled" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625148032421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "holder:hold3\|state_next " "LATCH primitive \"holder:hold3\|state_next\" is permanently enabled" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625148032517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "holder:hold2\|state_next " "Latch holder:hold2\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|guru_right_behind " "Ports D and ENA on the latch are fed by the same signal referee:ref\|guru_right_behind" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "holder:hold\|state_next " "Latch holder:hold\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|duo_formed " "Ports D and ENA on the latch are fed by the same signal referee:ref\|duo_formed" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[31\] " "Latch referee:ref\|waitNGCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[30\] " "Latch referee:ref\|waitNGCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[29\] " "Latch referee:ref\|waitNGCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[28\] " "Latch referee:ref\|waitNGCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[27\] " "Latch referee:ref\|waitNGCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[26\] " "Latch referee:ref\|waitNGCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032918 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[25\] " "Latch referee:ref\|waitNGCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[24\] " "Latch referee:ref\|waitNGCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[23\] " "Latch referee:ref\|waitNGCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[22\] " "Latch referee:ref\|waitNGCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[21\] " "Latch referee:ref\|waitNGCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[20\] " "Latch referee:ref\|waitNGCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[19\] " "Latch referee:ref\|waitNGCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[18\] " "Latch referee:ref\|waitNGCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[17\] " "Latch referee:ref\|waitNGCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[16\] " "Latch referee:ref\|waitNGCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[15\] " "Latch referee:ref\|waitNGCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[14\] " "Latch referee:ref\|waitNGCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[13\] " "Latch referee:ref\|waitNGCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[12\] " "Latch referee:ref\|waitNGCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[11\] " "Latch referee:ref\|waitNGCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032919 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[10\] " "Latch referee:ref\|waitNGCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[9\] " "Latch referee:ref\|waitNGCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[8\] " "Latch referee:ref\|waitNGCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[7\] " "Latch referee:ref\|waitNGCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[6\] " "Latch referee:ref\|waitNGCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[5\] " "Latch referee:ref\|waitNGCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[4\] " "Latch referee:ref\|waitNGCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[3\] " "Latch referee:ref\|waitNGCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[2\] " "Latch referee:ref\|waitNGCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[1\] " "Latch referee:ref\|waitNGCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[0\] " "Latch referee:ref\|waitNGCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032920 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[31\] " "Latch referee:ref\|waitNDCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[30\] " "Latch referee:ref\|waitNDCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[29\] " "Latch referee:ref\|waitNDCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[28\] " "Latch referee:ref\|waitNDCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[27\] " "Latch referee:ref\|waitNDCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[26\] " "Latch referee:ref\|waitNDCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[25\] " "Latch referee:ref\|waitNDCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[24\] " "Latch referee:ref\|waitNDCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[23\] " "Latch referee:ref\|waitNDCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[22\] " "Latch referee:ref\|waitNDCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032921 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[21\] " "Latch referee:ref\|waitNDCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[20\] " "Latch referee:ref\|waitNDCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[19\] " "Latch referee:ref\|waitNDCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[18\] " "Latch referee:ref\|waitNDCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[17\] " "Latch referee:ref\|waitNDCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[16\] " "Latch referee:ref\|waitNDCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[15\] " "Latch referee:ref\|waitNDCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[14\] " "Latch referee:ref\|waitNDCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[13\] " "Latch referee:ref\|waitNDCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[12\] " "Latch referee:ref\|waitNDCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[11\] " "Latch referee:ref\|waitNDCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032922 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[10\] " "Latch referee:ref\|waitNDCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[9\] " "Latch referee:ref\|waitNDCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[8\] " "Latch referee:ref\|waitNDCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[7\] " "Latch referee:ref\|waitNDCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[6\] " "Latch referee:ref\|waitNDCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[5\] " "Latch referee:ref\|waitNDCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[4\] " "Latch referee:ref\|waitNDCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[3\] " "Latch referee:ref\|waitNDCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[2\] " "Latch referee:ref\|waitNDCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[1\] " "Latch referee:ref\|waitNDCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[0\] " "Latch referee:ref\|waitNDCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148032923 ""}  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148032923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625148033373 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[30\] High " "Register referee:ref\|mainCnt\[30\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[29\] High " "Register referee:ref\|mainCnt\[29\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[28\] High " "Register referee:ref\|mainCnt\[28\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[27\] High " "Register referee:ref\|mainCnt\[27\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[26\] High " "Register referee:ref\|mainCnt\[26\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[25\] High " "Register referee:ref\|mainCnt\[25\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[24\] High " "Register referee:ref\|mainCnt\[24\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[23\] High " "Register referee:ref\|mainCnt\[23\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[22\] High " "Register referee:ref\|mainCnt\[22\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[21\] High " "Register referee:ref\|mainCnt\[21\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[20\] High " "Register referee:ref\|mainCnt\[20\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[19\] High " "Register referee:ref\|mainCnt\[19\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[18\] High " "Register referee:ref\|mainCnt\[18\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[17\] High " "Register referee:ref\|mainCnt\[17\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[16\] High " "Register referee:ref\|mainCnt\[16\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[15\] High " "Register referee:ref\|mainCnt\[15\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[14\] High " "Register referee:ref\|mainCnt\[14\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[13\] High " "Register referee:ref\|mainCnt\[13\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[12\] High " "Register referee:ref\|mainCnt\[12\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[11\] High " "Register referee:ref\|mainCnt\[11\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[10\] High " "Register referee:ref\|mainCnt\[10\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[9\] High " "Register referee:ref\|mainCnt\[9\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[8\] High " "Register referee:ref\|mainCnt\[8\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[7\] High " "Register referee:ref\|mainCnt\[7\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[6\] High " "Register referee:ref\|mainCnt\[6\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[5\] High " "Register referee:ref\|mainCnt\[5\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[4\] High " "Register referee:ref\|mainCnt\[4\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[3\] High " "Register referee:ref\|mainCnt\[3\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[2\] High " "Register referee:ref\|mainCnt\[2\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[1\] High " "Register referee:ref\|mainCnt\[1\] will power up to High" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNGCount\[31\] Low " "Register referee:ref\|waitNGCount\[31\] will power up to Low" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNGCount\[0\] Low " "Register referee:ref\|waitNGCount\[0\] will power up to Low" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNDCount\[31\] Low " "Register referee:ref\|waitNDCount\[31\] will power up to Low" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNDCount\[0\] Low " "Register referee:ref\|waitNDCount\[0\] will power up to Low" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625148033583 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1625148033583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625148034237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625148034721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148034721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DUO " "No output dependent on input pin \"disc_2_mem.cg_sel.DUO\"" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625148035123 "|base_circuit_extended|disc_2_mem.cg_sel.DUO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DISC " "No output dependent on input pin \"disc_2_mem.cg_sel.DISC\"" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625148035123 "|base_circuit_extended|disc_2_mem.cg_sel.DISC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.GURU " "No output dependent on input pin \"disc_2_mem.cg_sel.GURU\"" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625148035123 "|base_circuit_extended|disc_2_mem.cg_sel.GURU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.BLANK " "No output dependent on input pin \"disc_2_mem.cg_sel.BLANK\"" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625148035123 "|base_circuit_extended|disc_2_mem.cg_sel.BLANK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_ref.end_of_disc " "No output dependent on input pin \"disc_2_ref.end_of_disc\"" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625148035123 "|base_circuit_extended|disc_2_ref.end_of_disc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625148035123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "712 " "Implemented 712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625148035151 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625148035151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "640 " "Implemented 640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625148035151 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625148035151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625148035151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1035 " "Peak virtual memory: 1035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148035179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:00:35 2021 " "Processing ended: Thu Jul  1 11:00:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148035179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148035179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148035179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148035179 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1625148046323 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1625148056334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625148057463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148057464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:00:36 2021 " "Processing started: Thu Jul  1 11:00:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148057464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625148057464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended " "Command: quartus_fit --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625148057464 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625148057527 ""}
{ "Info" "0" "" "Project  = base_circuit_extended" {  } {  } 0 0 "Project  = base_circuit_extended" 0 0 "Fitter" 0 0 1625148057529 ""}
{ "Info" "0" "" "Revision = base_circuit_extended" {  } {  } 0 0 "Revision = base_circuit_extended" 0 0 "Fitter" 0 0 1625148057529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625148057800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625148057800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "base_circuit_extended 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"base_circuit_extended\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625148057810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625148057884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625148057884 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625148058525 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625148058559 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625148058807 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1625148058816 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625148059125 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1625148073424 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 276 global CLKCTRL_G10 " "clk~inputCLKENA0 with 276 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1625148073678 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1625148073678 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148073678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625148073686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625148073687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625148073690 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625148073692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625148073693 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625148073694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625148074823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "base_circuit_extended.sdc " "Synopsys Design Constraints File file not found: 'base_circuit_extended.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625148074824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625148074825 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625148074841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1625148074842 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625148074843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625148074861 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1625148074863 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625148074863 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148076186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625148085927 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1625148086309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148092408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625148095838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625148099085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148099086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625148102713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625148112674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625148112674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625148126311 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625148126311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148126313 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.59 " "Total time spent on timing analysis during the Fitter is 1.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625148129635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625148129685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625148130786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625148130787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625148133277 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148136941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2185 " "Peak virtual memory: 2185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148138424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:02:18 2021 " "Processing ended: Thu Jul  1 11:02:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148138424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148138424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148138424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625148138424 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1625148159012 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1625148169025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625148169052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148169055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:02:28 2021 " "Processing started: Thu Jul  1 11:02:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148169055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625148169055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended " "Command: quartus_asm --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625148169056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1625148170330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625148179147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148179907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:02:59 2021 " "Processing ended: Thu Jul  1 11:02:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148179907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148179907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148179907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625148179907 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625148180197 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1625148191039 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1625148201051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625148201528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148201529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:03:00 2021 " "Processing started: Thu Jul  1 11:03:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148201529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148201529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta base_circuit_extended -c base_circuit_extended " "Command: quartus_sta base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148201529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625148202340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1625148203077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1625148203077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148203158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148203158 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1625148204152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "base_circuit_extended.sdc " "Synopsys Design Constraints File file not found: 'base_circuit_extended.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1625148204210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148204211 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148204217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " "create_clock -period 1.000 -name base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148204217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name referee:ref\|stateD_reg.waitNClk referee:ref\|stateD_reg.waitNClk " "create_clock -period 1.000 -name referee:ref\|stateD_reg.waitNClk referee:ref\|stateD_reg.waitNClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148204217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name referee:ref\|stateG_reg.waitNClk referee:ref\|stateG_reg.waitNClk " "create_clock -period 1.000 -name referee:ref\|stateG_reg.waitNClk referee:ref\|stateG_reg.waitNClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148204217 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148204217 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148204223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148204224 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625148204225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625148204236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148204302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148204302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.152 " "Worst-case setup slack is -8.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.152            -227.105 referee:ref\|stateD_reg.waitNClk  " "   -8.152            -227.105 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.339            -219.297 referee:ref\|stateG_reg.waitNClk  " "   -7.339            -219.297 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.143            -691.471 clk  " "   -7.143            -691.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666              -8.891 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -4.666              -8.891 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148204303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.893 " "Worst-case hold slack is -2.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -82.720 clk  " "   -2.893             -82.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.601               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.779               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.892               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148204309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148204311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148204312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -270.012 clk  " "   -2.636            -270.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.216               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.270               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.384               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148204315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148204315 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625148204367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625148204430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625148207035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148207194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148207204 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148207204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.118 " "Worst-case setup slack is -8.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.118            -230.152 referee:ref\|stateD_reg.waitNClk  " "   -8.118            -230.152 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.504            -221.877 referee:ref\|stateG_reg.waitNClk  " "   -7.504            -221.877 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.775            -667.666 clk  " "   -6.775            -667.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632              -8.963 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -4.632              -8.963 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148207205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.979 " "Worst-case hold slack is -2.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979             -85.256 clk  " "   -2.979             -85.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.485               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.644               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.867               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148207209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148207210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148207211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -284.024 clk  " "   -2.636            -284.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.284               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.297               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.378               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148207213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148207213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625148207239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625148207520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625148212081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148212235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148212240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148212240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.769 " "Worst-case setup slack is -4.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769            -338.191 clk  " "   -4.769            -338.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.617            -118.998 referee:ref\|stateD_reg.waitNClk  " "   -4.617            -118.998 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.803            -115.368 referee:ref\|stateG_reg.waitNClk  " "   -3.803            -115.368 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217              -4.079 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -2.217              -4.079 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.597 " "Worst-case hold slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -38.103 clk  " "   -1.597             -38.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.443               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.683               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.719               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148212263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148212265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.270 clk  " "   -2.636            -136.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.320               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.329               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.403               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212267 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625148212294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148212552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148212556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148212556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.271 " "Worst-case setup slack is -4.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.271            -112.936 referee:ref\|stateD_reg.waitNClk  " "   -4.271            -112.936 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.038            -278.092 clk  " "   -4.038            -278.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622            -109.656 referee:ref\|stateG_reg.waitNClk  " "   -3.622            -109.656 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050              -3.819 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -2.050              -3.819 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.606 " "Worst-case hold slack is -1.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606             -38.552 clk  " "   -1.606             -38.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.395               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.569               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.639               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148212562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148212563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.377 clk  " "   -2.636            -136.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.356               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.366               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.414               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148212564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148212564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625148214347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625148214350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148214410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:03:34 2021 " "Processing ended: Thu Jul  1 11:03:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148214410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148214410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148214410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625148214410 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1625148226112 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1625148236123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1625148236126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148236127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:03:35 2021 " "Processing started: Thu Jul  1 11:03:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148236127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148236127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended " "Command: quartus_eda --read_settings_files=off --write_settings_files=off base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148236128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1625148237401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "base_circuit_extended.vho /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/simulation/modelsim/ simulation " "Generated file base_circuit_extended.vho in folder \"/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625148237672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148237761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:03:57 2021 " "Processing ended: Thu Jul  1 11:03:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148237761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148237761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148237761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148237761 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 215 s " "Quartus Prime Full Compilation was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148237998 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148260441 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148270450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625148270454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148270454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:04:10 2021 " "Processing started: Thu Jul  1 11:04:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148270454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148270454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp base_circuit_extended -c base_circuit_extended --netlist_type=sgate " "Command: quartus_npp base_circuit_extended -c base_circuit_extended --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148270455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1625148270653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 3 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148270869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:04:30 2021 " "Processing ended: Thu Jul  1 11:04:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148270869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148270869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148270869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148270869 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148281804 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148291818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625148291834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148291853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:04:31 2021 " "Processing started: Thu Jul  1 11:04:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148291853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148291853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp base_circuit_extended -c base_circuit_extended --netlist_type=sm_process " "Command: quartus_npp base_circuit_extended -c base_circuit_extended --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148291868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1625148292098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 3 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148292400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:04:52 2021 " "Processing ended: Thu Jul  1 11:04:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148292400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148292400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148292400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625148292400 ""}
