$date
	Sun Oct 23 08:07:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#192988
b11010 !
1"
#192990
b11010 &
b11010 %
1$
#192991
0"
#192994
b1101 &
b1101 %
#192998
b101000 &
b101000 %
#193002
b10100 &
b10100 %
#193006
b1010 &
b1010 %
#193010
b101 &
b101 %
#193014
b10000 &
b10000 %
#193018
b1000 &
b1000 %
#193022
b100 &
b100 %
#193026
b10 &
b10 %
#193030
b1 &
1#
b1 %
#193034
b0 &
b0 %
0#
0$
#1196645
b1101 !
1"
#1196646
b1101 &
b1101 %
1$
#1196647
0"
#1196650
b101000 &
b101000 %
#1196654
b10100 &
b10100 %
#1196658
b1010 &
b1010 %
#1196662
b101 &
b101 %
#1196666
b10000 &
b10000 %
#1196670
b1000 &
b1000 %
#1196674
b100 &
b100 %
#1196678
b10 &
b10 %
#1196682
b1 &
b1 %
1#
#1196686
b0 &
0#
b0 %
0$
#2166276
b11 !
1"
#2166278
b11 &
b11 %
1$
#2166279
0"
#2166282
b1010 &
b1010 %
#2166286
b101 &
b101 %
#2166290
b10000 &
b10000 %
#2166294
b1000 &
b1000 %
#2166298
b100 &
b100 %
#2166302
b10 &
b10 %
#2166306
b1 &
b1 %
1#
#2166310
b0 &
0#
b0 %
0$
#4500012
