// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception6750[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception16765[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<379>;
	.reg .b16 	%rs<108>;
	.reg .b32 	%r<2922>;
	.reg .f32 	%f<689>;
	.reg .b64 	%rd<541>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r302, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd41, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r309, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r309, 99327;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd42, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r303, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r310, %r1, 6;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r311, %r3, %r4;
	or.b32  	%r312, %r311, %r310;
	mul.wide.u32 	%rd48, %r312, 4;
	add.s64 	%rd4, %rd42, %rd48;
	mov.u32 	%r313, 1;
	st.global.u32 	[%rd4], %r313;
	setp.gt.u32 	%p2, %r303, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r304, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r304, %r303;
	setp.gt.s32 	%p4, %r304, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r305, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r314, %r304, %r303;
	and.b32  	%r315, %r314, 255;
	setp.ne.s32 	%p6, %r315, 0;
	setp.gt.u32 	%p7, %r305, 16383;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r306, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r306, %r305;
	setp.gt.s32 	%p10, %r306, 32767;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r316, %r306, %r305;
	add.s32 	%r317, %r316, 3;
	and.b32  	%r318, %r317, 127;
	setp.eq.s32 	%p12, %r318, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r307, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r307, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r308, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r307, %r308;
	setp.lt.s32 	%p15, %r308, 385;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass135
	mov.f32 	%f110, 0f40000000;
	mov.f32 	%f111, 0f40E00000;
	div.approx.f32 	%f69, %f111, %f110;
	neg.f32 	%f112, %f69;
	div.approx.f32 	%f71, %f112, %f110;
	setp.ne.f32 	%p22, %f71, 0f00000000;
	mov.f32 	%f109, 0f3F800000;
	mov.f32 	%f665, %f109;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L447
	sin.approx.f32 	%f141, %f71;
	div.approx.f32 	%f665, %f141, %f71;
$L__BB0_13:                             // %L450
	sub.f32 	%f144, %f109, %f69;
	div.approx.f32 	%f5, %f144, %f110;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f666, %f109;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L465
	sin.approx.f32 	%f174, %f5;
	div.approx.f32 	%f666, %f174, %f5;
$L__BB0_15:                             // %L468
	sub.f32 	%f179, %f110, %f69;
	div.approx.f32 	%f9, %f179, %f110;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f667, %f109;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L505
	sin.approx.f32 	%f208, %f9;
	div.approx.f32 	%f667, %f208, %f9;
$L__BB0_17:                             // %L508
	mov.f32 	%f211, 0f40400000;
	sub.f32 	%f212, %f211, %f69;
	div.approx.f32 	%f14, %f212, %f110;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f668, %f109;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L523
	sin.approx.f32 	%f242, %f14;
	div.approx.f32 	%f668, %f242, %f14;
$L__BB0_19:                             // %L526
	mov.f32 	%f246, 0f40800000;
	sub.f32 	%f247, %f246, %f69;
	div.approx.f32 	%f18, %f247, %f110;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f669, %f109;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L563
	sin.approx.f32 	%f277, %f18;
	div.approx.f32 	%f669, %f277, %f18;
$L__BB0_21:                             // %L566
	mov.f32 	%f280, 0f40A00000;
	sub.f32 	%f281, %f280, %f69;
	div.approx.f32 	%f23, %f281, %f110;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f670, %f109;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L581
	sin.approx.f32 	%f311, %f23;
	div.approx.f32 	%f670, %f311, %f23;
$L__BB0_23:                             // %L584
	mov.f32 	%f315, 0f40C00000;
	sub.f32 	%f316, %f315, %f69;
	div.approx.f32 	%f27, %f316, %f110;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f671, %f109;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L621
	sin.approx.f32 	%f346, %f27;
	div.approx.f32 	%f671, %f346, %f27;
$L__BB0_25:                             // %L624
	mov.f32 	%f138, 0f00000000;
	sub.f32 	%f350, %f111, %f69;
	div.approx.f32 	%f32, %f350, %f110;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	mov.f32 	%f672, %f109;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L639
	sin.approx.f32 	%f380, %f32;
	div.approx.f32 	%f672, %f380, %f32;
$L__BB0_27:                             // %L642
	div.approx.f32 	%f35, %f138, %f110;
	abs.f32 	%f36, %f35;
	setp.lt.f32 	%p79, %f36, 0f40000000;
	mov.f32 	%f683, %f36;
	@%p79 bra 	$L__BB0_108;
// %bb.28:
	setp.gtu.f32 	%p80, %f36, 0f4B800000;
	@%p80 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_29;
$L__BB0_104:
	mov.b32 	%r155, %f36;
	and.b32  	%r412, %r155, 8388607;
	or.b32  	%r2918, %r412, 1065353216;
	mov.b32 	%f682, %r2918;
	add.s32 	%r413, %r155, -1073741824;
	and.b32  	%r2919, %r413, -8388608;
	setp.eq.s32 	%p86, %r2919, 0;
	@%p86 bra 	$L__BB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i976.preheader
	mov.f32 	%f457, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f456,%f457;
	// end inline asm
$L__BB0_106:                            // %__nv_fmaf_rn.exit4.i.i.i976
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r414, %r2919, 192937984;
	add.s32 	%r415, %r2918, %r414;
	mov.b32 	%f458, %r415;
	mul.f32 	%f459, %f456, %f458;
	sub.f32 	%f460, %f458, %f459;
	fma.rn.f32 	%f461, %f460, %f456, %f459;
	sub.f32 	%f462, %f458, %f461;
	fma.rz.f32 	%f463, %f462, %f456, %f461;
	cvt.rzi.f32.f32 	%f464, %f463;
	sub.f32 	%f682, %f458, %f464;
	sub.s32 	%r2919, %r2919, %r414;
	mov.b32 	%r2918, %f682;
	setp.ne.s32 	%p87, %r2919, 0;
	setp.ne.s32 	%p88, %r2918, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_106;
$L__BB0_107:                            // %__internal_fmodf_slowpath_mod.exit.i.i978
	setp.gt.u32 	%p90, %r155, 2139095039;
	selp.f32 	%f465, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f466, %f682, 0f34000000;
	mul.f32 	%f683, %f465, %f466;
	bra.uni 	$L__BB0_108;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i955
	div.approx.f32 	%f449, %f36, %f110;
	cvt.rzi.f32.f32 	%f681, %f449;
	fma.rn.f32 	%f73, %f681, 0fC0000000, %f36;
	mov.b32 	%r154, %f73;
	setp.lt.u32 	%p81, %r154, 1073741824;
	@%p81 bra 	$L__BB0_103;
// %bb.30:
	setp.lt.u32 	%p82, %r154, -2147483647;
	@%p82 bra 	$L__BB0_101;
// %bb.31:
	add.f32 	%f454, %f681, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f455, %f454, 0fBF800000;
	selp.f32 	%f681, %f455, %f454, %p85;
	bra.uni 	$L__BB0_103;
$L__BB0_101:
	add.f32 	%f681, %f681, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i959
	add.f32 	%f450, %f681, 0f3F800000;
	fma.rn.f32 	%f452, %f110, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f452, 0f00000000;
	add.f32 	%f453, %f450, 0f3F800000;
	selp.f32 	%f681, %f453, %f450, %p84;
$L__BB0_103:                            // %__internal_fmodf_fastpath_quot.exit.i.i962
	fma.rn.f32 	%f683, %f681, 0fC0000000, %f36;
$L__BB0_108:                            // %__internal_fmodf_kernel.exit.i981
	shl.b32 	%r11, %r4, 29;
	abs.f32 	%f467, %f683;
	setp.gtu.f32 	%p91, %f467, 0f7F800000;
	@%p91 bra 	$L__BB0_110;
// %bb.109:
	mov.b32 	%r416, %f35;
	and.b32  	%r417, %r416, -2147483648;
	mov.b32 	%r418, %f683;
	or.b32  	%r419, %r417, %r418;
	mov.b32 	%f683, %r419;
$L__BB0_110:                            // %__nv_fmodf.exit982
	shr.s32 	%r428, %r11, 28;
	and.b32  	%r429, %r428, -8;
	cvt.rn.f32.s32 	%f500, %r429;
	div.approx.f32 	%f90, %f500, %f110;
	abs.f32 	%f675, %f90;
	setp.lt.f32 	%p100, %f675, 0f40000000;
	@%p100 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p101, %f675, 0f4B800000;
	@%p101 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r16, %f675;
	and.b32  	%r430, %r16, 8388607;
	or.b32  	%r2907, %r430, 1065353216;
	mov.b32 	%f674, %r2907;
	add.s32 	%r431, %r16, -1073741824;
	and.b32  	%r2908, %r431, -8388608;
	setp.eq.s32 	%p107, %r2908, 0;
	@%p107 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f511, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f510,%f511;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r432, %r2908, 192937984;
	add.s32 	%r433, %r2907, %r432;
	mov.b32 	%f512, %r433;
	mul.f32 	%f513, %f510, %f512;
	sub.f32 	%f514, %f512, %f513;
	fma.rn.f32 	%f515, %f514, %f510, %f513;
	sub.f32 	%f516, %f512, %f515;
	fma.rz.f32 	%f517, %f516, %f510, %f515;
	cvt.rzi.f32.f32 	%f518, %f517;
	sub.f32 	%f674, %f512, %f518;
	sub.s32 	%r2908, %r2908, %r432;
	mov.b32 	%r2907, %f674;
	setp.ne.s32 	%p108, %r2908, 0;
	setp.ne.s32 	%p109, %r2907, 0;
	and.pred  	%p110, %p108, %p109;
	@%p110 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p111, %r16, 2139095039;
	selp.f32 	%f519, 0f7FFFFFFF, 0f4B800000, %p111;
	mul.f32 	%f520, %f674, 0f34000000;
	mul.f32 	%f675, %f519, %f520;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f503, %f675, %f110;
	cvt.rzi.f32.f32 	%f673, %f503;
	fma.rn.f32 	%f38, %f673, 0fC0000000, %f675;
	mov.b32 	%r15, %f38;
	setp.lt.u32 	%p102, %r15, 1073741824;
	@%p102 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p103, %r15, -2147483647;
	@%p103 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f508, %f673, 0fBF800000;
	setp.lt.f32 	%p106, %f38, 0fC0000000;
	add.f32 	%f509, %f508, 0fBF800000;
	selp.f32 	%f673, %f509, %f508, %p106;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f673, %f673, 0f3F800000;
	setp.ltu.f32 	%p104, %f38, 0f40800000;
	@%p104 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f504, %f673, 0f3F800000;
	fma.rn.f32 	%f506, %f110, 0fC0400000, %f38;
	setp.ge.f32 	%p105, %f506, 0f00000000;
	add.f32 	%f507, %f504, 0f3F800000;
	selp.f32 	%f673, %f507, %f504, %p105;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f675, %f673, 0fC0000000, %f675;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f521, %f675;
	setp.gtu.f32 	%p112, %f521, 0f7F800000;
	@%p112 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r434, %f90;
	and.b32  	%r435, %r434, -2147483648;
	mov.b32 	%r436, %f675;
	or.b32  	%r437, %r435, %r436;
	mov.b32 	%f675, %r437;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f556, 0f3F800000;
	div.approx.f32 	%f52, %f138, %f556;
	abs.f32 	%f679, %f52;
	setp.lt.f32 	%p120, %f679, 0f40000000;
	setp.gtu.f32 	%p378, %f679, 0f4B800000;
	mov.f32 	%f687, %f679;
	@%p120 bra 	$L__BB0_118;
// %bb.46:
	@%p378 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_47;
$L__BB0_114:
	mov.b32 	%r163, %f679;
	and.b32  	%r462, %r163, 8388607;
	or.b32  	%r2920, %r462, 1065353216;
	mov.b32 	%f686, %r2920;
	add.s32 	%r463, %r163, -1073741824;
	and.b32  	%r2921, %r463, -8388608;
	setp.eq.s32 	%p127, %r2921, 0;
	@%p127 bra 	$L__BB0_117;
// %bb.115:                             // %__nv_fmaf_rn.exit4.i.i.i1007.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f565,%f556;
	// end inline asm
$L__BB0_116:                            // %__nv_fmaf_rn.exit4.i.i.i1007
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r464, %r2921, 192937984;
	add.s32 	%r465, %r2920, %r464;
	mov.b32 	%f567, %r465;
	mul.f32 	%f568, %f565, %f567;
	sub.f32 	%f569, %f567, %f568;
	fma.rn.f32 	%f570, %f569, %f565, %f568;
	sub.f32 	%f571, %f567, %f570;
	fma.rz.f32 	%f572, %f571, %f565, %f570;
	cvt.rzi.f32.f32 	%f573, %f572;
	sub.f32 	%f686, %f567, %f573;
	sub.s32 	%r2921, %r2921, %r464;
	mov.b32 	%r2920, %f686;
	setp.ne.s32 	%p128, %r2921, 0;
	setp.ne.s32 	%p129, %r2920, 0;
	and.pred  	%p130, %p128, %p129;
	@%p130 bra 	$L__BB0_116;
$L__BB0_117:                            // %__internal_fmodf_slowpath_mod.exit.i.i1009
	setp.gt.u32 	%p131, %r163, 2139095039;
	selp.f32 	%f574, 0f7FFFFFFF, 0f4B800000, %p131;
	mul.f32 	%f575, %f686, 0f34000000;
	mul.f32 	%f687, %f574, %f575;
	bra.uni 	$L__BB0_118;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i986
	div.approx.f32 	%f558, %f679, %f110;
	cvt.rzi.f32.f32 	%f685, %f558;
	fma.rn.f32 	%f93, %f685, 0fC0000000, %f679;
	mov.b32 	%r162, %f93;
	setp.lt.u32 	%p122, %r162, 1073741824;
	@%p122 bra 	$L__BB0_113;
// %bb.48:
	setp.lt.u32 	%p123, %r162, -2147483647;
	@%p123 bra 	$L__BB0_111;
// %bb.49:
	add.f32 	%f563, %f685, 0fBF800000;
	setp.lt.f32 	%p126, %f93, 0fC0000000;
	add.f32 	%f564, %f563, 0fBF800000;
	selp.f32 	%f685, %f564, %f563, %p126;
	bra.uni 	$L__BB0_113;
$L__BB0_111:
	add.f32 	%f685, %f685, 0f3F800000;
	setp.ltu.f32 	%p124, %f93, 0f40800000;
	@%p124 bra 	$L__BB0_113;
// %bb.112:                             // %__nv_fmaf_rn.exit.i.i.i990
	add.f32 	%f559, %f685, 0f3F800000;
	fma.rn.f32 	%f561, %f110, 0fC0400000, %f93;
	setp.ge.f32 	%p125, %f561, 0f00000000;
	add.f32 	%f562, %f559, 0f3F800000;
	selp.f32 	%f685, %f562, %f559, %p125;
$L__BB0_113:                            // %__internal_fmodf_fastpath_quot.exit.i.i993
	fma.rn.f32 	%f687, %f685, 0fC0000000, %f679;
$L__BB0_118:                            // %__internal_fmodf_kernel.exit.i1012
	abs.f32 	%f576, %f687;
	setp.gtu.f32 	%p132, %f576, 0f7F800000;
	mov.b32 	%r466, %f52;
	and.b32  	%r170, %r466, -2147483648;
	@%p132 bra 	$L__BB0_120;
// %bb.119:
	mov.b32 	%r467, %f687;
	or.b32  	%r468, %r170, %r467;
	mov.b32 	%f687, %r468;
$L__BB0_120:                            // %__nv_fmodf.exit1013
	@%p120 bra 	$L__BB0_61;
// %bb.50:
	@%p378 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r33, %f679;
	and.b32  	%r477, %r33, 8388607;
	or.b32  	%r2909, %r477, 1065353216;
	mov.b32 	%f678, %r2909;
	add.s32 	%r478, %r33, -1073741824;
	and.b32  	%r2910, %r478, -8388608;
	setp.eq.s32 	%p148, %r2910, 0;
	@%p148 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i945.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f618,%f556;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i945
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r479, %r2910, 192937984;
	add.s32 	%r480, %r2909, %r479;
	mov.b32 	%f620, %r480;
	mul.f32 	%f621, %f618, %f620;
	sub.f32 	%f622, %f620, %f621;
	fma.rn.f32 	%f623, %f622, %f618, %f621;
	sub.f32 	%f624, %f620, %f623;
	fma.rz.f32 	%f625, %f624, %f618, %f623;
	cvt.rzi.f32.f32 	%f626, %f625;
	sub.f32 	%f678, %f620, %f626;
	sub.s32 	%r2910, %r2910, %r479;
	mov.b32 	%r2909, %f678;
	setp.ne.s32 	%p149, %r2910, 0;
	setp.ne.s32 	%p150, %r2909, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i947
	setp.gt.u32 	%p152, %r33, 2139095039;
	selp.f32 	%f627, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f628, %f678, 0f34000000;
	mul.f32 	%f679, %f627, %f628;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i924
	div.approx.f32 	%f611, %f679, %f110;
	cvt.rzi.f32.f32 	%f677, %f611;
	fma.rn.f32 	%f55, %f677, 0fC0000000, %f679;
	mov.b32 	%r32, %f55;
	setp.lt.u32 	%p143, %r32, 1073741824;
	@%p143 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p144, %r32, -2147483647;
	@%p144 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f616, %f677, 0fBF800000;
	setp.lt.f32 	%p147, %f55, 0fC0000000;
	add.f32 	%f617, %f616, 0fBF800000;
	selp.f32 	%f677, %f617, %f616, %p147;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f677, %f677, 0f3F800000;
	setp.ltu.f32 	%p145, %f55, 0f40800000;
	@%p145 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i928
	add.f32 	%f612, %f677, 0f3F800000;
	fma.rn.f32 	%f614, %f110, 0fC0400000, %f55;
	setp.ge.f32 	%p146, %f614, 0f00000000;
	add.f32 	%f615, %f612, 0f3F800000;
	selp.f32 	%f677, %f615, %f612, %p146;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i931
	fma.rn.f32 	%f679, %f677, 0fC0000000, %f679;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i950
	abs.f32 	%f629, %f679;
	setp.gtu.f32 	%p153, %f629, 0f7F800000;
	@%p153 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r481, %f679;
	or.b32  	%r482, %r170, %r481;
	mov.b32 	%f679, %r482;
$L__BB0_63:                             // %__nv_fmodf.exit951
	setp.le.s32 	%p162, %r304, %r303;
	mov.u32 	%r2906, 0;
	@%p162 bra 	$L__BB0_100;
// %bb.64:                              // %L995.lr.ph
	mov.f32 	%f113, 0f41100000;
	div.approx.f32 	%f114, %f112, %f113;
	div.approx.f32 	%f146, %f144, %f113;
	div.approx.f32 	%f181, %f179, %f113;
	div.approx.f32 	%f214, %f212, %f113;
	div.approx.f32 	%f249, %f247, %f113;
	div.approx.f32 	%f283, %f281, %f113;
	div.approx.f32 	%f318, %f316, %f113;
	div.approx.f32 	%f352, %f350, %f113;
	abs.f32 	%f115, %f114;
	abs.f32 	%f147, %f146;
	abs.f32 	%f182, %f181;
	abs.f32 	%f215, %f214;
	abs.f32 	%f250, %f249;
	abs.f32 	%f284, %f283;
	abs.f32 	%f319, %f318;
	abs.f32 	%f353, %f352;
	setp.gt.f32 	%p17, %f115, 0f4B800000;
	mul.f32 	%f116, %f114, 0f00000000;
	setp.gt.f32 	%p23, %f147, 0f4B800000;
	mul.f32 	%f148, %f146, 0f00000000;
	setp.gt.f32 	%p29, %f182, 0f4B800000;
	mul.f32 	%f183, %f181, 0f00000000;
	setp.gt.f32 	%p35, %f215, 0f4B800000;
	mul.f32 	%f216, %f214, 0f00000000;
	setp.gt.f32 	%p41, %f250, 0f4B800000;
	mul.f32 	%f251, %f249, 0f00000000;
	setp.gt.f32 	%p47, %f284, 0f4B800000;
	mul.f32 	%f285, %f283, 0f00000000;
	setp.gt.f32 	%p53, %f319, 0f4B800000;
	mul.f32 	%f320, %f318, 0f00000000;
	setp.gt.f32 	%p59, %f353, 0f4B800000;
	mul.f32 	%f354, %f352, 0f00000000;
	selp.f32 	%f117, %f116, %f114, %p17;
	selp.f32 	%f149, %f148, %f146, %p23;
	selp.f32 	%f184, %f183, %f181, %p29;
	selp.f32 	%f217, %f216, %f214, %p35;
	selp.f32 	%f252, %f251, %f249, %p41;
	selp.f32 	%f286, %f285, %f283, %p47;
	selp.f32 	%f321, %f320, %f318, %p53;
	selp.f32 	%f355, %f354, %f352, %p59;
	div.approx.f32 	%f416, %f109, %f110;
	add.f32 	%f468, %f683, %f683;
	add.f32 	%f522, %f675, %f675;
	add.f32 	%f118, %f117, %f117;
	add.f32 	%f150, %f149, %f149;
	add.f32 	%f185, %f184, %f184;
	add.f32 	%f218, %f217, %f217;
	add.f32 	%f253, %f252, %f252;
	add.f32 	%f287, %f286, %f286;
	add.f32 	%f322, %f321, %f321;
	add.f32 	%f356, %f355, %f355;
	add.f32 	%f385, %f35, %f35;
	add.f32 	%f417, %f416, %f416;
	mov.b32 	%r420, %f468;
	mov.b32 	%r450, %f522;
	mov.b32 	%r320, %f118;
	mov.b32 	%r327, %f150;
	mov.b32 	%r337, %f185;
	mov.b32 	%r344, %f218;
	mov.b32 	%r354, %f253;
	mov.b32 	%r361, %f287;
	mov.b32 	%r371, %f322;
	mov.b32 	%r378, %f356;
	mov.b32 	%r394, %f385;
	mov.b32 	%r402, %f417;
	and.b32  	%r421, %r420, -2147483648;
	and.b32  	%r451, %r450, -2147483648;
	and.b32  	%r321, %r320, -2147483648;
	and.b32  	%r328, %r327, -2147483648;
	and.b32  	%r338, %r337, -2147483648;
	and.b32  	%r345, %r344, -2147483648;
	and.b32  	%r355, %r354, -2147483648;
	and.b32  	%r362, %r361, -2147483648;
	and.b32  	%r372, %r371, -2147483648;
	and.b32  	%r379, %r378, -2147483648;
	and.b32  	%r395, %r394, -2147483648;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r422, %r421, 1056964608;
	or.b32  	%r452, %r451, 1056964608;
	add.f32 	%f577, %f687, %f687;
	or.b32  	%r322, %r321, 1056964608;
	or.b32  	%r329, %r328, 1056964608;
	or.b32  	%r339, %r338, 1056964608;
	or.b32  	%r346, %r345, 1056964608;
	or.b32  	%r356, %r355, 1056964608;
	or.b32  	%r363, %r362, 1056964608;
	or.b32  	%r373, %r372, 1056964608;
	or.b32  	%r380, %r379, 1056964608;
	or.b32  	%r396, %r395, 1056964608;
	or.b32  	%r404, %r403, 1056964608;
	mov.b32 	%f469, %r422;
	mov.b32 	%f523, %r452;
	mov.b32 	%r469, %f577;
	mov.b32 	%f119, %r322;
	mov.b32 	%f151, %r329;
	mov.b32 	%f186, %r339;
	mov.b32 	%f219, %r346;
	mov.b32 	%f254, %r356;
	mov.b32 	%f288, %r363;
	mov.b32 	%f323, %r373;
	mov.b32 	%f357, %r380;
	mov.b32 	%f386, %r396;
	mov.b32 	%f418, %r404;
	add.f32 	%f470, %f468, %f469;
	abs.f32 	%f472, %f468;
	add.f32 	%f524, %f522, %f523;
	abs.f32 	%f526, %f522;
	and.b32  	%r470, %r469, -2147483648;
	add.f32 	%f120, %f118, %f119;
	abs.f32 	%f122, %f118;
	add.f32 	%f152, %f150, %f151;
	abs.f32 	%f154, %f150;
	add.f32 	%f187, %f185, %f186;
	abs.f32 	%f189, %f185;
	add.f32 	%f220, %f218, %f219;
	abs.f32 	%f222, %f218;
	add.f32 	%f255, %f253, %f254;
	abs.f32 	%f257, %f253;
	add.f32 	%f289, %f287, %f288;
	abs.f32 	%f291, %f287;
	add.f32 	%f324, %f322, %f323;
	abs.f32 	%f326, %f322;
	add.f32 	%f358, %f356, %f357;
	abs.f32 	%f360, %f356;
	add.f32 	%f387, %f385, %f386;
	abs.f32 	%f389, %f385;
	add.f32 	%f419, %f417, %f418;
	abs.f32 	%f421, %f417;
	cvt.rzi.f32.f32 	%f471, %f470;
	setp.gt.f32 	%p93, %f472, 0f4B000000;
	cvt.rzi.f32.f32 	%f525, %f524;
	setp.gt.f32 	%p113, %f526, 0f4B000000;
	or.b32  	%r471, %r470, 1056964608;
	cvt.rzi.f32.f32 	%f121, %f120;
	setp.gt.f32 	%p18, %f122, 0f4B000000;
	cvt.rzi.f32.f32 	%f153, %f152;
	setp.gt.f32 	%p24, %f154, 0f4B000000;
	cvt.rzi.f32.f32 	%f188, %f187;
	setp.gt.f32 	%p30, %f189, 0f4B000000;
	cvt.rzi.f32.f32 	%f221, %f220;
	setp.gt.f32 	%p36, %f222, 0f4B000000;
	cvt.rzi.f32.f32 	%f256, %f255;
	setp.gt.f32 	%p42, %f257, 0f4B000000;
	cvt.rzi.f32.f32 	%f290, %f289;
	setp.gt.f32 	%p48, %f291, 0f4B000000;
	cvt.rzi.f32.f32 	%f325, %f324;
	setp.gt.f32 	%p54, %f326, 0f4B000000;
	cvt.rzi.f32.f32 	%f359, %f358;
	setp.gt.f32 	%p60, %f360, 0f4B000000;
	cvt.rzi.f32.f32 	%f388, %f387;
	setp.gt.f32 	%p65, %f389, 0f4B000000;
	cvt.rzi.f32.f32 	%f420, %f419;
	setp.gt.f32 	%p72, %f421, 0f4B000000;
	selp.f32 	%f473, %f468, %f471, %p93;
	cvt.rzi.f32.f32 	%f474, %f468;
	setp.lt.f32 	%p94, %f472, 0f3F000000;
	cvt.u16.u32 	%rs1, %r4;
	selp.f32 	%f527, %f522, %f525, %p113;
	cvt.rzi.f32.f32 	%f528, %f522;
	setp.lt.f32 	%p114, %f526, 0f3F000000;
	mov.b32 	%f578, %r471;
	selp.f32 	%f123, %f118, %f121, %p18;
	cvt.rzi.f32.f32 	%f124, %f118;
	setp.lt.f32 	%p19, %f122, 0f3F000000;
	selp.f32 	%f155, %f150, %f153, %p24;
	cvt.rzi.f32.f32 	%f156, %f150;
	setp.lt.f32 	%p25, %f154, 0f3F000000;
	selp.f32 	%f190, %f185, %f188, %p30;
	cvt.rzi.f32.f32 	%f191, %f185;
	setp.lt.f32 	%p31, %f189, 0f3F000000;
	selp.f32 	%f223, %f218, %f221, %p36;
	cvt.rzi.f32.f32 	%f224, %f218;
	setp.lt.f32 	%p37, %f222, 0f3F000000;
	selp.f32 	%f258, %f253, %f256, %p42;
	cvt.rzi.f32.f32 	%f259, %f253;
	setp.lt.f32 	%p43, %f257, 0f3F000000;
	selp.f32 	%f292, %f287, %f290, %p48;
	cvt.rzi.f32.f32 	%f293, %f287;
	setp.lt.f32 	%p49, %f291, 0f3F000000;
	selp.f32 	%f327, %f322, %f325, %p54;
	cvt.rzi.f32.f32 	%f328, %f322;
	setp.lt.f32 	%p55, %f326, 0f3F000000;
	selp.f32 	%f361, %f356, %f359, %p60;
	cvt.rzi.f32.f32 	%f362, %f356;
	setp.lt.f32 	%p61, %f360, 0f3F000000;
	selp.f32 	%f390, %f385, %f388, %p65;
	cvt.rzi.f32.f32 	%f391, %f385;
	setp.lt.f32 	%p66, %f389, 0f3F000000;
	selp.f32 	%f422, %f417, %f420, %p72;
	cvt.rzi.f32.f32 	%f423, %f417;
	setp.lt.f32 	%p73, %f421, 0f3F000000;
	selp.f32 	%f475, %f474, %f473, %p94;
	selp.f32 	%f529, %f528, %f527, %p114;
	shr.u16 	%rs8, %rs1, 8;
	shl.b16 	%rs9, %rs1, 8;
	add.f32 	%f579, %f577, %f578;
	abs.f32 	%f581, %f577;
	selp.f32 	%f125, %f124, %f123, %p19;
	selp.f32 	%f157, %f156, %f155, %p25;
	selp.f32 	%f192, %f191, %f190, %p31;
	selp.f32 	%f225, %f224, %f223, %p37;
	selp.f32 	%f260, %f259, %f258, %p43;
	selp.f32 	%f294, %f293, %f292, %p49;
	selp.f32 	%f329, %f328, %f327, %p55;
	selp.f32 	%f363, %f362, %f361, %p61;
	selp.f32 	%f392, %f391, %f390, %p66;
	selp.f32 	%f424, %f423, %f422, %p73;
	fma.rn.f32 	%f476, %f475, 0fBF000000, %f683;
	fma.rn.f32 	%f530, %f529, 0fBF000000, %f675;
	or.b16  	%rs10, %rs9, %rs8;
	cvt.rzi.f32.f32 	%f580, %f579;
	setp.gt.f32 	%p135, %f581, 0f4B000000;
	fma.rn.f32 	%f126, %f125, 0fBF000000, %f117;
	fma.rn.f32 	%f158, %f157, 0fBF000000, %f149;
	fma.rn.f32 	%f193, %f192, 0fBF000000, %f184;
	fma.rn.f32 	%f226, %f225, 0fBF000000, %f217;
	fma.rn.f32 	%f261, %f260, 0fBF000000, %f252;
	fma.rn.f32 	%f295, %f294, 0fBF000000, %f286;
	fma.rn.f32 	%f330, %f329, 0fBF000000, %f321;
	fma.rn.f32 	%f364, %f363, 0fBF000000, %f355;
	fma.rn.f32 	%f393, %f392, 0fBF000000, %f35;
	fma.rn.f32 	%f425, %f424, 0fBF000000, %f416;
	mul.f32 	%f477, %f476, %f476;
	mul.f32 	%f531, %f530, %f530;
	shr.u16 	%rs12, %rs10, 4;
	selp.f32 	%f582, %f577, %f580, %p135;
	cvt.rzi.f32.f32 	%f583, %f577;
	setp.lt.f32 	%p136, %f581, 0f3F000000;
	mul.f32 	%f127, %f126, %f126;
	mul.f32 	%f159, %f158, %f158;
	mul.f32 	%f194, %f193, %f193;
	mul.f32 	%f227, %f226, %f226;
	mul.f32 	%f262, %f261, %f261;
	mul.f32 	%f296, %f295, %f295;
	mul.f32 	%f331, %f330, %f330;
	mul.f32 	%f365, %f364, %f364;
	mul.f32 	%f394, %f393, %f393;
	mul.f32 	%f426, %f425, %f425;
	fma.rn.f32 	%f478, %f477, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f479, %f477, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f532, %f531, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f533, %f531, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs11, %rs10, 4;
	and.b16  	%rs13, %rs12, 3840;
	selp.f32 	%f584, %f583, %f582, %p136;
	cvt.rzi.s32.f32 	%r323, %f125;
	fma.rn.f32 	%f128, %f127, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f129, %f127, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r330, %f157;
	fma.rn.f32 	%f160, %f159, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f161, %f159, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r340, %f192;
	fma.rn.f32 	%f195, %f194, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f196, %f194, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r347, %f225;
	fma.rn.f32 	%f228, %f227, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f229, %f227, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r357, %f260;
	fma.rn.f32 	%f263, %f262, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f264, %f262, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r364, %f294;
	fma.rn.f32 	%f297, %f296, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f298, %f296, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r374, %f329;
	fma.rn.f32 	%f332, %f331, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f333, %f331, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r381, %f363;
	fma.rn.f32 	%f366, %f365, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f367, %f365, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f394, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f396, %f394, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f427, %f426, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f428, %f426, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r423, %f475;
	fma.rn.f32 	%f480, %f478, %f477, 0fC0A55DF6;
	fma.rn.f32 	%f481, %f479, %f477, 0f4081E0CF;
	fma.rn.f32 	%f482, %f477, %f476, 0f00000000;
	cvt.rzi.s32.f32 	%r453, %f529;
	fma.rn.f32 	%f534, %f532, %f531, 0fC0A55DF6;
	fma.rn.f32 	%f535, %f533, %f531, 0f4081E0CF;
	fma.rn.f32 	%f536, %f531, %f530, 0f00000000;
	or.b16  	%rs14, %rs13, %rs11;
	fma.rn.f32 	%f585, %f584, 0fBF000000, %f687;
	add.s32 	%r324, %r323, 1;
	fma.rn.f32 	%f130, %f128, %f127, 0fC0A55DF6;
	fma.rn.f32 	%f131, %f129, %f127, 0f4081E0CF;
	fma.rn.f32 	%f132, %f127, %f126, 0f00000000;
	add.s32 	%r331, %r330, 1;
	fma.rn.f32 	%f162, %f160, %f159, 0fC0A55DF6;
	fma.rn.f32 	%f163, %f161, %f159, 0f4081E0CF;
	fma.rn.f32 	%f164, %f159, %f158, 0f00000000;
	add.s32 	%r341, %r340, 1;
	fma.rn.f32 	%f197, %f195, %f194, 0fC0A55DF6;
	fma.rn.f32 	%f198, %f196, %f194, 0f4081E0CF;
	fma.rn.f32 	%f199, %f194, %f193, 0f00000000;
	add.s32 	%r348, %r347, 1;
	fma.rn.f32 	%f230, %f228, %f227, 0fC0A55DF6;
	fma.rn.f32 	%f231, %f229, %f227, 0f4081E0CF;
	fma.rn.f32 	%f232, %f227, %f226, 0f00000000;
	add.s32 	%r358, %r357, 1;
	fma.rn.f32 	%f265, %f263, %f262, 0fC0A55DF6;
	fma.rn.f32 	%f266, %f264, %f262, 0f4081E0CF;
	fma.rn.f32 	%f267, %f262, %f261, 0f00000000;
	add.s32 	%r365, %r364, 1;
	fma.rn.f32 	%f299, %f297, %f296, 0fC0A55DF6;
	fma.rn.f32 	%f300, %f298, %f296, 0f4081E0CF;
	fma.rn.f32 	%f301, %f296, %f295, 0f00000000;
	add.s32 	%r375, %r374, 1;
	fma.rn.f32 	%f334, %f332, %f331, 0fC0A55DF6;
	fma.rn.f32 	%f335, %f333, %f331, 0f4081E0CF;
	fma.rn.f32 	%f336, %f331, %f330, 0f00000000;
	add.s32 	%r382, %r381, 1;
	fma.rn.f32 	%f368, %f366, %f365, 0fC0A55DF6;
	fma.rn.f32 	%f369, %f367, %f365, 0f4081E0CF;
	fma.rn.f32 	%f370, %f365, %f364, 0f00000000;
	cvt.rzi.s32.f32 	%r397, %f392;
	fma.rn.f32 	%f397, %f395, %f394, 0fC0A55DF6;
	fma.rn.f32 	%f398, %f396, %f394, 0f4081E0CF;
	fma.rn.f32 	%f399, %f394, %f393, 0f00000000;
	cvt.rzi.s32.f32 	%r405, %f424;
	fma.rn.f32 	%f429, %f427, %f426, 0fC0A55DF6;
	fma.rn.f32 	%f430, %f428, %f426, 0f4081E0CF;
	fma.rn.f32 	%f431, %f426, %f425, 0f00000000;
	fma.rn.f32 	%f483, %f481, %f477, 0fC09DE9E6;
	fma.rn.f32 	%f484, %f480, %f482, 0f00000000;
	and.b32  	%r424, %r423, 1;
	fma.rn.f32 	%f537, %f535, %f531, 0fC09DE9E6;
	fma.rn.f32 	%f538, %f534, %f536, 0f00000000;
	and.b32  	%r454, %r453, 1;
	and.b16  	%rs15, %rs14, 13107;
	shr.u16 	%rs17, %rs14, 2;
	mul.f32 	%f586, %f585, %f585;
	fma.rn.f32 	%f133, %f131, %f127, 0fC09DE9E6;
	fma.rn.f32 	%f134, %f130, %f132, 0f00000000;
	and.b32  	%r325, %r324, 1;
	fma.rn.f32 	%f165, %f163, %f159, 0fC09DE9E6;
	fma.rn.f32 	%f166, %f162, %f164, 0f00000000;
	and.b32  	%r332, %r331, 1;
	fma.rn.f32 	%f200, %f198, %f194, 0fC09DE9E6;
	fma.rn.f32 	%f201, %f197, %f199, 0f00000000;
	and.b32  	%r342, %r341, 1;
	fma.rn.f32 	%f233, %f231, %f227, 0fC09DE9E6;
	fma.rn.f32 	%f234, %f230, %f232, 0f00000000;
	and.b32  	%r349, %r348, 1;
	fma.rn.f32 	%f268, %f266, %f262, 0fC09DE9E6;
	fma.rn.f32 	%f269, %f265, %f267, 0f00000000;
	and.b32  	%r359, %r358, 1;
	fma.rn.f32 	%f302, %f300, %f296, 0fC09DE9E6;
	fma.rn.f32 	%f303, %f299, %f301, 0f00000000;
	and.b32  	%r366, %r365, 1;
	fma.rn.f32 	%f337, %f335, %f331, 0fC09DE9E6;
	fma.rn.f32 	%f338, %f334, %f336, 0f00000000;
	and.b32  	%r376, %r375, 1;
	fma.rn.f32 	%f371, %f369, %f365, 0fC09DE9E6;
	fma.rn.f32 	%f372, %f368, %f370, 0f00000000;
	and.b32  	%r383, %r382, 1;
	fma.rn.f32 	%f400, %f398, %f394, 0fC09DE9E6;
	fma.rn.f32 	%f401, %f397, %f399, 0f00000000;
	and.b32  	%r398, %r397, 1;
	fma.rn.f32 	%f432, %f430, %f426, 0fC09DE9E6;
	fma.rn.f32 	%f433, %f429, %f431, 0f00000000;
	and.b32  	%r406, %r405, 1;
	and.b16  	%rs2, %rs1, 2;
	fma.rn.f32 	%f485, %f483, %f477, 0f3F800000;
	fma.rn.f32 	%f486, %f476, 0f40490FDB, %f484;
	setp.eq.b32 	%p95, %r424, 1;
	fma.rn.f32 	%f539, %f537, %f531, 0f3F800000;
	fma.rn.f32 	%f540, %f530, 0f40490FDB, %f538;
	setp.eq.b32 	%p115, %r454, 1;
	shl.b16 	%rs16, %rs15, 2;
	and.b16  	%rs18, %rs17, 13107;
	fma.rn.f32 	%f587, %f586, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f588, %f586, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f135, %f133, %f127, 0f3F800000;
	fma.rn.f32 	%f136, %f126, 0f40490FDB, %f134;
	setp.eq.b32 	%p20, %r325, 1;
	fma.rn.f32 	%f167, %f165, %f159, 0f3F800000;
	fma.rn.f32 	%f168, %f158, 0f40490FDB, %f166;
	setp.eq.b32 	%p26, %r332, 1;
	fma.rn.f32 	%f202, %f200, %f194, 0f3F800000;
	fma.rn.f32 	%f203, %f193, 0f40490FDB, %f201;
	setp.eq.b32 	%p32, %r342, 1;
	fma.rn.f32 	%f235, %f233, %f227, 0f3F800000;
	fma.rn.f32 	%f236, %f226, 0f40490FDB, %f234;
	setp.eq.b32 	%p38, %r349, 1;
	fma.rn.f32 	%f270, %f268, %f262, 0f3F800000;
	fma.rn.f32 	%f271, %f261, 0f40490FDB, %f269;
	setp.eq.b32 	%p44, %r359, 1;
	fma.rn.f32 	%f304, %f302, %f296, 0f3F800000;
	fma.rn.f32 	%f305, %f295, 0f40490FDB, %f303;
	setp.eq.b32 	%p50, %r366, 1;
	fma.rn.f32 	%f339, %f337, %f331, 0f3F800000;
	fma.rn.f32 	%f340, %f330, 0f40490FDB, %f338;
	setp.eq.b32 	%p56, %r376, 1;
	fma.rn.f32 	%f373, %f371, %f365, 0f3F800000;
	fma.rn.f32 	%f374, %f364, 0f40490FDB, %f372;
	setp.eq.b32 	%p62, %r383, 1;
	fma.rn.f32 	%f402, %f400, %f394, 0f3F800000;
	fma.rn.f32 	%f403, %f393, 0f40490FDB, %f401;
	setp.eq.b32 	%p67, %r398, 1;
	fma.rn.f32 	%f434, %f432, %f426, 0f3F800000;
	fma.rn.f32 	%f435, %f425, 0f40490FDB, %f433;
	setp.eq.b32 	%p74, %r406, 1;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	selp.f32 	%f487, %f485, %f486, %p95;
	and.b32  	%r425, %r423, 2;
	selp.f32 	%f541, %f539, %f540, %p115;
	and.b32  	%r455, %r453, 2;
	or.b16  	%rs19, %rs18, %rs16;
	cvt.rzi.s32.f32 	%r472, %f584;
	fma.rn.f32 	%f589, %f587, %f586, 0fC0A55DF6;
	fma.rn.f32 	%f590, %f588, %f586, 0f4081E0CF;
	fma.rn.f32 	%f591, %f586, %f585, 0f00000000;
	selp.f32 	%f137, %f135, %f136, %p20;
	and.b32  	%r326, %r324, 2;
	selp.f32 	%f169, %f167, %f168, %p26;
	and.b32  	%r333, %r331, 2;
	selp.f32 	%f204, %f202, %f203, %p32;
	and.b32  	%r343, %r341, 2;
	selp.f32 	%f237, %f235, %f236, %p38;
	and.b32  	%r350, %r348, 2;
	selp.f32 	%f272, %f270, %f271, %p44;
	and.b32  	%r360, %r358, 2;
	selp.f32 	%f306, %f304, %f305, %p50;
	and.b32  	%r367, %r365, 2;
	selp.f32 	%f341, %f339, %f340, %p56;
	and.b32  	%r377, %r375, 2;
	selp.f32 	%f375, %f373, %f374, %p62;
	and.b32  	%r384, %r382, 2;
	selp.f32 	%f404, %f402, %f403, %p67;
	and.b32  	%r399, %r397, 2;
	selp.f32 	%f436, %f434, %f435, %p74;
	and.b32  	%r407, %r405, 2;
	or.b16  	%rs5, %rs3, %rs4;
	shr.u32 	%r13, %r4, 2;
	setp.eq.s32 	%p96, %r425, 0;
	neg.f32 	%f489, %f487;
	add.s32 	%r426, %r423, 1;
	cvt.rzi.f32.f32 	%f494, %f683;
	setp.eq.s32 	%p116, %r455, 0;
	neg.f32 	%f543, %f541;
	add.s32 	%r456, %r453, 1;
	cvt.rzi.f32.f32 	%f548, %f675;
	and.b16  	%rs20, %rs19, 20480;
	shr.u16 	%rs22, %rs19, 1;
	fma.rn.f32 	%f592, %f590, %f586, 0fC09DE9E6;
	fma.rn.f32 	%f593, %f589, %f591, 0f00000000;
	and.b32  	%r473, %r472, 1;
	setp.eq.s32 	%p21, %r326, 0;
	sub.f32 	%f139, %f138, %f137;
	setp.eq.s32 	%p27, %r333, 0;
	sub.f32 	%f171, %f138, %f169;
	setp.eq.s32 	%p33, %r343, 0;
	sub.f32 	%f206, %f138, %f204;
	setp.eq.s32 	%p39, %r350, 0;
	sub.f32 	%f239, %f138, %f237;
	setp.eq.s32 	%p45, %r360, 0;
	sub.f32 	%f274, %f138, %f272;
	setp.eq.s32 	%p51, %r367, 0;
	sub.f32 	%f308, %f138, %f306;
	setp.eq.s32 	%p57, %r377, 0;
	sub.f32 	%f343, %f138, %f341;
	setp.eq.s32 	%p63, %r384, 0;
	sub.f32 	%f377, %f138, %f375;
	setp.eq.s32 	%p68, %r399, 0;
	neg.f32 	%f406, %f404;
	add.s32 	%r400, %r397, 1;
	cvt.rzi.f32.f32 	%f410, %f35;
	setp.eq.s32 	%p75, %r407, 0;
	neg.f32 	%f438, %f436;
	add.s32 	%r408, %r405, 1;
	cvt.rzi.f32.f32 	%f442, %f416;
	shr.u32 	%r410, %r4, 4;
	and.b16  	%rs6, %rs5, 3;
	and.b32  	%r411, %r13, 2;
	selp.f32 	%f488, %f486, %f485, %p95;
	selp.f32 	%f490, %f487, %f489, %p96;
	and.b32  	%r427, %r426, 2;
	setp.eq.f32 	%p98, %f494, %f683;
	mul.f32 	%f495, %f683, 0f00000000;
	selp.f32 	%f542, %f540, %f539, %p115;
	selp.f32 	%f544, %f541, %f543, %p116;
	and.b32  	%r457, %r456, 2;
	setp.eq.f32 	%p118, %f548, %f675;
	mul.f32 	%f549, %f675, 0f00000000;
	shl.b16 	%rs21, %rs20, 1;
	and.b16  	%rs23, %rs22, 16384;
	fma.rn.f32 	%f594, %f592, %f586, 0f3F800000;
	fma.rn.f32 	%f595, %f585, 0f40490FDB, %f593;
	setp.eq.b32 	%p137, %r473, 1;
	selp.f32 	%f140, %f137, %f139, %p21;
	selp.f32 	%f172, %f169, %f171, %p27;
	selp.f32 	%f207, %f204, %f206, %p33;
	selp.f32 	%f240, %f237, %f239, %p39;
	selp.f32 	%f275, %f272, %f274, %p45;
	selp.f32 	%f309, %f306, %f308, %p51;
	selp.f32 	%f344, %f341, %f343, %p57;
	selp.f32 	%f378, %f375, %f377, %p63;
	selp.f32 	%f405, %f403, %f402, %p67;
	selp.f32 	%f407, %f404, %f406, %p68;
	and.b32  	%r401, %r400, 2;
	setp.eq.f32 	%p70, %f410, %f35;
	mul.f32 	%f411, %f35, 0f00000000;
	selp.f32 	%f437, %f435, %f434, %p74;
	selp.f32 	%f439, %f436, %f438, %p75;
	and.b32  	%r409, %r408, 2;
	setp.eq.f32 	%p77, %f442, %f416;
	mul.f32 	%f443, %f416, 0f00000000;
	cvt.u32.u16 	%r12, %rs6;
	or.b32  	%r14, %r411, %r410;
	setp.eq.s32 	%p97, %r427, 0;
	sub.f32 	%f492, %f138, %f488;
	selp.f32 	%f496, %f495, %f490, %p98;
	abs.f32 	%f497, %f683;
	setp.eq.s32 	%p117, %r457, 0;
	sub.f32 	%f546, %f138, %f542;
	selp.f32 	%f550, %f549, %f544, %p118;
	abs.f32 	%f551, %f675;
	or.b16  	%rs24, %rs23, %rs21;
	shr.u32 	%r29, %r4, 3;
	selp.f32 	%f596, %f594, %f595, %p137;
	and.b32  	%r474, %r472, 2;
	and.b32  	%r319, %r1, 127;
	mul.f32 	%f70, %f140, %f140;
	mul.f32 	%f4, %f172, %f172;
	mul.f32 	%f8, %f207, %f207;
	mul.f32 	%f13, %f240, %f240;
	mul.f32 	%f17, %f275, %f275;
	mul.f32 	%f22, %f309, %f309;
	mul.f32 	%f26, %f344, %f344;
	mul.f32 	%f31, %f378, %f378;
	setp.eq.s32 	%p69, %r401, 0;
	sub.f32 	%f408, %f138, %f405;
	selp.f32 	%f412, %f411, %f407, %p70;
	setp.eq.s32 	%p76, %r409, 0;
	sub.f32 	%f440, %f138, %f437;
	selp.f32 	%f444, %f443, %f439, %p77;
	abs.f32 	%f445, %f416;
	setp.eq.s32 	%p92, %r14, %r12;
	selp.f32 	%f493, %f488, %f492, %p97;
	setp.gt.f32 	%p99, %f497, 0f4B800000;
	add.f32 	%f498, %f496, 0f3F800000;
	selp.f32 	%f547, %f542, %f546, %p117;
	setp.gt.f32 	%p119, %f551, 0f4B800000;
	add.f32 	%f552, %f550, 0f3F800000;
	and.b32  	%r458, %r13, 1;
	shr.u16 	%rs25, %rs24, 13;
	and.b32  	%r30, %r29, 2;
	shr.u32 	%r459, %r4, 1;
	setp.eq.s32 	%p138, %r474, 0;
	neg.f32 	%f598, %f596;
	add.s32 	%r475, %r472, 1;
	cvt.rzi.f32.f32 	%f603, %f687;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd49, %r319, 4;
	mul.f32 	%f143, %f70, 0f3E7D5B51;
	mul.f32 	%f176, %f4, 0f3E7D5B51;
	mul.f32 	%f210, %f8, 0f3E7D5B51;
	mul.f32 	%f244, %f13, 0f3E7D5B51;
	mul.f32 	%f279, %f17, 0f3E7D5B51;
	mul.f32 	%f313, %f22, 0f3E7D5B51;
	mul.f32 	%f348, %f26, 0f3E7D5B51;
	mul.f32 	%f381, %f31, 0f3E7D5B51;
	selp.f32 	%f409, %f405, %f408, %p69;
	setp.gt.f32 	%p71, %f36, 0f4B800000;
	add.f32 	%f413, %f412, 0f3F800000;
	selp.f32 	%f441, %f437, %f440, %p76;
	setp.gt.f32 	%p78, %f445, 0f4B800000;
	add.f32 	%f446, %f444, 0f3F800000;
	selp.f32 	%f499, %f498, %f493, %p99;
	selp.f32 	%f87, 0f3F800000, 0f00000000, %p92;
	selp.f32 	%f553, %f552, %f547, %p119;
	and.b16  	%rs26, %rs25, 6;
	and.b32  	%r460, %r459, 4;
	or.b32  	%r461, %r458, %r30;
	selp.f32 	%f597, %f595, %f594, %p137;
	selp.f32 	%f599, %f596, %f598, %p138;
	and.b32  	%r476, %r475, 2;
	setp.eq.f32 	%p140, %f603, %f687;
	mul.f32 	%f604, %f687, 0f00000000;
	add.s64 	%rd50, %rd1, %rd49;
	mul.f32 	%f3, %f143, %f665;
	mul.f32 	%f177, %f176, %f666;
	mul.f32 	%f12, %f210, %f667;
	mul.f32 	%f245, %f244, %f668;
	mul.f32 	%f21, %f279, %f669;
	mul.f32 	%f314, %f313, %f670;
	mul.f32 	%f30, %f348, %f671;
	mul.f32 	%f382, %f381, %f672;
	selp.f32 	%f414, %f413, %f409, %p71;
	selp.f32 	%f447, %f446, %f441, %p78;
	mul.f32 	%f88, %f499, %f87;
	mul.f32 	%f89, %f496, %f87;
	mul.f32 	%f554, %f553, %f87;
	mul.f32 	%f555, %f550, %f87;
	cvt.u32.u16 	%r27, %rs26;
	or.b32  	%r31, %r461, %r460;
	setp.eq.s32 	%p139, %r476, 0;
	sub.f32 	%f601, %f138, %f597;
	selp.f32 	%f605, %f604, %f599, %p140;
	abs.f32 	%f606, %f687;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r153, [%rd50];
	mov.b32 	%r336, %f177;
	mov.b32 	%r335, %f3;
	mov.b32 	%r353, %f245;
	mov.b32 	%r352, %f12;
	mov.b32 	%r370, %f314;
	mov.b32 	%r369, %f21;
	mov.b32 	%r387, %f382;
	mov.b32 	%r386, %f30;
	mov.b32 	%r389, %f414;
	mov.b32 	%r390, %f447;
	mov.b32 	%r392, %f412;
	mov.b32 	%r393, %f444;
	mov.b32 	%r440, %f554;
	mov.b32 	%r439, %f88;
	mov.b32 	%r446, %f555;
	mov.b32 	%r445, %f89;
	setp.eq.s32 	%p134, %r31, %r27;
	selp.f32 	%f602, %f597, %f601, %p139;
	setp.gt.f32 	%p141, %f606, 0f4B800000;
	add.f32 	%f607, %f605, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r334, %r336, %r335;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r351, %r353, %r352;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r385, %r387, %r386;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	xor.b32  	%r443, %r446, -2147483648;
	xor.b32  	%r442, %r445, -2147483648;
	or.b16  	%rs27, %rs25, 1;
	selp.f32 	%f608, %f607, %f602, %p141;
	selp.f32 	%f609, 0f3F800000, 0f00000000, %p134;
	// begin inline asm
	cvt.rn.f16x2.f32 %r438, %r440, %r439;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r441, %r443, %r442;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r444, %r446, %r445;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r447, %r440, %r439;
	// end inline asm
	cvt.u32.u16 	%r28, %rs27;
	mul.f32 	%f107, %f608, %f609;
	mul.f32 	%f108, %f605, %f609;
	setp.eq.s32 	%p154, %r31, %r28;
	add.f32 	%f630, %f679, %f679;
	mov.b32 	%r495, %f630;
	and.b32  	%r496, %r495, -2147483648;
	or.b32  	%r497, %r496, 1056964608;
	mov.b32 	%f631, %r497;
	add.f32 	%f632, %f630, %f631;
	cvt.rzi.f32.f32 	%f633, %f632;
	abs.f32 	%f634, %f630;
	setp.gt.f32 	%p155, %f634, 0f4B000000;
	selp.f32 	%f635, %f630, %f633, %p155;
	cvt.rzi.f32.f32 	%f636, %f630;
	setp.lt.f32 	%p156, %f634, 0f3F000000;
	selp.f32 	%f637, %f636, %f635, %p156;
	cvt.rzi.s32.f32 	%r498, %f637;
	fma.rn.f32 	%f638, %f637, 0fBF000000, %f679;
	mul.f32 	%f639, %f638, %f638;
	fma.rn.f32 	%f640, %f639, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f641, %f639, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f642, %f640, %f639, 0fC0A55DF6;
	fma.rn.f32 	%f643, %f641, %f639, 0f4081E0CF;
	fma.rn.f32 	%f644, %f639, %f638, 0f00000000;
	fma.rn.f32 	%f645, %f643, %f639, 0fC09DE9E6;
	fma.rn.f32 	%f646, %f642, %f644, 0f00000000;
	fma.rn.f32 	%f647, %f645, %f639, 0f3F800000;
	fma.rn.f32 	%f648, %f638, 0f40490FDB, %f646;
	and.b32  	%r499, %r498, 1;
	setp.eq.b32 	%p157, %r499, 1;
	selp.f32 	%f649, %f647, %f648, %p157;
	selp.f32 	%f650, %f648, %f647, %p157;
	and.b32  	%r500, %r498, 2;
	setp.eq.s32 	%p158, %r500, 0;
	neg.f32 	%f651, %f649;
	selp.f32 	%f652, %f649, %f651, %p158;
	add.s32 	%r501, %r498, 1;
	and.b32  	%r502, %r501, 2;
	setp.eq.s32 	%p159, %r502, 0;
	sub.f32 	%f654, %f138, %f650;
	selp.f32 	%f655, %f650, %f654, %p159;
	cvt.rzi.f32.f32 	%f656, %f679;
	setp.eq.f32 	%p160, %f656, %f679;
	mul.f32 	%f657, %f679, 0f00000000;
	selp.f32 	%f658, %f657, %f652, %p160;
	abs.f32 	%f659, %f679;
	setp.gt.f32 	%p161, %f659, 0f4B800000;
	add.f32 	%f660, %f658, 0f3F800000;
	selp.f32 	%f661, %f660, %f655, %p161;
	selp.f32 	%f662, 0f3F800000, 0f00000000, %p154;
	mul.f32 	%f663, %f661, %f662;
	mul.f32 	%f664, %f658, %f662;
	mov.b32 	%r485, %f663;
	mov.b32 	%r484, %f107;
	// begin inline asm
	cvt.rn.f16x2.f32 %r483, %r485, %r484;
	// end inline asm
	mov.b32 	%r491, %f664;
	xor.b32  	%r488, %r491, -2147483648;
	mov.b32 	%r490, %f108;
	xor.b32  	%r487, %r490, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r486, %r488, %r487;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r489, %r491, %r490;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r492, %r485, %r484;
	// end inline asm
	shl.b32 	%r504, %r307, 5;
	shl.b32 	%r505, %r4, 2;
	shl.b32 	%r506, %r1, 1;
	cvt.u16.u32 	%rs28, %r506;
	mul.hi.u16 	%rs29, %rs28, -21845;
	shr.u16 	%rs30, %rs29, 8;
	mul.lo.s16 	%rs31, %rs30, 384;
	sub.s16 	%rs32, %rs28, %rs31;
	shl.b16 	%rs33, %rs32, 5;
	cvt.u32.u16 	%r507, %rs33;
	and.b32  	%r508, %r505, 16;
	shl.b32 	%r44, %r2, 2;
	or.b32  	%r45, %r29, %r44;
	and.b32  	%r509, %r505, 28;
	or.b32  	%r510, %r509, %r507;
	add.s32 	%r46, %r510, %r504;
	or.b32  	%r47, %r44, 8;
	or.b32  	%r48, %r47, %r29;
	or.b32  	%r49, %r44, 16;
	or.b32  	%r50, %r49, %r29;
	or.b32  	%r51, %r44, 24;
	or.b32  	%r52, %r51, %r29;
	or.b32  	%r53, %r44, 32;
	or.b32  	%r54, %r53, %r29;
	or.b32  	%r55, %r44, 40;
	or.b32  	%r56, %r55, %r29;
	or.b32  	%r57, %r44, 48;
	or.b32  	%r58, %r57, %r29;
	or.b32  	%r59, %r44, 56;
	or.b32  	%r60, %r59, %r29;
	or.b32  	%r61, %r44, 64;
	or.b32  	%r62, %r61, %r29;
	or.b32  	%r63, %r44, 72;
	or.b32  	%r64, %r63, %r29;
	or.b32  	%r65, %r44, 80;
	or.b32  	%r66, %r65, %r29;
	or.b32  	%r67, %r44, 88;
	or.b32  	%r68, %r67, %r29;
	or.b32  	%r69, %r44, 96;
	or.b32  	%r70, %r69, %r29;
	or.b32  	%r71, %r44, 104;
	or.b32  	%r72, %r71, %r29;
	or.b32  	%r73, %r44, 112;
	or.b32  	%r74, %r73, %r29;
	or.b32  	%r75, %r44, 120;
	or.b32  	%r76, %r75, %r29;
	or.b32  	%r77, %r44, 128;
	or.b32  	%r78, %r77, %r29;
	or.b32  	%r79, %r44, 136;
	or.b32  	%r80, %r79, %r29;
	or.b32  	%r81, %r44, 144;
	or.b32  	%r82, %r81, %r29;
	or.b32  	%r83, %r44, 152;
	or.b32  	%r84, %r83, %r29;
	or.b32  	%r85, %r44, 160;
	or.b32  	%r86, %r85, %r29;
	or.b32  	%r87, %r44, 168;
	or.b32  	%r88, %r87, %r29;
	or.b32  	%r89, %r44, 176;
	or.b32  	%r90, %r89, %r29;
	or.b32  	%r91, %r44, 184;
	or.b32  	%r92, %r91, %r29;
	or.b32  	%r93, %r44, 192;
	or.b32  	%r94, %r93, %r29;
	or.b32  	%r95, %r44, 200;
	or.b32  	%r96, %r95, %r29;
	or.b32  	%r97, %r44, 208;
	or.b32  	%r98, %r97, %r29;
	or.b32  	%r99, %r44, 216;
	or.b32  	%r100, %r99, %r29;
	or.b32  	%r101, %r44, 224;
	or.b32  	%r102, %r101, %r29;
	or.b32  	%r103, %r44, 232;
	or.b32  	%r104, %r103, %r29;
	or.b32  	%r105, %r44, 240;
	or.b32  	%r106, %r105, %r29;
	or.b32  	%r107, %r44, 248;
	or.b32  	%r108, %r107, %r29;
	and.b32  	%r109, %r4, 8;
	shl.b32 	%r511, %r4, 4;
	or.b32  	%r512, %r511, %r109;
	shr.u32 	%r513, %r512, 2;
	and.b32  	%r514, %r513, 14;
	or.b32  	%r110, %r514, %r508;
	shl.b32 	%r515, %r4, 1;
	and.b32  	%r516, %r515, 16;
	and.b32  	%r517, %r515, 32;
	or.b32  	%r518, %r508, %r517;
	shl.b32 	%r519, %r4, 3;
	and.b32  	%r520, %r519, 8;
	or.b32  	%r521, %r518, %r520;
	and.b32  	%r522, %r515, 4;
	or.b32  	%r523, %r521, %r522;
	shr.u32 	%r524, %r523, 2;
	or.b32  	%r525, %r516, %r3;
	or.b32  	%r526, %r525, %r524;
	or.b32  	%r111, %r30, %r44;
	shl.b32 	%r527, %r305, 13;
	add.s32 	%r528, %r527, -24576;
	and.b32  	%r529, %r29, 1;
	and.b32  	%r530, %r506, 254;
	or.b32  	%r531, %r530, %r529;
	shl.b32 	%r532, %r531, 5;
	or.b32  	%r112, %r532, %r509;
	cvt.s64.s32 	%rd5, %r528;
	mul.wide.u32 	%rd51, %r526, 4;
	mov.u64 	%rd52, shmem;
	add.s64 	%rd6, %rd52, %rd51;
	setp.eq.s32 	%p163, %r109, 0;
	mov.u64 	%rd53, 0;
	mov.u16 	%rs99, 25600;
	mov.u16 	%rs73, 21504;
	mov.u16 	%rs107, 18432;
	setp.eq.s32 	%p261, %r111, 6;
	setp.ne.s32 	%p267, %r111, 6;
	mov.u32 	%r2911, %r2906;
	mov.u32 	%r2912, %r2906;
	mov.u32 	%r2917, %r2906;
	mov.u32 	%r116, %r2906;
	bra.uni 	$L__BB0_65;
$L__BB0_99:                             // %pass32916
                                        //   in Loop: Header=BB0_65 Depth=1
	shl.b32 	%r2899, %r148, 12;
	and.b32  	%r2900, %r2899, 134209536;
	or.b32  	%r2901, %r2900, %r112;
	cvt.u64.u32 	%rd524, %r2901;
	add.s64 	%rd525, %rd524, %rd5;
	shr.u64 	%rd526, %rd525, 37;
	add.s64 	%rd527, %rd525, %rd526;
	shr.s64 	%rd528, %rd527, 27;
	setp.lt.s64 	%p372, %rd525, 0;
	and.b64  	%rd529, %rd527, -134217728;
	setp.ne.s64 	%p373, %rd529, %rd525;
	and.pred  	%p374, %p372, %p373;
	selp.u64 	%rd530, 1, 0, %p374;
	sub.s64 	%rd531, %rd530, %rd528;
	shl.b64 	%rd532, %rd531, 27;
	add.s64 	%rd533, %rd532, %rd525;
	shl.b64 	%rd534, %rd533, 2;
	add.s64 	%rd535, %rd3, %rd534;
	st.global.v4.u32 	[%rd535], {%r298, %r300, %r299, %r301};
	setp.ne.s32 	%p375, %r116, 32512;
	add.s32 	%r116, %r116, 256;
	add.s32 	%r2902, %r116, %r303;
	setp.lt.s32 	%p376, %r2902, %r304;
	and.pred  	%p377, %p375, %p376;
	@%p377 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_100;
$L__BB0_65:                             // %L995
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	and.b32  	%r1045, %r116, 32512;
	or.b32  	%r1046, %r45, %r1045;
	add.s32 	%r1047, %r1046, %r303;
	mad.lo.s32 	%r1048, %r1047, 12288, %r46;
	mul.hi.s32 	%r1049, %r1048, 715827883;
	shr.u32 	%r1050, %r1049, 31;
	shr.s32 	%r1051, %r1049, 26;
	add.s32 	%r1052, %r1051, %r1050;
	setp.lt.s32 	%p164, %r1048, 0;
	mul.lo.s32 	%r1053, %r1052, 402653184;
	setp.ne.s32 	%p165, %r1053, %r1048;
	and.pred  	%p166, %p164, %p165;
	selp.s32 	%r1054, -1, 0, %p166;
	add.s32 	%r1055, %r1052, %r1054;
	mad.lo.s32 	%r1056, %r1055, -402653184, %r1048;
	mul.wide.s32 	%rd54, %r1056, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.v4.u32 	{%r1057, %r1058, %r1059, %r1060}, [%rd55];
	or.b32  	%r1061, %r48, %r1045;
	add.s32 	%r1062, %r1061, %r303;
	mad.lo.s32 	%r1063, %r1062, 12288, %r46;
	mul.hi.s32 	%r1064, %r1063, 715827883;
	shr.u32 	%r1065, %r1064, 31;
	shr.s32 	%r1066, %r1064, 26;
	add.s32 	%r1067, %r1066, %r1065;
	setp.lt.s32 	%p167, %r1063, 0;
	mul.lo.s32 	%r1068, %r1067, 402653184;
	setp.ne.s32 	%p168, %r1068, %r1063;
	and.pred  	%p169, %p167, %p168;
	selp.s32 	%r1069, -1, 0, %p169;
	add.s32 	%r1070, %r1067, %r1069;
	mad.lo.s32 	%r1071, %r1070, -402653184, %r1063;
	mul.wide.s32 	%rd56, %r1071, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.v4.u32 	{%r1072, %r1073, %r1074, %r1075}, [%rd57];
	or.b32  	%r1076, %r50, %r1045;
	add.s32 	%r1077, %r1076, %r303;
	mad.lo.s32 	%r1078, %r1077, 12288, %r46;
	mul.hi.s32 	%r1079, %r1078, 715827883;
	shr.u32 	%r1080, %r1079, 31;
	shr.s32 	%r1081, %r1079, 26;
	add.s32 	%r1082, %r1081, %r1080;
	setp.lt.s32 	%p170, %r1078, 0;
	mul.lo.s32 	%r1083, %r1082, 402653184;
	setp.ne.s32 	%p171, %r1083, %r1078;
	and.pred  	%p172, %p170, %p171;
	selp.s32 	%r1084, -1, 0, %p172;
	add.s32 	%r1085, %r1082, %r1084;
	mad.lo.s32 	%r1086, %r1085, -402653184, %r1078;
	mul.wide.s32 	%rd58, %r1086, 4;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.v4.u32 	{%r1087, %r1088, %r1089, %r1090}, [%rd59];
	or.b32  	%r1091, %r52, %r1045;
	add.s32 	%r1092, %r1091, %r303;
	mad.lo.s32 	%r1093, %r1092, 12288, %r46;
	mul.hi.s32 	%r1094, %r1093, 715827883;
	shr.u32 	%r1095, %r1094, 31;
	shr.s32 	%r1096, %r1094, 26;
	add.s32 	%r1097, %r1096, %r1095;
	setp.lt.s32 	%p173, %r1093, 0;
	mul.lo.s32 	%r1098, %r1097, 402653184;
	setp.ne.s32 	%p174, %r1098, %r1093;
	and.pred  	%p175, %p173, %p174;
	selp.s32 	%r1099, -1, 0, %p175;
	add.s32 	%r1100, %r1097, %r1099;
	mad.lo.s32 	%r1101, %r1100, -402653184, %r1093;
	mul.wide.s32 	%rd60, %r1101, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.v4.u32 	{%r1102, %r1103, %r1104, %r1105}, [%rd61];
	or.b32  	%r1106, %r54, %r1045;
	add.s32 	%r1107, %r1106, %r303;
	mad.lo.s32 	%r1108, %r1107, 12288, %r46;
	mul.hi.s32 	%r1109, %r1108, 715827883;
	shr.u32 	%r1110, %r1109, 31;
	shr.s32 	%r1111, %r1109, 26;
	add.s32 	%r1112, %r1111, %r1110;
	setp.lt.s32 	%p176, %r1108, 0;
	mul.lo.s32 	%r1113, %r1112, 402653184;
	setp.ne.s32 	%p177, %r1113, %r1108;
	and.pred  	%p178, %p176, %p177;
	selp.s32 	%r1114, -1, 0, %p178;
	add.s32 	%r1115, %r1112, %r1114;
	mad.lo.s32 	%r1116, %r1115, -402653184, %r1108;
	mul.wide.s32 	%rd62, %r1116, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.v4.u32 	{%r1117, %r1118, %r1119, %r1120}, [%rd63];
	or.b32  	%r1121, %r56, %r1045;
	add.s32 	%r1122, %r1121, %r303;
	mad.lo.s32 	%r1123, %r1122, 12288, %r46;
	mul.hi.s32 	%r1124, %r1123, 715827883;
	shr.u32 	%r1125, %r1124, 31;
	shr.s32 	%r1126, %r1124, 26;
	add.s32 	%r1127, %r1126, %r1125;
	setp.lt.s32 	%p179, %r1123, 0;
	mul.lo.s32 	%r1128, %r1127, 402653184;
	setp.ne.s32 	%p180, %r1128, %r1123;
	and.pred  	%p181, %p179, %p180;
	selp.s32 	%r1129, -1, 0, %p181;
	add.s32 	%r1130, %r1127, %r1129;
	mad.lo.s32 	%r1131, %r1130, -402653184, %r1123;
	mul.wide.s32 	%rd64, %r1131, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.v4.u32 	{%r1132, %r1133, %r1134, %r1135}, [%rd65];
	or.b32  	%r1136, %r58, %r1045;
	add.s32 	%r1137, %r1136, %r303;
	mad.lo.s32 	%r1138, %r1137, 12288, %r46;
	mul.hi.s32 	%r1139, %r1138, 715827883;
	shr.u32 	%r1140, %r1139, 31;
	shr.s32 	%r1141, %r1139, 26;
	add.s32 	%r1142, %r1141, %r1140;
	setp.lt.s32 	%p182, %r1138, 0;
	mul.lo.s32 	%r1143, %r1142, 402653184;
	setp.ne.s32 	%p183, %r1143, %r1138;
	and.pred  	%p184, %p182, %p183;
	selp.s32 	%r1144, -1, 0, %p184;
	add.s32 	%r1145, %r1142, %r1144;
	mad.lo.s32 	%r1146, %r1145, -402653184, %r1138;
	mul.wide.s32 	%rd66, %r1146, 4;
	add.s64 	%rd67, %rd2, %rd66;
	ld.global.v4.u32 	{%r1147, %r1148, %r1149, %r1150}, [%rd67];
	or.b32  	%r1151, %r60, %r1045;
	add.s32 	%r1152, %r1151, %r303;
	mad.lo.s32 	%r1153, %r1152, 12288, %r46;
	mul.hi.s32 	%r1154, %r1153, 715827883;
	shr.u32 	%r1155, %r1154, 31;
	shr.s32 	%r1156, %r1154, 26;
	add.s32 	%r1157, %r1156, %r1155;
	setp.lt.s32 	%p185, %r1153, 0;
	mul.lo.s32 	%r1158, %r1157, 402653184;
	setp.ne.s32 	%p186, %r1158, %r1153;
	and.pred  	%p187, %p185, %p186;
	selp.s32 	%r1159, -1, 0, %p187;
	add.s32 	%r1160, %r1157, %r1159;
	mad.lo.s32 	%r1161, %r1160, -402653184, %r1153;
	mul.wide.s32 	%rd68, %r1161, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.v4.u32 	{%r1162, %r1163, %r1164, %r1165}, [%rd69];
	or.b32  	%r1166, %r62, %r1045;
	add.s32 	%r1167, %r1166, %r303;
	mad.lo.s32 	%r1168, %r1167, 12288, %r46;
	mul.hi.s32 	%r1169, %r1168, 715827883;
	shr.u32 	%r1170, %r1169, 31;
	shr.s32 	%r1171, %r1169, 26;
	add.s32 	%r1172, %r1171, %r1170;
	setp.lt.s32 	%p188, %r1168, 0;
	mul.lo.s32 	%r1173, %r1172, 402653184;
	setp.ne.s32 	%p189, %r1173, %r1168;
	and.pred  	%p190, %p188, %p189;
	selp.s32 	%r1174, -1, 0, %p190;
	add.s32 	%r1175, %r1172, %r1174;
	mad.lo.s32 	%r1176, %r1175, -402653184, %r1168;
	mul.wide.s32 	%rd70, %r1176, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.v4.u32 	{%r1177, %r1178, %r1179, %r1180}, [%rd71];
	or.b32  	%r1181, %r64, %r1045;
	add.s32 	%r1182, %r1181, %r303;
	mad.lo.s32 	%r1183, %r1182, 12288, %r46;
	mul.hi.s32 	%r1184, %r1183, 715827883;
	shr.u32 	%r1185, %r1184, 31;
	shr.s32 	%r1186, %r1184, 26;
	add.s32 	%r1187, %r1186, %r1185;
	setp.lt.s32 	%p191, %r1183, 0;
	mul.lo.s32 	%r1188, %r1187, 402653184;
	setp.ne.s32 	%p192, %r1188, %r1183;
	and.pred  	%p193, %p191, %p192;
	selp.s32 	%r1189, -1, 0, %p193;
	add.s32 	%r1190, %r1187, %r1189;
	mad.lo.s32 	%r1191, %r1190, -402653184, %r1183;
	mul.wide.s32 	%rd72, %r1191, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.v4.u32 	{%r1192, %r1193, %r1194, %r1195}, [%rd73];
	or.b32  	%r1196, %r66, %r1045;
	add.s32 	%r1197, %r1196, %r303;
	mad.lo.s32 	%r1198, %r1197, 12288, %r46;
	mul.hi.s32 	%r1199, %r1198, 715827883;
	shr.u32 	%r1200, %r1199, 31;
	shr.s32 	%r1201, %r1199, 26;
	add.s32 	%r1202, %r1201, %r1200;
	setp.lt.s32 	%p194, %r1198, 0;
	mul.lo.s32 	%r1203, %r1202, 402653184;
	setp.ne.s32 	%p195, %r1203, %r1198;
	and.pred  	%p196, %p194, %p195;
	selp.s32 	%r1204, -1, 0, %p196;
	add.s32 	%r1205, %r1202, %r1204;
	mad.lo.s32 	%r1206, %r1205, -402653184, %r1198;
	mul.wide.s32 	%rd74, %r1206, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.v4.u32 	{%r1207, %r1208, %r1209, %r1210}, [%rd75];
	or.b32  	%r1211, %r68, %r1045;
	add.s32 	%r1212, %r1211, %r303;
	mad.lo.s32 	%r1213, %r1212, 12288, %r46;
	mul.hi.s32 	%r1214, %r1213, 715827883;
	shr.u32 	%r1215, %r1214, 31;
	shr.s32 	%r1216, %r1214, 26;
	add.s32 	%r1217, %r1216, %r1215;
	setp.lt.s32 	%p197, %r1213, 0;
	mul.lo.s32 	%r1218, %r1217, 402653184;
	setp.ne.s32 	%p198, %r1218, %r1213;
	and.pred  	%p199, %p197, %p198;
	selp.s32 	%r1219, -1, 0, %p199;
	add.s32 	%r1220, %r1217, %r1219;
	mad.lo.s32 	%r1221, %r1220, -402653184, %r1213;
	mul.wide.s32 	%rd76, %r1221, 4;
	add.s64 	%rd77, %rd2, %rd76;
	ld.global.v4.u32 	{%r1222, %r1223, %r1224, %r1225}, [%rd77];
	or.b32  	%r1226, %r70, %r1045;
	add.s32 	%r1227, %r1226, %r303;
	mad.lo.s32 	%r1228, %r1227, 12288, %r46;
	mul.hi.s32 	%r1229, %r1228, 715827883;
	shr.u32 	%r1230, %r1229, 31;
	shr.s32 	%r1231, %r1229, 26;
	add.s32 	%r1232, %r1231, %r1230;
	setp.lt.s32 	%p200, %r1228, 0;
	mul.lo.s32 	%r1233, %r1232, 402653184;
	setp.ne.s32 	%p201, %r1233, %r1228;
	and.pred  	%p202, %p200, %p201;
	selp.s32 	%r1234, -1, 0, %p202;
	add.s32 	%r1235, %r1232, %r1234;
	mad.lo.s32 	%r1236, %r1235, -402653184, %r1228;
	mul.wide.s32 	%rd78, %r1236, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.v4.u32 	{%r1237, %r1238, %r1239, %r1240}, [%rd79];
	or.b32  	%r1241, %r72, %r1045;
	add.s32 	%r1242, %r1241, %r303;
	mad.lo.s32 	%r1243, %r1242, 12288, %r46;
	mul.hi.s32 	%r1244, %r1243, 715827883;
	shr.u32 	%r1245, %r1244, 31;
	shr.s32 	%r1246, %r1244, 26;
	add.s32 	%r1247, %r1246, %r1245;
	setp.lt.s32 	%p203, %r1243, 0;
	mul.lo.s32 	%r1248, %r1247, 402653184;
	setp.ne.s32 	%p204, %r1248, %r1243;
	and.pred  	%p205, %p203, %p204;
	selp.s32 	%r1249, -1, 0, %p205;
	add.s32 	%r1250, %r1247, %r1249;
	mad.lo.s32 	%r1251, %r1250, -402653184, %r1243;
	mul.wide.s32 	%rd80, %r1251, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.v4.u32 	{%r1252, %r1253, %r1254, %r1255}, [%rd81];
	or.b32  	%r1256, %r74, %r1045;
	add.s32 	%r1257, %r1256, %r303;
	mad.lo.s32 	%r1258, %r1257, 12288, %r46;
	mul.hi.s32 	%r1259, %r1258, 715827883;
	shr.u32 	%r1260, %r1259, 31;
	shr.s32 	%r1261, %r1259, 26;
	add.s32 	%r1262, %r1261, %r1260;
	setp.lt.s32 	%p206, %r1258, 0;
	mul.lo.s32 	%r1263, %r1262, 402653184;
	setp.ne.s32 	%p207, %r1263, %r1258;
	and.pred  	%p208, %p206, %p207;
	selp.s32 	%r1264, -1, 0, %p208;
	add.s32 	%r1265, %r1262, %r1264;
	mad.lo.s32 	%r1266, %r1265, -402653184, %r1258;
	mul.wide.s32 	%rd82, %r1266, 4;
	add.s64 	%rd83, %rd2, %rd82;
	ld.global.v4.u32 	{%r1267, %r1268, %r1269, %r1270}, [%rd83];
	or.b32  	%r1271, %r76, %r1045;
	add.s32 	%r1272, %r1271, %r303;
	mad.lo.s32 	%r1273, %r1272, 12288, %r46;
	mul.hi.s32 	%r1274, %r1273, 715827883;
	shr.u32 	%r1275, %r1274, 31;
	shr.s32 	%r1276, %r1274, 26;
	add.s32 	%r1277, %r1276, %r1275;
	setp.lt.s32 	%p209, %r1273, 0;
	mul.lo.s32 	%r1278, %r1277, 402653184;
	setp.ne.s32 	%p210, %r1278, %r1273;
	and.pred  	%p211, %p209, %p210;
	selp.s32 	%r1279, -1, 0, %p211;
	add.s32 	%r1280, %r1277, %r1279;
	mad.lo.s32 	%r1281, %r1280, -402653184, %r1273;
	mul.wide.s32 	%rd84, %r1281, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.v4.u32 	{%r1282, %r1283, %r1284, %r1285}, [%rd85];
	or.b32  	%r1286, %r78, %r1045;
	add.s32 	%r1287, %r1286, %r303;
	mad.lo.s32 	%r1288, %r1287, 12288, %r46;
	mul.hi.s32 	%r1289, %r1288, 715827883;
	shr.u32 	%r1290, %r1289, 31;
	shr.s32 	%r1291, %r1289, 26;
	add.s32 	%r1292, %r1291, %r1290;
	setp.lt.s32 	%p212, %r1288, 0;
	mul.lo.s32 	%r1293, %r1292, 402653184;
	setp.ne.s32 	%p213, %r1293, %r1288;
	and.pred  	%p214, %p212, %p213;
	selp.s32 	%r1294, -1, 0, %p214;
	add.s32 	%r1295, %r1292, %r1294;
	mad.lo.s32 	%r1296, %r1295, -402653184, %r1288;
	mul.wide.s32 	%rd86, %r1296, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.v4.u32 	{%r1297, %r1298, %r1299, %r1300}, [%rd87];
	or.b32  	%r1301, %r80, %r1045;
	add.s32 	%r1302, %r1301, %r303;
	mad.lo.s32 	%r1303, %r1302, 12288, %r46;
	mul.hi.s32 	%r1304, %r1303, 715827883;
	shr.u32 	%r1305, %r1304, 31;
	shr.s32 	%r1306, %r1304, 26;
	add.s32 	%r1307, %r1306, %r1305;
	setp.lt.s32 	%p215, %r1303, 0;
	mul.lo.s32 	%r1308, %r1307, 402653184;
	setp.ne.s32 	%p216, %r1308, %r1303;
	and.pred  	%p217, %p215, %p216;
	selp.s32 	%r1309, -1, 0, %p217;
	add.s32 	%r1310, %r1307, %r1309;
	mad.lo.s32 	%r1311, %r1310, -402653184, %r1303;
	mul.wide.s32 	%rd88, %r1311, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v4.u32 	{%r1312, %r1313, %r1314, %r1315}, [%rd89];
	or.b32  	%r1316, %r82, %r1045;
	add.s32 	%r1317, %r1316, %r303;
	mad.lo.s32 	%r1318, %r1317, 12288, %r46;
	mul.hi.s32 	%r1319, %r1318, 715827883;
	shr.u32 	%r1320, %r1319, 31;
	shr.s32 	%r1321, %r1319, 26;
	add.s32 	%r1322, %r1321, %r1320;
	setp.lt.s32 	%p218, %r1318, 0;
	mul.lo.s32 	%r1323, %r1322, 402653184;
	setp.ne.s32 	%p219, %r1323, %r1318;
	and.pred  	%p220, %p218, %p219;
	selp.s32 	%r1324, -1, 0, %p220;
	add.s32 	%r1325, %r1322, %r1324;
	mad.lo.s32 	%r1326, %r1325, -402653184, %r1318;
	mul.wide.s32 	%rd90, %r1326, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.v4.u32 	{%r1327, %r1328, %r1329, %r1330}, [%rd91];
	or.b32  	%r1331, %r84, %r1045;
	add.s32 	%r1332, %r1331, %r303;
	mad.lo.s32 	%r1333, %r1332, 12288, %r46;
	mul.hi.s32 	%r1334, %r1333, 715827883;
	shr.u32 	%r1335, %r1334, 31;
	shr.s32 	%r1336, %r1334, 26;
	add.s32 	%r1337, %r1336, %r1335;
	setp.lt.s32 	%p221, %r1333, 0;
	mul.lo.s32 	%r1338, %r1337, 402653184;
	setp.ne.s32 	%p222, %r1338, %r1333;
	and.pred  	%p223, %p221, %p222;
	selp.s32 	%r1339, -1, 0, %p223;
	add.s32 	%r1340, %r1337, %r1339;
	mad.lo.s32 	%r1341, %r1340, -402653184, %r1333;
	mul.wide.s32 	%rd92, %r1341, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.v4.u32 	{%r1342, %r1343, %r1344, %r1345}, [%rd93];
	or.b32  	%r1346, %r86, %r1045;
	add.s32 	%r1347, %r1346, %r303;
	mad.lo.s32 	%r1348, %r1347, 12288, %r46;
	mul.hi.s32 	%r1349, %r1348, 715827883;
	shr.u32 	%r1350, %r1349, 31;
	shr.s32 	%r1351, %r1349, 26;
	add.s32 	%r1352, %r1351, %r1350;
	setp.lt.s32 	%p224, %r1348, 0;
	mul.lo.s32 	%r1353, %r1352, 402653184;
	setp.ne.s32 	%p225, %r1353, %r1348;
	and.pred  	%p226, %p224, %p225;
	selp.s32 	%r1354, -1, 0, %p226;
	add.s32 	%r1355, %r1352, %r1354;
	mad.lo.s32 	%r1356, %r1355, -402653184, %r1348;
	mul.wide.s32 	%rd94, %r1356, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.global.v4.u32 	{%r1357, %r1358, %r1359, %r1360}, [%rd95];
	or.b32  	%r1361, %r88, %r1045;
	add.s32 	%r1362, %r1361, %r303;
	mad.lo.s32 	%r1363, %r1362, 12288, %r46;
	mul.hi.s32 	%r1364, %r1363, 715827883;
	shr.u32 	%r1365, %r1364, 31;
	shr.s32 	%r1366, %r1364, 26;
	add.s32 	%r1367, %r1366, %r1365;
	setp.lt.s32 	%p227, %r1363, 0;
	mul.lo.s32 	%r1368, %r1367, 402653184;
	setp.ne.s32 	%p228, %r1368, %r1363;
	and.pred  	%p229, %p227, %p228;
	selp.s32 	%r1369, -1, 0, %p229;
	add.s32 	%r1370, %r1367, %r1369;
	mad.lo.s32 	%r1371, %r1370, -402653184, %r1363;
	mul.wide.s32 	%rd96, %r1371, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.v4.u32 	{%r1372, %r1373, %r1374, %r1375}, [%rd97];
	or.b32  	%r1376, %r90, %r1045;
	add.s32 	%r1377, %r1376, %r303;
	mad.lo.s32 	%r1378, %r1377, 12288, %r46;
	mul.hi.s32 	%r1379, %r1378, 715827883;
	shr.u32 	%r1380, %r1379, 31;
	shr.s32 	%r1381, %r1379, 26;
	add.s32 	%r1382, %r1381, %r1380;
	setp.lt.s32 	%p230, %r1378, 0;
	mul.lo.s32 	%r1383, %r1382, 402653184;
	setp.ne.s32 	%p231, %r1383, %r1378;
	and.pred  	%p232, %p230, %p231;
	selp.s32 	%r1384, -1, 0, %p232;
	add.s32 	%r1385, %r1382, %r1384;
	mad.lo.s32 	%r1386, %r1385, -402653184, %r1378;
	mul.wide.s32 	%rd98, %r1386, 4;
	add.s64 	%rd99, %rd2, %rd98;
	ld.global.v4.u32 	{%r1387, %r1388, %r1389, %r1390}, [%rd99];
	or.b32  	%r1391, %r92, %r1045;
	add.s32 	%r1392, %r1391, %r303;
	mad.lo.s32 	%r1393, %r1392, 12288, %r46;
	mul.hi.s32 	%r1394, %r1393, 715827883;
	shr.u32 	%r1395, %r1394, 31;
	shr.s32 	%r1396, %r1394, 26;
	add.s32 	%r1397, %r1396, %r1395;
	setp.lt.s32 	%p233, %r1393, 0;
	mul.lo.s32 	%r1398, %r1397, 402653184;
	setp.ne.s32 	%p234, %r1398, %r1393;
	and.pred  	%p235, %p233, %p234;
	selp.s32 	%r1399, -1, 0, %p235;
	add.s32 	%r1400, %r1397, %r1399;
	mad.lo.s32 	%r1401, %r1400, -402653184, %r1393;
	mul.wide.s32 	%rd100, %r1401, 4;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.v4.u32 	{%r1402, %r1403, %r1404, %r1405}, [%rd101];
	or.b32  	%r1406, %r94, %r1045;
	add.s32 	%r1407, %r1406, %r303;
	mad.lo.s32 	%r1408, %r1407, 12288, %r46;
	mul.hi.s32 	%r1409, %r1408, 715827883;
	shr.u32 	%r1410, %r1409, 31;
	shr.s32 	%r1411, %r1409, 26;
	add.s32 	%r1412, %r1411, %r1410;
	setp.lt.s32 	%p236, %r1408, 0;
	mul.lo.s32 	%r1413, %r1412, 402653184;
	setp.ne.s32 	%p237, %r1413, %r1408;
	and.pred  	%p238, %p236, %p237;
	selp.s32 	%r1414, -1, 0, %p238;
	add.s32 	%r1415, %r1412, %r1414;
	mad.lo.s32 	%r1416, %r1415, -402653184, %r1408;
	mul.wide.s32 	%rd102, %r1416, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.global.v4.u32 	{%r1417, %r1418, %r1419, %r1420}, [%rd103];
	or.b32  	%r1421, %r96, %r1045;
	add.s32 	%r1422, %r1421, %r303;
	mad.lo.s32 	%r1423, %r1422, 12288, %r46;
	mul.hi.s32 	%r1424, %r1423, 715827883;
	shr.u32 	%r1425, %r1424, 31;
	shr.s32 	%r1426, %r1424, 26;
	add.s32 	%r1427, %r1426, %r1425;
	setp.lt.s32 	%p239, %r1423, 0;
	mul.lo.s32 	%r1428, %r1427, 402653184;
	setp.ne.s32 	%p240, %r1428, %r1423;
	and.pred  	%p241, %p239, %p240;
	selp.s32 	%r1429, -1, 0, %p241;
	add.s32 	%r1430, %r1427, %r1429;
	mad.lo.s32 	%r1431, %r1430, -402653184, %r1423;
	mul.wide.s32 	%rd104, %r1431, 4;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.v4.u32 	{%r1432, %r1433, %r1434, %r1435}, [%rd105];
	or.b32  	%r1436, %r98, %r1045;
	add.s32 	%r1437, %r1436, %r303;
	mad.lo.s32 	%r1438, %r1437, 12288, %r46;
	mul.hi.s32 	%r1439, %r1438, 715827883;
	shr.u32 	%r1440, %r1439, 31;
	shr.s32 	%r1441, %r1439, 26;
	add.s32 	%r1442, %r1441, %r1440;
	setp.lt.s32 	%p242, %r1438, 0;
	mul.lo.s32 	%r1443, %r1442, 402653184;
	setp.ne.s32 	%p243, %r1443, %r1438;
	and.pred  	%p244, %p242, %p243;
	selp.s32 	%r1444, -1, 0, %p244;
	add.s32 	%r1445, %r1442, %r1444;
	mad.lo.s32 	%r1446, %r1445, -402653184, %r1438;
	mul.wide.s32 	%rd106, %r1446, 4;
	add.s64 	%rd107, %rd2, %rd106;
	ld.global.v4.u32 	{%r1447, %r1448, %r1449, %r1450}, [%rd107];
	or.b32  	%r1451, %r100, %r1045;
	add.s32 	%r1452, %r1451, %r303;
	mad.lo.s32 	%r1453, %r1452, 12288, %r46;
	mul.hi.s32 	%r1454, %r1453, 715827883;
	shr.u32 	%r1455, %r1454, 31;
	shr.s32 	%r1456, %r1454, 26;
	add.s32 	%r1457, %r1456, %r1455;
	setp.lt.s32 	%p245, %r1453, 0;
	mul.lo.s32 	%r1458, %r1457, 402653184;
	setp.ne.s32 	%p246, %r1458, %r1453;
	and.pred  	%p247, %p245, %p246;
	selp.s32 	%r1459, -1, 0, %p247;
	add.s32 	%r1460, %r1457, %r1459;
	mad.lo.s32 	%r1461, %r1460, -402653184, %r1453;
	mul.wide.s32 	%rd108, %r1461, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.v4.u32 	{%r1462, %r1463, %r1464, %r1465}, [%rd109];
	or.b32  	%r1466, %r102, %r1045;
	add.s32 	%r1467, %r1466, %r303;
	mad.lo.s32 	%r1468, %r1467, 12288, %r46;
	mul.hi.s32 	%r1469, %r1468, 715827883;
	shr.u32 	%r1470, %r1469, 31;
	shr.s32 	%r1471, %r1469, 26;
	add.s32 	%r1472, %r1471, %r1470;
	setp.lt.s32 	%p248, %r1468, 0;
	mul.lo.s32 	%r1473, %r1472, 402653184;
	setp.ne.s32 	%p249, %r1473, %r1468;
	and.pred  	%p250, %p248, %p249;
	selp.s32 	%r1474, -1, 0, %p250;
	add.s32 	%r1475, %r1472, %r1474;
	mad.lo.s32 	%r1476, %r1475, -402653184, %r1468;
	mul.wide.s32 	%rd110, %r1476, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.v4.u32 	{%r1477, %r1478, %r1479, %r1480}, [%rd111];
	or.b32  	%r1481, %r104, %r1045;
	add.s32 	%r1482, %r1481, %r303;
	mad.lo.s32 	%r1483, %r1482, 12288, %r46;
	mul.hi.s32 	%r1484, %r1483, 715827883;
	shr.u32 	%r1485, %r1484, 31;
	shr.s32 	%r1486, %r1484, 26;
	add.s32 	%r1487, %r1486, %r1485;
	setp.lt.s32 	%p251, %r1483, 0;
	mul.lo.s32 	%r1488, %r1487, 402653184;
	setp.ne.s32 	%p252, %r1488, %r1483;
	and.pred  	%p253, %p251, %p252;
	selp.s32 	%r1489, -1, 0, %p253;
	add.s32 	%r1490, %r1487, %r1489;
	mad.lo.s32 	%r1491, %r1490, -402653184, %r1483;
	mul.wide.s32 	%rd112, %r1491, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.v4.u32 	{%r1492, %r1493, %r1494, %r1495}, [%rd113];
	or.b32  	%r1496, %r106, %r1045;
	add.s32 	%r1497, %r1496, %r303;
	mad.lo.s32 	%r1498, %r1497, 12288, %r46;
	mul.hi.s32 	%r1499, %r1498, 715827883;
	shr.u32 	%r1500, %r1499, 31;
	shr.s32 	%r1501, %r1499, 26;
	add.s32 	%r1502, %r1501, %r1500;
	setp.lt.s32 	%p254, %r1498, 0;
	mul.lo.s32 	%r1503, %r1502, 402653184;
	setp.ne.s32 	%p255, %r1503, %r1498;
	and.pred  	%p256, %p254, %p255;
	selp.s32 	%r1504, -1, 0, %p256;
	add.s32 	%r1505, %r1502, %r1504;
	mad.lo.s32 	%r1506, %r1505, -402653184, %r1498;
	mul.wide.s32 	%rd114, %r1506, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.global.v4.u32 	{%r1507, %r1508, %r1509, %r1510}, [%rd115];
	or.b32  	%r1511, %r108, %r1045;
	add.s32 	%r1512, %r1511, %r303;
	mad.lo.s32 	%r1513, %r1512, 12288, %r46;
	mul.hi.s32 	%r1514, %r1513, 715827883;
	shr.u32 	%r1515, %r1514, 31;
	shr.s32 	%r1516, %r1514, 26;
	add.s32 	%r1517, %r1516, %r1515;
	setp.lt.s32 	%p257, %r1513, 0;
	mul.lo.s32 	%r1518, %r1517, 402653184;
	setp.ne.s32 	%p258, %r1518, %r1513;
	and.pred  	%p259, %p257, %p258;
	selp.s32 	%r1519, -1, 0, %p259;
	add.s32 	%r1520, %r1517, %r1519;
	mad.lo.s32 	%r1521, %r1520, -402653184, %r1513;
	mul.wide.s32 	%rd116, %r1521, 4;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.v4.u32 	{%r1522, %r1523, %r1524, %r1525}, [%rd117];
	selp.b32 	%r1526, %r1059, %r1057, %p163;
	shfl.sync.bfly.b32	%r1527, %r1526, 8, 31, -1;
	selp.b32 	%r534, %r1057, %r1527, %p163;
	selp.b32 	%r535, %r1527, %r1059, %p163;
	selp.b32 	%r1528, %r1060, %r1058, %p163;
	shfl.sync.bfly.b32	%r1529, %r1528, 8, 31, -1;
	selp.b32 	%r542, %r1058, %r1529, %p163;
	selp.b32 	%r543, %r1529, %r1060, %p163;
	selp.b32 	%r1530, %r1074, %r1072, %p163;
	shfl.sync.bfly.b32	%r1531, %r1530, 8, 31, -1;
	selp.b32 	%r550, %r1072, %r1531, %p163;
	selp.b32 	%r551, %r1531, %r1074, %p163;
	selp.b32 	%r1532, %r1075, %r1073, %p163;
	shfl.sync.bfly.b32	%r1533, %r1532, 8, 31, -1;
	selp.b32 	%r558, %r1073, %r1533, %p163;
	selp.b32 	%r559, %r1533, %r1075, %p163;
	selp.b32 	%r1534, %r1089, %r1087, %p163;
	shfl.sync.bfly.b32	%r1535, %r1534, 8, 31, -1;
	selp.b32 	%r566, %r1087, %r1535, %p163;
	selp.b32 	%r567, %r1535, %r1089, %p163;
	selp.b32 	%r1536, %r1090, %r1088, %p163;
	shfl.sync.bfly.b32	%r1537, %r1536, 8, 31, -1;
	selp.b32 	%r574, %r1088, %r1537, %p163;
	selp.b32 	%r575, %r1537, %r1090, %p163;
	selp.b32 	%r1538, %r1104, %r1102, %p163;
	shfl.sync.bfly.b32	%r1539, %r1538, 8, 31, -1;
	selp.b32 	%r582, %r1102, %r1539, %p163;
	selp.b32 	%r583, %r1539, %r1104, %p163;
	selp.b32 	%r1540, %r1105, %r1103, %p163;
	shfl.sync.bfly.b32	%r1541, %r1540, 8, 31, -1;
	selp.b32 	%r590, %r1103, %r1541, %p163;
	selp.b32 	%r591, %r1541, %r1105, %p163;
	selp.b32 	%r1542, %r1119, %r1117, %p163;
	shfl.sync.bfly.b32	%r1543, %r1542, 8, 31, -1;
	selp.b32 	%r598, %r1117, %r1543, %p163;
	selp.b32 	%r599, %r1543, %r1119, %p163;
	selp.b32 	%r1544, %r1120, %r1118, %p163;
	shfl.sync.bfly.b32	%r1545, %r1544, 8, 31, -1;
	selp.b32 	%r606, %r1118, %r1545, %p163;
	selp.b32 	%r607, %r1545, %r1120, %p163;
	selp.b32 	%r1546, %r1134, %r1132, %p163;
	shfl.sync.bfly.b32	%r1547, %r1546, 8, 31, -1;
	selp.b32 	%r614, %r1132, %r1547, %p163;
	selp.b32 	%r615, %r1547, %r1134, %p163;
	selp.b32 	%r1548, %r1135, %r1133, %p163;
	shfl.sync.bfly.b32	%r1549, %r1548, 8, 31, -1;
	selp.b32 	%r622, %r1133, %r1549, %p163;
	selp.b32 	%r623, %r1549, %r1135, %p163;
	selp.b32 	%r1550, %r1149, %r1147, %p163;
	shfl.sync.bfly.b32	%r1551, %r1550, 8, 31, -1;
	selp.b32 	%r630, %r1147, %r1551, %p163;
	selp.b32 	%r631, %r1551, %r1149, %p163;
	selp.b32 	%r1552, %r1150, %r1148, %p163;
	shfl.sync.bfly.b32	%r1553, %r1552, 8, 31, -1;
	selp.b32 	%r638, %r1148, %r1553, %p163;
	selp.b32 	%r639, %r1553, %r1150, %p163;
	selp.b32 	%r1554, %r1164, %r1162, %p163;
	shfl.sync.bfly.b32	%r1555, %r1554, 8, 31, -1;
	selp.b32 	%r646, %r1162, %r1555, %p163;
	selp.b32 	%r647, %r1555, %r1164, %p163;
	selp.b32 	%r1556, %r1165, %r1163, %p163;
	shfl.sync.bfly.b32	%r1557, %r1556, 8, 31, -1;
	selp.b32 	%r654, %r1163, %r1557, %p163;
	selp.b32 	%r655, %r1557, %r1165, %p163;
	selp.b32 	%r1558, %r1179, %r1177, %p163;
	shfl.sync.bfly.b32	%r1559, %r1558, 8, 31, -1;
	selp.b32 	%r662, %r1177, %r1559, %p163;
	selp.b32 	%r663, %r1559, %r1179, %p163;
	selp.b32 	%r1560, %r1180, %r1178, %p163;
	shfl.sync.bfly.b32	%r1561, %r1560, 8, 31, -1;
	selp.b32 	%r670, %r1178, %r1561, %p163;
	selp.b32 	%r671, %r1561, %r1180, %p163;
	selp.b32 	%r1562, %r1194, %r1192, %p163;
	shfl.sync.bfly.b32	%r1563, %r1562, 8, 31, -1;
	selp.b32 	%r678, %r1192, %r1563, %p163;
	selp.b32 	%r679, %r1563, %r1194, %p163;
	selp.b32 	%r1564, %r1195, %r1193, %p163;
	shfl.sync.bfly.b32	%r1565, %r1564, 8, 31, -1;
	selp.b32 	%r686, %r1193, %r1565, %p163;
	selp.b32 	%r687, %r1565, %r1195, %p163;
	selp.b32 	%r1566, %r1209, %r1207, %p163;
	shfl.sync.bfly.b32	%r1567, %r1566, 8, 31, -1;
	selp.b32 	%r694, %r1207, %r1567, %p163;
	selp.b32 	%r695, %r1567, %r1209, %p163;
	selp.b32 	%r1568, %r1210, %r1208, %p163;
	shfl.sync.bfly.b32	%r1569, %r1568, 8, 31, -1;
	selp.b32 	%r702, %r1208, %r1569, %p163;
	selp.b32 	%r703, %r1569, %r1210, %p163;
	selp.b32 	%r1570, %r1224, %r1222, %p163;
	shfl.sync.bfly.b32	%r1571, %r1570, 8, 31, -1;
	selp.b32 	%r710, %r1222, %r1571, %p163;
	selp.b32 	%r711, %r1571, %r1224, %p163;
	selp.b32 	%r1572, %r1225, %r1223, %p163;
	shfl.sync.bfly.b32	%r1573, %r1572, 8, 31, -1;
	selp.b32 	%r718, %r1223, %r1573, %p163;
	selp.b32 	%r719, %r1573, %r1225, %p163;
	selp.b32 	%r1574, %r1239, %r1237, %p163;
	shfl.sync.bfly.b32	%r1575, %r1574, 8, 31, -1;
	selp.b32 	%r726, %r1237, %r1575, %p163;
	selp.b32 	%r727, %r1575, %r1239, %p163;
	selp.b32 	%r1576, %r1240, %r1238, %p163;
	shfl.sync.bfly.b32	%r1577, %r1576, 8, 31, -1;
	selp.b32 	%r734, %r1238, %r1577, %p163;
	selp.b32 	%r735, %r1577, %r1240, %p163;
	selp.b32 	%r1578, %r1254, %r1252, %p163;
	shfl.sync.bfly.b32	%r1579, %r1578, 8, 31, -1;
	selp.b32 	%r742, %r1252, %r1579, %p163;
	selp.b32 	%r743, %r1579, %r1254, %p163;
	selp.b32 	%r1580, %r1255, %r1253, %p163;
	shfl.sync.bfly.b32	%r1581, %r1580, 8, 31, -1;
	selp.b32 	%r750, %r1253, %r1581, %p163;
	selp.b32 	%r751, %r1581, %r1255, %p163;
	selp.b32 	%r1582, %r1269, %r1267, %p163;
	shfl.sync.bfly.b32	%r1583, %r1582, 8, 31, -1;
	selp.b32 	%r758, %r1267, %r1583, %p163;
	selp.b32 	%r759, %r1583, %r1269, %p163;
	selp.b32 	%r1584, %r1270, %r1268, %p163;
	shfl.sync.bfly.b32	%r1585, %r1584, 8, 31, -1;
	selp.b32 	%r766, %r1268, %r1585, %p163;
	selp.b32 	%r767, %r1585, %r1270, %p163;
	selp.b32 	%r1586, %r1284, %r1282, %p163;
	shfl.sync.bfly.b32	%r1587, %r1586, 8, 31, -1;
	selp.b32 	%r774, %r1282, %r1587, %p163;
	selp.b32 	%r775, %r1587, %r1284, %p163;
	selp.b32 	%r1588, %r1285, %r1283, %p163;
	shfl.sync.bfly.b32	%r1589, %r1588, 8, 31, -1;
	selp.b32 	%r782, %r1283, %r1589, %p163;
	selp.b32 	%r783, %r1589, %r1285, %p163;
	selp.b32 	%r1590, %r1299, %r1297, %p163;
	shfl.sync.bfly.b32	%r1591, %r1590, 8, 31, -1;
	selp.b32 	%r790, %r1297, %r1591, %p163;
	selp.b32 	%r791, %r1591, %r1299, %p163;
	selp.b32 	%r1592, %r1300, %r1298, %p163;
	shfl.sync.bfly.b32	%r1593, %r1592, 8, 31, -1;
	selp.b32 	%r798, %r1298, %r1593, %p163;
	selp.b32 	%r799, %r1593, %r1300, %p163;
	selp.b32 	%r1594, %r1314, %r1312, %p163;
	shfl.sync.bfly.b32	%r1595, %r1594, 8, 31, -1;
	selp.b32 	%r806, %r1312, %r1595, %p163;
	selp.b32 	%r807, %r1595, %r1314, %p163;
	selp.b32 	%r1596, %r1315, %r1313, %p163;
	shfl.sync.bfly.b32	%r1597, %r1596, 8, 31, -1;
	selp.b32 	%r814, %r1313, %r1597, %p163;
	selp.b32 	%r815, %r1597, %r1315, %p163;
	selp.b32 	%r1598, %r1329, %r1327, %p163;
	shfl.sync.bfly.b32	%r1599, %r1598, 8, 31, -1;
	selp.b32 	%r822, %r1327, %r1599, %p163;
	selp.b32 	%r823, %r1599, %r1329, %p163;
	selp.b32 	%r1600, %r1330, %r1328, %p163;
	shfl.sync.bfly.b32	%r1601, %r1600, 8, 31, -1;
	selp.b32 	%r830, %r1328, %r1601, %p163;
	selp.b32 	%r831, %r1601, %r1330, %p163;
	selp.b32 	%r1602, %r1344, %r1342, %p163;
	shfl.sync.bfly.b32	%r1603, %r1602, 8, 31, -1;
	selp.b32 	%r838, %r1342, %r1603, %p163;
	selp.b32 	%r839, %r1603, %r1344, %p163;
	selp.b32 	%r1604, %r1345, %r1343, %p163;
	shfl.sync.bfly.b32	%r1605, %r1604, 8, 31, -1;
	selp.b32 	%r846, %r1343, %r1605, %p163;
	selp.b32 	%r847, %r1605, %r1345, %p163;
	selp.b32 	%r1606, %r1359, %r1357, %p163;
	shfl.sync.bfly.b32	%r1607, %r1606, 8, 31, -1;
	selp.b32 	%r854, %r1357, %r1607, %p163;
	selp.b32 	%r855, %r1607, %r1359, %p163;
	selp.b32 	%r1608, %r1360, %r1358, %p163;
	shfl.sync.bfly.b32	%r1609, %r1608, 8, 31, -1;
	selp.b32 	%r862, %r1358, %r1609, %p163;
	selp.b32 	%r863, %r1609, %r1360, %p163;
	selp.b32 	%r1610, %r1374, %r1372, %p163;
	shfl.sync.bfly.b32	%r1611, %r1610, 8, 31, -1;
	selp.b32 	%r870, %r1372, %r1611, %p163;
	selp.b32 	%r871, %r1611, %r1374, %p163;
	selp.b32 	%r1612, %r1375, %r1373, %p163;
	shfl.sync.bfly.b32	%r1613, %r1612, 8, 31, -1;
	selp.b32 	%r878, %r1373, %r1613, %p163;
	selp.b32 	%r879, %r1613, %r1375, %p163;
	selp.b32 	%r1614, %r1389, %r1387, %p163;
	shfl.sync.bfly.b32	%r1615, %r1614, 8, 31, -1;
	selp.b32 	%r886, %r1387, %r1615, %p163;
	selp.b32 	%r887, %r1615, %r1389, %p163;
	selp.b32 	%r1616, %r1390, %r1388, %p163;
	shfl.sync.bfly.b32	%r1617, %r1616, 8, 31, -1;
	selp.b32 	%r894, %r1388, %r1617, %p163;
	selp.b32 	%r895, %r1617, %r1390, %p163;
	selp.b32 	%r1618, %r1404, %r1402, %p163;
	shfl.sync.bfly.b32	%r1619, %r1618, 8, 31, -1;
	selp.b32 	%r902, %r1402, %r1619, %p163;
	selp.b32 	%r903, %r1619, %r1404, %p163;
	selp.b32 	%r1620, %r1405, %r1403, %p163;
	shfl.sync.bfly.b32	%r1621, %r1620, 8, 31, -1;
	selp.b32 	%r910, %r1403, %r1621, %p163;
	selp.b32 	%r911, %r1621, %r1405, %p163;
	selp.b32 	%r1622, %r1419, %r1417, %p163;
	shfl.sync.bfly.b32	%r1623, %r1622, 8, 31, -1;
	selp.b32 	%r918, %r1417, %r1623, %p163;
	selp.b32 	%r919, %r1623, %r1419, %p163;
	selp.b32 	%r1624, %r1420, %r1418, %p163;
	shfl.sync.bfly.b32	%r1625, %r1624, 8, 31, -1;
	selp.b32 	%r926, %r1418, %r1625, %p163;
	selp.b32 	%r927, %r1625, %r1420, %p163;
	selp.b32 	%r1626, %r1434, %r1432, %p163;
	shfl.sync.bfly.b32	%r1627, %r1626, 8, 31, -1;
	selp.b32 	%r934, %r1432, %r1627, %p163;
	selp.b32 	%r935, %r1627, %r1434, %p163;
	selp.b32 	%r1628, %r1435, %r1433, %p163;
	shfl.sync.bfly.b32	%r1629, %r1628, 8, 31, -1;
	selp.b32 	%r942, %r1433, %r1629, %p163;
	selp.b32 	%r943, %r1629, %r1435, %p163;
	selp.b32 	%r1630, %r1449, %r1447, %p163;
	shfl.sync.bfly.b32	%r1631, %r1630, 8, 31, -1;
	selp.b32 	%r950, %r1447, %r1631, %p163;
	selp.b32 	%r951, %r1631, %r1449, %p163;
	selp.b32 	%r1632, %r1450, %r1448, %p163;
	shfl.sync.bfly.b32	%r1633, %r1632, 8, 31, -1;
	selp.b32 	%r958, %r1448, %r1633, %p163;
	selp.b32 	%r959, %r1633, %r1450, %p163;
	selp.b32 	%r1634, %r1464, %r1462, %p163;
	shfl.sync.bfly.b32	%r1635, %r1634, 8, 31, -1;
	selp.b32 	%r966, %r1462, %r1635, %p163;
	selp.b32 	%r967, %r1635, %r1464, %p163;
	selp.b32 	%r1636, %r1465, %r1463, %p163;
	shfl.sync.bfly.b32	%r1637, %r1636, 8, 31, -1;
	selp.b32 	%r974, %r1463, %r1637, %p163;
	selp.b32 	%r975, %r1637, %r1465, %p163;
	selp.b32 	%r1638, %r1479, %r1477, %p163;
	shfl.sync.bfly.b32	%r1639, %r1638, 8, 31, -1;
	selp.b32 	%r982, %r1477, %r1639, %p163;
	selp.b32 	%r983, %r1639, %r1479, %p163;
	selp.b32 	%r1640, %r1480, %r1478, %p163;
	shfl.sync.bfly.b32	%r1641, %r1640, 8, 31, -1;
	selp.b32 	%r990, %r1478, %r1641, %p163;
	selp.b32 	%r991, %r1641, %r1480, %p163;
	selp.b32 	%r1642, %r1494, %r1492, %p163;
	shfl.sync.bfly.b32	%r1643, %r1642, 8, 31, -1;
	selp.b32 	%r998, %r1492, %r1643, %p163;
	selp.b32 	%r999, %r1643, %r1494, %p163;
	selp.b32 	%r1644, %r1495, %r1493, %p163;
	shfl.sync.bfly.b32	%r1645, %r1644, 8, 31, -1;
	selp.b32 	%r1006, %r1493, %r1645, %p163;
	selp.b32 	%r1007, %r1645, %r1495, %p163;
	selp.b32 	%r1646, %r1509, %r1507, %p163;
	shfl.sync.bfly.b32	%r1647, %r1646, 8, 31, -1;
	selp.b32 	%r1014, %r1507, %r1647, %p163;
	selp.b32 	%r1015, %r1647, %r1509, %p163;
	selp.b32 	%r1648, %r1510, %r1508, %p163;
	shfl.sync.bfly.b32	%r1649, %r1648, 8, 31, -1;
	selp.b32 	%r1022, %r1508, %r1649, %p163;
	selp.b32 	%r1023, %r1649, %r1510, %p163;
	selp.b32 	%r1650, %r1524, %r1522, %p163;
	shfl.sync.bfly.b32	%r1651, %r1650, 8, 31, -1;
	selp.b32 	%r1030, %r1522, %r1651, %p163;
	selp.b32 	%r1031, %r1651, %r1524, %p163;
	selp.b32 	%r1652, %r1525, %r1523, %p163;
	shfl.sync.bfly.b32	%r1653, %r1652, 8, 31, -1;
	selp.b32 	%r1038, %r1523, %r1653, %p163;
	selp.b32 	%r1039, %r1653, %r1525, %p163;
	mov.u32 	%r1040, 21520;
	// begin inline asm
	prmt.b32 %r533, %r534, %r535, %r1040;
	// end inline asm
	mov.u32 	%r1044, 30258;
	// begin inline asm
	prmt.b32 %r537, %r534, %r535, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r542, %r543, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r542, %r543, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r550, %r551, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r553, %r550, %r551, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r557, %r558, %r559, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r561, %r558, %r559, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r565, %r566, %r567, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r569, %r566, %r567, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r573, %r574, %r575, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r577, %r574, %r575, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r581, %r582, %r583, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r585, %r582, %r583, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r589, %r590, %r591, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r593, %r590, %r591, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r597, %r598, %r599, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r601, %r598, %r599, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r605, %r606, %r607, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r609, %r606, %r607, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r613, %r614, %r615, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r617, %r614, %r615, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r621, %r622, %r623, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r625, %r622, %r623, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r629, %r630, %r631, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r633, %r630, %r631, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r637, %r638, %r639, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r641, %r638, %r639, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r646, %r647, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r649, %r646, %r647, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r662, %r663, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r662, %r663, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r670, %r671, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r670, %r671, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r678, %r679, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r678, %r679, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r686, %r687, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r686, %r687, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r694, %r695, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r694, %r695, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r702, %r703, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r702, %r703, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r710, %r711, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r710, %r711, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r718, %r719, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r721, %r718, %r719, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r725, %r726, %r727, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r729, %r726, %r727, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r733, %r734, %r735, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r737, %r734, %r735, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r741, %r742, %r743, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r745, %r742, %r743, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r749, %r750, %r751, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r753, %r750, %r751, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r757, %r758, %r759, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r761, %r758, %r759, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r765, %r766, %r767, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r769, %r766, %r767, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r774, %r775, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r777, %r774, %r775, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r782, %r783, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r785, %r782, %r783, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r790, %r791, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r793, %r790, %r791, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r798, %r799, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r801, %r798, %r799, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r806, %r807, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r809, %r806, %r807, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r813, %r814, %r815, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r817, %r814, %r815, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r821, %r822, %r823, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r825, %r822, %r823, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r829, %r830, %r831, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r833, %r830, %r831, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r837, %r838, %r839, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r841, %r838, %r839, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r845, %r846, %r847, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r849, %r846, %r847, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r853, %r854, %r855, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r857, %r854, %r855, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r861, %r862, %r863, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r865, %r862, %r863, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r869, %r870, %r871, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r870, %r871, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r877, %r878, %r879, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r878, %r879, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r885, %r886, %r887, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r889, %r886, %r887, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r893, %r894, %r895, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r894, %r895, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r901, %r902, %r903, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r902, %r903, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r909, %r910, %r911, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r910, %r911, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r917, %r918, %r919, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r921, %r918, %r919, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r925, %r926, %r927, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r929, %r926, %r927, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r933, %r934, %r935, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r937, %r934, %r935, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r941, %r942, %r943, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r945, %r942, %r943, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r949, %r950, %r951, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r953, %r950, %r951, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r957, %r958, %r959, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r961, %r958, %r959, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r965, %r966, %r967, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r969, %r966, %r967, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r973, %r974, %r975, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r977, %r974, %r975, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r981, %r982, %r983, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r985, %r982, %r983, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r989, %r990, %r991, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r993, %r990, %r991, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r997, %r998, %r999, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1001, %r998, %r999, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1005, %r1006, %r1007, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1009, %r1006, %r1007, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1013, %r1014, %r1015, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1017, %r1014, %r1015, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1021, %r1022, %r1023, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1025, %r1022, %r1023, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1029, %r1030, %r1031, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1033, %r1030, %r1031, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1037, %r1038, %r1039, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1041, %r1038, %r1039, %r1044;
	// end inline asm
	or.b32  	%r1654, %r116, %r30;
	or.b32  	%r117, %r1654, %r44;
	bfe.u32 	%r1655, %r117, 1, 2;
	mad.lo.s32 	%r1656, %r1655, 97, %r110;
	mul.wide.u32 	%rd118, %r1656, 4;
	add.s64 	%rd7, %rd52, %rd118;
	st.shared.u32 	[%rd7], %r533;
	st.shared.u32 	[%rd7+128], %r537;
	st.shared.u32 	[%rd7+4], %r541;
	st.shared.u32 	[%rd7+132], %r545;
	or.b32  	%r118, %r47, %r1654;
	bfe.u32 	%r1657, %r118, 1, 3;
	mad.lo.s32 	%r1658, %r1657, 97, %r110;
	mul.wide.u32 	%rd120, %r1658, 4;
	add.s64 	%rd8, %rd52, %rd120;
	st.shared.u32 	[%rd8], %r549;
	st.shared.u32 	[%rd8+128], %r553;
	st.shared.u32 	[%rd8+4], %r557;
	st.shared.u32 	[%rd8+132], %r561;
	or.b32  	%r119, %r49, %r1654;
	shr.u32 	%r1659, %r119, 1;
	and.b32  	%r1660, %r1659, 11;
	mad.lo.s32 	%r1661, %r1660, 97, %r110;
	mul.wide.u32 	%rd121, %r1661, 4;
	add.s64 	%rd9, %rd52, %rd121;
	st.shared.u32 	[%rd9], %r565;
	st.shared.u32 	[%rd9+128], %r569;
	st.shared.u32 	[%rd9+4], %r573;
	st.shared.u32 	[%rd9+132], %r577;
	or.b32  	%r120, %r51, %r1654;
	bfe.u32 	%r1662, %r120, 1, 4;
	mad.lo.s32 	%r1663, %r1662, 97, %r110;
	mul.wide.u32 	%rd122, %r1663, 4;
	add.s64 	%rd10, %rd52, %rd122;
	st.shared.u32 	[%rd10], %r581;
	st.shared.u32 	[%rd10+128], %r585;
	st.shared.u32 	[%rd10+4], %r589;
	st.shared.u32 	[%rd10+132], %r593;
	or.b32  	%r121, %r53, %r1654;
	shr.u32 	%r1664, %r121, 1;
	and.b32  	%r1665, %r1664, 19;
	mad.lo.s32 	%r1666, %r1665, 97, %r110;
	mul.wide.u32 	%rd123, %r1666, 4;
	add.s64 	%rd11, %rd52, %rd123;
	st.shared.u32 	[%rd11], %r597;
	st.shared.u32 	[%rd11+128], %r601;
	st.shared.u32 	[%rd11+4], %r605;
	st.shared.u32 	[%rd11+132], %r609;
	or.b32  	%r122, %r55, %r1654;
	shr.u32 	%r1667, %r122, 1;
	and.b32  	%r1668, %r1667, 23;
	mad.lo.s32 	%r1669, %r1668, 97, %r110;
	mul.wide.u32 	%rd124, %r1669, 4;
	add.s64 	%rd12, %rd52, %rd124;
	st.shared.u32 	[%rd12], %r613;
	st.shared.u32 	[%rd12+128], %r617;
	st.shared.u32 	[%rd12+4], %r621;
	st.shared.u32 	[%rd12+132], %r625;
	or.b32  	%r123, %r57, %r1654;
	shr.u32 	%r1670, %r123, 1;
	and.b32  	%r1671, %r1670, 27;
	mad.lo.s32 	%r1672, %r1671, 97, %r110;
	mul.wide.u32 	%rd125, %r1672, 4;
	add.s64 	%rd13, %rd52, %rd125;
	st.shared.u32 	[%rd13], %r629;
	st.shared.u32 	[%rd13+128], %r633;
	st.shared.u32 	[%rd13+4], %r637;
	st.shared.u32 	[%rd13+132], %r641;
	or.b32  	%r124, %r59, %r1654;
	bfe.u32 	%r1673, %r124, 1, 5;
	mad.lo.s32 	%r1674, %r1673, 97, %r110;
	mul.wide.u32 	%rd126, %r1674, 4;
	add.s64 	%rd14, %rd52, %rd126;
	st.shared.u32 	[%rd14], %r645;
	st.shared.u32 	[%rd14+128], %r649;
	st.shared.u32 	[%rd14+4], %r653;
	st.shared.u32 	[%rd14+132], %r657;
	or.b32  	%r125, %r61, %r1654;
	shr.u32 	%r1675, %r125, 1;
	and.b32  	%r1676, %r1675, 35;
	mad.lo.s32 	%r1677, %r1676, 97, %r110;
	mul.wide.u32 	%rd127, %r1677, 4;
	add.s64 	%rd15, %rd52, %rd127;
	st.shared.u32 	[%rd15], %r661;
	st.shared.u32 	[%rd15+128], %r665;
	st.shared.u32 	[%rd15+4], %r669;
	st.shared.u32 	[%rd15+132], %r673;
	or.b32  	%r126, %r63, %r1654;
	shr.u32 	%r1678, %r126, 1;
	and.b32  	%r1679, %r1678, 39;
	mad.lo.s32 	%r1680, %r1679, 97, %r110;
	mul.wide.u32 	%rd128, %r1680, 4;
	add.s64 	%rd16, %rd52, %rd128;
	st.shared.u32 	[%rd16], %r677;
	st.shared.u32 	[%rd16+128], %r681;
	st.shared.u32 	[%rd16+4], %r685;
	st.shared.u32 	[%rd16+132], %r689;
	or.b32  	%r127, %r65, %r1654;
	shr.u32 	%r1681, %r127, 1;
	and.b32  	%r1682, %r1681, 43;
	mad.lo.s32 	%r1683, %r1682, 97, %r110;
	mul.wide.u32 	%rd129, %r1683, 4;
	add.s64 	%rd17, %rd52, %rd129;
	st.shared.u32 	[%rd17], %r693;
	st.shared.u32 	[%rd17+128], %r697;
	st.shared.u32 	[%rd17+4], %r701;
	st.shared.u32 	[%rd17+132], %r705;
	or.b32  	%r128, %r67, %r1654;
	shr.u32 	%r1684, %r128, 1;
	and.b32  	%r1685, %r1684, 47;
	mad.lo.s32 	%r1686, %r1685, 97, %r110;
	mul.wide.u32 	%rd130, %r1686, 4;
	add.s64 	%rd18, %rd52, %rd130;
	st.shared.u32 	[%rd18], %r709;
	st.shared.u32 	[%rd18+128], %r713;
	st.shared.u32 	[%rd18+4], %r717;
	st.shared.u32 	[%rd18+132], %r721;
	or.b32  	%r129, %r69, %r1654;
	shr.u32 	%r1687, %r129, 1;
	and.b32  	%r1688, %r1687, 51;
	mad.lo.s32 	%r1689, %r1688, 97, %r110;
	mul.wide.u32 	%rd131, %r1689, 4;
	add.s64 	%rd19, %rd52, %rd131;
	st.shared.u32 	[%rd19], %r725;
	st.shared.u32 	[%rd19+128], %r729;
	st.shared.u32 	[%rd19+4], %r733;
	st.shared.u32 	[%rd19+132], %r737;
	or.b32  	%r130, %r71, %r1654;
	shr.u32 	%r1690, %r130, 1;
	and.b32  	%r1691, %r1690, 55;
	mad.lo.s32 	%r1692, %r1691, 97, %r110;
	mul.wide.u32 	%rd132, %r1692, 4;
	add.s64 	%rd20, %rd52, %rd132;
	st.shared.u32 	[%rd20], %r741;
	st.shared.u32 	[%rd20+128], %r745;
	st.shared.u32 	[%rd20+4], %r749;
	st.shared.u32 	[%rd20+132], %r753;
	or.b32  	%r131, %r73, %r1654;
	shr.u32 	%r1693, %r131, 1;
	and.b32  	%r1694, %r1693, 59;
	mad.lo.s32 	%r1695, %r1694, 97, %r110;
	mul.wide.u32 	%rd133, %r1695, 4;
	add.s64 	%rd21, %rd52, %rd133;
	st.shared.u32 	[%rd21], %r757;
	st.shared.u32 	[%rd21+128], %r761;
	st.shared.u32 	[%rd21+4], %r765;
	st.shared.u32 	[%rd21+132], %r769;
	or.b32  	%r132, %r75, %r1654;
	bfe.u32 	%r1696, %r132, 1, 6;
	mad.lo.s32 	%r1697, %r1696, 97, %r110;
	mul.wide.u32 	%rd134, %r1697, 4;
	add.s64 	%rd22, %rd52, %rd134;
	st.shared.u32 	[%rd22], %r773;
	st.shared.u32 	[%rd22+128], %r777;
	st.shared.u32 	[%rd22+4], %r781;
	st.shared.u32 	[%rd22+132], %r785;
	or.b32  	%r133, %r77, %r1654;
	shr.u32 	%r1698, %r133, 1;
	and.b32  	%r1699, %r1698, 67;
	mad.lo.s32 	%r1700, %r1699, 97, %r110;
	mul.wide.u32 	%rd135, %r1700, 4;
	add.s64 	%rd23, %rd52, %rd135;
	st.shared.u32 	[%rd23], %r789;
	st.shared.u32 	[%rd23+128], %r793;
	st.shared.u32 	[%rd23+4], %r797;
	st.shared.u32 	[%rd23+132], %r801;
	or.b32  	%r134, %r79, %r1654;
	shr.u32 	%r1701, %r134, 1;
	and.b32  	%r1702, %r1701, 71;
	mad.lo.s32 	%r1703, %r1702, 97, %r110;
	mul.wide.u32 	%rd136, %r1703, 4;
	add.s64 	%rd24, %rd52, %rd136;
	st.shared.u32 	[%rd24], %r805;
	st.shared.u32 	[%rd24+128], %r809;
	st.shared.u32 	[%rd24+4], %r813;
	st.shared.u32 	[%rd24+132], %r817;
	or.b32  	%r135, %r81, %r1654;
	shr.u32 	%r1704, %r135, 1;
	and.b32  	%r1705, %r1704, 75;
	mad.lo.s32 	%r1706, %r1705, 97, %r110;
	mul.wide.u32 	%rd137, %r1706, 4;
	add.s64 	%rd25, %rd52, %rd137;
	st.shared.u32 	[%rd25], %r821;
	st.shared.u32 	[%rd25+128], %r825;
	st.shared.u32 	[%rd25+4], %r829;
	st.shared.u32 	[%rd25+132], %r833;
	or.b32  	%r136, %r83, %r1654;
	shr.u32 	%r1707, %r136, 1;
	and.b32  	%r1708, %r1707, 79;
	mad.lo.s32 	%r1709, %r1708, 97, %r110;
	mul.wide.u32 	%rd138, %r1709, 4;
	add.s64 	%rd26, %rd52, %rd138;
	st.shared.u32 	[%rd26], %r837;
	st.shared.u32 	[%rd26+128], %r841;
	st.shared.u32 	[%rd26+4], %r845;
	st.shared.u32 	[%rd26+132], %r849;
	or.b32  	%r137, %r85, %r1654;
	shr.u32 	%r1710, %r137, 1;
	and.b32  	%r1711, %r1710, 83;
	mad.lo.s32 	%r1712, %r1711, 97, %r110;
	mul.wide.u32 	%rd139, %r1712, 4;
	add.s64 	%rd27, %rd52, %rd139;
	st.shared.u32 	[%rd27], %r853;
	st.shared.u32 	[%rd27+128], %r857;
	st.shared.u32 	[%rd27+4], %r861;
	st.shared.u32 	[%rd27+132], %r865;
	or.b32  	%r138, %r87, %r1654;
	shr.u32 	%r1713, %r138, 1;
	and.b32  	%r1714, %r1713, 87;
	mad.lo.s32 	%r1715, %r1714, 97, %r110;
	mul.wide.u32 	%rd140, %r1715, 4;
	add.s64 	%rd28, %rd52, %rd140;
	st.shared.u32 	[%rd28], %r869;
	st.shared.u32 	[%rd28+128], %r873;
	st.shared.u32 	[%rd28+4], %r877;
	st.shared.u32 	[%rd28+132], %r881;
	or.b32  	%r139, %r89, %r1654;
	shr.u32 	%r1716, %r139, 1;
	and.b32  	%r1717, %r1716, 91;
	mad.lo.s32 	%r1718, %r1717, 97, %r110;
	mul.wide.u32 	%rd141, %r1718, 4;
	add.s64 	%rd29, %rd52, %rd141;
	st.shared.u32 	[%rd29], %r885;
	st.shared.u32 	[%rd29+128], %r889;
	st.shared.u32 	[%rd29+4], %r893;
	st.shared.u32 	[%rd29+132], %r897;
	or.b32  	%r140, %r91, %r1654;
	shr.u32 	%r1719, %r140, 1;
	and.b32  	%r1720, %r1719, 95;
	mad.lo.s32 	%r1721, %r1720, 97, %r110;
	mul.wide.u32 	%rd142, %r1721, 4;
	add.s64 	%rd30, %rd52, %rd142;
	st.shared.u32 	[%rd30], %r901;
	st.shared.u32 	[%rd30+128], %r905;
	st.shared.u32 	[%rd30+4], %r909;
	st.shared.u32 	[%rd30+132], %r913;
	or.b32  	%r141, %r93, %r1654;
	shr.u32 	%r1722, %r141, 1;
	and.b32  	%r1723, %r1722, 99;
	mad.lo.s32 	%r1724, %r1723, 97, %r110;
	mul.wide.u32 	%rd143, %r1724, 4;
	add.s64 	%rd31, %rd52, %rd143;
	st.shared.u32 	[%rd31], %r917;
	st.shared.u32 	[%rd31+128], %r921;
	st.shared.u32 	[%rd31+4], %r925;
	st.shared.u32 	[%rd31+132], %r929;
	or.b32  	%r142, %r95, %r1654;
	shr.u32 	%r1725, %r142, 1;
	and.b32  	%r1726, %r1725, 103;
	mad.lo.s32 	%r1727, %r1726, 97, %r110;
	mul.wide.u32 	%rd144, %r1727, 4;
	add.s64 	%rd32, %rd52, %rd144;
	st.shared.u32 	[%rd32], %r933;
	st.shared.u32 	[%rd32+128], %r937;
	st.shared.u32 	[%rd32+4], %r941;
	st.shared.u32 	[%rd32+132], %r945;
	or.b32  	%r143, %r97, %r1654;
	shr.u32 	%r1728, %r143, 1;
	and.b32  	%r1729, %r1728, 107;
	mad.lo.s32 	%r1730, %r1729, 97, %r110;
	mul.wide.u32 	%rd145, %r1730, 4;
	add.s64 	%rd33, %rd52, %rd145;
	st.shared.u32 	[%rd33], %r949;
	st.shared.u32 	[%rd33+128], %r953;
	st.shared.u32 	[%rd33+4], %r957;
	st.shared.u32 	[%rd33+132], %r961;
	or.b32  	%r144, %r99, %r1654;
	shr.u32 	%r1731, %r144, 1;
	and.b32  	%r1732, %r1731, 111;
	mad.lo.s32 	%r1733, %r1732, 97, %r110;
	mul.wide.u32 	%rd146, %r1733, 4;
	add.s64 	%rd34, %rd52, %rd146;
	st.shared.u32 	[%rd34], %r965;
	st.shared.u32 	[%rd34+128], %r969;
	st.shared.u32 	[%rd34+4], %r973;
	st.shared.u32 	[%rd34+132], %r977;
	or.b32  	%r145, %r101, %r1654;
	shr.u32 	%r1734, %r145, 1;
	and.b32  	%r1735, %r1734, 115;
	mad.lo.s32 	%r1736, %r1735, 97, %r110;
	mul.wide.u32 	%rd147, %r1736, 4;
	add.s64 	%rd35, %rd52, %rd147;
	st.shared.u32 	[%rd35], %r981;
	st.shared.u32 	[%rd35+128], %r985;
	st.shared.u32 	[%rd35+4], %r989;
	st.shared.u32 	[%rd35+132], %r993;
	or.b32  	%r146, %r103, %r1654;
	shr.u32 	%r1737, %r146, 1;
	and.b32  	%r1738, %r1737, 119;
	mad.lo.s32 	%r1739, %r1738, 97, %r110;
	mul.wide.u32 	%rd148, %r1739, 4;
	add.s64 	%rd36, %rd52, %rd148;
	st.shared.u32 	[%rd36], %r997;
	st.shared.u32 	[%rd36+128], %r1001;
	st.shared.u32 	[%rd36+4], %r1005;
	st.shared.u32 	[%rd36+132], %r1009;
	or.b32  	%r147, %r105, %r1654;
	shr.u32 	%r1740, %r147, 1;
	and.b32  	%r1741, %r1740, 123;
	mad.lo.s32 	%r1742, %r1741, 97, %r110;
	mul.wide.u32 	%rd149, %r1742, 4;
	add.s64 	%rd37, %rd52, %rd149;
	st.shared.u32 	[%rd37], %r1013;
	st.shared.u32 	[%rd37+128], %r1017;
	st.shared.u32 	[%rd37+4], %r1021;
	st.shared.u32 	[%rd37+132], %r1025;
	or.b32  	%r148, %r107, %r1654;
	bfe.u32 	%r1743, %r148, 1, 7;
	mad.lo.s32 	%r1744, %r1743, 97, %r110;
	mul.wide.u32 	%rd150, %r1744, 4;
	add.s64 	%rd38, %rd52, %rd150;
	st.shared.u32 	[%rd38], %r1029;
	st.shared.u32 	[%rd38+128], %r1033;
	st.shared.u32 	[%rd38+4], %r1037;
	st.shared.u32 	[%rd38+132], %r1041;
	bar.sync 	0;
	mov.u64 	%rd540, %rd53;
	mov.u32 	%r2915, %r2911;
	mov.u32 	%r2916, %r2912;
$L__BB0_66:                             // %L34795
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2912, %r2917;
	mov.u32 	%r2911, %r2916;
	add.s64 	%rd151, %rd6, %rd540;
	ld.shared.u32 	%r2917, [%rd151];
	// begin inline asm
	mov.b32 %r1750, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1761, {%rs73, %rs73};
	// end inline asm
	xor.b32  	%r1749, %r2917, -2004318072;
	mov.u32 	%r1748, 983055;
	// begin inline asm
	lop3.b32 %r1747, %r1748, %r1749, %r1750, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1751, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1752, %r1750, %r1751;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1755, %r1747, %r1752;
	// end inline asm
	mov.u32 	%r1759, 15728880;
	// begin inline asm
	lop3.b32 %r1758, %r1759, %r1749, %r1761, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1762, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1763, %r1761, %r1762;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1766, %r1758, %r1763;
	// end inline asm
	shr.u32 	%r1771, %r1749, 8;
	// begin inline asm
	lop3.b32 %r1769, %r1748, %r1771, %r1750, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1773, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1774, %r1750, %r1773;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1777, %r1769, %r1774;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1780, %r1759, %r1771, %r1761, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1784, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1785, %r1761, %r1784;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1788, %r1780, %r1785;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1791, %r385;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1793, %r1791, %r1755;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1796, %r385;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1798, %r1796, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1801, %r385;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1803, %r1801, %r1777;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1806, %r385;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1808, %r1806, %r1788;
	// end inline asm
	// begin inline asm
	mov.b32 %r1816, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1827, {%rs73, %rs73};
	// end inline asm
	xor.b32  	%r1815, %r2915, -2004318072;
	// begin inline asm
	lop3.b32 %r1813, %r1748, %r1815, %r1816, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1817, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1818, %r1816, %r1817;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1821, %r1813, %r1818;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1824, %r1759, %r1815, %r1827, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1828, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1829, %r1827, %r1828;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1832, %r1824, %r1829;
	// end inline asm
	shr.u32 	%r1837, %r1815, 8;
	// begin inline asm
	lop3.b32 %r1835, %r1748, %r1837, %r1816, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1839, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1840, %r1816, %r1839;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1843, %r1835, %r1840;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1846, %r1759, %r1837, %r1827, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1850, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1851, %r1827, %r1850;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1854, %r1846, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1857, %r334, %r1821, %r1793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1861, %r334, %r1832, %r1798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1865, %r334, %r1843, %r1803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r334, %r1854, %r1808;
	// end inline asm
	// begin inline asm
	mov.b32 %r1878, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1889, {%rs73, %rs73};
	// end inline asm
	xor.b32  	%r1877, %r2911, -2004318072;
	// begin inline asm
	lop3.b32 %r1875, %r1748, %r1877, %r1878, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1879, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1880, %r1878, %r1879;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1883, %r1875, %r1880;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1886, %r1759, %r1877, %r1889, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1890, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1891, %r1889, %r1890;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1894, %r1886, %r1891;
	// end inline asm
	shr.u32 	%r1899, %r1877, 8;
	// begin inline asm
	lop3.b32 %r1897, %r1748, %r1899, %r1878, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1901, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1902, %r1878, %r1901;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1905, %r1897, %r1902;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1908, %r1759, %r1899, %r1889, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1912, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1913, %r1889, %r1912;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1916, %r1908, %r1913;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1919, %r351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1921, %r1919, %r1883, %r1857;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1925, %r351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1927, %r1925, %r1894, %r1861;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1931, %r351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1933, %r1931, %r1905, %r1865;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1937, %r351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r1937, %r1916, %r1869;
	// end inline asm
	// begin inline asm
	mov.b32 %r1948, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1959, {%rs73, %rs73};
	// end inline asm
	xor.b32  	%r1947, %r2912, -2004318072;
	// begin inline asm
	lop3.b32 %r1945, %r1748, %r1947, %r1948, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1949, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1950, %r1948, %r1949;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1953, %r1945, %r1950;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1956, %r1759, %r1947, %r1959, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1960, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1961, %r1959, %r1960;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1964, %r1956, %r1961;
	// end inline asm
	shr.u32 	%r1969, %r1947, 8;
	// begin inline asm
	lop3.b32 %r1967, %r1748, %r1969, %r1948, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1971, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1972, %r1948, %r1971;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1975, %r1967, %r1972;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1978, %r1759, %r1969, %r1959, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1982, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1983, %r1959, %r1982;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1986, %r1978, %r1983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2012, %r368, %r1953, %r1921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2009, %r368, %r1964, %r1927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2021, %r368, %r1975, %r1933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r368, %r1986, %r1939;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2005, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2007, %r2005, %r2009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2010, %r388, %r2012, %r2007;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2014, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2016, %r2014, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2019, %r388, %r2021, %r2016;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2023, %r391, %r2012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2026, %r388, %r2009, %r2023;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2030, %r391, %r2021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2033, %r388, %r2018, %r2030;
	// end inline asm
	mov.u32 	%r2045, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2037, %r2038}, {%r438, %r444, %r441, %r447}, {%r2010, %r2026}, {%r2045, %r2045};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2047, %r2048}, {%r438, %r444, %r441, %r447}, {%r2019, %r2033}, {%r2045, %r2045};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2057, %r2058}, {%r483, %r489, %r486, %r492}, {%r2037, %r2038}, {%r2045, %r2045};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2067, %r2068}, {%r483, %r489, %r486, %r492}, {%r2047, %r2048}, {%r2045, %r2045};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2077, %r153, %r2057;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2080, %r153, %r2058;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2083, %r153, %r2067;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2086, %r153, %r2068;
	// end inline asm
	mov.u16 	%rs82, -14592;
	// begin inline asm
	mov.b32 %r2089, {%rs82, %rs82};
	// end inline asm
	mov.u16 	%rs84, 18176;
	// begin inline asm
	mov.b32 %r2090, {%rs84, %rs84};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2091, %r2077, %r2089;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2094, %r2091, %r2090;
	// end inline asm
	// begin inline asm
	mov.b32 %r2097, {%rs82, %rs82};
	// end inline asm
	// begin inline asm
	mov.b32 %r2098, {%rs84, %rs84};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2099, %r2080, %r2097;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2102, %r2099, %r2098;
	// end inline asm
	// begin inline asm
	mov.b32 %r2105, {%rs82, %rs82};
	// end inline asm
	// begin inline asm
	mov.b32 %r2106, {%rs84, %rs84};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2107, %r2083, %r2105;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2110, %r2107, %r2106;
	// end inline asm
	// begin inline asm
	mov.b32 %r2113, {%rs82, %rs82};
	// end inline asm
	// begin inline asm
	mov.b32 %r2114, {%rs84, %rs84};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2115, %r2086, %r2113;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2118, %r2115, %r2114;
	// end inline asm
	// begin inline asm
	mov.b32 %r2124, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r2122, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2123, %r2124, %r2122;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2126, %r2094, %r2123;
	// end inline asm
	// begin inline asm
	mov.b32 %r2129, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2130, %r2124, %r2129;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2133, %r2102, %r2130;
	// end inline asm
	// begin inline asm
	mov.b32 %r2136, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2137, %r2124, %r2136;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2140, %r2110, %r2137;
	// end inline asm
	// begin inline asm
	mov.b32 %r2143, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2144, %r2124, %r2143;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2147, %r2118, %r2144;
	// end inline asm
	mov.u32 	%r2153, 25152;
	// begin inline asm
	prmt.b32 %r2150, %r2126, %r2140, %r2153;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2154, %r2133, %r2147, %r2153;
	// end inline asm
	shl.b32 	%r2161, %r2154, 4;
	mov.u32 	%r2159, 252645135;
	// begin inline asm
	lop3.b32 %r2158, %r2159, %r2150, %r2161, 202;
	// end inline asm
	xor.b32  	%r2162, %r2158, -2004318072;
	st.shared.u32 	[%rd151], %r2162;
	add.s64 	%rd540, %rd540, 388;
	cvt.u32.u64 	%r2163, %rd540;
	setp.eq.s32 	%p260, %r2163, 49664;
	mov.u32 	%r2915, %r2911;
	mov.u32 	%r2916, %r2912;
	@%p260 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit33278
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2169, [%rd7];
	ld.shared.u32 	%r2170, [%rd7+128];
	ld.shared.u32 	%r2177, [%rd7+4];
	ld.shared.u32 	%r2178, [%rd7+132];
	ld.shared.u32 	%r2185, [%rd8];
	ld.shared.u32 	%r2186, [%rd8+128];
	ld.shared.u32 	%r2193, [%rd8+4];
	ld.shared.u32 	%r2194, [%rd8+132];
	ld.shared.u32 	%r2201, [%rd9];
	ld.shared.u32 	%r2202, [%rd9+128];
	ld.shared.u32 	%r2209, [%rd9+4];
	ld.shared.u32 	%r2210, [%rd9+132];
	ld.shared.u32 	%r2217, [%rd10];
	ld.shared.u32 	%r2218, [%rd10+128];
	ld.shared.u32 	%r2225, [%rd10+4];
	ld.shared.u32 	%r2226, [%rd10+132];
	ld.shared.u32 	%r2233, [%rd11];
	ld.shared.u32 	%r2234, [%rd11+128];
	ld.shared.u32 	%r2241, [%rd11+4];
	ld.shared.u32 	%r2242, [%rd11+132];
	ld.shared.u32 	%r2249, [%rd12];
	ld.shared.u32 	%r2250, [%rd12+128];
	ld.shared.u32 	%r2257, [%rd12+4];
	ld.shared.u32 	%r2258, [%rd12+132];
	ld.shared.u32 	%r2265, [%rd13];
	ld.shared.u32 	%r2266, [%rd13+128];
	ld.shared.u32 	%r2273, [%rd13+4];
	ld.shared.u32 	%r2274, [%rd13+132];
	ld.shared.u32 	%r2281, [%rd14];
	ld.shared.u32 	%r2282, [%rd14+128];
	ld.shared.u32 	%r2289, [%rd14+4];
	ld.shared.u32 	%r2290, [%rd14+132];
	ld.shared.u32 	%r2297, [%rd15];
	ld.shared.u32 	%r2298, [%rd15+128];
	ld.shared.u32 	%r2305, [%rd15+4];
	ld.shared.u32 	%r2306, [%rd15+132];
	ld.shared.u32 	%r2313, [%rd16];
	ld.shared.u32 	%r2314, [%rd16+128];
	ld.shared.u32 	%r2321, [%rd16+4];
	ld.shared.u32 	%r2322, [%rd16+132];
	ld.shared.u32 	%r2329, [%rd17];
	ld.shared.u32 	%r2330, [%rd17+128];
	ld.shared.u32 	%r2337, [%rd17+4];
	ld.shared.u32 	%r2338, [%rd17+132];
	ld.shared.u32 	%r2345, [%rd18];
	ld.shared.u32 	%r2346, [%rd18+128];
	ld.shared.u32 	%r2353, [%rd18+4];
	ld.shared.u32 	%r2354, [%rd18+132];
	ld.shared.u32 	%r2361, [%rd19];
	ld.shared.u32 	%r2362, [%rd19+128];
	ld.shared.u32 	%r2369, [%rd19+4];
	ld.shared.u32 	%r2370, [%rd19+132];
	ld.shared.u32 	%r2377, [%rd20];
	ld.shared.u32 	%r2378, [%rd20+128];
	ld.shared.u32 	%r2385, [%rd20+4];
	ld.shared.u32 	%r2386, [%rd20+132];
	ld.shared.u32 	%r2393, [%rd21];
	ld.shared.u32 	%r2394, [%rd21+128];
	ld.shared.u32 	%r2401, [%rd21+4];
	ld.shared.u32 	%r2402, [%rd21+132];
	ld.shared.u32 	%r2409, [%rd22];
	ld.shared.u32 	%r2410, [%rd22+128];
	ld.shared.u32 	%r2417, [%rd22+4];
	ld.shared.u32 	%r2418, [%rd22+132];
	ld.shared.u32 	%r2425, [%rd23];
	ld.shared.u32 	%r2426, [%rd23+128];
	ld.shared.u32 	%r2433, [%rd23+4];
	ld.shared.u32 	%r2434, [%rd23+132];
	ld.shared.u32 	%r2441, [%rd24];
	ld.shared.u32 	%r2442, [%rd24+128];
	ld.shared.u32 	%r2449, [%rd24+4];
	ld.shared.u32 	%r2450, [%rd24+132];
	ld.shared.u32 	%r2457, [%rd25];
	ld.shared.u32 	%r2458, [%rd25+128];
	ld.shared.u32 	%r2465, [%rd25+4];
	ld.shared.u32 	%r2466, [%rd25+132];
	ld.shared.u32 	%r2473, [%rd26];
	ld.shared.u32 	%r2474, [%rd26+128];
	ld.shared.u32 	%r2481, [%rd26+4];
	ld.shared.u32 	%r2482, [%rd26+132];
	ld.shared.u32 	%r2489, [%rd27];
	ld.shared.u32 	%r2490, [%rd27+128];
	ld.shared.u32 	%r2497, [%rd27+4];
	ld.shared.u32 	%r2498, [%rd27+132];
	ld.shared.u32 	%r2505, [%rd28];
	ld.shared.u32 	%r2506, [%rd28+128];
	ld.shared.u32 	%r2513, [%rd28+4];
	ld.shared.u32 	%r2514, [%rd28+132];
	ld.shared.u32 	%r2521, [%rd29];
	ld.shared.u32 	%r2522, [%rd29+128];
	ld.shared.u32 	%r2529, [%rd29+4];
	ld.shared.u32 	%r2530, [%rd29+132];
	ld.shared.u32 	%r2537, [%rd30];
	ld.shared.u32 	%r2538, [%rd30+128];
	ld.shared.u32 	%r2545, [%rd30+4];
	ld.shared.u32 	%r2546, [%rd30+132];
	ld.shared.u32 	%r2553, [%rd31];
	ld.shared.u32 	%r2554, [%rd31+128];
	ld.shared.u32 	%r2561, [%rd31+4];
	ld.shared.u32 	%r2562, [%rd31+132];
	ld.shared.u32 	%r2569, [%rd32];
	ld.shared.u32 	%r2570, [%rd32+128];
	ld.shared.u32 	%r2577, [%rd32+4];
	ld.shared.u32 	%r2578, [%rd32+132];
	ld.shared.u32 	%r2585, [%rd33];
	ld.shared.u32 	%r2586, [%rd33+128];
	ld.shared.u32 	%r2593, [%rd33+4];
	ld.shared.u32 	%r2594, [%rd33+132];
	ld.shared.u32 	%r2601, [%rd34];
	ld.shared.u32 	%r2602, [%rd34+128];
	ld.shared.u32 	%r2609, [%rd34+4];
	ld.shared.u32 	%r2610, [%rd34+132];
	ld.shared.u32 	%r2617, [%rd35];
	ld.shared.u32 	%r2618, [%rd35+128];
	ld.shared.u32 	%r2625, [%rd35+4];
	ld.shared.u32 	%r2626, [%rd35+132];
	ld.shared.u32 	%r2633, [%rd36];
	ld.shared.u32 	%r2634, [%rd36+128];
	ld.shared.u32 	%r2641, [%rd36+4];
	ld.shared.u32 	%r2642, [%rd36+132];
	ld.shared.u32 	%r2649, [%rd37];
	ld.shared.u32 	%r2650, [%rd37+128];
	ld.shared.u32 	%r2657, [%rd37+4];
	ld.shared.u32 	%r2658, [%rd37+132];
	ld.shared.u32 	%r2665, [%rd38];
	ld.shared.u32 	%r2666, [%rd38+128];
	ld.shared.u32 	%r2673, [%rd38+4];
	ld.shared.u32 	%r2674, [%rd38+132];
	// begin inline asm
	prmt.b32 %r2164, %r2169, %r2170, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2168, %r2169, %r2170, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2172, %r2177, %r2178, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2176, %r2177, %r2178, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2180, %r2185, %r2186, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2184, %r2185, %r2186, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2188, %r2193, %r2194, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2192, %r2193, %r2194, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2196, %r2201, %r2202, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2200, %r2201, %r2202, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2204, %r2209, %r2210, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2208, %r2209, %r2210, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2212, %r2217, %r2218, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2216, %r2217, %r2218, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2220, %r2225, %r2226, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2224, %r2225, %r2226, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2228, %r2233, %r2234, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2232, %r2233, %r2234, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2236, %r2241, %r2242, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2240, %r2241, %r2242, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2244, %r2249, %r2250, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2248, %r2249, %r2250, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2252, %r2257, %r2258, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2256, %r2257, %r2258, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2260, %r2265, %r2266, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2264, %r2265, %r2266, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2268, %r2273, %r2274, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2272, %r2273, %r2274, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2276, %r2281, %r2282, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2280, %r2281, %r2282, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2284, %r2289, %r2290, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2288, %r2289, %r2290, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2292, %r2297, %r2298, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2296, %r2297, %r2298, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2300, %r2305, %r2306, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2304, %r2305, %r2306, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2308, %r2313, %r2314, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2312, %r2313, %r2314, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2316, %r2321, %r2322, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2320, %r2321, %r2322, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2324, %r2329, %r2330, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2328, %r2329, %r2330, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2332, %r2337, %r2338, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2336, %r2337, %r2338, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2340, %r2345, %r2346, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2344, %r2345, %r2346, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2348, %r2353, %r2354, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2352, %r2353, %r2354, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2356, %r2361, %r2362, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2360, %r2361, %r2362, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2364, %r2369, %r2370, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2368, %r2369, %r2370, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2372, %r2377, %r2378, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2377, %r2378, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2385, %r2386, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2385, %r2386, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2393, %r2394, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2393, %r2394, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2401, %r2402, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2401, %r2402, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2409, %r2410, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2409, %r2410, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2417, %r2418, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2417, %r2418, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2425, %r2426, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2425, %r2426, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2433, %r2434, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2433, %r2434, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2441, %r2442, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2440, %r2441, %r2442, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2449, %r2450, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2449, %r2450, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2452, %r2457, %r2458, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2456, %r2457, %r2458, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2460, %r2465, %r2466, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2464, %r2465, %r2466, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2468, %r2473, %r2474, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2472, %r2473, %r2474, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2476, %r2481, %r2482, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2480, %r2481, %r2482, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2489, %r2490, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2489, %r2490, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2497, %r2498, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2497, %r2498, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2505, %r2506, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2505, %r2506, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2508, %r2513, %r2514, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2512, %r2513, %r2514, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2516, %r2521, %r2522, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2520, %r2521, %r2522, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2524, %r2529, %r2530, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2528, %r2529, %r2530, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2532, %r2537, %r2538, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2536, %r2537, %r2538, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2540, %r2545, %r2546, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2544, %r2545, %r2546, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2548, %r2553, %r2554, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2552, %r2553, %r2554, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2556, %r2561, %r2562, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2560, %r2561, %r2562, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2564, %r2569, %r2570, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2568, %r2569, %r2570, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2572, %r2577, %r2578, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2576, %r2577, %r2578, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2580, %r2585, %r2586, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2584, %r2585, %r2586, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2588, %r2593, %r2594, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2592, %r2593, %r2594, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2596, %r2601, %r2602, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2600, %r2601, %r2602, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2604, %r2609, %r2610, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2608, %r2609, %r2610, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2612, %r2617, %r2618, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2616, %r2617, %r2618, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2620, %r2625, %r2626, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2624, %r2625, %r2626, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2628, %r2633, %r2634, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2632, %r2633, %r2634, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2636, %r2641, %r2642, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2640, %r2641, %r2642, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2644, %r2649, %r2650, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2648, %r2649, %r2650, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2652, %r2657, %r2658, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2656, %r2657, %r2658, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2660, %r2665, %r2666, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2664, %r2665, %r2666, %r1044;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2668, %r2673, %r2674, %r1040;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2672, %r2673, %r2674, %r1044;
	// end inline asm
	selp.b32 	%r2676, %r2168, %r2164, %p163;
	shfl.sync.bfly.b32	%r176, %r2676, 8, 31, -1;
	selp.b32 	%r2677, %r2176, %r2172, %p163;
	shfl.sync.bfly.b32	%r177, %r2677, 8, 31, -1;
	selp.b32 	%r2678, %r2184, %r2180, %p163;
	shfl.sync.bfly.b32	%r2679, %r2678, 8, 31, -1;
	selp.b32 	%r178, %r2180, %r2679, %p163;
	selp.b32 	%r179, %r2679, %r2184, %p163;
	selp.b32 	%r2680, %r2192, %r2188, %p163;
	shfl.sync.bfly.b32	%r2681, %r2680, 8, 31, -1;
	selp.b32 	%r180, %r2188, %r2681, %p163;
	selp.b32 	%r181, %r2681, %r2192, %p163;
	selp.b32 	%r2682, %r2200, %r2196, %p163;
	shfl.sync.bfly.b32	%r2683, %r2682, 8, 31, -1;
	selp.b32 	%r2684, %r2208, %r2204, %p163;
	shfl.sync.bfly.b32	%r2685, %r2684, 8, 31, -1;
	selp.b32 	%r2686, %r2216, %r2212, %p163;
	shfl.sync.bfly.b32	%r2687, %r2686, 8, 31, -1;
	selp.b32 	%r2688, %r2224, %r2220, %p163;
	shfl.sync.bfly.b32	%r2689, %r2688, 8, 31, -1;
	selp.b32 	%r2690, %r2232, %r2228, %p163;
	shfl.sync.bfly.b32	%r2691, %r2690, 8, 31, -1;
	selp.b32 	%r2692, %r2240, %r2236, %p163;
	shfl.sync.bfly.b32	%r2693, %r2692, 8, 31, -1;
	selp.b32 	%r2694, %r2248, %r2244, %p163;
	shfl.sync.bfly.b32	%r2695, %r2694, 8, 31, -1;
	selp.b32 	%r2696, %r2256, %r2252, %p163;
	shfl.sync.bfly.b32	%r2697, %r2696, 8, 31, -1;
	selp.b32 	%r2698, %r2264, %r2260, %p163;
	shfl.sync.bfly.b32	%r2699, %r2698, 8, 31, -1;
	selp.b32 	%r2700, %r2272, %r2268, %p163;
	shfl.sync.bfly.b32	%r2701, %r2700, 8, 31, -1;
	selp.b32 	%r2702, %r2280, %r2276, %p163;
	shfl.sync.bfly.b32	%r2703, %r2702, 8, 31, -1;
	selp.b32 	%r2704, %r2288, %r2284, %p163;
	shfl.sync.bfly.b32	%r2705, %r2704, 8, 31, -1;
	selp.b32 	%r2706, %r2296, %r2292, %p163;
	shfl.sync.bfly.b32	%r2707, %r2706, 8, 31, -1;
	selp.b32 	%r2708, %r2304, %r2300, %p163;
	shfl.sync.bfly.b32	%r2709, %r2708, 8, 31, -1;
	selp.b32 	%r2710, %r2312, %r2308, %p163;
	shfl.sync.bfly.b32	%r2711, %r2710, 8, 31, -1;
	selp.b32 	%r2712, %r2320, %r2316, %p163;
	shfl.sync.bfly.b32	%r2713, %r2712, 8, 31, -1;
	selp.b32 	%r2714, %r2328, %r2324, %p163;
	shfl.sync.bfly.b32	%r2715, %r2714, 8, 31, -1;
	selp.b32 	%r2716, %r2336, %r2332, %p163;
	shfl.sync.bfly.b32	%r2717, %r2716, 8, 31, -1;
	selp.b32 	%r2718, %r2344, %r2340, %p163;
	shfl.sync.bfly.b32	%r2719, %r2718, 8, 31, -1;
	selp.b32 	%r2720, %r2352, %r2348, %p163;
	shfl.sync.bfly.b32	%r2721, %r2720, 8, 31, -1;
	selp.b32 	%r2722, %r2360, %r2356, %p163;
	shfl.sync.bfly.b32	%r2723, %r2722, 8, 31, -1;
	selp.b32 	%r2724, %r2368, %r2364, %p163;
	shfl.sync.bfly.b32	%r2725, %r2724, 8, 31, -1;
	selp.b32 	%r2726, %r2376, %r2372, %p163;
	shfl.sync.bfly.b32	%r2727, %r2726, 8, 31, -1;
	selp.b32 	%r2728, %r2384, %r2380, %p163;
	shfl.sync.bfly.b32	%r2729, %r2728, 8, 31, -1;
	selp.b32 	%r2730, %r2392, %r2388, %p163;
	shfl.sync.bfly.b32	%r2731, %r2730, 8, 31, -1;
	selp.b32 	%r2732, %r2400, %r2396, %p163;
	shfl.sync.bfly.b32	%r2733, %r2732, 8, 31, -1;
	selp.b32 	%r2734, %r2408, %r2404, %p163;
	shfl.sync.bfly.b32	%r2735, %r2734, 8, 31, -1;
	selp.b32 	%r2736, %r2416, %r2412, %p163;
	shfl.sync.bfly.b32	%r2737, %r2736, 8, 31, -1;
	selp.b32 	%r2738, %r2424, %r2420, %p163;
	shfl.sync.bfly.b32	%r2739, %r2738, 8, 31, -1;
	selp.b32 	%r2740, %r2432, %r2428, %p163;
	shfl.sync.bfly.b32	%r2741, %r2740, 8, 31, -1;
	selp.b32 	%r2742, %r2440, %r2436, %p163;
	shfl.sync.bfly.b32	%r2743, %r2742, 8, 31, -1;
	selp.b32 	%r2744, %r2448, %r2444, %p163;
	shfl.sync.bfly.b32	%r2745, %r2744, 8, 31, -1;
	selp.b32 	%r2746, %r2456, %r2452, %p163;
	shfl.sync.bfly.b32	%r2747, %r2746, 8, 31, -1;
	selp.b32 	%r2748, %r2464, %r2460, %p163;
	shfl.sync.bfly.b32	%r2749, %r2748, 8, 31, -1;
	selp.b32 	%r2750, %r2472, %r2468, %p163;
	shfl.sync.bfly.b32	%r2751, %r2750, 8, 31, -1;
	selp.b32 	%r2752, %r2480, %r2476, %p163;
	shfl.sync.bfly.b32	%r2753, %r2752, 8, 31, -1;
	selp.b32 	%r2754, %r2488, %r2484, %p163;
	shfl.sync.bfly.b32	%r2755, %r2754, 8, 31, -1;
	selp.b32 	%r2756, %r2496, %r2492, %p163;
	shfl.sync.bfly.b32	%r2757, %r2756, 8, 31, -1;
	selp.b32 	%r2758, %r2504, %r2500, %p163;
	shfl.sync.bfly.b32	%r2759, %r2758, 8, 31, -1;
	selp.b32 	%r2760, %r2512, %r2508, %p163;
	shfl.sync.bfly.b32	%r2761, %r2760, 8, 31, -1;
	selp.b32 	%r2762, %r2520, %r2516, %p163;
	shfl.sync.bfly.b32	%r2763, %r2762, 8, 31, -1;
	selp.b32 	%r2764, %r2528, %r2524, %p163;
	shfl.sync.bfly.b32	%r2765, %r2764, 8, 31, -1;
	selp.b32 	%r2766, %r2536, %r2532, %p163;
	shfl.sync.bfly.b32	%r2767, %r2766, 8, 31, -1;
	selp.b32 	%r2768, %r2544, %r2540, %p163;
	shfl.sync.bfly.b32	%r2769, %r2768, 8, 31, -1;
	selp.b32 	%r2770, %r2552, %r2548, %p163;
	shfl.sync.bfly.b32	%r2771, %r2770, 8, 31, -1;
	selp.b32 	%r2772, %r2560, %r2556, %p163;
	shfl.sync.bfly.b32	%r2773, %r2772, 8, 31, -1;
	selp.b32 	%r2774, %r2568, %r2564, %p163;
	shfl.sync.bfly.b32	%r2775, %r2774, 8, 31, -1;
	selp.b32 	%r2776, %r2576, %r2572, %p163;
	shfl.sync.bfly.b32	%r2777, %r2776, 8, 31, -1;
	selp.b32 	%r2778, %r2584, %r2580, %p163;
	shfl.sync.bfly.b32	%r2779, %r2778, 8, 31, -1;
	selp.b32 	%r2780, %r2592, %r2588, %p163;
	shfl.sync.bfly.b32	%r2781, %r2780, 8, 31, -1;
	selp.b32 	%r2782, %r2600, %r2596, %p163;
	shfl.sync.bfly.b32	%r2783, %r2782, 8, 31, -1;
	selp.b32 	%r2784, %r2608, %r2604, %p163;
	shfl.sync.bfly.b32	%r2785, %r2784, 8, 31, -1;
	selp.b32 	%r2786, %r2616, %r2612, %p163;
	shfl.sync.bfly.b32	%r2787, %r2786, 8, 31, -1;
	selp.b32 	%r2788, %r2624, %r2620, %p163;
	shfl.sync.bfly.b32	%r2789, %r2788, 8, 31, -1;
	selp.b32 	%r2790, %r2632, %r2628, %p163;
	shfl.sync.bfly.b32	%r2791, %r2790, 8, 31, -1;
	selp.b32 	%r2792, %r2640, %r2636, %p163;
	shfl.sync.bfly.b32	%r2793, %r2792, 8, 31, -1;
	selp.b32 	%r2794, %r2648, %r2644, %p163;
	shfl.sync.bfly.b32	%r2795, %r2794, 8, 31, -1;
	selp.b32 	%r2796, %r2656, %r2652, %p163;
	shfl.sync.bfly.b32	%r2797, %r2796, 8, 31, -1;
	selp.b32 	%r2798, %r2664, %r2660, %p163;
	shfl.sync.bfly.b32	%r2799, %r2798, 8, 31, -1;
	selp.b32 	%r2800, %r2672, %r2668, %p163;
	shfl.sync.bfly.b32	%r2801, %r2800, 8, 31, -1;
	@%p261 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_69;
$L__BB0_68:                             // %pass29506
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r2802, %r177, %r2176, %p163;
	selp.b32 	%r2803, %r2172, %r177, %p163;
	selp.b32 	%r2804, %r176, %r2168, %p163;
	selp.b32 	%r2805, %r2164, %r176, %p163;
	shl.b32 	%r2806, %r117, 12;
	and.b32  	%r2807, %r2806, 133193728;
	or.b32  	%r2808, %r2807, %r112;
	cvt.u64.u32 	%rd152, %r2808;
	add.s64 	%rd153, %rd152, %rd5;
	shr.u64 	%rd154, %rd153, 37;
	add.s64 	%rd155, %rd153, %rd154;
	shr.s64 	%rd156, %rd155, 27;
	setp.lt.s64 	%p264, %rd153, 0;
	and.b64  	%rd157, %rd155, -134217728;
	setp.ne.s64 	%p265, %rd157, %rd153;
	and.pred  	%p266, %p264, %p265;
	selp.u64 	%rd158, 1, 0, %p266;
	sub.s64 	%rd159, %rd158, %rd156;
	shl.b64 	%rd160, %rd159, 27;
	add.s64 	%rd161, %rd160, %rd153;
	shl.b64 	%rd162, %rd161, 2;
	add.s64 	%rd163, %rd3, %rd162;
	st.global.v4.u32 	[%rd163], {%r2805, %r2803, %r2804, %r2802};
$L__BB0_69:                             // %pass29616
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r186, %r2212, %r2687, %p163;
	selp.b32 	%r187, %r2687, %r2216, %p163;
	selp.b32 	%r188, %r2220, %r2689, %p163;
	selp.b32 	%r189, %r2689, %r2224, %p163;
	shl.b32 	%r2809, %r118, 12;
	and.b32  	%r2810, %r2809, 133226496;
	or.b32  	%r2811, %r2810, %r112;
	cvt.u64.u32 	%rd164, %r2811;
	add.s64 	%rd165, %rd164, %rd5;
	shr.u64 	%rd166, %rd165, 37;
	add.s64 	%rd167, %rd165, %rd166;
	shr.s64 	%rd168, %rd167, 27;
	setp.lt.s64 	%p268, %rd165, 0;
	and.b64  	%rd169, %rd167, -134217728;
	setp.ne.s64 	%p269, %rd169, %rd165;
	and.pred  	%p270, %p268, %p269;
	selp.u64 	%rd170, 1, 0, %p270;
	sub.s64 	%rd171, %rd170, %rd168;
	shl.b64 	%rd172, %rd171, 27;
	add.s64 	%rd173, %rd172, %rd165;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd175, %rd3, %rd174;
	st.global.v4.u32 	[%rd175], {%r178, %r180, %r179, %r181};
	@%p267 bra 	$L__BB0_71;
// %bb.70:                              // %pass29726
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r182, %r2196, %r2683, %p163;
	selp.b32 	%r183, %r2683, %r2200, %p163;
	selp.b32 	%r184, %r2204, %r2685, %p163;
	selp.b32 	%r185, %r2685, %r2208, %p163;
	shl.b32 	%r2812, %r119, 12;
	and.b32  	%r2813, %r2812, 133259264;
	or.b32  	%r2814, %r2813, %r112;
	cvt.u64.u32 	%rd176, %r2814;
	add.s64 	%rd177, %rd176, %rd5;
	shr.u64 	%rd178, %rd177, 37;
	add.s64 	%rd179, %rd177, %rd178;
	shr.s64 	%rd180, %rd179, 27;
	setp.lt.s64 	%p271, %rd177, 0;
	and.b64  	%rd181, %rd179, -134217728;
	setp.ne.s64 	%p272, %rd181, %rd177;
	and.pred  	%p273, %p271, %p272;
	selp.u64 	%rd182, 1, 0, %p273;
	sub.s64 	%rd183, %rd182, %rd180;
	shl.b64 	%rd184, %rd183, 27;
	add.s64 	%rd185, %rd184, %rd177;
	shl.b64 	%rd186, %rd185, 2;
	add.s64 	%rd187, %rd3, %rd186;
	st.global.v4.u32 	[%rd187], {%r182, %r184, %r183, %r185};
$L__BB0_71:                             // %pass29836
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r194, %r2244, %r2695, %p163;
	selp.b32 	%r195, %r2695, %r2248, %p163;
	selp.b32 	%r196, %r2252, %r2697, %p163;
	selp.b32 	%r197, %r2697, %r2256, %p163;
	shl.b32 	%r2815, %r120, 12;
	and.b32  	%r2816, %r2815, 133292032;
	or.b32  	%r2817, %r2816, %r112;
	cvt.u64.u32 	%rd188, %r2817;
	add.s64 	%rd189, %rd188, %rd5;
	shr.u64 	%rd190, %rd189, 37;
	add.s64 	%rd191, %rd189, %rd190;
	shr.s64 	%rd192, %rd191, 27;
	setp.lt.s64 	%p275, %rd189, 0;
	and.b64  	%rd193, %rd191, -134217728;
	setp.ne.s64 	%p276, %rd193, %rd189;
	and.pred  	%p277, %p275, %p276;
	selp.u64 	%rd194, 1, 0, %p277;
	sub.s64 	%rd195, %rd194, %rd192;
	shl.b64 	%rd196, %rd195, 27;
	add.s64 	%rd197, %rd196, %rd189;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd3, %rd198;
	st.global.v4.u32 	[%rd199], {%r186, %r188, %r187, %r189};
	@%p267 bra 	$L__BB0_73;
// %bb.72:                              // %pass29946
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r190, %r2228, %r2691, %p163;
	selp.b32 	%r191, %r2691, %r2232, %p163;
	selp.b32 	%r192, %r2236, %r2693, %p163;
	selp.b32 	%r193, %r2693, %r2240, %p163;
	shl.b32 	%r2818, %r121, 12;
	and.b32  	%r2819, %r2818, 133324800;
	or.b32  	%r2820, %r2819, %r112;
	cvt.u64.u32 	%rd200, %r2820;
	add.s64 	%rd201, %rd200, %rd5;
	shr.u64 	%rd202, %rd201, 37;
	add.s64 	%rd203, %rd201, %rd202;
	shr.s64 	%rd204, %rd203, 27;
	setp.lt.s64 	%p278, %rd201, 0;
	and.b64  	%rd205, %rd203, -134217728;
	setp.ne.s64 	%p279, %rd205, %rd201;
	and.pred  	%p280, %p278, %p279;
	selp.u64 	%rd206, 1, 0, %p280;
	sub.s64 	%rd207, %rd206, %rd204;
	shl.b64 	%rd208, %rd207, 27;
	add.s64 	%rd209, %rd208, %rd201;
	shl.b64 	%rd210, %rd209, 2;
	add.s64 	%rd211, %rd3, %rd210;
	st.global.v4.u32 	[%rd211], {%r190, %r192, %r191, %r193};
$L__BB0_73:                             // %pass30056
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r202, %r2276, %r2703, %p163;
	selp.b32 	%r203, %r2703, %r2280, %p163;
	selp.b32 	%r204, %r2284, %r2705, %p163;
	selp.b32 	%r205, %r2705, %r2288, %p163;
	shl.b32 	%r2821, %r122, 12;
	and.b32  	%r2822, %r2821, 133357568;
	or.b32  	%r2823, %r2822, %r112;
	cvt.u64.u32 	%rd212, %r2823;
	add.s64 	%rd213, %rd212, %rd5;
	shr.u64 	%rd214, %rd213, 37;
	add.s64 	%rd215, %rd213, %rd214;
	shr.s64 	%rd216, %rd215, 27;
	setp.lt.s64 	%p282, %rd213, 0;
	and.b64  	%rd217, %rd215, -134217728;
	setp.ne.s64 	%p283, %rd217, %rd213;
	and.pred  	%p284, %p282, %p283;
	selp.u64 	%rd218, 1, 0, %p284;
	sub.s64 	%rd219, %rd218, %rd216;
	shl.b64 	%rd220, %rd219, 27;
	add.s64 	%rd221, %rd220, %rd213;
	shl.b64 	%rd222, %rd221, 2;
	add.s64 	%rd223, %rd3, %rd222;
	st.global.v4.u32 	[%rd223], {%r194, %r196, %r195, %r197};
	@%p267 bra 	$L__BB0_75;
// %bb.74:                              // %pass30166
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r198, %r2260, %r2699, %p163;
	selp.b32 	%r199, %r2699, %r2264, %p163;
	selp.b32 	%r200, %r2268, %r2701, %p163;
	selp.b32 	%r201, %r2701, %r2272, %p163;
	shl.b32 	%r2824, %r123, 12;
	and.b32  	%r2825, %r2824, 133390336;
	or.b32  	%r2826, %r2825, %r112;
	cvt.u64.u32 	%rd224, %r2826;
	add.s64 	%rd225, %rd224, %rd5;
	shr.u64 	%rd226, %rd225, 37;
	add.s64 	%rd227, %rd225, %rd226;
	shr.s64 	%rd228, %rd227, 27;
	setp.lt.s64 	%p285, %rd225, 0;
	and.b64  	%rd229, %rd227, -134217728;
	setp.ne.s64 	%p286, %rd229, %rd225;
	and.pred  	%p287, %p285, %p286;
	selp.u64 	%rd230, 1, 0, %p287;
	sub.s64 	%rd231, %rd230, %rd228;
	shl.b64 	%rd232, %rd231, 27;
	add.s64 	%rd233, %rd232, %rd225;
	shl.b64 	%rd234, %rd233, 2;
	add.s64 	%rd235, %rd3, %rd234;
	st.global.v4.u32 	[%rd235], {%r198, %r200, %r199, %r201};
$L__BB0_75:                             // %pass30276
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r210, %r2308, %r2711, %p163;
	selp.b32 	%r211, %r2711, %r2312, %p163;
	selp.b32 	%r212, %r2316, %r2713, %p163;
	selp.b32 	%r213, %r2713, %r2320, %p163;
	shl.b32 	%r2827, %r124, 12;
	and.b32  	%r2828, %r2827, 133423104;
	or.b32  	%r2829, %r2828, %r112;
	cvt.u64.u32 	%rd236, %r2829;
	add.s64 	%rd237, %rd236, %rd5;
	shr.u64 	%rd238, %rd237, 37;
	add.s64 	%rd239, %rd237, %rd238;
	shr.s64 	%rd240, %rd239, 27;
	setp.lt.s64 	%p289, %rd237, 0;
	and.b64  	%rd241, %rd239, -134217728;
	setp.ne.s64 	%p290, %rd241, %rd237;
	and.pred  	%p291, %p289, %p290;
	selp.u64 	%rd242, 1, 0, %p291;
	sub.s64 	%rd243, %rd242, %rd240;
	shl.b64 	%rd244, %rd243, 27;
	add.s64 	%rd245, %rd244, %rd237;
	shl.b64 	%rd246, %rd245, 2;
	add.s64 	%rd247, %rd3, %rd246;
	st.global.v4.u32 	[%rd247], {%r202, %r204, %r203, %r205};
	@%p267 bra 	$L__BB0_77;
// %bb.76:                              // %pass30386
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r206, %r2292, %r2707, %p163;
	selp.b32 	%r207, %r2707, %r2296, %p163;
	selp.b32 	%r208, %r2300, %r2709, %p163;
	selp.b32 	%r209, %r2709, %r2304, %p163;
	shl.b32 	%r2830, %r125, 12;
	and.b32  	%r2831, %r2830, 133455872;
	or.b32  	%r2832, %r2831, %r112;
	cvt.u64.u32 	%rd248, %r2832;
	add.s64 	%rd249, %rd248, %rd5;
	shr.u64 	%rd250, %rd249, 37;
	add.s64 	%rd251, %rd249, %rd250;
	shr.s64 	%rd252, %rd251, 27;
	setp.lt.s64 	%p292, %rd249, 0;
	and.b64  	%rd253, %rd251, -134217728;
	setp.ne.s64 	%p293, %rd253, %rd249;
	and.pred  	%p294, %p292, %p293;
	selp.u64 	%rd254, 1, 0, %p294;
	sub.s64 	%rd255, %rd254, %rd252;
	shl.b64 	%rd256, %rd255, 27;
	add.s64 	%rd257, %rd256, %rd249;
	shl.b64 	%rd258, %rd257, 2;
	add.s64 	%rd259, %rd3, %rd258;
	st.global.v4.u32 	[%rd259], {%r206, %r208, %r207, %r209};
$L__BB0_77:                             // %pass30496
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r218, %r2340, %r2719, %p163;
	selp.b32 	%r219, %r2719, %r2344, %p163;
	selp.b32 	%r220, %r2348, %r2721, %p163;
	selp.b32 	%r221, %r2721, %r2352, %p163;
	shl.b32 	%r2833, %r126, 12;
	and.b32  	%r2834, %r2833, 133488640;
	or.b32  	%r2835, %r2834, %r112;
	cvt.u64.u32 	%rd260, %r2835;
	add.s64 	%rd261, %rd260, %rd5;
	shr.u64 	%rd262, %rd261, 37;
	add.s64 	%rd263, %rd261, %rd262;
	shr.s64 	%rd264, %rd263, 27;
	setp.lt.s64 	%p296, %rd261, 0;
	and.b64  	%rd265, %rd263, -134217728;
	setp.ne.s64 	%p297, %rd265, %rd261;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd266, 1, 0, %p298;
	sub.s64 	%rd267, %rd266, %rd264;
	shl.b64 	%rd268, %rd267, 27;
	add.s64 	%rd269, %rd268, %rd261;
	shl.b64 	%rd270, %rd269, 2;
	add.s64 	%rd271, %rd3, %rd270;
	st.global.v4.u32 	[%rd271], {%r210, %r212, %r211, %r213};
	@%p267 bra 	$L__BB0_79;
// %bb.78:                              // %pass30606
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r214, %r2324, %r2715, %p163;
	selp.b32 	%r215, %r2715, %r2328, %p163;
	selp.b32 	%r216, %r2332, %r2717, %p163;
	selp.b32 	%r217, %r2717, %r2336, %p163;
	shl.b32 	%r2836, %r127, 12;
	and.b32  	%r2837, %r2836, 133521408;
	or.b32  	%r2838, %r2837, %r112;
	cvt.u64.u32 	%rd272, %r2838;
	add.s64 	%rd273, %rd272, %rd5;
	shr.u64 	%rd274, %rd273, 37;
	add.s64 	%rd275, %rd273, %rd274;
	shr.s64 	%rd276, %rd275, 27;
	setp.lt.s64 	%p299, %rd273, 0;
	and.b64  	%rd277, %rd275, -134217728;
	setp.ne.s64 	%p300, %rd277, %rd273;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd278, 1, 0, %p301;
	sub.s64 	%rd279, %rd278, %rd276;
	shl.b64 	%rd280, %rd279, 27;
	add.s64 	%rd281, %rd280, %rd273;
	shl.b64 	%rd282, %rd281, 2;
	add.s64 	%rd283, %rd3, %rd282;
	st.global.v4.u32 	[%rd283], {%r214, %r216, %r215, %r217};
$L__BB0_79:                             // %pass30716
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r226, %r2372, %r2727, %p163;
	selp.b32 	%r227, %r2727, %r2376, %p163;
	selp.b32 	%r228, %r2380, %r2729, %p163;
	selp.b32 	%r229, %r2729, %r2384, %p163;
	shl.b32 	%r2839, %r128, 12;
	and.b32  	%r2840, %r2839, 133554176;
	or.b32  	%r2841, %r2840, %r112;
	cvt.u64.u32 	%rd284, %r2841;
	add.s64 	%rd285, %rd284, %rd5;
	shr.u64 	%rd286, %rd285, 37;
	add.s64 	%rd287, %rd285, %rd286;
	shr.s64 	%rd288, %rd287, 27;
	setp.lt.s64 	%p303, %rd285, 0;
	and.b64  	%rd289, %rd287, -134217728;
	setp.ne.s64 	%p304, %rd289, %rd285;
	and.pred  	%p305, %p303, %p304;
	selp.u64 	%rd290, 1, 0, %p305;
	sub.s64 	%rd291, %rd290, %rd288;
	shl.b64 	%rd292, %rd291, 27;
	add.s64 	%rd293, %rd292, %rd285;
	shl.b64 	%rd294, %rd293, 2;
	add.s64 	%rd295, %rd3, %rd294;
	st.global.v4.u32 	[%rd295], {%r218, %r220, %r219, %r221};
	@%p267 bra 	$L__BB0_81;
// %bb.80:                              // %pass30826
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r222, %r2356, %r2723, %p163;
	selp.b32 	%r223, %r2723, %r2360, %p163;
	selp.b32 	%r224, %r2364, %r2725, %p163;
	selp.b32 	%r225, %r2725, %r2368, %p163;
	shl.b32 	%r2842, %r129, 12;
	and.b32  	%r2843, %r2842, 133586944;
	or.b32  	%r2844, %r2843, %r112;
	cvt.u64.u32 	%rd296, %r2844;
	add.s64 	%rd297, %rd296, %rd5;
	shr.u64 	%rd298, %rd297, 37;
	add.s64 	%rd299, %rd297, %rd298;
	shr.s64 	%rd300, %rd299, 27;
	setp.lt.s64 	%p306, %rd297, 0;
	and.b64  	%rd301, %rd299, -134217728;
	setp.ne.s64 	%p307, %rd301, %rd297;
	and.pred  	%p308, %p306, %p307;
	selp.u64 	%rd302, 1, 0, %p308;
	sub.s64 	%rd303, %rd302, %rd300;
	shl.b64 	%rd304, %rd303, 27;
	add.s64 	%rd305, %rd304, %rd297;
	shl.b64 	%rd306, %rd305, 2;
	add.s64 	%rd307, %rd3, %rd306;
	st.global.v4.u32 	[%rd307], {%r222, %r224, %r223, %r225};
$L__BB0_81:                             // %pass30936
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r234, %r2404, %r2735, %p163;
	selp.b32 	%r235, %r2735, %r2408, %p163;
	selp.b32 	%r236, %r2412, %r2737, %p163;
	selp.b32 	%r237, %r2737, %r2416, %p163;
	shl.b32 	%r2845, %r130, 12;
	and.b32  	%r2846, %r2845, 133619712;
	or.b32  	%r2847, %r2846, %r112;
	cvt.u64.u32 	%rd308, %r2847;
	add.s64 	%rd309, %rd308, %rd5;
	shr.u64 	%rd310, %rd309, 37;
	add.s64 	%rd311, %rd309, %rd310;
	shr.s64 	%rd312, %rd311, 27;
	setp.lt.s64 	%p310, %rd309, 0;
	and.b64  	%rd313, %rd311, -134217728;
	setp.ne.s64 	%p311, %rd313, %rd309;
	and.pred  	%p312, %p310, %p311;
	selp.u64 	%rd314, 1, 0, %p312;
	sub.s64 	%rd315, %rd314, %rd312;
	shl.b64 	%rd316, %rd315, 27;
	add.s64 	%rd317, %rd316, %rd309;
	shl.b64 	%rd318, %rd317, 2;
	add.s64 	%rd319, %rd3, %rd318;
	st.global.v4.u32 	[%rd319], {%r226, %r228, %r227, %r229};
	@%p267 bra 	$L__BB0_83;
// %bb.82:                              // %pass31046
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r230, %r2388, %r2731, %p163;
	selp.b32 	%r231, %r2731, %r2392, %p163;
	selp.b32 	%r232, %r2396, %r2733, %p163;
	selp.b32 	%r233, %r2733, %r2400, %p163;
	shl.b32 	%r2848, %r131, 12;
	and.b32  	%r2849, %r2848, 133652480;
	or.b32  	%r2850, %r2849, %r112;
	cvt.u64.u32 	%rd320, %r2850;
	add.s64 	%rd321, %rd320, %rd5;
	shr.u64 	%rd322, %rd321, 37;
	add.s64 	%rd323, %rd321, %rd322;
	shr.s64 	%rd324, %rd323, 27;
	setp.lt.s64 	%p313, %rd321, 0;
	and.b64  	%rd325, %rd323, -134217728;
	setp.ne.s64 	%p314, %rd325, %rd321;
	and.pred  	%p315, %p313, %p314;
	selp.u64 	%rd326, 1, 0, %p315;
	sub.s64 	%rd327, %rd326, %rd324;
	shl.b64 	%rd328, %rd327, 27;
	add.s64 	%rd329, %rd328, %rd321;
	shl.b64 	%rd330, %rd329, 2;
	add.s64 	%rd331, %rd3, %rd330;
	st.global.v4.u32 	[%rd331], {%r230, %r232, %r231, %r233};
$L__BB0_83:                             // %pass31156
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r242, %r2436, %r2743, %p163;
	selp.b32 	%r243, %r2743, %r2440, %p163;
	selp.b32 	%r244, %r2444, %r2745, %p163;
	selp.b32 	%r245, %r2745, %r2448, %p163;
	shl.b32 	%r2851, %r132, 12;
	and.b32  	%r2852, %r2851, 133685248;
	or.b32  	%r2853, %r2852, %r112;
	cvt.u64.u32 	%rd332, %r2853;
	add.s64 	%rd333, %rd332, %rd5;
	shr.u64 	%rd334, %rd333, 37;
	add.s64 	%rd335, %rd333, %rd334;
	shr.s64 	%rd336, %rd335, 27;
	setp.lt.s64 	%p317, %rd333, 0;
	and.b64  	%rd337, %rd335, -134217728;
	setp.ne.s64 	%p318, %rd337, %rd333;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd338, 1, 0, %p319;
	sub.s64 	%rd339, %rd338, %rd336;
	shl.b64 	%rd340, %rd339, 27;
	add.s64 	%rd341, %rd340, %rd333;
	shl.b64 	%rd342, %rd341, 2;
	add.s64 	%rd343, %rd3, %rd342;
	st.global.v4.u32 	[%rd343], {%r234, %r236, %r235, %r237};
	@%p267 bra 	$L__BB0_85;
// %bb.84:                              // %pass31266
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r238, %r2420, %r2739, %p163;
	selp.b32 	%r239, %r2739, %r2424, %p163;
	selp.b32 	%r240, %r2428, %r2741, %p163;
	selp.b32 	%r241, %r2741, %r2432, %p163;
	shl.b32 	%r2854, %r133, 12;
	and.b32  	%r2855, %r2854, 133718016;
	or.b32  	%r2856, %r2855, %r112;
	cvt.u64.u32 	%rd344, %r2856;
	add.s64 	%rd345, %rd344, %rd5;
	shr.u64 	%rd346, %rd345, 37;
	add.s64 	%rd347, %rd345, %rd346;
	shr.s64 	%rd348, %rd347, 27;
	setp.lt.s64 	%p320, %rd345, 0;
	and.b64  	%rd349, %rd347, -134217728;
	setp.ne.s64 	%p321, %rd349, %rd345;
	and.pred  	%p322, %p320, %p321;
	selp.u64 	%rd350, 1, 0, %p322;
	sub.s64 	%rd351, %rd350, %rd348;
	shl.b64 	%rd352, %rd351, 27;
	add.s64 	%rd353, %rd352, %rd345;
	shl.b64 	%rd354, %rd353, 2;
	add.s64 	%rd355, %rd3, %rd354;
	st.global.v4.u32 	[%rd355], {%r238, %r240, %r239, %r241};
$L__BB0_85:                             // %pass31376
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r250, %r2468, %r2751, %p163;
	selp.b32 	%r251, %r2751, %r2472, %p163;
	selp.b32 	%r252, %r2476, %r2753, %p163;
	selp.b32 	%r253, %r2753, %r2480, %p163;
	shl.b32 	%r2857, %r134, 12;
	and.b32  	%r2858, %r2857, 133750784;
	or.b32  	%r2859, %r2858, %r112;
	cvt.u64.u32 	%rd356, %r2859;
	add.s64 	%rd357, %rd356, %rd5;
	shr.u64 	%rd358, %rd357, 37;
	add.s64 	%rd359, %rd357, %rd358;
	shr.s64 	%rd360, %rd359, 27;
	setp.lt.s64 	%p324, %rd357, 0;
	and.b64  	%rd361, %rd359, -134217728;
	setp.ne.s64 	%p325, %rd361, %rd357;
	and.pred  	%p326, %p324, %p325;
	selp.u64 	%rd362, 1, 0, %p326;
	sub.s64 	%rd363, %rd362, %rd360;
	shl.b64 	%rd364, %rd363, 27;
	add.s64 	%rd365, %rd364, %rd357;
	shl.b64 	%rd366, %rd365, 2;
	add.s64 	%rd367, %rd3, %rd366;
	st.global.v4.u32 	[%rd367], {%r242, %r244, %r243, %r245};
	@%p267 bra 	$L__BB0_87;
// %bb.86:                              // %pass31486
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r246, %r2452, %r2747, %p163;
	selp.b32 	%r247, %r2747, %r2456, %p163;
	selp.b32 	%r248, %r2460, %r2749, %p163;
	selp.b32 	%r249, %r2749, %r2464, %p163;
	shl.b32 	%r2860, %r135, 12;
	and.b32  	%r2861, %r2860, 133783552;
	or.b32  	%r2862, %r2861, %r112;
	cvt.u64.u32 	%rd368, %r2862;
	add.s64 	%rd369, %rd368, %rd5;
	shr.u64 	%rd370, %rd369, 37;
	add.s64 	%rd371, %rd369, %rd370;
	shr.s64 	%rd372, %rd371, 27;
	setp.lt.s64 	%p327, %rd369, 0;
	and.b64  	%rd373, %rd371, -134217728;
	setp.ne.s64 	%p328, %rd373, %rd369;
	and.pred  	%p329, %p327, %p328;
	selp.u64 	%rd374, 1, 0, %p329;
	sub.s64 	%rd375, %rd374, %rd372;
	shl.b64 	%rd376, %rd375, 27;
	add.s64 	%rd377, %rd376, %rd369;
	shl.b64 	%rd378, %rd377, 2;
	add.s64 	%rd379, %rd3, %rd378;
	st.global.v4.u32 	[%rd379], {%r246, %r248, %r247, %r249};
$L__BB0_87:                             // %pass31596
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r258, %r2500, %r2759, %p163;
	selp.b32 	%r259, %r2759, %r2504, %p163;
	selp.b32 	%r260, %r2508, %r2761, %p163;
	selp.b32 	%r261, %r2761, %r2512, %p163;
	shl.b32 	%r2863, %r136, 12;
	and.b32  	%r2864, %r2863, 133816320;
	or.b32  	%r2865, %r2864, %r112;
	cvt.u64.u32 	%rd380, %r2865;
	add.s64 	%rd381, %rd380, %rd5;
	shr.u64 	%rd382, %rd381, 37;
	add.s64 	%rd383, %rd381, %rd382;
	shr.s64 	%rd384, %rd383, 27;
	setp.lt.s64 	%p331, %rd381, 0;
	and.b64  	%rd385, %rd383, -134217728;
	setp.ne.s64 	%p332, %rd385, %rd381;
	and.pred  	%p333, %p331, %p332;
	selp.u64 	%rd386, 1, 0, %p333;
	sub.s64 	%rd387, %rd386, %rd384;
	shl.b64 	%rd388, %rd387, 27;
	add.s64 	%rd389, %rd388, %rd381;
	shl.b64 	%rd390, %rd389, 2;
	add.s64 	%rd391, %rd3, %rd390;
	st.global.v4.u32 	[%rd391], {%r250, %r252, %r251, %r253};
	@%p267 bra 	$L__BB0_89;
// %bb.88:                              // %pass31706
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r254, %r2484, %r2755, %p163;
	selp.b32 	%r255, %r2755, %r2488, %p163;
	selp.b32 	%r256, %r2492, %r2757, %p163;
	selp.b32 	%r257, %r2757, %r2496, %p163;
	shl.b32 	%r2866, %r137, 12;
	and.b32  	%r2867, %r2866, 133849088;
	or.b32  	%r2868, %r2867, %r112;
	cvt.u64.u32 	%rd392, %r2868;
	add.s64 	%rd393, %rd392, %rd5;
	shr.u64 	%rd394, %rd393, 37;
	add.s64 	%rd395, %rd393, %rd394;
	shr.s64 	%rd396, %rd395, 27;
	setp.lt.s64 	%p334, %rd393, 0;
	and.b64  	%rd397, %rd395, -134217728;
	setp.ne.s64 	%p335, %rd397, %rd393;
	and.pred  	%p336, %p334, %p335;
	selp.u64 	%rd398, 1, 0, %p336;
	sub.s64 	%rd399, %rd398, %rd396;
	shl.b64 	%rd400, %rd399, 27;
	add.s64 	%rd401, %rd400, %rd393;
	shl.b64 	%rd402, %rd401, 2;
	add.s64 	%rd403, %rd3, %rd402;
	st.global.v4.u32 	[%rd403], {%r254, %r256, %r255, %r257};
$L__BB0_89:                             // %pass31816
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r266, %r2532, %r2767, %p163;
	selp.b32 	%r267, %r2767, %r2536, %p163;
	selp.b32 	%r268, %r2540, %r2769, %p163;
	selp.b32 	%r269, %r2769, %r2544, %p163;
	shl.b32 	%r2869, %r138, 12;
	and.b32  	%r2870, %r2869, 133881856;
	or.b32  	%r2871, %r2870, %r112;
	cvt.u64.u32 	%rd404, %r2871;
	add.s64 	%rd405, %rd404, %rd5;
	shr.u64 	%rd406, %rd405, 37;
	add.s64 	%rd407, %rd405, %rd406;
	shr.s64 	%rd408, %rd407, 27;
	setp.lt.s64 	%p338, %rd405, 0;
	and.b64  	%rd409, %rd407, -134217728;
	setp.ne.s64 	%p339, %rd409, %rd405;
	and.pred  	%p340, %p338, %p339;
	selp.u64 	%rd410, 1, 0, %p340;
	sub.s64 	%rd411, %rd410, %rd408;
	shl.b64 	%rd412, %rd411, 27;
	add.s64 	%rd413, %rd412, %rd405;
	shl.b64 	%rd414, %rd413, 2;
	add.s64 	%rd415, %rd3, %rd414;
	st.global.v4.u32 	[%rd415], {%r258, %r260, %r259, %r261};
	@%p267 bra 	$L__BB0_91;
// %bb.90:                              // %pass31926
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r262, %r2516, %r2763, %p163;
	selp.b32 	%r263, %r2763, %r2520, %p163;
	selp.b32 	%r264, %r2524, %r2765, %p163;
	selp.b32 	%r265, %r2765, %r2528, %p163;
	shl.b32 	%r2872, %r139, 12;
	and.b32  	%r2873, %r2872, 133914624;
	or.b32  	%r2874, %r2873, %r112;
	cvt.u64.u32 	%rd416, %r2874;
	add.s64 	%rd417, %rd416, %rd5;
	shr.u64 	%rd418, %rd417, 37;
	add.s64 	%rd419, %rd417, %rd418;
	shr.s64 	%rd420, %rd419, 27;
	setp.lt.s64 	%p341, %rd417, 0;
	and.b64  	%rd421, %rd419, -134217728;
	setp.ne.s64 	%p342, %rd421, %rd417;
	and.pred  	%p343, %p341, %p342;
	selp.u64 	%rd422, 1, 0, %p343;
	sub.s64 	%rd423, %rd422, %rd420;
	shl.b64 	%rd424, %rd423, 27;
	add.s64 	%rd425, %rd424, %rd417;
	shl.b64 	%rd426, %rd425, 2;
	add.s64 	%rd427, %rd3, %rd426;
	st.global.v4.u32 	[%rd427], {%r262, %r264, %r263, %r265};
$L__BB0_91:                             // %pass32036
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r274, %r2564, %r2775, %p163;
	selp.b32 	%r275, %r2775, %r2568, %p163;
	selp.b32 	%r276, %r2572, %r2777, %p163;
	selp.b32 	%r277, %r2777, %r2576, %p163;
	shl.b32 	%r2875, %r140, 12;
	and.b32  	%r2876, %r2875, 133947392;
	or.b32  	%r2877, %r2876, %r112;
	cvt.u64.u32 	%rd428, %r2877;
	add.s64 	%rd429, %rd428, %rd5;
	shr.u64 	%rd430, %rd429, 37;
	add.s64 	%rd431, %rd429, %rd430;
	shr.s64 	%rd432, %rd431, 27;
	setp.lt.s64 	%p345, %rd429, 0;
	and.b64  	%rd433, %rd431, -134217728;
	setp.ne.s64 	%p346, %rd433, %rd429;
	and.pred  	%p347, %p345, %p346;
	selp.u64 	%rd434, 1, 0, %p347;
	sub.s64 	%rd435, %rd434, %rd432;
	shl.b64 	%rd436, %rd435, 27;
	add.s64 	%rd437, %rd436, %rd429;
	shl.b64 	%rd438, %rd437, 2;
	add.s64 	%rd439, %rd3, %rd438;
	st.global.v4.u32 	[%rd439], {%r266, %r268, %r267, %r269};
	@%p267 bra 	$L__BB0_93;
// %bb.92:                              // %pass32146
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r270, %r2548, %r2771, %p163;
	selp.b32 	%r271, %r2771, %r2552, %p163;
	selp.b32 	%r272, %r2556, %r2773, %p163;
	selp.b32 	%r273, %r2773, %r2560, %p163;
	shl.b32 	%r2878, %r141, 12;
	and.b32  	%r2879, %r2878, 133980160;
	or.b32  	%r2880, %r2879, %r112;
	cvt.u64.u32 	%rd440, %r2880;
	add.s64 	%rd441, %rd440, %rd5;
	shr.u64 	%rd442, %rd441, 37;
	add.s64 	%rd443, %rd441, %rd442;
	shr.s64 	%rd444, %rd443, 27;
	setp.lt.s64 	%p348, %rd441, 0;
	and.b64  	%rd445, %rd443, -134217728;
	setp.ne.s64 	%p349, %rd445, %rd441;
	and.pred  	%p350, %p348, %p349;
	selp.u64 	%rd446, 1, 0, %p350;
	sub.s64 	%rd447, %rd446, %rd444;
	shl.b64 	%rd448, %rd447, 27;
	add.s64 	%rd449, %rd448, %rd441;
	shl.b64 	%rd450, %rd449, 2;
	add.s64 	%rd451, %rd3, %rd450;
	st.global.v4.u32 	[%rd451], {%r270, %r272, %r271, %r273};
$L__BB0_93:                             // %pass32256
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r282, %r2596, %r2783, %p163;
	selp.b32 	%r283, %r2783, %r2600, %p163;
	selp.b32 	%r284, %r2604, %r2785, %p163;
	selp.b32 	%r285, %r2785, %r2608, %p163;
	shl.b32 	%r2881, %r142, 12;
	and.b32  	%r2882, %r2881, 134012928;
	or.b32  	%r2883, %r2882, %r112;
	cvt.u64.u32 	%rd452, %r2883;
	add.s64 	%rd453, %rd452, %rd5;
	shr.u64 	%rd454, %rd453, 37;
	add.s64 	%rd455, %rd453, %rd454;
	shr.s64 	%rd456, %rd455, 27;
	setp.lt.s64 	%p352, %rd453, 0;
	and.b64  	%rd457, %rd455, -134217728;
	setp.ne.s64 	%p353, %rd457, %rd453;
	and.pred  	%p354, %p352, %p353;
	selp.u64 	%rd458, 1, 0, %p354;
	sub.s64 	%rd459, %rd458, %rd456;
	shl.b64 	%rd460, %rd459, 27;
	add.s64 	%rd461, %rd460, %rd453;
	shl.b64 	%rd462, %rd461, 2;
	add.s64 	%rd463, %rd3, %rd462;
	st.global.v4.u32 	[%rd463], {%r274, %r276, %r275, %r277};
	@%p267 bra 	$L__BB0_95;
// %bb.94:                              // %pass32366
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r278, %r2580, %r2779, %p163;
	selp.b32 	%r279, %r2779, %r2584, %p163;
	selp.b32 	%r280, %r2588, %r2781, %p163;
	selp.b32 	%r281, %r2781, %r2592, %p163;
	shl.b32 	%r2884, %r143, 12;
	and.b32  	%r2885, %r2884, 134045696;
	or.b32  	%r2886, %r2885, %r112;
	cvt.u64.u32 	%rd464, %r2886;
	add.s64 	%rd465, %rd464, %rd5;
	shr.u64 	%rd466, %rd465, 37;
	add.s64 	%rd467, %rd465, %rd466;
	shr.s64 	%rd468, %rd467, 27;
	setp.lt.s64 	%p355, %rd465, 0;
	and.b64  	%rd469, %rd467, -134217728;
	setp.ne.s64 	%p356, %rd469, %rd465;
	and.pred  	%p357, %p355, %p356;
	selp.u64 	%rd470, 1, 0, %p357;
	sub.s64 	%rd471, %rd470, %rd468;
	shl.b64 	%rd472, %rd471, 27;
	add.s64 	%rd473, %rd472, %rd465;
	shl.b64 	%rd474, %rd473, 2;
	add.s64 	%rd475, %rd3, %rd474;
	st.global.v4.u32 	[%rd475], {%r278, %r280, %r279, %r281};
$L__BB0_95:                             // %pass32476
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r290, %r2628, %r2791, %p163;
	selp.b32 	%r291, %r2791, %r2632, %p163;
	selp.b32 	%r292, %r2636, %r2793, %p163;
	selp.b32 	%r293, %r2793, %r2640, %p163;
	shl.b32 	%r2887, %r144, 12;
	and.b32  	%r2888, %r2887, 134078464;
	or.b32  	%r2889, %r2888, %r112;
	cvt.u64.u32 	%rd476, %r2889;
	add.s64 	%rd477, %rd476, %rd5;
	shr.u64 	%rd478, %rd477, 37;
	add.s64 	%rd479, %rd477, %rd478;
	shr.s64 	%rd480, %rd479, 27;
	setp.lt.s64 	%p359, %rd477, 0;
	and.b64  	%rd481, %rd479, -134217728;
	setp.ne.s64 	%p360, %rd481, %rd477;
	and.pred  	%p361, %p359, %p360;
	selp.u64 	%rd482, 1, 0, %p361;
	sub.s64 	%rd483, %rd482, %rd480;
	shl.b64 	%rd484, %rd483, 27;
	add.s64 	%rd485, %rd484, %rd477;
	shl.b64 	%rd486, %rd485, 2;
	add.s64 	%rd487, %rd3, %rd486;
	st.global.v4.u32 	[%rd487], {%r282, %r284, %r283, %r285};
	@%p267 bra 	$L__BB0_97;
// %bb.96:                              // %pass32586
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r286, %r2612, %r2787, %p163;
	selp.b32 	%r287, %r2787, %r2616, %p163;
	selp.b32 	%r288, %r2620, %r2789, %p163;
	selp.b32 	%r289, %r2789, %r2624, %p163;
	shl.b32 	%r2890, %r145, 12;
	and.b32  	%r2891, %r2890, 134111232;
	or.b32  	%r2892, %r2891, %r112;
	cvt.u64.u32 	%rd488, %r2892;
	add.s64 	%rd489, %rd488, %rd5;
	shr.u64 	%rd490, %rd489, 37;
	add.s64 	%rd491, %rd489, %rd490;
	shr.s64 	%rd492, %rd491, 27;
	setp.lt.s64 	%p362, %rd489, 0;
	and.b64  	%rd493, %rd491, -134217728;
	setp.ne.s64 	%p363, %rd493, %rd489;
	and.pred  	%p364, %p362, %p363;
	selp.u64 	%rd494, 1, 0, %p364;
	sub.s64 	%rd495, %rd494, %rd492;
	shl.b64 	%rd496, %rd495, 27;
	add.s64 	%rd497, %rd496, %rd489;
	shl.b64 	%rd498, %rd497, 2;
	add.s64 	%rd499, %rd3, %rd498;
	st.global.v4.u32 	[%rd499], {%r286, %r288, %r287, %r289};
$L__BB0_97:                             // %pass32696
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r298, %r2660, %r2799, %p163;
	selp.b32 	%r299, %r2799, %r2664, %p163;
	selp.b32 	%r300, %r2668, %r2801, %p163;
	selp.b32 	%r301, %r2801, %r2672, %p163;
	shl.b32 	%r2893, %r146, 12;
	and.b32  	%r2894, %r2893, 134144000;
	or.b32  	%r2895, %r2894, %r112;
	cvt.u64.u32 	%rd500, %r2895;
	add.s64 	%rd501, %rd500, %rd5;
	shr.u64 	%rd502, %rd501, 37;
	add.s64 	%rd503, %rd501, %rd502;
	shr.s64 	%rd504, %rd503, 27;
	setp.lt.s64 	%p366, %rd501, 0;
	and.b64  	%rd505, %rd503, -134217728;
	setp.ne.s64 	%p367, %rd505, %rd501;
	and.pred  	%p368, %p366, %p367;
	selp.u64 	%rd506, 1, 0, %p368;
	sub.s64 	%rd507, %rd506, %rd504;
	shl.b64 	%rd508, %rd507, 27;
	add.s64 	%rd509, %rd508, %rd501;
	shl.b64 	%rd510, %rd509, 2;
	add.s64 	%rd511, %rd3, %rd510;
	st.global.v4.u32 	[%rd511], {%r290, %r292, %r291, %r293};
	@%p267 bra 	$L__BB0_99;
// %bb.98:                              // %pass32806
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r294, %r2644, %r2795, %p163;
	selp.b32 	%r295, %r2795, %r2648, %p163;
	selp.b32 	%r296, %r2652, %r2797, %p163;
	selp.b32 	%r297, %r2797, %r2656, %p163;
	shl.b32 	%r2896, %r147, 12;
	and.b32  	%r2897, %r2896, 134176768;
	or.b32  	%r2898, %r2897, %r112;
	cvt.u64.u32 	%rd512, %r2898;
	add.s64 	%rd513, %rd512, %rd5;
	shr.u64 	%rd514, %rd513, 37;
	add.s64 	%rd515, %rd513, %rd514;
	shr.s64 	%rd516, %rd515, 27;
	setp.lt.s64 	%p369, %rd513, 0;
	and.b64  	%rd517, %rd515, -134217728;
	setp.ne.s64 	%p370, %rd517, %rd513;
	and.pred  	%p371, %p369, %p370;
	selp.u64 	%rd518, 1, 0, %p371;
	sub.s64 	%rd519, %rd518, %rd516;
	shl.b64 	%rd520, %rd519, 27;
	add.s64 	%rd521, %rd520, %rd513;
	shl.b64 	%rd522, %rd521, 2;
	add.s64 	%rd523, %rd3, %rd522;
	st.global.v4.u32 	[%rd523], {%r294, %r296, %r295, %r297};
	bra.uni 	$L__BB0_99;
$L__BB0_100:                            // %L71514
	st.global.u32 	[%rd4], %r2906;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r2905, 2;
	st.global.u32 	[%rd4], %r2905;
	mov.u64 	%rd538, exception6750;
	cvta.global.u64 	%rd539, %rd538;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd539;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r302;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r2904, 3;
	st.global.u32 	[%rd4], %r2904;
	mov.u64 	%rd536, exception6750;
	cvta.global.u64 	%rd537, %rd536;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd537;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r302;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd46, exception16765;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r302;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
