{"harmonica an fpga based data parallel soft core": {"filter": "Header Section", "author": ["Chad D. Kersey", "Sudhakar Yalamanchili", "Hyojong Kim", "Nimit Nigania", "Hyesoon Kim"]}, "exploiting outer loop parallelism of nested loop on coarse grained reconfigurable architectures": {"filter": "Header Section", "author": ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"]}, "3d ffts on a single fpga": {"filter": "Manual Removal", "author": ["Benjamin Humphries", "Hansen Zhang", "Jiayi Sheng", "Raphael Landaverde", "Martin C. Herbordt"]}, "separation logic assisted code transformations for efficient high level synthesis": {"filter": "Manual Removal", "author": ["Felix Winterstein", "Samuel Bayliss", "George A. Constantinides"]}, "automating optimization of reconfigurable designs": {"filter": "Manual Removal", "author": ["Maciej Kurek", "Tobias Becker", "Thomas C. P. Chau", "Wayne Luk"]}, "scheduling mixed architecture processes in tightly coupled fpga cpu reconfigurable computers": {"filter": "Header Section", "author": ["Brandon Kyle Hamilton", "Michael Inggs", "Hayden Kwok-Hay So"]}, "high throughput and low cost hardware accelerator for privacy preserving publishing": {"filter": "Header Section", "author": ["Fumito Yamaguchi", "Hiroaki Nishi"]}, "better than dmr techniques for yield improvement": {"filter": "Header Section", "author": ["Shunichi Sanae", "Yuko Hara-Azumi", "Shigeru Yamashita", "Yasuhiko Nakashima"]}, "fast design space exploration method for sw hw codesign on fpgas": {"filter": "Header Section", "author": ["Yuki Ando", "Seiya Shibata", "Shinya Honda", "Hiroyuki Tomiyama", "Hiroaki Takada"]}, "from gpu to fpga a pipelined hierarchical approach to fast and memory efficient ndn name lookup": {"filter": "Header Section", "author": ["Yanbiao Li", "Dafang Zhang", "Xian Yu", "Jing Long", "Wei Liang"]}, "fpga implementation of em algorithm for 3d ct reconstruction": {"filter": "Manual Removal", "author": ["Young Kyu Choi", "Jason Cong", "Di Wu"]}, "an architectural approach to characterizing and eliminating sources of inefficiency in a soft processor design": {"filter": "Header Section", "author": ["Kaveh Aasaraai", "Andreas Moshovos"]}, "a hierarchical memory architecture with noc support for mpsoc on fpgas": {"filter": "Header Section", "author": ["Shiming Li", "Miaoqing Huang", "Hongyuan Ding", "Sen Ma"]}, "timing fault detection in fpga based circuits": {"filter": "Manual Removal", "author": ["Edward A. Stott", "Joshua M. Levine", "Peter Y. K. Cheung", "Nachiket Kapre"]}, "a hardware mpi spawn for distributed multiprocessing reconfigurable system on chip mp rsoc": {"filter": "Header Section", "author": ["Roland Christian Gamom Ngounou Ewo", "Andrea Pinna", "Bertrand Granado", "Martin Mbouenda", "Hilaire Bertrand Fotsin"]}, "mapping tasks to a dynamically reconfigurable coarse grained array": {"filter": "Header Section", "author": ["Mansureh Shahraki Moghaddam", "Kolin Paul", "M. Balakrishnan"]}, "customizable compression architecture for efficient configuration in cgras": {"filter": "Header Section", "author": ["Syed M. A. H. Jafri", "Muhammad Adeel Tajammul", "Masoud Daneshtalab", "Ahmed Hemani", "Kolin Paul", "Peeter Ellervee", "Juha Plosila", "Hannu Tenhunen"]}, "fpga accelerated online boosting for multi target tracking": {"filter": "Manual Removal", "author": ["Matthew Jacobsen", "Pingfan Meng", "Siddarth Sampangi", "Ryan Kastner"]}, "accurate and efficient three level design space exploration based on constraints satisfaction optimization problem solver": {"filter": "Header Section", "author": ["Shuo Li", "Ahmed Hemani"]}, "mixfx score heterogeneous fixed point compilation of dataflow computations": {"filter": "Manual Removal", "author": ["Deheng Ye", "Nachiket Kapre"]}, "accelerator of stacked convolutional independent subspace analysis for deep learning based action recognition": {"filter": "Header Section", "author": ["Lu He", "Yan Luo", "Yu Cao"]}, "high throughput fixed point object detection on fpgas": {"filter": "Header Section", "author": ["Xiaoyin Ma", "Walid A. Najjar", "Amit K. Roy-Chowdhury"]}, "using multi op instructions as a way to generate asips with optimized pipeline structure": {"filter": "Header Section", "author": ["Yosi Ben-Asher", "Irina Lipov", "Vladislav Tartakovsky", "Dror Tiv"]}, "low power reconfigurable controllers for wireless sensor network nodes": {"filter": "Manual Removal", "author": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien", "Christophe Huriaux"]}, "a multi phase clock time to digital convertor based on iserdes architecture": {"filter": "Header Section", "author": ["Tian Xiang", "Lei Zhao", "Xi Jin", "Tianqi Wang", "Shaoping Chu", "Cong Ma", "Shubin Liu", "Qi An", "Xue Ben"]}, "a scalable multi engine xpress9 compressor with asynchronous data transfer": {"filter": "Manual Removal", "author": ["Joo-Young Kim", "Scott Hauck", "Doug Burger"]}, "fpga architecture enhancements to support heterogeneous partially reconfigurable regions": {"filter": "Header Section", "author": ["Christophe Huriaux", "Olivier Sentieys", "Russell Tessier"]}, "reducing overheads for fault tolerant datapaths with dynamic partial reconfiguration": {"filter": "Header Section", "author": ["James J. Davis", "Peter Y. K. Cheung"]}, "utopia generic user level access to the physical memory address space for ip core debugging and validation on fpga based pcie extension cards": {"filter": "Header Section", "author": ["Hendrik Noll", "Sebastian Siegert", "Johannes Hiltscher", "Wolfgang Rehm"]}, "automated partial reconfiguration design for adaptive systems with copr for zynq": {"filter": "Manual Removal", "author": ["Kizheppatt Vipin", "Suhaib A. Fahmy"]}, "reducing processing latency with a heterogeneous fpga processor framework": {"filter": "Manual Removal", "author": ["Jonathon Pendlum", "Miriam Leeser", "Kaushik R. Chowdhury"]}, "image signal processors on fpgas": {"filter": "Header Section", "author": ["Di Wu", "Andreas Moshovos"]}, "experiments in mapping expressions to dsp blocks": {"filter": "Header Section", "author": ["Bajaj Ronak", "Suhaib A. Fahmy"]}, "a power efficient fpga based mixture of gaussian mog background subtraction for full hd resolution": {"filter": "Header Section", "author": ["Hamed Tabkhi", "Majid Sabbagh", "Gunar Schirner"]}, "an efficient architecture for floating point eigenvalue decomposition": {"filter": "Manual Removal", "author": ["Xinying Wang", "Joseph Zambreno"]}, "mrapi implementation for heterogeneous reconfigurable systems on chip": {"filter": "Header Section", "author": ["Laurent Gantel", "Mohamed El Amine Benkhelifa", "Francois Verdier", "Fabrice Lemonnier"]}, "building optimized packet filters with coffi": {"filter": "Header Section", "author": ["Sven Hager", "Frank Winkler", "Bjorn Scheuermann", "Klaus Reinhardt"]}, "memory optimized re gridding for non uniform fast fourier transform on fpgas": {"filter": "Header Section", "author": ["Umer I. Cheema", "Gregory Nash", "Rashid Ansari", "Ashfaq A. Khokhar"]}, "flexibility and circuit overheads in reconfigurable simd mimd systems": {"filter": "Header Section", "author": ["Saad Arrabi", "D. Moore", "L. Wang", "Kevin Skadron", "Benton H. Calhoun", "John Lach", "Brett H. Meyer"]}, "a fully pipelined fpga design for tree reweighted message passing algorithm": {"filter": "Header Section", "author": ["Wenlai Zhao", "Haohuan Fu", "Guangwen Yang"]}, "breaking sequential dependencies in fpga based sparse lu factorization": {"filter": "Manual Removal", "author": ["Siddhartha", "Nachiket Kapre"]}, "integrated cuda to fpga synthesis with network on chip": {"filter": "Manual Removal", "author": ["Swathi T. Gurumani", "Jacob Tolar", "Yao Chen", "Yun Liang", "Kyle Rupnow", "Deming Chen"]}, "abstract shared l2 cache management in multicore real time system": {"filter": "Header Section", "author": ["Gang Chen", "Biao Hu", "Kai Huang", "Alois Knoll", "Di Liu"]}, "compiling higher order functional programs to composable digital hardware": {"filter": "Header Section", "author": ["Eduardo Aguilar-Pelaez", "Samuel Bayliss", "Alex I. Smith", "Felix Winterstein", "Dan R. Ghica", "David B. Thomas", "George A. Constantinides"]}, "fpga acceleration for simultaneous medical image reconstruction and segmentation": {"filter": "Header Section", "author": ["Peng Li", "Thomas Page", "Guojie Luo", "Wentai Zhang", "Pei Wang", "Peng Zhang", "Peter Maass", "Ming Jiang", "Jason Cong"]}, "graphgen an fpga framework for vertex centric graph computation": {"filter": "Manual Removal", "author": ["Eriko Nurvitadhi", "Gabriel Weisz", "Yu Wang", "Skand Hurkat", "Marie Nguyen", "James C. Hoe", "Jose F. Martinez", "Carlos Guestrin"]}, "fpga implementation of optical flow algorithm based on cost aggregation": {"filter": "Header Section", "author": ["Yu Tanabe", "Tsutomu Maruyama"]}, "fast and power efficient heapsort ip for image compression application": {"filter": "Header Section", "author": ["Yuhui Bai", "Syed Zahid Ahmed", "Bertrand Granado"]}, "design space exploration to accelerate nelder mead algorithm using fpga": {"filter": "Header Section", "author": ["Pham Nam Khanh", "Amit Kumar Singh", "Akash Kumar", "Khin Mi Mi Aung"]}}