<PART ID="tocexecenv">
<TITLE>Execution Environment</TITLE>

<CHAPTER id=procfs>
<TITLE>The /proc Subtree </TITLE>
<PARA>
No additional file are defined under <FILENAME>/proc</FILENAME>.
</PARA>
<SECT1 ID="cpuinfo">
<TITLE>/proc/cpuinfo</TITLE>
<PARA>
In addition to the keys defined in the LSB Specification, an x86-64
platform will also provide the following keys.
</PARA>
<VARIABLELIST>
<VARLISTENTRY>
<TERM>
flags
</TERM>
<LISTITEM>
<PARA>
The value for this key is an unordered set of words that describe processor
capabilities. The following words may be found. Additional words may also be present,
and should be ignored.
<VARIABLELIST>
<VARLISTENTRY>
<TERM>
fpu
</TERM>
<LISTITEM>
<PARA>
An on-chip FPU is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
vme
</TERM>
<LISTITEM>
<PARA>
The Virtual-8086 mode enhancment is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
de
</TERM>
<LISTITEM>
<PARA>
The debugging extensions are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
pse
</TERM>
<LISTITEM>
<PARA>
The page size extensions are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
tsc
</TERM>
<LISTITEM>
<PARA>
The read time stamp counter (RDTSC) instruction is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
msr
</TERM>
<LISTITEM>
<PARA>
The read model specific registers (RDMSR) and write model specific registers (WRMSR) instructions are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
pae
</TERM>
<LISTITEM>
<PARA>
The physical address extension is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
mce
</TERM>
<LISTITEM>
<PARA>
The machine check exceptions are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
cx8
</TERM>
<LISTITEM>
<PARA>
The compare and exchange 8 bytes instruction (CMPXCHG8B) is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
apic
</TERM>
<LISTITEM>
<PARA>
The on-chip advanced programmable interrupt controller (APIC) is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
sep
</TERM>
<LISTITEM>
<PARA>
The fast system call instructions (SYSENTER and SYSEXIT) are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
mtrr
</TERM>
<LISTITEM>
<PARA>
The memory-type range registers (MTRRs) are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
pge
</TERM>
<LISTITEM>
<PARA>
The page global flag is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
mca
</TERM>
<LISTITEM>
<PARA>
The machine check architecture is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
cmov
</TERM>
<LISTITEM>
<PARA>
The conditional move instruction (CMOVcc) is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
pat
</TERM>
<LISTITEM>
<PARA>
The Page Attribute Table is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
pse36
</TERM>
<LISTITEM>
<PARA>
The 36-bit Page Size Extension is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
mmx
</TERM>
<LISTITEM>
<PARA>
The MMX technology instruction set is present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
fxsr
</TERM>
<LISTITEM>
<PARA>
The fast floating-point save and restore instructions (FXSAVE and FXRSTOR) are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
<VARLISTENTRY>
<TERM>
sse
</TERM>
<LISTITEM>
<PARA>
The Streaming SIMD extensions are present. This feature is defined in the Intel Architecture Software Developer's Manual.
</PARA>
</LISTITEM>
</VARLISTENTRY>
</VARIABLELIST>

</PARA>
</LISTITEM>
</VARLISTENTRY>
</VARIABLELIST>

</SECT1>

</CHAPTER>
</PART>
