\hypertarget{stm32f4xx__wwdg_8c}{}\section{\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/stm32f4xx\+\_\+wwdg.c File Reference}
\label{stm32f4xx__wwdg_8c}\index{\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/stm32f4xx\+\_\+wwdg.\+c@{\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/stm32f4xx\+\_\+wwdg.\+c}}


This file provides firmware functions to manage the following functionalities of the Window watchdog (W\+W\+D\+G) peripheral\+:  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+wwdg.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+rcc.\+h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___w_w_d_g_gab6dcdf2385dd7317ec775e146cff40ca}{}\#define {\bfseries W\+W\+D\+G\+\_\+\+O\+F\+F\+S\+E\+T}~(W\+W\+D\+G\+\_\+\+B\+A\+S\+E -\/ \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+S\+E})\label{group___w_w_d_g_gab6dcdf2385dd7317ec775e146cff40ca}

\item 
\hypertarget{group___w_w_d_g_ga3e0f9d9f7f69a6d133bba721e25aca4a}{}\#define {\bfseries C\+F\+R\+\_\+\+O\+F\+F\+S\+E\+T}~(W\+W\+D\+G\+\_\+\+O\+F\+F\+S\+E\+T + 0x04)\label{group___w_w_d_g_ga3e0f9d9f7f69a6d133bba721e25aca4a}

\item 
\hypertarget{group___w_w_d_g_ga97c9005823520f5aaefe211923b48215}{}\#define {\bfseries E\+W\+I\+\_\+\+Bit\+Number}~0x09\label{group___w_w_d_g_ga97c9005823520f5aaefe211923b48215}

\item 
\hypertarget{group___w_w_d_g_gaa48804210cea547f0e0f4ca49c44fc94}{}\#define {\bfseries C\+F\+R\+\_\+\+E\+W\+I\+\_\+\+B\+B}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+S\+E} + (C\+F\+R\+\_\+\+O\+F\+F\+S\+E\+T $\ast$ 32) + (E\+W\+I\+\_\+\+Bit\+Number $\ast$ 4))\label{group___w_w_d_g_gaa48804210cea547f0e0f4ca49c44fc94}

\item 
\hypertarget{group___w_w_d_g_gab500f6978b5964c1de28e59e7ac98012}{}\#define {\bfseries C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+\+M\+A\+S\+K}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+E7\+F)\label{group___w_w_d_g_gab500f6978b5964c1de28e59e7ac98012}

\item 
\hypertarget{group___w_w_d_g_gab99b48f5d1720c22c2ef8d8a5f934a11}{}\#define {\bfseries C\+F\+R\+\_\+\+W\+\_\+\+M\+A\+S\+K}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F80)\label{group___w_w_d_g_gab99b48f5d1720c22c2ef8d8a5f934a11}

\item 
\hypertarget{group___w_w_d_g_ga7d4a1875576135ebdd354a816679d45c}{}\#define {\bfseries B\+I\+T\+\_\+\+M\+A\+S\+K}~((uint8\+\_\+t)0x7\+F)\label{group___w_w_d_g_ga7d4a1875576135ebdd354a816679d45c}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___w_w_d_g___group1_ga7130f4dc861b9234b62e73f9f57f89a1}{W\+W\+D\+G\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the W\+W\+D\+G peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group1_gafeaa2b52c31ba7baca7eb61d2d42e07b}{W\+W\+D\+G\+\_\+\+Set\+Prescaler} (uint32\+\_\+t W\+W\+D\+G\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+D\+G Prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group1_gaf44a7bf8bf6b11b41cd89ff521fdd5a5}{W\+W\+D\+G\+\_\+\+Set\+Window\+Value} (uint8\+\_\+t Window\+Value)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+D\+G window value. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group1_gac8af66ea5254d3d78b60b9b7c7f29521}{W\+W\+D\+G\+\_\+\+Enable\+I\+T} (void)
\begin{DoxyCompactList}\small\item\em Enables the W\+W\+D\+G Early Wakeup interrupt(\+E\+W\+I). \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group1_ga6e44cc35f133b28b9ad861f459bf8d76}{W\+W\+D\+G\+\_\+\+Set\+Counter} (uint8\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+D\+G counter value. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group2_ga10dc2554d0b504b5472e3ecf0f02a9e6}{W\+W\+D\+G\+\_\+\+Enable} (uint8\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Enables W\+W\+D\+G and load the counter value. \end{DoxyCompactList}\item 
Flag\+Status \hyperlink{group___w_w_d_g___group3_ga7df4882d45918b9b8249dfca1e44fabc}{W\+W\+D\+G\+\_\+\+Get\+Flag\+Status} (void)
\begin{DoxyCompactList}\small\item\em Checks whether the Early Wakeup interrupt flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_g___group3_gabd2b5a6317c2e1a3ab0795838ce59dd2}{W\+W\+D\+G\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears Early Wakeup interrupt flag. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Window watchdog (W\+W\+D\+G) peripheral\+: 

\begin{DoxyAuthor}{Author}
M\+C\+D Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011
\begin{DoxyItemize}
\item Prescaler, Refresh window and Counter configuration
\item W\+W\+D\+G activation
\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*    
*          ===================================================================
*                                     WWDG features
*          ===================================================================
*                                        
*          Once enabled the WWDG generates a system reset on expiry of a programmed
*          time period, unless the program refreshes the counter (downcounter) 
*          before to reach 0x3F value (i.e. a reset is generated when the counter
*          value rolls over from 0x40 to 0x3F). 
*          An MCU reset is also generated if the counter value is refreshed
*          before the counter has reached the refresh window value. This 
*          implies that the counter must be refreshed in a limited window.
*            
*          Once enabled the WWDG cannot be disabled except by a system reset.                          
*          
*          WWDGRST flag in RCC_CSR register can be used to inform when a WWDG
*          reset occurs.
*            
*          The WWDG counter input clock is derived from the APB clock divided 
*          by a programmable prescaler.
*              
*          WWDG counter clock = PCLK1 / Prescaler
*          WWDG timeout = (WWDG counter clock) * (counter value)
*                      
*          Min-max timeout value @42 MHz(PCLK1): ~97.5 us / ~49.9 ms
*                            
*          ===================================================================
*                                 How to use this driver
*          =================================================================== 
*          1. Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE) function
*            
*          2. Configure the WWDG prescaler using WWDG_SetPrescaler() function
*                           
*          3. Configure the WWDG refresh window using WWDG_SetWindowValue() function
*            
*          4. Set the WWDG counter value and start it using WWDG_Enable() function.
*             When the WWDG is enabled the counter value should be configured to 
*             a value greater than 0x40 to prevent generating an immediate reset.     
*            
*          5. Optionally you can enable the Early wakeup interrupt which is 
*             generated when the counter reach 0x40.
*             Once enabled this interrupt cannot be disabled except by a system reset.
*                 
*          6. Then the application program must refresh the WWDG counter at regular
*             intervals during normal operation to prevent an MCU reset, using
*             WWDG_SetCounter() function. This operation must occur only when
*             the counter value is lower than the refresh window value, 
*             programmed using WWDG_SetWindowValue().         
*
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+H\+E P\+R\+E\+S\+E\+N\+T F\+I\+R\+M\+W\+A\+R\+E W\+H\+I\+C\+H I\+S F\+O\+R G\+U\+I\+D\+A\+N\+C\+E O\+N\+L\+Y A\+I\+M\+S A\+T P\+R\+O\+V\+I\+D\+I\+N\+G C\+U\+S\+T\+O\+M\+E\+R\+S W\+I\+T\+H C\+O\+D\+I\+N\+G I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N R\+E\+G\+A\+R\+D\+I\+N\+G T\+H\+E\+I\+R P\+R\+O\+D\+U\+C\+T\+S I\+N O\+R\+D\+E\+R F\+O\+R T\+H\+E\+M T\+O S\+A\+V\+E T\+I\+M\+E. A\+S A R\+E\+S\+U\+L\+T, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+C\+S S\+H\+A\+L\+L N\+O\+T B\+E H\+E\+L\+D L\+I\+A\+B\+L\+E F\+O\+R A\+N\+Y D\+I\+R\+E\+C\+T, I\+N\+D\+I\+R\+E\+C\+T O\+R C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+A\+L D\+A\+M\+A\+G\+E\+S W\+I\+T\+H R\+E\+S\+P\+E\+C\+T T\+O A\+N\+Y C\+L\+A\+I\+M\+S A\+R\+I\+S\+I\+N\+G F\+R\+O\+M T\+H\+E C\+O\+N\+T\+E\+N\+T O\+F S\+U\+C\+H F\+I\+R\+M\+W\+A\+R\+E A\+N\+D/\+O\+R T\+H\+E U\+S\+E M\+A\+D\+E B\+Y C\+U\+S\+T\+O\+M\+E\+R\+S O\+F T\+H\+E C\+O\+D\+I\+N\+G I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N C\+O\+N\+T\+A\+I\+N\+E\+D H\+E\+R\+E\+I\+N I\+N C\+O\+N\+N\+E\+C\+T\+I\+O\+N W\+I\+T\+H T\+H\+E\+I\+R P\+R\+O\+D\+U\+C\+T\+S.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T 2011 S\+T\+Microelectronics\end{center} }