// Seed: 1048955578
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input wor id_4
    , id_7,
    output wor id_5
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    input wand id_8,
    output logic id_9,
    input supply1 id_10
);
  parameter id_12 = 1;
  always begin : LABEL_0
    if (-1) begin : LABEL_1
      id_7 <= -1;
    end else id_0 = id_4;
    wait (-1);
    id_0 = id_2 ? 1 : 1'b0;
    if (1) id_9 = -1;
    else id_7 = 1;
  end
  module_0 modCall_1 (
      id_10,
      id_1,
      id_1,
      id_5,
      id_6,
      id_1
  );
  parameter [1 : 1] id_13 = id_12;
  assign id_9 = id_5;
endmodule
