<center>
    <h1 align="center">FDiv</h1>
    <h4 align="center">A Verilog exercise for Frequency Divider design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 27 July 2024<br>
        <strong>Last tested version:</strong> 0727
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

[FDiv](https://youtu.be/ybMFyv6Yt_w)