#ifndef __DTS_MARVELL_PXA1U88_CLOCK_H
#define __DTS_MARVELL_PXA1U88_CLOCK_H

/* fixed clocks and plls */
#define PXA1U88_CLK_CLK32		1
#define PXA1U88_CLK_VCTCXO		2
#define PXA1U88_CLK_PLL1_624		3
#define PXA1U88_CLK_PLL1_416		4
#define PXA1U88_CLK_PLL1_499		5
#define PXA1U88_CLK_PLL1_832		6
#define PXA1U88_CLK_PLL1_1248		7
#define PXA1U88_CLK_PLL1_2		8
#define PXA1U88_CLK_PLL1_4		9
#define PXA1U88_CLK_PLL1_8		10
#define PXA1U88_CLK_PLL1_16		11
#define PXA1U88_CLK_PLL1_6		12
#define PXA1U88_CLK_PLL1_12		13
#define PXA1U88_CLK_PLL1_24		14
#define PXA1U88_CLK_PLL1_48		15
#define PXA1U88_CLK_PLL1_96		16
#define PXA1U88_CLK_PLL1_13		17
#define PXA1U88_CLK_PLL1_13_1_5		18
#define PXA1U88_CLK_PLL1_2_1_5		19
#define PXA1U88_CLK_PLL1_13_16		20
#define PXA1U88_CLK_PLL1_416_GATE	21
#define PXA1U88_CLK_PLL1_624_GATE	22
#define PXA1U88_CLK_PLL1_832_GATE	23
#define PXA1U88_CLK_PLL1_1248_GATE	24
#define PXA1U88_CLK_PLL1_312_GATE	25
#define PXA1U88_CLK_PLL1_499_EN		26
#define PXA1U88_CLK_UART_PLL		27

/* apb periphrals */
#define PXA1U88_CLK_TWSI0		60
#define PXA1U88_CLK_TWSI1		61
#define PXA1U88_CLK_TWSI2		62
#define PXA1U88_CLK_TWSI3		63
#define PXA1U88_CLK_GPIO		64
#define PXA1U88_CLK_KPC			65
#define PXA1U88_CLK_RTC			66
#define PXA1U88_CLK_PWM0		67
#define PXA1U88_CLK_PWM1		68
#define PXA1U88_CLK_PWM2		69
#define PXA1U88_CLK_PWM3		70
#define PXA1U88_CLK_UART0		71
#define PXA1U88_CLK_UART1		72
#define PXA1U88_CLK_UART2		73
#define PXA1U88_CLK_DBGCLK		74
#define PXA1U88_CLK_TRACECLK		75

/* axi periphrals */
#define PXA1U88_CLK_USB			100
#define PXA1U88_CLK_SDH_AXI		101
#define PXA1U88_CLK_SDH0		102
#define PXA1U88_CLK_SDH1		103
#define PXA1U88_CLK_SDH2		104

#define PXA1U88_NR_CLKS			200
#endif

