% This file was created with JabRef 2.5.
% Encoding: UTF-8

@INPROCEEDINGS{heirman_pact2012,
  author = {Wim Heirman and Souradip Sarkar and Trevor E. Carlson and Ibrahim Hur and Lieven Eeckhout},
  title = {Power-Aware Multi-Core Simulation for Early Design Stage Hardware/Software Co-Optimization},
  booktitle = {International Conference on Parallel Architectures and Compilation Techniques (PACT)},
  year = {2012},
  month = sep
}

@inproceedings{MMUcaches,
 author = {Bhattacharjee, Abhishek},
 title = {Large-reach Memory Management Unit Caches},
 booktitle = {Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-46},
 year = {2013},
 isbn = {978-1-4503-2638-4},
 location = {Davis, California},
 pages = {383--394},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2540708.2540741},
 doi = {10.1145/2540708.2540741},
 acmid = {2540741},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {memory management units, translation lookaside buffers, virtual memory},
} 

@inproceedings{vesley2016ispass,
  title={Observations and opportunities in architecting shared virtual memory for heterogeneous systems},
  author={Vesely, Jan and Basu, Arkaprava and Oskin, Mark and Loh, Gabriel H and Bhattacharjee, Abhishek},
  booktitle={2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  pages={161--171},
  year={2016},
  organization={IEEE}
}

@article{sodani2016knights,
  title={Knights landing: Second-generation intel xeon phi product},
  author={Sodani, Avinash and Gramunt, Roger and Corbal, Jesus and Kim, Ho-Seop and Vinod, Krishna and Chinthamani, Sundaram and Hutsell, Steven and Agarwal, Rajat and Liu, Yen-Chen},
  journal={IEEE Micro},
  volume={36},
  number={2},
  pages={34--46},
  year={2016},
  publisher={IEEE}
}

@misc{ia_manual,
  title={Intel 64 and IA-32 architectures optimization reference manual},
  author={Coorporation, Intel},
  year={2009},
  publisher={May}
}

@inproceedings{Bailey_sc1991,
 author = {Bailey, D. H. and Barszcz, E. and Barton, J. T. and Browning, D. S. and Carter, R. L. and Dagum, L. and Fatoohi, R. A. and Frederickson, P. O. and Lasinski, T. A. and Schreiber, R. S. and Simon, H. D. and Venkatakrishnan, V. and Weeratunga, S. K.},
 title = {The NAS Parallel Benchmarks; Summary and Preliminary Results},
 booktitle = {Proceedings of the 1991 ACM/IEEE Conference on Supercomputing},
 series = {Supercomputing '91},
 year = {1991},
 isbn = {0-89791-459-7},
 location = {Albuquerque, New Mexico, USA},
 pages = {158--165},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/125826.125925},
 doi = {10.1145/125826.125925},
 acmid = {125925},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@TECHREPORT{Pisharath_techreport2005,
  AUTHOR =        {Jayaprakash Pisharath and Ying Liu and Wei-keng Liao and Alok Choudhary and Gokhan Memik and Janaki Parhi},
  TITLE =         {NU-MineBench 2.0},
  NUMBER =        {CUCIS-2005-08-01},
  INSTITUTION =   {Center for Ultra-Scale Computing and Information Security, Northwestern University},
  MONTH =         {August},
  YEAR  =         {2005},
  AUTHOR1_URL =   {http://cucis.ece.northwestern.edu/projects/DMS/MineBench.html},
  AUTHOR1_EMAIL = {jain@cse.msu.edu},

}



@inproceedings{bienia_pact2008,
  author = {Christian Bienia and Sanjeev Kumar and Jaswinder Pal Singh and Kai Li},
  title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
  booktitle = {Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques},
  year      = {2008},
  month     = {October}
}

@inproceedings{Woo_isca1995,
 author = {Woo, Steven Cameron and Ohara, Moriyoshi and Torrie, Evan and Singh, Jaswinder Pal and Gupta, Anoop},
 title = {The SPLASH-2 Programs: Characterization and Methodological Considerations},
 booktitle = {Proceedings of the 22Nd Annual International Symposium on Computer Architecture},
 series = {ISCA '95},
 year = {1995},
 isbn = {0-89791-698-0},
 location = {S. Margherita Ligure, Italy},
 pages = {24--36},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/223982.223990},
 doi = {10.1145/223982.223990},
 acmid = {223990},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@ARTICLE{carlson_taco2014,
  author = {Trevor E. Carlson and Wim Heirman and Stijn Eyerman and Ibrahim Hur
        and Lieven Eeckhout},
  title = {An Evaluation of High-Level Mechanistic Core Models},
  journal = {ACM Transactions on Architecture and Code Optimization (TACO)},
  year = {2014},
  address = {New York, NY, USA},
  articleno = {5},
  doi = {10.1145/2629677},
  issn = {1544-3566},
  issue_date = {April 2014},
  numpages = {23},
  publisher = {ACM}
}


@inproceedings{Lenoski_isca1990,
 author = {Lenoski, Daniel and Laudon, James and Gharachorloo, Kourosh and Gupta, Anoop and Hennessy, John},
 title = {The Directory-based Cache Coherence Protocol for the DASH Multiprocessor},
 booktitle = {Proceedings of the 17th Annual International Symposium on Computer Architecture},
 series = {ISCA '90},
 year = {1990},
 isbn = {0-89791-366-3},
 location = {Seattle, Washington, USA},
 pages = {148--159},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/325164.325132},
 doi = {10.1145/325164.325132},
 acmid = {325132},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{Agarwal_isca1988,
 author = {Agarwal, A. and Simoni, R. and Hennessy, J. and Horowitz, M.},
 title = {An Evaluation of Directory Schemes for Cache Coherence},
 booktitle = {Proceedings of the 15th Annual International Symposium on Computer Architecture},
 series = {ISCA '88},
 year = {1988},
 isbn = {0-8186-0861-7},
 location = {Honolulu, Hawaii, USA},
 pages = {280--298},
 numpages = {19},
 url = {http://dl.acm.org/citation.cfm?id=52400.52432},
 acmid = {52432},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}


@article{Martin_cacm2012,
 author = {Martin, Milo M. K. and Hill, Mark D. and Sorin, Daniel J.},
 title = {Why On-chip Cache Coherence is Here to Stay},
 journal = {Commun. ACM},
 issue_date = {July 2012},
 volume = {55},
 number = {7},
 month = jul,
 year = {2012},
 issn = {0001-0782},
 pages = {78--89},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2209249.2209269},
 doi = {10.1145/2209249.2209269},
 acmid = {2209269},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{Conway_jmicro2010, 
	author={Conway, P. and Kalyanasundharam, N. and Donley, G. and Lepak, K. and Hughes, B.}, 
	journal={Micro, IEEE}, 
	title={Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor}, 
	year={2010}, 
	volume={30}, 
	number={2}, 
	pages={16-29}, 
	doi={10.1109/MM.2010.31}, 
	ISSN={0272-1732}, 
	month={March},
}


@inproceedings{Sanchez_hpca2012,
	author = {Sanchez, Daniel and Kozyrakis, Christos},
	title = {SCD: A Scalable Coherence Directory with Flexible Sharer Set Encoding},
	booktitle = {Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture},
	series = {HPCA '12},
	year = {2012},
	isbn = {978-1-4673-0827-4},
	pages = {1--12},
	numpages = {12},
	url = {http://dx.doi.org/10.1109/HPCA.2012.6168950},
	doi = {10.1109/HPCA.2012.6168950},
	acmid = {2192678},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 

@inproceedgins{Ferdman_isca2011, 
	author={Ferdman, M. and Lotfi-Kamran, P. and Balet, K. and Falsafi, B.}, 
	booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on}, 
	title={Cuckoo directory: A scalable directory for many-core systems}, 
	year={2011}, 
	pages={169-180}, 
	doi={10.1109/HPCA.2011.5749726}, 
	ISSN={1530-0897}, 
	month={Feb},
}


@INPROCEEDINGS{Demetriades_isca2014, 
	author={Demetriades, S. and Sangyeun Cho}, 
	booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on}, 
	title={Stash directory: A scalable directory for many-core coherence}, 
	year={2014}, 
	pages={177-188}, 
	doi={10.1109/HPCA.2014.6835928}, 
	month={Feb},
}

@INPROCEEDINGS{largepagevm,
    author = {Pham, Binh and Vesely, Jan and Loh, Gabriel and Bhattacharjee, Abhishek},
    title = {Large Pages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?},
    booktitle = {International Symposium on Microarchitecture (MICRO)},
    year = {2015}
}


@INPROCEEDINGS{Gupta_icpp1990,
    author = {Anoop Gupta and Wolf-dietrich Weber and Todd Mowry},
    title = {Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes},
    booktitle = {In International Conference on Parallel Processing},
    year = {1990},
    pages = {312--321}
}

@inproceedings{BEAR,
 author = {Chou, Chiachen and Jaleel, Aamer and Qureshi, Moin},
 title = {BEAR: Techniques for Mitigating Bandwidth Bloat in Gigascale DRAM Caches},
 booktitle = {Proceedings of the 42Nd Annual International Symposium on Computer Architecture},
 year = {2015},
} 

@INPROCEEDINGS{unison,
author={Jevdjic, D. and Loh, G.H. and Kaynak, C. and Falsafi, B.}, 
booktitle={Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on}, 
title={Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache}, 
year={2014}, 
pages={25-37}, 
keywords={DRAM chips;SRAM chips;cache storage;paged storage;Alloy Cache approach;DRAM access;SRAM-based tags;Unison cache;bandwidth wall;block-based data management;die-stacked DRAM cache;footprint cache design;lookup latencies;manycore servers;memory latency;multigigabyte stacked DRAM caches;off-chip bandwidth;off-chip traffic;on-chip tag storage;page granularity;page-based DRAM caches;page-based data management;page-sized cache allocation units;server workloads;stacked-DRAM capacities;Bandwidth;Metals;Organizations;Random access memory;Resource management;Servers;System-on-chip;3D die stacking;DRAM;caches;memory;servers}, 
doi={10.1109/MICRO.2014.51}, 
ISSN={1072-4451}, 
month={Dec},
}


@INPROCEEDINGS{Gulur_micro2014, 
author={Gulur, N. and Mehendale, M. and Manikantan, R. and Govindarajan, R.}, 
booktitle={Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on}, 
title={Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth}, 
year={2014}, 
pages={38-50}, 
keywords={DRAM chips;bandwidth allocation;cache storage;meta data;performance evaluation;ANTT;DRAM cache capacity;DRAM cache organization;SRAM based way locator;average normalized turnaround time;bimodal DRAM cache;cache hit latency;flexible stacked DRAM cache organization;hit latency;hit rate;metadata;off-chip bandwidth wastage;off-chip memory bandwidth consumption;performance improvement;tag storage overhead;tags-in-SRAM;Bandwidth;Layout;Memory management;Organizations;Random access memory;Stacking;Vectors;3D Stacking;CMP;DRAM;DRAM cache;Memory Systems}, 
doi={10.1109/MICRO.2014.36}, 
ISSN={1072-4451}, 
month={Dec},
}

@MANUAL{amd_hypertransport,
  title = {AMD HyperTransport},
  organization = {AMD},
  owner = {cchou34},
  timestamp = {2013.05.22},
  url = {http://www.amd.com/en-us/innovations/software-technologies/hypertransport}
}

@MANUAL{intel_qpi,
  title = {Intel QuickPath Interconnect},
  organization = {Intel},
  owner = {cchou34},
  timestamp = {2013.05.22},
  url = {http://www.intel.com/content/www/us/en/io/quickpath-technology/quickpath-technology-general.html}
}

@MANUAL{nvidia_pascal,
  title = {NVIDIA Updates GPU Roadmap; Announces Pascal},
  organization = {NVIDIA},
  owner = {cchou34},
  timestamp = {2015.03.25},
  url = {http://blogs.nvidia.com/blog/2015/03/17/pascal}
}

@MANUAL{intel_kl,
  title = {Intel Xeon Phi},
  organization = {Intel},
  owner = {cchou34},
  timestamp = {2013.05.22},
  url = {http://www.intel.com/products/Intel-Xeon-Phi-Processors}
}

@inproceedings{atcache_pact2014,
 author = {Huang, Cheng-Chieh and Nagarajan, Vijay},
 title = {ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache},
 booktitle = {Proceedings of the 23rd International Conference on Parallel Architectures and Compilation},
 year = {2014},
 isbn = {978-1-4503-2809-8},
 location = {Edmonton, AB, Canada},
 numpages = {10},
 doi = {10.1145/2628071.2628089},
 acmid = {2628089},
 keywords = {design, dram cache, performance},
} 

@inproceedings{sector_cache,
 author = {Rothman, Jeffrey B. and Smith, Alan Jay},
 title = {Sector Cache Design and Performance},
 booktitle = {Proceedings of the 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems},
 year = {2000},
 isbn = {0-7695-0728-X},
 acmid = {823755},
 keywords = {simulation, architecture, sector cache, workloads, multiprogramming},
} 


@inproceedings{Tyson_micro1995,
 author = {Tyson, Gary and Farrens, Matthew and Matthews, John and Pleszkun, Andrew R.},
 title = {A Modified Approach to Data Cache Management},
 booktitle = {Proceedings of the 28th Annual International Symposium on Microarchitecture},
 year = {1995},
 isbn = {0-8186-7349-4},
 numpages = {11},
 acmid = {225177},
} 



@INPROCEEDINGS{Bellosa:2004,
  author = {Bellosa, Frank},
  title = {When physical is not real enough},
  booktitle = {Proceedings of the 11th workshop on ACM SIGOPS European workshop},
  year = {2004}
}

@INPROCEEDINGS{chatterjee2012,
  author = {Niladrish Chatterjee and Manjunath Shevgoor and Rajeev Balasubramonian
	and Al Davis and Zhen Fang and Ramesh Illikkal and Ravi Iyer},
  title = {Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical
	Word Access},
  booktitle = {MICRO-45},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{dong-sc2010,
  author = {Xiangyu Dong and Yuan Xie and Naveen Muralimanohar and Norman P.
	Jouppi},
  title = {{Simple but Effective Heterogeneous Main Memory with On-Chip Memory
	Controller Support}},
  booktitle = {Supercomputing},
  year = {2010}
}

@INPROCEEDINGS{Duong:micro2012,
  author = {Duong, Nam and Zhao, Dali and Kim, Taesu and Cammarota, Rosario and
	Valero, Mateo and Veidenbaum, Alexander V.},
  title = {Improving Cache Management Policies Using Dynamic Reuse Distances},
  booktitle = {Proceedings of the 2012 45th Annual International Symposium
	on Microarchitecture},
  year = {2012},
  acmid = {2457514},
  doi = {10.1109/MICRO.2012.43},
  isbn = {978-0-7695-4924-8},
  keywords = {protecting distance, reuse distance distribution, cache management,
	replacement policy, bypass policy, partitioning policy, cache pollution,
	hit rate model},
  numpages = {12},
}

@INPROCEEDINGS{mlm,
  author = {Ekman, Magnus and Stenstrom, Per},
  title = {A case for multi-level main memory},
  booktitle = {Proceedings of the 3rd workshop on Memory performance issues},
  year = {2004},
}

@INPROCEEDINGS{hartstein2006,
  author = {A. Hartstein and V. Srinivasan and T. R. Puzak and P. G. Emma},
  title = {Cache miss behavior: is it sqrt(2)?},
  booktitle = {Proceedings of the 3rd conference on Computing frontiers},
  year = {2006},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{Huang:2003,
  author = {Huang, Hai and Pillai, Padmanabhan and Shin, Kang G.},
  title = {Design and implementation of power-aware virtual memory},
  booktitle = {Proceedings of the annual conference on USENIX Annual Technical Conference},
  year = {2003}
}

@INPROCEEDINGS{jaleel_micro2010,
  author = {Jaleel, Aamer and Borch, Eric and Bhandaru, Malini and Steely Jr.,
	Simon C. and Emer, Joel},
  title = {Achieving Non-Inclusive Cache Performance with Inclusive Caches:
	Temporal Locality Aware (TLA) Cache Management Policies},
  booktitle = {Proceedings of the 2010 43rd Annual International Symposium
	on Microarchitecture},
  year = {2010},
  acmid = {1935019},
  doi = {10.1109/MICRO.2010.52},
  isbn = {978-0-7695-4299-7},
  keywords = {inclusion, non-inclusion, exclusion, replacement},
  numpages = {12},
}

@INPROCEEDINGS{jaleel_rrip,
  author = {Jaleel, Aamer and Theobald, Kevin B. and Steely Jr., Simon C. and
	Emer, Joel},
  title = {High Performance Cache Replacement Using Re-reference Interval Prediction
	(RRIP)},
  booktitle = {Proceedings of the 37th Annual International Symposium on Computer
	Architecture},
  year = {2010},
  acmid = {1815971},
  doi = {10.1145/1815961.1815971},
  isbn = {978-1-4503-0053-7},
  keywords = {replacement, scan resistance, shared cache, thrashing},
  numpages = {12},
}

@MANUAL{usimm,
  title = {USIMM},
  author = {Chatterjee, Niladrish and Balasubramonian, Rajeev and Shevgoor, Manjunath  and  Pugsley,
Seth H. and Udipi, Aniruddha N. and Shafiee, Ali and Sudan, Kshitij and Awasthi, Manu},
  organization = {University of Utah},
  note = {2012},
  owner = {cchou34},
  timestamp = {2012.11.13}
}

@MANUAL{intelgen9,
  title = {The Compute Architecture of Intel Processor Graphics Gen9},
  organization = {Intel Corporation},
  note = {https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf},
}

@MANUAL{amdzen,
  title = {AMD Zen APU Featuring HBM Spotted ? 128GB/S Of Memory Bandwidth And Large On-Board GPU},
  organization = {http://wccftech.com/xbox-one-may-be-getting-a-new-apu-based-on-amds-polaris-architecture/},
}

@MANUAL{hbm_intel,
  title = {Xeon Phi},
  organization = {Intel Corporation},
}

@MANUAL{oracle_dbms, 
  author = {Whalen, Edward},
  title = {How to Configure x86 Memory Performance for Large Databases Using Linux HugePages},
  organization = {Oracle},
}

@MANUAL{sap, 
  author = {Barr, Kenneth},
  title = {Virtualized SAP Performance with VMware vSphere? 4},
  organization = {VMWare White Paper},
}

@MANUAL{hbm_amd,
  title = {Radeon Fury},
  organization = {Advanced Micro Devices (AMD)},
}

@MANUAL{hbm_nvidia,
  title = {Pascal},
  organization = {NVIDIA Corporation},
}

@MANUAL{gpu_pascal,
  title = {Whitepaper, NVIDIA Tesla P100},
  organization = {NVIDIA Corporation},
  note = {https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf},
}

@MANUAL{CORAL,
 title= {CORAL Procurement Benchmarks},
 note={https://asc.llnl.gov/CORAL-benchmarks/}
}

@MANUAL{mantevo,
  title={Mantevo Benchmark Suite},
  note={https://mantevo.org/packages.php/}
}

@MANUAL{HSA,
  title = {HSA Platform System Architecture Specification},
  author = {},
  organization = {HSA Foundation},
  note = {http://www.slideshare.net/hsafoundation/hsa-platform-system-architecture-specification-provisional-verl-10-ratifed},
 year = {2014}
}

@MANUAL{UVM,
 title = {Unified Memory in CUDA 6},
 author = {},
 organization = {NVIDIA Corporation}, 
 note = {http://devblogs.nvidia.com/parallelforall/unified-memory-in-cuda-6/},
 year = {2013}
}

@MANUAL{hbm-spec,
  title = {High Bandwidth Memory (HBM) DRAM (JESD235)},
  author = {JEDEC},
  organization = {JEDEC},
  note = {2013},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@MANUAL{wideio-spec,
  title = {WIDE I/O SINGLE DATA RATE (WIDE I/O SDR)},
  author = {JEDEC},
  organization = {JEDEC},
  note = {2011},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@INPROCEEDINGS{footprintcache:isca2013,
  author = {Jevdjic, Djordje and Volos, Stavros and Falsafi, Babak},
  title = {Die-stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth?
	Have It All with Footprint Cache},
  booktitle = {Proceedings of the 40th Annual International Symposium on Computer
	Architecture},
  year = {2013},
  acmid = {2485957},
  doi = {10.1145/2485922.2485957},
  isbn = {978-1-4503-2079-5},
  numpages = {12},
}

@INPROCEEDINGS{jiang-hpca2010,
  author = {Xiaowei Jiang and Niti Madan and Li Zhao and Mike Upton and Ravishankar
	Iyer and Srihari Makineni and Donald Newell and Yan Solihin and Rajeev
	Balasubramonian
	
	?},
  title = {{CHOP}: Adaptive Filter-Based DRAM Caching for {CMP} Server Platforms},
  booktitle = {HPCA-16},
  year = {2010}
}

@INPROCEEDINGS{jimenez_micro2013,
  author = {Jim{\'e}nez, Daniel A.},
  title = {Insertion and Promotion for Tree-based PseudoLRU Last-level Caches},
  booktitle = {Proceedings of the 46th Annual International Symposium on
	Microarchitecture},
  year = {2013},
  acmid = {2540733},
  doi = {10.1145/2540708.2540733},
  isbn = {978-1-4503-2638-4},
  numpages = {13},
}

@CONFERENCE{norman_1994,
  author = {Norman P. Jouppi and Steven J.E. Wilton},
  title = {Tradeoffs in two-level on-chip caching},
  booktitle = {ISCA-21},
  year = {1994},
  owner = {cchou34},
  timestamp = {2013.11.21}
}

@INPROCEEDINGS{khan_hpca2014,
  author = {Samira M. Khan and Alaa R. Alameldeen and Chris Wilkerson and Onur Mutlu and Daniel A. Jiménez},
  title = {Improving cache performance using read-write partitioning},
  booktitle = {High Performance Computer Architecture (HPCA), 2014 IEEE 20thInternational
	Symposium on.},
  year = {2014},
  owner = {cchou34},
  timestamp = {2014.08.28}
}

@INPROCEEDINGS{khan2010,
  author = {Samira M. Khan and Daniel A. Jiménez and Doug Burgerand Babak Falsafi},
  title = {Using dead blocks as a virtual victim cache},
  booktitle = {PACT-19},
  year = {2010},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{Khan:micro2010,
  author = {Khan, Samira Manabi and Tian, Yingying and Jimenez, Daniel A.},
  title = {Sampling Dead Block Prediction for Last-Level Caches},
  booktitle = {Proceedings of the 2010 43rd Annual International Symposium
	on Microarchitecture},
  year = {2010},
  acmid = {1934977},
  doi = {10.1109/MICRO.2010.24},
  isbn = {978-0-7695-4299-7},
  keywords = {microarchitecture, cache, dead block prediction},
  numpages = {12},
}

@ARTICLE{Kharbutli:tc2008,
  author = {Kharbutli, Mazen and Solihin, Yan},
  title = {Counter-Based Cache Replacement and Bypassing Algorithms},
  journal = {IEEE Trans. Comput.},
  year = {2008},
  month = apr,
  acmid = {1345907},
  doi = {10.1109/TC.2007.70816},
  issn = {0018-9340},
  issue_date = {April 2008},
  keywords = {Cache Bypassing, Cache Misses, Cache Replacement, Cache memories,
	Cache memories, Cache Replacement, Cache Bypassing, Counter-Based
	Algorithms, Cache Misses, Counter-Based Algorithms},
  numpages = {15},
}

@INPROCEEDINGS{Lai:isca2001,
  author = {Lai, An-Chow and Fide, Cem and Falsafi, Babak},
  title = {Dead-block Prediction \&Amp; Dead-block Correlating Prefetchers},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  acmid = {379259},
  doi = {10.1145/379240.379259},
  isbn = {0-7695-1162-7},
  numpages = {11},
}

@INPROCEEDINGS{loh2011,
 author = {Loh, Gabriel H. and Hill, Mark D.},
 title = {Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches},
 booktitle = {Proceedings of the 44th Annual International Symposium on Microarchitecture},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 numpages = {11},
 doi = {10.1145/2155620.2155673},
 acmid = {2155673},
} 

@INPROCEEDINGS{loh2012,
  author = {Gabriel H. Loh and Nuwan Jayasena and Jaewoong Chung and Steven K.
	Reinhardt and Michael O'Connor and Kevin McGrath},
  title = {Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems},
  booktitle = {3rd Workshop on SoCs, Heterogeneous Architectures and Workloads},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{luk2005,
 author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
 title = {Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation},
 booktitle = {Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation},
 year = {2005},
 isbn = {1-59593-056-6},
 numpages = {11},
 doi = {10.1145/1065010.1065034},
 acmid = {1065034},
 keywords = {dynamic compilation, instrumentation, program analysis tools},
} 

@MANUAL{hmc_gen2,
  title = {HMC Gen2},
  author = {Micron},
  organization = {Micron},
  year = {2013},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@INPROCEEDINGS{simpoints,
 author = {Perelman, Erez and Hamerly, Greg and Van Biesbrouck, Michael and Sherwood, Timothy and Calder, Brad},
 title = {Using SimPoint for Accurate and Efficient Simulation},
 booktitle = {Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
 year = {2003},
 isbn = {1-58113-664-1},
 numpages = {2},
 doi = {10.1145/781027.781076},
 acmid = {781076},
 keywords = {SimPoint, clustering, fast-forwarding, sampling, simulation},
} 

@INPROCEEDINGS{setdueling,
  author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely,
	Simon C. and Emer, Joel},
  title = {Adaptive Insertion Policies for High Performance Caching},
  booktitle = {Proceedings of the 34th Annual International Symposium on Computer
	Architecture},
  year = {2007},
  acmid = {1250709},
  doi = {10.1145/1250662.1250709},
  isbn = {978-1-59593-706-3},
  keywords = {replacement, set dueling, set sampling, thrashing},
  numpages = {11},
}

@INPROCEEDINGS{moin2012,
 author = {Qureshi, Moinuddin K. and Loh, Gabe H.},
 title = {Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design},
 booktitle = {Proceedings of the 2012 45th Annual International Symposium on Microarchitecture},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 numpages = {12},
 doi = {10.1109/MICRO.2012.30},
 acmid = {2457502},
 keywords = {DRAM Cache, Stacked Memory, Memory Access Predictor},
} 

@INPROCEEDINGS{qureshi_micro2006,
  author = {Qureshi, Moinuddin K. and Patt, Yale N.},
  title = {Utility-Based Cache Partitioning: A Low-Overhead, High-Performance,
	Runtime Mechanism to Partition Shared Caches},
  booktitle = {Proceedings of the 39th Annual International Symposium on
	Microarchitecture},
  year = {2006},
  acmid = {1194855},
  doi = {10.1109/MICRO.2006.49},
  isbn = {0-7695-2732-9},
  numpages = {10},
}

@ARTICLE{pcm,
  author = {S. Raoux and G. W. Burr and M. J. Breitwisch and C. T. Rettner and
	Y. -c. Chen and R. M. Shelby and M. Salinga and D. Krebs and S. -h.
	Chen and H. -l. Lung and C. H. Lam},
  title = {Phase-change random access memory: a scalable technology},
  journal = {IBM J. Res. Dev.},
  year = {2008},
  volume = {52},
  number = {4},
  month = jul,
  issue_date = {July 2008}
}

@INPROCEEDINGS{seshadri_pact2012,
  author = {Seshadri, Vivek and Mutlu, Onur and Kozuch, Michael A. and Mowry,
	Todd C.},
  title = {The Evicted-address Filter: A Unified Mechanism to Address Both Cache
	Pollution and Thrashing},
  booktitle = {Proceedings of the 21st International Conference on Parallel Architectures
	and Compilation Techniques},
  year = {2012},
  acmid = {2370868},
  doi = {10.1145/2370816.2370868},
  isbn = {978-1-4503-1182-3},
  keywords = {caching, insertion policy, memory, pollution, thrashing},
  numpages = {12},
}

@INPROCEEDINGS{jaewoong2012,
 author = {Sim, Jaewoong and Loh, Gabriel H. and Kim, Hyesoon and O'Connor, Mike and Thottethodi, Mithuna},
 title = {A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch},
 booktitle = {Proceedings of the 2012 45th Annual International Symposium on Microarchitecture},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 numpages = {11},
 doi = {10.1109/MICRO.2012.31},
 acmid = {2457503},
} 

@INPROCEEDINGS{wu2011,
  author = {Carole-Jean Wu and Aamer Jaleel and Will Hasenplaugh and Margaret
	Martonosi and Simon C. Steely, Jr. and Joel Emer},
  title = {SHiP: signature-based hit predictor for high performance caching},
  booktitle = {Micro-44},
  year = {2011},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{wu_micro2011,
  author = {Wu, Carole-Jean and Jaleel, Aamer and Hasenplaugh, Will and Martonosi,
	Margaret and Steely,Jr., Simon C. and Emer, Joel},
  title = {SHiP: Signature-based Hit Predictor for High Performance Caching},
  booktitle = {Proceedings of the 44th Annual International Symposium on
	Microarchitecture},
  year = {2011},
  acmid = {2155671},
  doi = {10.1145/2155620.2155671},
  isbn = {978-1-4503-1053-6},
  keywords = {replacement, reuse distance prediction, shared cache},
  numpages = {12},
}

@ARTICLE{zhang_tc2004,
  author = {Zhang, Zhao and Zhu, Zhichun and Zhang, Xiaodong},
  title = {Design and Optimization of Large Size and Low Overhead Off-Chip Caches},
  journal = {IEEE Trans. Comput.},
  year = {2004},
  month = jul,
  acmid = {998579},
  doi = {10.1109/TC.2004.27},
  issn = {0018-9340},
  issue_date = {July 2004},
  keywords = {65, Cached DRAM, Cached DRAM, DRAM latency, memory hierarchy, memory-intensive
	applications, off-chip caches., DRAM latency, memory hierarchy, memory-intensive
	applications, off-chip caches.},
  numpages = {13},
}

@INPROCEEDINGS{zhao-iccd2007,
  author = {Li Zhao and R. Iyer and R. Illikkal and D. Newell},
  title = {Exploring {DRAM} Cache Architectures for {CMP} Server Platforms},
  booktitle = {ICCD-25},
  year = {2007}
}

@MANUAL{amd_phenom,
  title = {AMD Phenom II},
  owner = {cchou34},
  timestamp = {2013.11.21},
  url = {http://www.amd.com/us/products/desktop/processors/phenom-ii}
}

@MISC{intel_l3size,
  title = {Intel Core i7-3940XM Processor Specification},
  owner = {cchou34},
  timestamp = {2013.05.29},
  url = {http://ark.intel.com/products/71096/}
}

@MANUAL{intel_ssd,
  title = {Intel SSD},
  organization = {Intel},
  owner = {cchou34},
  timestamp = {2013.05.22},
  url = {http://www.intel.com/solid-state-drives-ssd.html}
}

@MANUAL{ddr4-spec,
  title = {DDR4 SPEC (JESD79-4)},
  organization = {JEDEC},
  year = {2013},
  owner = {cchou34},
  timestamp = {2013.11.15}
}

@MANUAL{hmc_spec,
  title = {HMC Specification 1.0},
  year = {http://www.hybridmemorycube.org, 2013},
  owner = {cchou34},
  timestamp = {2013.05.21},
  url = {http://www.hybridmemorycube.org}
}

@inproceedings{MIC,
  title={The Intel{\textregistered} many integrated core architecture},
  author={Duran, Alejandro and Klemm, Michael},
  booktitle={High Performance Computing and Simulation (HPCS), 2012 International Conference on},
  pages={365--366},
  year={2012},
  organization={IEEE}
}

@MANUAL{micron:rlddr,
  title = {576Mb-RLDRAM3: Reduced Latency DRAM 3},
  organization = {Micron},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.04.10}
}

@MANUAL{micron:ddr3,
  title = {1Gb\_DDR3\_SDRAM.pdf - Rev. I 02/10 EN},
  organization = {Micron},
  year = {2010},
  owner = {cchou34},
  timestamp = {2013.05.22}
}

@MANUAL{micron:lpdram,
  title = {1Gb-DDR-Mobile-SDRAM-t68: Mobile Low-Power DDR SDRAM: Rev. G 9/11
	EN},
  organization = {Micron},
  year = {2010}
}


@MANUAL{amd_magny_cours,
  title = {Introduction to Magny-Cours},
  organization = {AMD},
  year = {2010}
}


@MANUAL{nvidia_kepler,
  title = {NVIDIA Next Generation CUDA Compute Architecture: Kepler TM GK110},
  organization = {NVIIDA},
  year = {2013}
}

@INPROCEEDINGS{spectlb,
    author = {Thomas W. Barr and Alan L. Cox and Scott Rixner},
    title = {SpecTLB: a mechanism for speculative address translation},
    booktitle = {Proc. of the 38th Annual Intnl. Symp. on Computer Architecture},
    year = {}
}

@inproceedings{Basu2013,
    author = {Arkaprava Basu and Jayneel Gandhi and Jichuan Chang and Mark D. Hill and Michael M. Swift},
    title = {Efficient Virtual Memory for Big Memory Servers},
    booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
    year = {2013}
}


@article{zhengpagedgpu,
  author={Zheng, Tianhao and Nellans, David and Zulfiqar, Arslan and Stephenson, Mark and Keckler, Stephen W},
  title={Towards High Performance Paged Memory for GPUs},
  booktile = {Proceedings of the International Symposium on High Performance Computer Architecture},
  year = {2016}
}

@inproceedings{SharedLLT,
 author = {Bhattacharjee, Abhishek and Lustig, Daniel and Martonosi, Margaret},
 title = {Shared Last-level TLBs for Chip Multiprocessors},
 booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 series = {HPCA '11},
 year = {2011},
 isbn = {978-1-4244-9432-3},
 pages = {62--63},
 numpages = {2},
 url = {http://dl.acm.org/citation.cfm?id=2014698.2014896},
 acmid = {2014896},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{COLT,
 author = {Pham, Binh and Vaidyanathan, Viswanathan and Jaleel, Aamer and Bhattacharjee, Abhishek},
 title = {CoLT: Coalesced Large-Reach TLBs},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {258--269},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2012.32},
 doi = {10.1109/MICRO.2012.32},
 acmid = {2457504},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Bhargava2008,
 author = {Bhargava, Ravi and Serebrin, Benjamin and Spadini, Francesco and Manne, Srilatha},
 title = {Accelerating Two-dimensional Page Walks for Virtualized Systems},
 booktitle = {Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XIII},
 year = {2008},
 isbn = {978-1-59593-958-6},
 location = {Seattle, WA, USA},
 pages = {26--35},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1346281.1346286},
 doi = {10.1145/1346281.1346286},
 acmid = {1346286},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {AMD, TLB, hypervisor, memory management, nested paging, page walk caching, virtual machine monitor, virtualization},
} 

@inproceedings{SuperPageProblem,
 author = {Talluri, Madhusudhan and Hill, Mark D.},
 title = {Surpassing the TLB Performance of Superpages with Less Operating System Support},
 booktitle = {Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS VI},
 year = {1994},
 isbn = {0-89791-660-3},
 location = {San Jose, California, USA},
 pages = {171--182},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/195473.195531},
 doi = {10.1145/195473.195531},
 acmid = {195531},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{TwoPageSize,
 author = {Talluri, Madhusudhan and Kong, Shing and Hill, Mark D. and Patterson, David A.},
 title = {Tradeoffs in Supporting Two Page Sizes},
 booktitle = {Proceedings of the 19th Annual International Symposium on Computer Architecture},
 series = {ISCA '92},
 year = {1992},
 isbn = {0-89791-509-7},
 location = {Queensland, Australia},
 pages = {415--424},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/139669.140406},
 doi = {10.1145/139669.140406},
 acmid = {140406},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{SkipPT,
 title = {Translation Caching: Skip, Don'T Walk (the Page Table)},
 author = {Barr, Thomas W. and Cox, Alan and Rixner, Scott},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA)},
 year = {2010},
} 

@inproceedings{prefTLBintercore,
 author = {Bhattacharjee, Abhishek and Martonosi, Margaret},
 title = {Inter-core Cooperative TLB for Chip Multiprocessors},
 booktitle = {Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XV},
 year = {2010},
 isbn = {978-1-60558-839-1},
 location = {Pittsburgh, Pennsylvania, USA},
 pages = {359--370},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1736020.1736060},
 doi = {10.1145/1736020.1736060},
 acmid = {1736060},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {parallelism, prefetching, translation lookaside buffer},
} 

@inproceedings{prefTLBgokul,
 author = {Kandiraju, Gokul B. and Sivasubramaniam, Anand},
 title = {Going the Distance for TLB Prefetching: An Application-driven Study},
 booktitle = {Proceedings of the 29th Annual International Symposium on Computer Architecture},
 series = {ISCA '02},
 year = {2002},
 isbn = {0-7695-1605-X},
 location = {Anchorage, Alaska},
 pages = {195--206},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=545215.545237},
 acmid = {545237},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {application-driven study, memory hierarchy, prefetching, simulation, translation lookaside buffer},
} 

@inproceedings{prefTLBrecency,
 author = {Saulsbury, Ashley and Dahlgren, Fredrik and Stenstrom, Per},
 title = {Recency-based TLB Preloading},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
 series = {ISCA '00},
 year = {2000},
 isbn = {1-58113-232-8},
 location = {Vancouver, British Columbia, Canada},
 pages = {117--127},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/339647.339666},
 doi = {10.1145/339647.339666},
 acmid = {339666},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{minimalist,
 author = {Kaseridis, Dimitris and Stuecheli, Jeffrey and John, Lizy Kurian},
 title = {Minimalist Open-page: A DRAM Page-mode Scheduling Policy for the Many-core Era},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {24--35},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2155620.2155624},
 doi = {10.1145/2155620.2155624},
 acmid = {2155624},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{bwa,
 author = {Agarwal, Neha and Nellans, David and Stephenson, Mark and O'Connor, Mike and Keckler, Stephen W.},
 title = {Page Placement Strategies for GPUs Within Heterogeneous Memory Systems},
 booktitle = {Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 year = {2015},
} 


@MISC{lonestar,
    author = { Kulkarni, Milind A and Burtscher, Martin A and Cascaval, Calin  and Pingali, Keshav },
    title = {Lonestar: A Suite of Parallel Irregular Programs ?},
 booktitle = {Proceedings of the Internation Symposium on Performance Analysis of Systems and Software (ISPASS)},
    year = {2009}
}

@inproceedings{pichaigpu,
 author = {Pichai, Bharath and Hsu, Lisa and Bhattacharjee, Abhishek},
 title = {Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU/GPUs with Unified Address Spaces},
 booktitle = {Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '14},
 year = {2014},
 isbn = {978-1-4503-2305-5},
 location = {Salt Lake City, Utah, USA},
 pages = {743--758},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2541940.2541942},
 doi = {10.1145/2541940.2541942},
 acmid = {2541942},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {gpus, mmus, tlbs, unified address space},
} 

@inproceedings{power2014supporting,
  title={Supporting x86-64 address translation for 100s of GPU lanes},
  author={Power, Jonathan and Hill, Mark D and Wood, David and others},
  booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on},
  pages={568--578},
  year={2014},
  organization={IEEE}
}

@inproceedings{numa-traffic,
 author = {Dashti, Mohammad and Fedorova, Alexandra and Funston, Justin and Gaud, Fabien and Lachaize, Renaud and Lepers, Baptiste and Quema, Vivien and Roth, Mark},
 title = {Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems},
 booktitle = {Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '13},
 year = {2013},
 isbn = {978-1-4503-1870-9},
 location = {Houston, Texas, USA},
 pages = {381--394},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2451116.2451157},
 doi = {10.1145/2451116.2451157},
 acmid = {2451157},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multicore, numa, operating systems, scheduling},
} 

@inproceedings{numa-harmful,
 author = {Gaud, Fabien and Lepers, Baptiste and Decouchant, Jeremie and Funston, Justin and Fedorova, Alexandra and Qu{\'e}ma, Vivien},
 title = {Large Pages May Be Harmful on NUMA Systems},
 booktitle = {Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference},
 series = {USENIX ATC'14},
 year = {2014},
 isbn = {978-1-931971-10-2},
 location = {Philadelphia, PA},
 pages = {231--242},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2643634.2643659},
 acmid = {2643659},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@inproceedings{numa-OSsupport,
 author = {Verghese, Ben and Devine, Scott and Gupta, Anoop and Rosenblum, Mendel},
 title = {Operating System Support for Improving Data Locality on CC-NUMA Compute Servers},
 booktitle = {Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS VII},
 year = {1996},
 isbn = {0-89791-767-7},
 location = {Cambridge, Massachusetts, USA},
 pages = {279--289},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/237090.237205},
 doi = {10.1145/237090.237205},
 acmid = {237205},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{numa-bolosky,
 author = {Bolosky, W. and Fitzgerald, R. and Scott, M.},
 title = {Simple but Effective Techniques for NUMA Memory Management},
 booktitle = {Proceedings of the Twelfth ACM Symposium on Operating Systems Principles},
 series = {SOSP '89},
 year = {1989},
 isbn = {0-89791-338-8},
 pages = {19--31},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/74850.74854},
 doi = {10.1145/74850.74854},
 acmid = {74854},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{dramcache-resilient,
 author = {Sim, Jaewoong and Loh, Gabriel H. and Sridharan, Vilas and O'Connor, Mike},
 title = {Resilient Die-stacked DRAM Caches},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {416--427},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485958},
 doi = {10.1145/2485922.2485958},
 acmid = {2485958},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache, die stacking, error protection, reliability},
} 

@inproceedings{cameo,
 title = {CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache},
 author = {Chou, Chiachen and Jaleel, Aamer and Qureshi, Moin K.},
 booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
 year={2014}
} 

@inproceedings{batman,
 title = {BATMAN: Maximizing Bandwidth Utilization for Hybrid Memory Systems},
 author = {Chou, Chiachen and Jaleel, Aamer and Qureshi, M K},
 booktitle = {Technical Report for Computer ARchitecture and Emerging Technologies (CARET) Lab, TR-CARET-2015-01},
 year={2015}
} 


@inproceedings{tlbreachclustering,
  title={Increasing TLB reach by exploiting clustering in page translations},
  author={Pham, Binh and Bhattacharjee, Arup and Eckert, Yasuko and Loh, Gabriel H},
  booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on},
  pages={558--567},
  year={2014},
  organization={IEEE}
}


@inproceedings{simTLBperf,
 author = {Chen, J. Bradley and Borg, Anita and Jouppi, Norman P.},
 title = {A Simulation Based Study of TLB Performance},
 booktitle = {Proceedings of the 19th Annual International Symposium on Computer Architecture},
 series = {ISCA '92},
 year = {1992},
 isbn = {0-89791-509-7},
 location = {Queensland, Australia},
 pages = {114--123},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/139669.139708},
 doi = {10.1145/139669.139708},
 acmid = {139708},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{hpca15_placement,
  author    = {Mitesh R. Meswani and
               Sergey Blagodurov and
               David Roberts and
               John Slice and
               Mike Ignatowski and
               Gabriel H. Loh},
  title     = {Heterogeneous memory architectures: {A} {HW/SW} approach for mixing
               die-stacked and off-package memories},
  booktitle = {21st {IEEE} International Symposium on High Performance Computer Architecture,
               {HPCA} 2015, Burlingame, CA, USA, February 7-11, 2015},
  pages     = {126--136},
  year      = {2015},
  crossref  = {DBLP:conf/hpca/2015},
  url       = {http://dx.doi.org/10.1109/HPCA.2015.7056027},
  doi       = {10.1109/HPCA.2015.7056027},
  timestamp = {Mon, 16 Mar 2015 12:09:18 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/hpca/MeswaniBRSIL15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{invertedPT,
 author = {Jacob, Bruce and Mudge, Trevor},
 title = {Virtual Memory: Issues of Implementation},
 journal = {IEEE Computer},
 issue_date = {June 1998},
 volume = {31},
 number = {6},
 month = jun,
 year = {1998},
 issn = {0018-9162},
 pages = {33--43},
 numpages = {11},
} 

@article{invertedPT2,
  title={Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures},
  author={Rashid, Richard and Tevanian, Avadis and Young, Michael and Golub, David and Baron, Robert and Black, David and Bolosky, William and Chew, Jonathan},
  volume={15},
  number={5},
  year={1987},
  publisher={ACM}
}