Model {
  Name			  "sampleModel929"
  System {
    Name		    "sampleModel929"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "62"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Delay
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "57"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "58"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk12"
      SID		      "59"
      Ports		      [1, 1]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk13"
      SID		      "60"
      Ports		      [1, 1]
      Position		      [350, 180, 410, 240]
      ZOrder		      13
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk14"
      SID		      "61"
      Ports		      [1, 1]
      Position		      [510, 180, 570, 240]
      ZOrder		      14
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk15"
      SID		      "62"
      Ports		      [1, 1]
      Position		      [670, 180, 730, 240]
      ZOrder		      15
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      DiscreteFir
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      InputPortMap	      "u0"
      OutputPortMap	      "o0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Value		      "[17441580.058651]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [5, 1]
      Position		      [830, 34, 890, 96]
      ZOrder		      6
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk6"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "7"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "15"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "16"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "17"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "18"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk5"
	  SID			  "11"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  IconShape		  "rectangular"
	  Inputs		  "--"
	}
	Block {
	  BlockType		  Abs
	  Name			  "cfblk7"
	  SID			  "13"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Squeeze
	  Name			  "cfblk8"
	  SID			  "14"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "8"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [90, 0; 0, -115; 310, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 645, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [720, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [40, 0; 0, 15]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "19"
      Ports		      [4, 2]
      Position		      [990, 32, 1050, 93]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "20"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "26"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "27"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "28"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "4"
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "cfblk3"
	  SID			  "22"
	  Ports			  [1, 2]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk4"
	  SID			  "23"
	  Ports			  [1, 2]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk5"
	  SID			  "24"
	  Ports			  [1, 2]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "25"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Value			  "[700202337.914902]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "21"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "29"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 475, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -880, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -20; -240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk4"
	  SrcPort		  2
	  Points		  [0, 20; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 470, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "30"
      Ports		      [2, 3]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "31"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "40"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  Port			  "2"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "43"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  12
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "34"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "35"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "36"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk7"
	  SID			  "37"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  InitialConditionSetting "Auto"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "38"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  gain			  1
	  low			  0
	  high			  2
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "39"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  Value			  "[854371711.861911]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "32"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "41"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "42"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  11
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 115; -1040, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 155, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [75, 0; 0, 35; 165, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -475, 0; 0, 70; -565, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 45; 810, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -560, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -560, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "44"
      Ports		      [3, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "45"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "54"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "55"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "56"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "47"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk4"
	  SID			  "48"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk5"
	  SID			  "49"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "50"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Assignment
	  Name			  "cfblk7"
	  SID			  "51"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  DiagnosticForDimensions "Warning"
	  IndexOptions		  "Index vector (dialog)"
	  Indices		  "1"
	  OutputSizes		  "1"
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk8"
	  SID			  "52"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "53"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[7960831.161945]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "46"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -1200, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [40, 0; 0, -15]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 55; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 170, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 480, 0; 0, 50]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -1040, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [715, 0; 0, -165]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [85, 0; 0, -40; 315, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 155, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			52
	Points			[30, 0]
	Branch {
	  ZOrder		  53
	  Points		  [5, 0]
	  Branch {
	    ZOrder		    54
	    Points		    [0, -30; 160, 0; 0, 25]
	    Branch {
	      ZOrder		      17
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Branch {
	      ZOrder		      20
	      Points		      [0, 15]
	      DstBlock		      "cfblk7"
	      DstPort		      3
	    }
	  }
	  Branch {
	    ZOrder		    21
	    Points		    [0, 45; 165, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    4
	  }
	}
	Branch {
	  ZOrder		  4
	  Points		  [0, 55; 490, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  2
	}
      }
      Branch {
	ZOrder			14
	Points			[0, 15]
	DstBlock		"cfblk6"
	DstPort			4
      }
    }
    Line {
      ZOrder		      31
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			30
	Points			[0, -45; -1200, 0]
	DstBlock		"cfblk2"
	DstPort			1
      }
      Branch {
	ZOrder			32
	Points			[0, 115; -880, 0]
	DstBlock		"cfblk14"
	DstPort			1
      }
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk7"
      SrcPort		      2
      Points		      [0, 25; -560, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      35
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			34
	Points			[0, -35; 320, 0; 0, 30]
	DstBlock		"cfblk6"
	DstPort			2
      }
      Branch {
	ZOrder			36
	Points			[0, 115; 165, 0]
	DstBlock		"cfblk15"
	DstPort			1
      }
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, 45; 805, 0]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -15; -240, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [75, 0; 0, -25; 325, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -720, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      24
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 115; -560, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      25
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [1035, 0; 0, -165]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      26
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [5, 0; 0, 115; -1045, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      27
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [555, 0; 0, -145]
      DstBlock		      "cfblk6"
      DstPort		      3
    }
    Line {
      ZOrder		      28
      SrcBlock		      "cfblk8"
      SrcPort		      3
      Points		      [0, 95; -880, 0]
      DstBlock		      "cfblk13"
      DstPort		      1
    }
    Line {
      ZOrder		      29
      SrcBlock		      "cfblk13"
      SrcPort		      1
      Points		      [880, 0]
      DstBlock		      "cfblk9"
      DstPort		      3
    }
    Line {
      ZOrder		      33
      SrcBlock		      "cfblk14"
      SrcPort		      1
      Points		      [240, 0]
      DstBlock		      "cfblk6"
      DstPort		      5
    }
    Line {
      ZOrder		      37
      SrcBlock		      "cfblk15"
      SrcPort		      1
      Points		      [0, 35; -730, 0; 0, -185]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
