{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393762216203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393762216203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 20:10:16 2014 " "Processing started: Sun Mar 02 20:10:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393762216203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393762216203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex23 -c ex23 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex23 -c ex23" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393762216203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1393762216406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex23 EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"ex23\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1393762216484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1393762216625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1393762216656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1393762216656 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1393762216843 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1393762216843 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 342 9500 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 342 degrees (9500 ps) for sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1393762216843 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1393762216843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1393762217875 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1393762217906 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393762218484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393762218484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1393762218484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1393762218484 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3230 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1393762218500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3232 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1393762218500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3234 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1393762218500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3236 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1393762218500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3238 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1393762218500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1393762218500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1393762218500 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1393762218500 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdj1 " "Entity dcfifo_jdj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1393762220140 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1393762220140 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1393762220140 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mfj1 " "Entity dcfifo_mfj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1393762220140 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1393762220140 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1393762220140 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1393762220140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex23.sdc " "Synopsys Design Constraints File file not found: 'ex23.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1393762220156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1393762220156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1393762220156 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1393762220187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1393762220187 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1393762220187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""}  } { { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 8 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3206 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 92 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 963 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 92 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 963 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 92 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 963 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:uut_sysctrl\|sysrst_nr0~0 " "Destination node sys_ctrl:uut_sysctrl\|sysrst_nr0~0" {  } { { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 39 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 1434 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393762220296 ""}  } { { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 3207 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|sysrst_nr2  " "Automatically promoted node sys_ctrl:uut_sysctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~0 " "Destination node sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~0" {  } { { "sdram_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdram_ctrl.v" 47 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 1676 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393762220296 ""}  } { { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 984 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo_clrr  " "Automatically promoted node sdfifo_ctrl:uut_sdffifoctrl\|rdfifo_clrr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[12\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[12\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 357 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[13\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[13\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 356 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[0\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[0\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 341 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[1\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[1\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 368 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[2\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[2\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 367 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[3\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[3\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 366 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[4\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[4\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 365 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[5\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[5\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 364 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[6\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[6\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 363 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[7\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_rdabr\[7\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 103 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 362 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1393762220296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393762220296 ""}  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 63 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 373 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdfifo_ctrl:uut_sdffifoctrl\|wrf_clr_r  " "Automatically promoted node sdfifo_ctrl:uut_sdffifoctrl\|wrf_clr_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[12\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[12\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 343 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[13\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[13\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 342 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[0\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[0\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 355 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[1\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[1\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 354 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[2\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[2\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 353 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[3\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[3\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 352 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[4\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[4\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 351 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[5\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[5\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 350 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[6\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[6\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 349 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[7\] " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|sys_wrabr\[7\]" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 91 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 348 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1393762220296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1393762220296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1393762220296 ""}  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 70 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 375 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|rst_r2  " "Automatically promoted node sys_ctrl:uut_sysctrl\|rst_r2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220312 ""}  } { { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 31 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|rst_r2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 987 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|sysrst_nr0~0  " "Automatically promoted node sys_ctrl:uut_sysctrl\|sysrst_nr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1393762220312 ""}  } { { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 39 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex23/" { { 0 { 0 ""} 0 1434 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1393762220312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1393762220906 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1393762220906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1393762220906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1393762220921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1393762220921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1393762220921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1393762221453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1393762221468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1393762221468 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 clk\[0\] vxclk~output " "PLL \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vxclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mypll.v" "" { Text "D:/FpgaExample/ex23/mypll.v" 115 0 0 } } { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 64 0 0 } } { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 75 0 0 } } { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1393762221515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393762221562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1393762222953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393762223687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1393762223703 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1393762226031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393762226031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1393762226812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FpgaExample/ex23/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1393762229546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1393762229546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1393762231046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1393762231046 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1393762231046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1393762231187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1393762231750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1393762231796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1393762232500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393762237453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 02 20:10:37 2014 " "Processing ended: Sun Mar 02 20:10:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393762237453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393762237453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393762237453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393762237453 ""}
