<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2739" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2739{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2739{left:645px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2739{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2739{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2739{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t6_2739{left:360px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2739{left:70px;bottom:797px;letter-spacing:0.13px;}
#t8_2739{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2739{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2739{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2739{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_2739{left:70px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#td_2739{left:615px;bottom:705px;}
#te_2739{left:629px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tf_2739{left:70px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_2739{left:70px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_2739{left:475px;bottom:671px;}
#ti_2739{left:490px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_2739{left:70px;bottom:648px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tk_2739{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tl_2739{left:387px;bottom:630px;}
#tm_2739{left:402px;bottom:623px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#tn_2739{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_2739{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tp_2739{left:70px;bottom:563px;}
#tq_2739{left:96px;bottom:567px;letter-spacing:-0.16px;word-spacing:-1.34px;}
#tr_2739{left:96px;bottom:550px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_2739{left:70px;bottom:524px;}
#tt_2739{left:96px;bottom:527px;letter-spacing:-0.18px;word-spacing:-0.73px;}
#tu_2739{left:318px;bottom:527px;}
#tv_2739{left:325px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tw_2739{left:458px;bottom:527px;}
#tx_2739{left:462px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#ty_2739{left:590px;bottom:527px;}
#tz_2739{left:594px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.27px;}
#t10_2739{left:634px;bottom:534px;}
#t11_2739{left:645px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#t12_2739{left:96px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_2739{left:96px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t14_2739{left:259px;bottom:500px;}
#t15_2739{left:275px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_2739{left:70px;bottom:467px;}
#t17_2739{left:96px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_2739{left:96px;bottom:454px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t19_2739{left:328px;bottom:460px;}
#t1a_2739{left:343px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1b_2739{left:70px;bottom:427px;}
#t1c_2739{left:96px;bottom:431px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t1d_2739{left:766px;bottom:437px;letter-spacing:-0.04px;}
#t1e_2739{left:789px;bottom:431px;letter-spacing:-0.12px;}
#t1f_2739{left:96px;bottom:414px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t1g_2739{left:367px;bottom:421px;}
#t1h_2739{left:382px;bottom:414px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#t1i_2739{left:96px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_2739{left:96px;bottom:380px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1k_2739{left:70px;bottom:354px;}
#t1l_2739{left:96px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1m_2739{left:96px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1n_2739{left:403px;bottom:347px;}
#t1o_2739{left:418px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_2739{left:96px;bottom:324px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#t1q_2739{left:70px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_2739{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_2739{left:75px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1t_2739{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t1u_2739{left:308px;bottom:1065px;letter-spacing:-0.14px;}
#t1v_2739{left:308px;bottom:1050px;letter-spacing:-0.18px;}
#t1w_2739{left:353px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t1x_2739{left:353px;bottom:1050px;letter-spacing:-0.14px;}
#t1y_2739{left:353px;bottom:1034px;letter-spacing:-0.13px;}
#t1z_2739{left:425px;bottom:1065px;letter-spacing:-0.12px;}
#t20_2739{left:425px;bottom:1050px;letter-spacing:-0.11px;}
#t21_2739{left:425px;bottom:1034px;letter-spacing:-0.12px;}
#t22_2739{left:496px;bottom:1065px;letter-spacing:-0.12px;}
#t23_2739{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_2739{left:75px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t25_2739{left:308px;bottom:1011px;}
#t26_2739{left:353px;bottom:1011px;letter-spacing:-0.15px;}
#t27_2739{left:425px;bottom:1011px;letter-spacing:-0.15px;}
#t28_2739{left:496px;bottom:1011px;letter-spacing:-0.12px;}
#t29_2739{left:496px;bottom:995px;letter-spacing:-0.12px;}
#t2a_2739{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_2739{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2c_2739{left:308px;bottom:967px;}
#t2d_2739{left:353px;bottom:967px;letter-spacing:-0.12px;}
#t2e_2739{left:425px;bottom:967px;letter-spacing:-0.13px;}
#t2f_2739{left:496px;bottom:967px;letter-spacing:-0.12px;}
#t2g_2739{left:496px;bottom:950px;letter-spacing:-0.12px;}
#t2h_2739{left:89px;bottom:865px;letter-spacing:-0.15px;}
#t2i_2739{left:204px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2j_2739{left:380px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_2739{left:553px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2l_2739{left:729px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2m_2739{left:103px;bottom:840px;}
#t2n_2739{left:192px;bottom:840px;letter-spacing:-0.13px;}
#t2o_2739{left:401px;bottom:840px;letter-spacing:-0.16px;}
#t2p_2739{left:574px;bottom:840px;letter-spacing:-0.14px;}
#t2q_2739{left:750px;bottom:840px;letter-spacing:-0.12px;}
#t2r_2739{left:70px;bottom:192px;letter-spacing:-0.16px;}
#t2s_2739{left:92px;bottom:192px;letter-spacing:-0.12px;}
#t2t_2739{left:92px;bottom:175px;letter-spacing:-0.11px;}
#t2u_2739{left:70px;bottom:154px;letter-spacing:-0.14px;}
#t2v_2739{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t2w_2739{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t2x_2739{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t2y_2739{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_2739{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2739{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2739{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2739{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2739{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2739{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2739{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2739{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_2739{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_2739{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2739" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2739Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2739" style="-webkit-user-select: none;"><object width="935" height="1210" data="2739/2739.svg" type="image/svg+xml" id="pdf2739" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2739" class="t s1_2739">XSAVEC—Save Processor Extended States With Compaction </span>
<span id="t2_2739" class="t s2_2739">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2739" class="t s1_2739">Vol. 2D </span><span id="t4_2739" class="t s1_2739">6-57 </span>
<span id="t5_2739" class="t s3_2739">XSAVEC—Save Processor Extended States With Compaction </span>
<span id="t6_2739" class="t s4_2739">Instruction Operand Encoding </span>
<span id="t7_2739" class="t s4_2739">Description </span>
<span id="t8_2739" class="t s5_2739">Performs a full or partial save of processor state components to the XSAVE area located at the memory address </span>
<span id="t9_2739" class="t s5_2739">specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The </span>
<span id="ta_2739" class="t s5_2739">specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the </span>
<span id="tb_2739" class="t s5_2739">logical-AND of EDX:EAX and XCR0. </span>
<span id="tc_2739" class="t s5_2739">The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of Intel </span>
<span id="td_2739" class="t s6_2739">® </span>
<span id="te_2739" class="t s5_2739">64 and IA-32 Architectures Soft- </span>
<span id="tf_2739" class="t s5_2739">ware Developer’s Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends </span>
<span id="tg_2739" class="t s5_2739">on a REX.W prefix; see Section 13.5.1, “x87 State” of Intel </span>
<span id="th_2739" class="t s6_2739">® </span>
<span id="ti_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s </span>
<span id="tj_2739" class="t s5_2739">Manual, Volume 1. </span>
<span id="tk_2739" class="t s5_2739">Section 13.10, “Operation of XSAVEC,” of Intel </span>
<span id="tl_2739" class="t s6_2739">® </span>
<span id="tm_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tn_2739" class="t s5_2739">1 provides a detailed description of the operation of the XSAVEC instruction. The following items provide a high- </span>
<span id="to_2739" class="t s5_2739">level outline: </span>
<span id="tp_2739" class="t s7_2739">• </span><span id="tq_2739" class="t s5_2739">Execution of XSAVEC is similar to that of XSAVE. XSAVEC differs from XSAVE in that it uses compaction and that </span>
<span id="tr_2739" class="t s5_2739">it may use the init optimization. </span>
<span id="ts_2739" class="t s7_2739">• </span><span id="tt_2739" class="t s5_2739">XSAVEC saves state component </span><span id="tu_2739" class="t s8_2739">i </span><span id="tv_2739" class="t s5_2739">if and only if RFBM[</span><span id="tw_2739" class="t s8_2739">i</span><span id="tx_2739" class="t s5_2739">] = 1 and XINUSE[</span><span id="ty_2739" class="t s8_2739">i</span><span id="tz_2739" class="t s5_2739">] = 1. </span>
<span id="t10_2739" class="t s6_2739">1 </span>
<span id="t11_2739" class="t s5_2739">(XINUSE is a bitmap by which </span>
<span id="t12_2739" class="t s5_2739">the processor tracks the status of various state components. See Section 13.6, “Processor Tracking of XSAVE- </span>
<span id="t13_2739" class="t s5_2739">Managed State” of Intel </span>
<span id="t14_2739" class="t s6_2739">® </span>
<span id="t15_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) </span>
<span id="t16_2739" class="t s7_2739">• </span><span id="t17_2739" class="t s5_2739">XSAVEC does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, “Legacy </span>
<span id="t18_2739" class="t s5_2739">Region of an XSAVE Area” of Intel </span>
<span id="t19_2739" class="t s6_2739">® </span>
<span id="t1a_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t1b_2739" class="t s7_2739">• </span><span id="t1c_2739" class="t s5_2739">XSAVEC writes the logical AND of RFBM and XINUSE to the XSTATE_BV field of the XSAVE header. </span>
<span id="t1d_2739" class="t s6_2739">2,3 </span>
<span id="t1e_2739" class="t s5_2739">(See </span>
<span id="t1f_2739" class="t s5_2739">Section 13.4.2, “XSAVE Header” of Intel </span>
<span id="t1g_2739" class="t s6_2739">® </span>
<span id="t1h_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) </span>
<span id="t1i_2739" class="t s5_2739">XSAVEC sets bit 63 of the XCOMP_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVEC does not </span>
<span id="t1j_2739" class="t s5_2739">write to any parts of the XSAVE header other than the XSTATE_BV and XCOMP_BV fields. </span>
<span id="t1k_2739" class="t s7_2739">• </span><span id="t1l_2739" class="t s5_2739">XSAVEC always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, </span>
<span id="t1m_2739" class="t s5_2739">“Extended Region of an XSAVE Area” of Intel </span>
<span id="t1n_2739" class="t s6_2739">® </span>
<span id="t1o_2739" class="t s5_2739">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1p_2739" class="t s5_2739">Volume 1). </span>
<span id="t1q_2739" class="t s5_2739">Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a </span>
<span id="t1r_2739" class="t s5_2739">general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored. </span>
<span id="t1s_2739" class="t s9_2739">Opcode / </span>
<span id="t1t_2739" class="t s9_2739">Instruction </span>
<span id="t1u_2739" class="t s9_2739">Op/ </span>
<span id="t1v_2739" class="t s9_2739">En </span>
<span id="t1w_2739" class="t s9_2739">64/32 bit </span>
<span id="t1x_2739" class="t s9_2739">Mode </span>
<span id="t1y_2739" class="t s9_2739">Support </span>
<span id="t1z_2739" class="t s9_2739">CPUID </span>
<span id="t20_2739" class="t s9_2739">Feature </span>
<span id="t21_2739" class="t s9_2739">Flag </span>
<span id="t22_2739" class="t s9_2739">Description </span>
<span id="t23_2739" class="t sa_2739">NP 0F C7 /4 </span>
<span id="t24_2739" class="t sa_2739">XSAVEC mem </span>
<span id="t25_2739" class="t sa_2739">M </span><span id="t26_2739" class="t sa_2739">V/V </span><span id="t27_2739" class="t sa_2739">XSAVEC </span><span id="t28_2739" class="t sa_2739">Save state components specified by EDX:EAX to mem with </span>
<span id="t29_2739" class="t sa_2739">compaction. </span>
<span id="t2a_2739" class="t sa_2739">NP REX.W + 0F C7 /4 </span>
<span id="t2b_2739" class="t sa_2739">XSAVEC64 mem </span>
<span id="t2c_2739" class="t sa_2739">M </span><span id="t2d_2739" class="t sa_2739">V/N.E. </span><span id="t2e_2739" class="t sa_2739">XSAVEC </span><span id="t2f_2739" class="t sa_2739">Save state components specified by EDX:EAX to mem with </span>
<span id="t2g_2739" class="t sa_2739">compaction. </span>
<span id="t2h_2739" class="t s9_2739">Op/En </span><span id="t2i_2739" class="t s9_2739">Operand 1 </span><span id="t2j_2739" class="t s9_2739">Operand 2 </span><span id="t2k_2739" class="t s9_2739">Operand 3 </span><span id="t2l_2739" class="t s9_2739">Operand 4 </span>
<span id="t2m_2739" class="t sa_2739">M </span><span id="t2n_2739" class="t sa_2739">ModRM:r/m (w) </span><span id="t2o_2739" class="t sa_2739">N/A </span><span id="t2p_2739" class="t sa_2739">N/A </span><span id="t2q_2739" class="t sa_2739">N/A </span>
<span id="t2r_2739" class="t sa_2739">1. </span><span id="t2s_2739" class="t sa_2739">There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not </span>
<span id="t2t_2739" class="t sa_2739">have its initial value of 1F80H. In this case, XSAVEC saves SSE state as long as RFBM[1] = 1. </span>
<span id="t2u_2739" class="t sa_2739">2. </span><span id="t2v_2739" class="t sa_2739">Unlike XSAVE and XSAVEOPT, XSAVEC clears bits in the XSTATE_BV field that correspond to bits that are clear in RFBM. </span>
<span id="t2w_2739" class="t sa_2739">3. </span><span id="t2x_2739" class="t sa_2739">There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not </span>
<span id="t2y_2739" class="t sa_2739">have its initial value of 1F80H. In this case, XSAVEC sets XSTATE_BV[1] to 1 as long as RFBM[1] = 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
