module PIPO(clk,clear,in,out);
input clk,clear;
input wire[3:0] in;
output reg[3:0] out;

always @(posedge clk)
    begin
    if (clear)
        out<= 4'b0000;
    else
        out <= in;
    end 
endmodule
