-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataReady_ap_vld : IN STD_LOGIC;
    dataReady : IN STD_LOGIC_VECTOR (0 downto 0);
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_0_ap_vld : OUT STD_LOGIC;
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_0_ap_vld : OUT STD_LOGIC;
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=5.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.739104,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8636,HLS_SYN_LUT=8373,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal dataReady_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal dataReady_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal dataReady_in_sig : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_ap_vld_preg : STD_LOGIC := '0';
    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal dataReady_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataReady_read_read_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal dataReady_read_reg_5189_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dataReady_read_reg_5189_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_36_fu_953_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_36_reg_5193 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_fu_1034_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_reg_5213 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_fu_1115_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_reg_5233 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_1196_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_reg_5253 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_fu_1277_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_reg_5273 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_fu_1358_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_reg_5293 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_fu_1439_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_reg_5313 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_fu_1520_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_reg_5333 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_fu_1601_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_reg_5353 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_fu_1682_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_reg_5373 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_fu_1763_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_reg_5393 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_fu_1844_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_reg_5413 : STD_LOGIC_VECTOR (5 downto 0);
    signal edges_load_reg_5443 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5443_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_5448 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5448_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5448_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_5463 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5463_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_5468 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5468_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5468_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_5483 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5483_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_5488 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5488_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5488_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_5503 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5503_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_5508 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5508_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5508_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_5523 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5523_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_5528 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5528_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5528_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_5543 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5543_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_5548 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5548_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5548_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_5563 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5563_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_5568 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5568_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5568_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_5583 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5583_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_5588 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5588_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5588_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_5603 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_5603_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_5608 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5608_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5608_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_5623 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_5623_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_5628 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5628_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5628_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_5643 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_5643_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_5648 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5648_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5648_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_5663 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_5663_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_5668 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5668_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5668_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2219_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_5673 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_fu_2243_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_reg_5678 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_fu_2267_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_reg_5683 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2291_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_5688 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2315_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_5693 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_fu_2339_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_reg_5698 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_fu_2363_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_reg_5703 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2387_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_5708 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2411_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_5713 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_fu_2435_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_5718 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_fu_2459_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_5723 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2483_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_5728 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_5793 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_1_reg_5798 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_2_reg_5803 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_3_reg_5808 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_4_reg_5813 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_5_reg_5818 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_935_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_6_reg_5823 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_7_reg_5828 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_8_reg_5833 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_9_reg_5838 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_s_reg_5843 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_10_reg_5848 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_857_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_5853 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_862_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_5858 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_867_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_5863 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_872_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_5868 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_877_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_5873 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_882_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_5878 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_887_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_5883 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_892_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_5888 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_897_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_5893 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_902_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_5898 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_907_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_5903 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_5908 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_reg_5913 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_2570_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_5918 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_5924 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_5929 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_5934 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_2616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_5939 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_reg_5944 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_5949 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_2670_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_5954 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_reg_5959 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_2711_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_5964 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_5970 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_5975 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_5980 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_2757_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_5985 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_1_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_reg_5990 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_5995 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_2811_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_6000 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_4_reg_6005 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_fu_2852_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_reg_6010 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_6016 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_6021 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_6026 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_2898_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_6031 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_2_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_reg_6036 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_6041 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_2952_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_6046 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_reg_6051 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_1_fu_2993_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_1_reg_6056 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_3009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_6062 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_3021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_6067 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_3027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_6072 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_3039_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_6077 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_3_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_reg_6082 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_6087 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3093_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_6092 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_8_reg_6097 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_2_fu_3134_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_2_reg_6102 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_6108 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_6113 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_6118 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_3180_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_6123 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_4_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_reg_6128 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_fu_3210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_6133 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_3234_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_6138 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_10_reg_6143 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_3_fu_3275_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_3_reg_6148 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_6154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_6159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_6164 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_3321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_6169 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_5_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_reg_6174 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_6179 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_3375_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_6184 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_12_reg_6189 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_4_fu_3416_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_4_reg_6194 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_3432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_6200 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_3444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_6205 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_3450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_6210 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_3462_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_6215 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_6_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_reg_6220 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_fu_3492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_6225 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_3516_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_6230 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_14_reg_6235 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_5_fu_3557_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_5_reg_6240 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_3573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_6246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_3585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_6251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_3591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_6256 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_3603_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_6261 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_7_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_reg_6266 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_fu_3633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_6271 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_3657_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_6276 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_16_reg_6281 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_6_fu_3698_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_6_reg_6286 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_3714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_6292 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_3726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_6297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_3732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_6302 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_3744_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_6307 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_8_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_reg_6312 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_fu_3774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_6317 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_3798_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_6322 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_18_reg_6327 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_7_fu_3839_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_7_reg_6332 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_6338 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_6343 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_3873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_6348 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_3885_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_6353 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_9_fu_3891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_reg_6358 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_fu_3915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_6363 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_3939_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_6368 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_20_reg_6373 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_8_fu_3980_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_8_reg_6378 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_3996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_6384 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_6389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_6394 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_4026_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_6399 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_10_fu_4032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_reg_6404 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_6409 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_4080_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_6414 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_22_reg_6419 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln334_9_fu_4121_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln334_9_reg_6424 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_6430 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_6435 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_6440 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_4167_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_6445 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln333_11_fu_4173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_reg_6450 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_fu_4197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_6455 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_4221_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_6460 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln541_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_12_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_1110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_1104_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_1839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_1920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_1914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln344_fu_4286_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln344_1_fu_4358_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_fu_4430_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_fu_4502_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_fu_4574_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_fu_4646_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_fu_4718_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_fu_4790_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_8_fu_4862_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_9_fu_4934_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_fu_5006_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_fu_5078_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_917_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_923_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_926_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_929_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_935_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_938_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_941_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_947_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_950_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_969_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_979_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_993_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_989_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_fu_1005_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_999_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_1015_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_1050_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_1060_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_1074_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_1070_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_1_fu_1086_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_1080_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_1096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1131_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1141_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1155_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1151_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_2_fu_1167_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1161_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_6_fu_1177_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1236_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_3_fu_1248_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1242_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1258_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1293_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1303_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1317_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_4_fu_1329_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1323_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1339_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1374_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1384_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1398_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1394_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_5_fu_1410_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1404_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_16_fu_1420_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1455_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1465_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1479_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_6_fu_1491_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1485_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_19_fu_1501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1536_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1546_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1560_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1556_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_7_fu_1572_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1566_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_22_fu_1582_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1617_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1627_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1641_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1637_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_8_fu_1653_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1647_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1698_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1708_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1722_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1718_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_9_fu_1734_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1728_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_28_fu_1744_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1779_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1789_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1803_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1799_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_s_fu_1815_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1809_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_31_fu_1825_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_1874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_1860_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_1870_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_1884_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_1880_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_10_fu_1896_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_1890_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_34_fu_1906_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_1925_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_1928_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_1938_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_1948_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_1951_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_1961_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_1971_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_1974_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_1984_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_1994_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_1997_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_2007_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_2017_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_2020_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_2030_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_2040_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_2043_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_2053_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_2063_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_2066_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_2076_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_2086_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_2089_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_2099_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_2109_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_2112_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_2122_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_2132_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_2135_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2145_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2155_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2158_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2178_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2181_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2191_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_1_fu_2204_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2210_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5093_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2210_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2210_p2 : signal is "no";
    signal zext_ln1496_fu_2215_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2228_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2234_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5101_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2234_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_1_fu_2234_p2 : signal is "no";
    signal zext_ln1496_1_fu_2239_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2252_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2258_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5109_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2258_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2258_p2 : signal is "no";
    signal zext_ln1496_2_fu_2263_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2273_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2276_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5117_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2282_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_3_fu_2282_p2 : signal is "no";
    signal zext_ln1496_3_fu_2287_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2300_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2306_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2306_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2306_p2 : signal is "no";
    signal zext_ln1496_4_fu_2311_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2321_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2324_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2330_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5133_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2330_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_5_fu_2330_p2 : signal is "no";
    signal zext_ln1496_5_fu_2335_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2345_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2348_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2354_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5141_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2354_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2354_p2 : signal is "no";
    signal zext_ln1496_6_fu_2359_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2378_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5149_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2378_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_7_fu_2378_p2 : signal is "no";
    signal zext_ln1496_7_fu_2383_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2393_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_2396_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2402_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5157_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2402_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2402_p2 : signal is "no";
    signal zext_ln1496_8_fu_2407_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2417_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_2420_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2426_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5165_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2426_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_9_fu_2426_p2 : signal is "no";
    signal zext_ln1496_9_fu_2431_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2441_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_2444_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2450_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5173_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2450_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2450_p2 : signal is "no";
    signal zext_ln1496_10_fu_2455_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2465_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_2468_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2474_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5181_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2474_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_11_fu_2474_p2 : signal is "no";
    signal zext_ln1496_11_fu_2479_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal reg_fu_2537_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_fu_2552_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_2566_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_2574_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_2540_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_2562_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_2592_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_2628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_2582_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_2632_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_2636_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_2642_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1_fu_2678_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_1_fu_2693_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_2707_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_2715_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_2681_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_2703_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_2733_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_2769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_2723_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_2773_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_2777_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_2799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_2805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_2783_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_2_fu_2819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_2_fu_2834_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_2848_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_2856_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_2822_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_2844_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_2874_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_2910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_2864_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_2914_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_2918_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_2924_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_3_fu_2960_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_3_fu_2975_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_2989_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_2997_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_2963_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_2985_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_3015_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_3051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_3005_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_3055_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_3059_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3065_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_4_fu_3101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_4_fu_3116_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3130_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3138_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3104_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3126_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3156_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3146_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3196_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3200_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_5_fu_3242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_5_fu_3257_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3271_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3279_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3245_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3267_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3287_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3337_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3341_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3347_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_6_fu_3383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_6_fu_3398_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_3412_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_3420_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3386_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_3408_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_3438_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_3474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_3428_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_3478_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_3482_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_3456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_3498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_3504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_3488_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_7_fu_3524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_7_fu_3539_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_3553_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_3561_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_3527_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_3549_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_3579_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_3615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_3569_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_3619_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_3623_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_3639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_3645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_3651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_3629_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_8_fu_3665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_8_fu_3680_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_3694_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_3702_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_3668_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_3690_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_3720_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_3756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_3710_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_3760_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_3764_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_3738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_3780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_3786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_3792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_3770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_9_fu_3806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_9_fu_3821_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_3835_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_3843_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_3809_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_3831_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_3861_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_3897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_3851_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_3901_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_3905_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_3879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_3921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_3927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_3933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_3911_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_10_fu_3947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_10_fu_3962_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_3976_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_3984_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_3950_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_3972_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4002_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4038_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_3992_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4042_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4046_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_4020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4052_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_11_fu_4088_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_11_fu_4103_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4117_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4125_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4091_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4113_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4143_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4179_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4133_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4183_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4187_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_4161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4193_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_fu_4229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_4232_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_4241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_4245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_4251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_4236_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_4263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_4268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_4256_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_4273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_fu_4280_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_1_fu_4301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_4304_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_4313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_4317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_4323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_4308_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_4335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_4340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_4328_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_4345_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_1_fu_4352_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_2_fu_4373_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_4376_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_4385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_4389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_4380_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_4407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_4412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_4400_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_4417_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_2_fu_4424_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_3_fu_4445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_4448_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_4461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_4467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_4452_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_4479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_4484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_4472_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_4489_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_3_fu_4496_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_4_fu_4517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_4520_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_4529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_4524_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_4551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_4556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_4544_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_4561_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_4_fu_4568_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_5_fu_4589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_4592_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_4601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_4605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_4611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_4596_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_4623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_4628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_4616_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_4633_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_5_fu_4640_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_6_fu_4661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_4664_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_4673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_4677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_4683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_4668_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_4695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_4700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_4688_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_4705_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_6_fu_4712_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_7_fu_4733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_4736_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_4745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_4749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_4755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_4740_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_4767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_4772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_4760_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_4777_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_7_fu_4784_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_8_fu_4805_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_4808_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_4817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_4821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_4827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_4812_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_4839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_4844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_4832_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_4849_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_8_fu_4856_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_9_fu_4877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_4880_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_4889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_4893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_4899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_4884_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_4911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_4916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_4904_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_4921_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_9_fu_4928_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_10_fu_4949_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_4952_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_4961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_4965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_4971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_4956_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_4983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_4988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_4976_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_4993_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_10_fu_5000_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_11_fu_5021_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_5024_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_5033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_5037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_5043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_5028_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_5055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_5060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_5048_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_5065_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_11_fu_5072_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to15 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (16 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_condition_frp_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_valid_for_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_5793,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_857_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_1_reg_5798,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_862_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_2_reg_5803,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_867_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_3_reg_5808,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_872_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_4_reg_5813,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_877_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_5_reg_5818,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_882_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_6_reg_5823,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_887_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_7_reg_5828,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_892_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_8_reg_5833,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_897_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_9_reg_5838,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_902_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_s_reg_5843,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_907_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_10_reg_5848,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_912_p2);

    sitodp_32s_64_4_no_dsp_1_U13 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_917_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_917_p1);

    sitodp_32s_64_4_no_dsp_1_U14 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_920_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_920_p1);

    sitodp_32s_64_4_no_dsp_1_U15 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_923_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_923_p1);

    sitodp_32s_64_4_no_dsp_1_U16 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_926_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_926_p1);

    sitodp_32s_64_4_no_dsp_1_U17 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_929_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_929_p1);

    sitodp_32s_64_4_no_dsp_1_U18 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_932_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_932_p1);

    sitodp_32s_64_4_no_dsp_1_U19 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_935_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_935_p1);

    sitodp_32s_64_4_no_dsp_1_U20 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_938_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_938_p1);

    sitodp_32s_64_4_no_dsp_1_U21 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_941_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_941_p1);

    sitodp_32s_64_4_no_dsp_1_U22 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_944_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_944_p1);

    sitodp_32s_64_4_no_dsp_1_U23 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_947_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_947_p1);

    sitodp_32s_64_4_no_dsp_1_U24 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_950_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_950_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U25 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_1928_p2,
        din2 => edges_load_reg_5443_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5093_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U26 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_1951_p2,
        din2 => edges_load_1_reg_5463_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5101_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U27 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_1974_p2,
        din2 => edges_load_2_reg_5483_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5109_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U28 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_1997_p2,
        din2 => edges_load_3_reg_5503_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5117_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U29 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_2020_p2,
        din2 => edges_load_4_reg_5523_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5125_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U30 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_2043_p2,
        din2 => edges_load_5_reg_5543_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5133_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U31 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_2066_p2,
        din2 => edges_load_6_reg_5563_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5141_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U32 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_2089_p2,
        din2 => edges_load_7_reg_5583_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5149_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U33 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_2112_p2,
        din2 => edges_load_8_reg_5603_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5157_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U34 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_2135_p2,
        din2 => edges_load_9_reg_5623_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5165_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U35 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2158_p2,
        din2 => edges_load_10_reg_5643_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5173_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U36 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2181_p2,
        din2 => edges_load_11_reg_5663_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5181_p3);

    frp_pipeline_valid_U : component hitproducerStream_hw_frp_pipeline_valid
    generic map (
        PipelineLatency => 17,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => -1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => ap_const_logic_0,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    dataReady_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataReady_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
                    dataReady_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (dataReady_ap_vld = ap_const_logic_1))) then 
                    dataReady_ap_vld_preg <= dataReady_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    dataReady_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataReady_preg <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (dataReady_ap_vld = ap_const_logic_1))) then 
                    dataReady_preg <= dataReady;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189_pp0_iter7_reg = ap_const_lv1_1))) then
                conv_i_10_reg_5848 <= grp_fu_950_p1;
                conv_i_1_reg_5798 <= grp_fu_920_p1;
                conv_i_2_reg_5803 <= grp_fu_923_p1;
                conv_i_3_reg_5808 <= grp_fu_926_p1;
                conv_i_4_reg_5813 <= grp_fu_929_p1;
                conv_i_5_reg_5818 <= grp_fu_932_p1;
                conv_i_6_reg_5823 <= grp_fu_935_p1;
                conv_i_7_reg_5828 <= grp_fu_938_p1;
                conv_i_8_reg_5833 <= grp_fu_941_p1;
                conv_i_9_reg_5838 <= grp_fu_944_p1;
                conv_i_reg_5793 <= grp_fu_917_p1;
                conv_i_s_reg_5843 <= grp_fu_947_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dataReady_read_reg_5189 <= dataReady_in_sig;
                dataReady_read_reg_5189_pp0_iter1_reg <= dataReady_read_reg_5189;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                dataReady_read_reg_5189_pp0_iter10_reg <= dataReady_read_reg_5189_pp0_iter9_reg;
                dataReady_read_reg_5189_pp0_iter11_reg <= dataReady_read_reg_5189_pp0_iter10_reg;
                dataReady_read_reg_5189_pp0_iter12_reg <= dataReady_read_reg_5189_pp0_iter11_reg;
                dataReady_read_reg_5189_pp0_iter13_reg <= dataReady_read_reg_5189_pp0_iter12_reg;
                dataReady_read_reg_5189_pp0_iter14_reg <= dataReady_read_reg_5189_pp0_iter13_reg;
                dataReady_read_reg_5189_pp0_iter15_reg <= dataReady_read_reg_5189_pp0_iter14_reg;
                dataReady_read_reg_5189_pp0_iter2_reg <= dataReady_read_reg_5189_pp0_iter1_reg;
                dataReady_read_reg_5189_pp0_iter3_reg <= dataReady_read_reg_5189_pp0_iter2_reg;
                dataReady_read_reg_5189_pp0_iter4_reg <= dataReady_read_reg_5189_pp0_iter3_reg;
                dataReady_read_reg_5189_pp0_iter5_reg <= dataReady_read_reg_5189_pp0_iter4_reg;
                dataReady_read_reg_5189_pp0_iter6_reg <= dataReady_read_reg_5189_pp0_iter5_reg;
                dataReady_read_reg_5189_pp0_iter7_reg <= dataReady_read_reg_5189_pp0_iter6_reg;
                dataReady_read_reg_5189_pp0_iter8_reg <= dataReady_read_reg_5189_pp0_iter7_reg;
                dataReady_read_reg_5189_pp0_iter9_reg <= dataReady_read_reg_5189_pp0_iter8_reg;
                edges_load_10_reg_5643_pp0_iter2_reg <= edges_load_10_reg_5643;
                edges_load_11_reg_5663_pp0_iter2_reg <= edges_load_11_reg_5663;
                edges_load_1_reg_5463_pp0_iter2_reg <= edges_load_1_reg_5463;
                edges_load_2_reg_5483_pp0_iter2_reg <= edges_load_2_reg_5483;
                edges_load_3_reg_5503_pp0_iter2_reg <= edges_load_3_reg_5503;
                edges_load_4_reg_5523_pp0_iter2_reg <= edges_load_4_reg_5523;
                edges_load_5_reg_5543_pp0_iter2_reg <= edges_load_5_reg_5543;
                edges_load_6_reg_5563_pp0_iter2_reg <= edges_load_6_reg_5563;
                edges_load_7_reg_5583_pp0_iter2_reg <= edges_load_7_reg_5583;
                edges_load_8_reg_5603_pp0_iter2_reg <= edges_load_8_reg_5603;
                edges_load_9_reg_5623_pp0_iter2_reg <= edges_load_9_reg_5623;
                edges_load_reg_5443_pp0_iter2_reg <= edges_load_reg_5443;
                lshr_ln186_10_reg_5668_pp0_iter2_reg <= lshr_ln186_10_reg_5668;
                lshr_ln186_10_reg_5668_pp0_iter3_reg <= lshr_ln186_10_reg_5668_pp0_iter2_reg;
                lshr_ln186_1_reg_5568_pp0_iter2_reg <= lshr_ln186_1_reg_5568;
                lshr_ln186_1_reg_5568_pp0_iter3_reg <= lshr_ln186_1_reg_5568_pp0_iter2_reg;
                lshr_ln186_2_reg_5468_pp0_iter2_reg <= lshr_ln186_2_reg_5468;
                lshr_ln186_2_reg_5468_pp0_iter3_reg <= lshr_ln186_2_reg_5468_pp0_iter2_reg;
                lshr_ln186_3_reg_5588_pp0_iter2_reg <= lshr_ln186_3_reg_5588;
                lshr_ln186_3_reg_5588_pp0_iter3_reg <= lshr_ln186_3_reg_5588_pp0_iter2_reg;
                lshr_ln186_4_reg_5488_pp0_iter2_reg <= lshr_ln186_4_reg_5488;
                lshr_ln186_4_reg_5488_pp0_iter3_reg <= lshr_ln186_4_reg_5488_pp0_iter2_reg;
                lshr_ln186_5_reg_5608_pp0_iter2_reg <= lshr_ln186_5_reg_5608;
                lshr_ln186_5_reg_5608_pp0_iter3_reg <= lshr_ln186_5_reg_5608_pp0_iter2_reg;
                lshr_ln186_6_reg_5508_pp0_iter2_reg <= lshr_ln186_6_reg_5508;
                lshr_ln186_6_reg_5508_pp0_iter3_reg <= lshr_ln186_6_reg_5508_pp0_iter2_reg;
                lshr_ln186_7_reg_5628_pp0_iter2_reg <= lshr_ln186_7_reg_5628;
                lshr_ln186_7_reg_5628_pp0_iter3_reg <= lshr_ln186_7_reg_5628_pp0_iter2_reg;
                lshr_ln186_8_reg_5528_pp0_iter2_reg <= lshr_ln186_8_reg_5528;
                lshr_ln186_8_reg_5528_pp0_iter3_reg <= lshr_ln186_8_reg_5528_pp0_iter2_reg;
                lshr_ln186_9_reg_5648_pp0_iter2_reg <= lshr_ln186_9_reg_5648;
                lshr_ln186_9_reg_5648_pp0_iter3_reg <= lshr_ln186_9_reg_5648_pp0_iter2_reg;
                lshr_ln186_s_reg_5548_pp0_iter2_reg <= lshr_ln186_s_reg_5548;
                lshr_ln186_s_reg_5548_pp0_iter3_reg <= lshr_ln186_s_reg_5548_pp0_iter2_reg;
                lshr_ln_reg_5448_pp0_iter2_reg <= lshr_ln_reg_5448;
                lshr_ln_reg_5448_pp0_iter3_reg <= lshr_ln_reg_5448_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189 = ap_const_lv1_1)))) then
                edges_load_10_reg_5643 <= edges_s_q1;
                edges_load_11_reg_5663 <= edges_s_q0;
                edges_load_1_reg_5463 <= edges_s_q10;
                edges_load_2_reg_5483 <= edges_s_q9;
                edges_load_3_reg_5503 <= edges_s_q8;
                edges_load_4_reg_5523 <= edges_s_q7;
                edges_load_5_reg_5543 <= edges_s_q6;
                edges_load_6_reg_5563 <= edges_s_q5;
                edges_load_7_reg_5583 <= edges_s_q4;
                edges_load_8_reg_5603 <= edges_s_q3;
                edges_load_9_reg_5623 <= edges_s_q2;
                edges_load_reg_5443 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189_pp0_iter14_reg = ap_const_lv1_1))) then
                icmp_ln308_10_reg_6384 <= icmp_ln308_10_fu_3996_p2;
                icmp_ln308_11_reg_6430 <= icmp_ln308_11_fu_4137_p2;
                icmp_ln308_1_reg_5970 <= icmp_ln308_1_fu_2727_p2;
                icmp_ln308_2_reg_6016 <= icmp_ln308_2_fu_2868_p2;
                icmp_ln308_3_reg_6062 <= icmp_ln308_3_fu_3009_p2;
                icmp_ln308_4_reg_6108 <= icmp_ln308_4_fu_3150_p2;
                icmp_ln308_5_reg_6154 <= icmp_ln308_5_fu_3291_p2;
                icmp_ln308_6_reg_6200 <= icmp_ln308_6_fu_3432_p2;
                icmp_ln308_7_reg_6246 <= icmp_ln308_7_fu_3573_p2;
                icmp_ln308_8_reg_6292 <= icmp_ln308_8_fu_3714_p2;
                icmp_ln308_9_reg_6338 <= icmp_ln308_9_fu_3855_p2;
                icmp_ln308_reg_5924 <= icmp_ln308_fu_2586_p2;
                icmp_ln312_10_reg_6389 <= icmp_ln312_10_fu_4008_p2;
                icmp_ln312_11_reg_6435 <= icmp_ln312_11_fu_4149_p2;
                icmp_ln312_1_reg_5975 <= icmp_ln312_1_fu_2739_p2;
                icmp_ln312_2_reg_6021 <= icmp_ln312_2_fu_2880_p2;
                icmp_ln312_3_reg_6067 <= icmp_ln312_3_fu_3021_p2;
                icmp_ln312_4_reg_6113 <= icmp_ln312_4_fu_3162_p2;
                icmp_ln312_5_reg_6159 <= icmp_ln312_5_fu_3303_p2;
                icmp_ln312_6_reg_6205 <= icmp_ln312_6_fu_3444_p2;
                icmp_ln312_7_reg_6251 <= icmp_ln312_7_fu_3585_p2;
                icmp_ln312_8_reg_6297 <= icmp_ln312_8_fu_3726_p2;
                icmp_ln312_9_reg_6343 <= icmp_ln312_9_fu_3867_p2;
                icmp_ln312_reg_5929 <= icmp_ln312_fu_2598_p2;
                icmp_ln314_10_reg_6394 <= icmp_ln314_10_fu_4014_p2;
                icmp_ln314_11_reg_6440 <= icmp_ln314_11_fu_4155_p2;
                icmp_ln314_1_reg_5980 <= icmp_ln314_1_fu_2745_p2;
                icmp_ln314_2_reg_6026 <= icmp_ln314_2_fu_2886_p2;
                icmp_ln314_3_reg_6072 <= icmp_ln314_3_fu_3027_p2;
                icmp_ln314_4_reg_6118 <= icmp_ln314_4_fu_3168_p2;
                icmp_ln314_5_reg_6164 <= icmp_ln314_5_fu_3309_p2;
                icmp_ln314_6_reg_6210 <= icmp_ln314_6_fu_3450_p2;
                icmp_ln314_7_reg_6256 <= icmp_ln314_7_fu_3591_p2;
                icmp_ln314_8_reg_6302 <= icmp_ln314_8_fu_3732_p2;
                icmp_ln314_9_reg_6348 <= icmp_ln314_9_fu_3873_p2;
                icmp_ln314_reg_5934 <= icmp_ln314_fu_2604_p2;
                icmp_ln333_10_reg_6404 <= icmp_ln333_10_fu_4032_p2;
                icmp_ln333_11_reg_6450 <= icmp_ln333_11_fu_4173_p2;
                icmp_ln333_1_reg_5990 <= icmp_ln333_1_fu_2763_p2;
                icmp_ln333_2_reg_6036 <= icmp_ln333_2_fu_2904_p2;
                icmp_ln333_3_reg_6082 <= icmp_ln333_3_fu_3045_p2;
                icmp_ln333_4_reg_6128 <= icmp_ln333_4_fu_3186_p2;
                icmp_ln333_5_reg_6174 <= icmp_ln333_5_fu_3327_p2;
                icmp_ln333_6_reg_6220 <= icmp_ln333_6_fu_3468_p2;
                icmp_ln333_7_reg_6266 <= icmp_ln333_7_fu_3609_p2;
                icmp_ln333_8_reg_6312 <= icmp_ln333_8_fu_3750_p2;
                icmp_ln333_9_reg_6358 <= icmp_ln333_9_fu_3891_p2;
                icmp_ln333_reg_5944 <= icmp_ln333_fu_2622_p2;
                or_ln312_10_reg_6409 <= or_ln312_10_fu_4056_p2;
                or_ln312_11_reg_6455 <= or_ln312_11_fu_4197_p2;
                or_ln312_1_reg_5995 <= or_ln312_1_fu_2787_p2;
                or_ln312_2_reg_6041 <= or_ln312_2_fu_2928_p2;
                or_ln312_3_reg_6087 <= or_ln312_3_fu_3069_p2;
                or_ln312_4_reg_6133 <= or_ln312_4_fu_3210_p2;
                or_ln312_5_reg_6179 <= or_ln312_5_fu_3351_p2;
                or_ln312_6_reg_6225 <= or_ln312_6_fu_3492_p2;
                or_ln312_7_reg_6271 <= or_ln312_7_fu_3633_p2;
                or_ln312_8_reg_6317 <= or_ln312_8_fu_3774_p2;
                or_ln312_9_reg_6363 <= or_ln312_9_fu_3915_p2;
                or_ln312_reg_5949 <= or_ln312_fu_2646_p2;
                p_Result_10_reg_6143 <= reg_5_fu_3242_p1(63 downto 63);
                p_Result_12_reg_6189 <= reg_6_fu_3383_p1(63 downto 63);
                p_Result_14_reg_6235 <= reg_7_fu_3524_p1(63 downto 63);
                p_Result_16_reg_6281 <= reg_8_fu_3665_p1(63 downto 63);
                p_Result_18_reg_6327 <= reg_9_fu_3806_p1(63 downto 63);
                p_Result_20_reg_6373 <= reg_10_fu_3947_p1(63 downto 63);
                p_Result_22_reg_6419 <= reg_11_fu_4088_p1(63 downto 63);
                p_Result_2_reg_5959 <= reg_1_fu_2678_p1(63 downto 63);
                p_Result_4_reg_6005 <= reg_2_fu_2819_p1(63 downto 63);
                p_Result_6_reg_6051 <= reg_3_fu_2960_p1(63 downto 63);
                p_Result_8_reg_6097 <= reg_4_fu_3101_p1(63 downto 63);
                p_Result_s_reg_5913 <= reg_fu_2537_p1(63 downto 63);
                select_ln315_10_reg_6414 <= select_ln315_10_fu_4080_p3;
                select_ln315_11_reg_6460 <= select_ln315_11_fu_4221_p3;
                select_ln315_1_reg_6000 <= select_ln315_1_fu_2811_p3;
                select_ln315_2_reg_6046 <= select_ln315_2_fu_2952_p3;
                select_ln315_3_reg_6092 <= select_ln315_3_fu_3093_p3;
                select_ln315_4_reg_6138 <= select_ln315_4_fu_3234_p3;
                select_ln315_5_reg_6184 <= select_ln315_5_fu_3375_p3;
                select_ln315_6_reg_6230 <= select_ln315_6_fu_3516_p3;
                select_ln315_7_reg_6276 <= select_ln315_7_fu_3657_p3;
                select_ln315_8_reg_6322 <= select_ln315_8_fu_3798_p3;
                select_ln315_9_reg_6368 <= select_ln315_9_fu_3939_p3;
                select_ln315_reg_5954 <= select_ln315_fu_2670_p3;
                sh_amt_11_reg_6169 <= sh_amt_11_fu_3321_p2;
                sh_amt_13_reg_6215 <= sh_amt_13_fu_3462_p2;
                sh_amt_15_reg_6261 <= sh_amt_15_fu_3603_p2;
                sh_amt_17_reg_6307 <= sh_amt_17_fu_3744_p2;
                sh_amt_19_reg_6353 <= sh_amt_19_fu_3885_p2;
                sh_amt_1_reg_5939 <= sh_amt_1_fu_2616_p2;
                sh_amt_21_reg_6399 <= sh_amt_21_fu_4026_p2;
                sh_amt_23_reg_6445 <= sh_amt_23_fu_4167_p2;
                sh_amt_3_reg_5985 <= sh_amt_3_fu_2757_p2;
                sh_amt_5_reg_6031 <= sh_amt_5_fu_2898_p2;
                sh_amt_7_reg_6077 <= sh_amt_7_fu_3039_p2;
                sh_amt_9_reg_6123 <= sh_amt_9_fu_3180_p2;
                trunc_ln313_1_reg_5964 <= trunc_ln313_1_fu_2711_p1;
                trunc_ln313_reg_5918 <= trunc_ln313_fu_2570_p1;
                trunc_ln334_1_reg_6056 <= trunc_ln334_1_fu_2993_p1;
                trunc_ln334_2_reg_6102 <= trunc_ln334_2_fu_3134_p1;
                trunc_ln334_3_reg_6148 <= trunc_ln334_3_fu_3275_p1;
                trunc_ln334_4_reg_6194 <= trunc_ln334_4_fu_3416_p1;
                trunc_ln334_5_reg_6240 <= trunc_ln334_5_fu_3557_p1;
                trunc_ln334_6_reg_6286 <= trunc_ln334_6_fu_3698_p1;
                trunc_ln334_7_reg_6332 <= trunc_ln334_7_fu_3839_p1;
                trunc_ln334_8_reg_6378 <= trunc_ln334_8_fu_3980_p1;
                trunc_ln334_9_reg_6424 <= trunc_ln334_9_fu_4121_p1;
                trunc_ln334_reg_6010 <= trunc_ln334_fu_2852_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln186_10_reg_5668 <= lshr_ln186_10_fu_2191_p1(13 downto 1);
                lshr_ln186_1_reg_5568 <= lshr_ln186_1_fu_2076_p1(13 downto 1);
                lshr_ln186_2_reg_5468 <= lshr_ln186_2_fu_1961_p1(13 downto 1);
                lshr_ln186_3_reg_5588 <= lshr_ln186_3_fu_2099_p1(13 downto 1);
                lshr_ln186_4_reg_5488 <= lshr_ln186_4_fu_1984_p1(13 downto 1);
                lshr_ln186_5_reg_5608 <= lshr_ln186_5_fu_2122_p1(13 downto 1);
                lshr_ln186_6_reg_5508 <= lshr_ln186_6_fu_2007_p1(13 downto 1);
                lshr_ln186_7_reg_5628 <= lshr_ln186_7_fu_2145_p1(13 downto 1);
                lshr_ln186_8_reg_5528 <= lshr_ln186_8_fu_2030_p1(13 downto 1);
                lshr_ln186_9_reg_5648 <= lshr_ln186_9_fu_2168_p1(13 downto 1);
                lshr_ln186_s_reg_5548 <= lshr_ln186_s_fu_2053_p1(13 downto 1);
                lshr_ln_reg_5448 <= lshr_ln_fu_1938_p1(13 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189_pp0_iter3_reg = ap_const_lv1_1))) then
                ret_V_11_reg_5688 <= ret_V_11_fu_2291_p2;
                ret_V_14_reg_5693 <= ret_V_14_fu_2315_p2;
                ret_V_17_reg_5698 <= ret_V_17_fu_2339_p2;
                ret_V_20_reg_5703 <= ret_V_20_fu_2363_p2;
                ret_V_23_reg_5708 <= ret_V_23_fu_2387_p2;
                ret_V_26_reg_5713 <= ret_V_26_fu_2411_p2;
                ret_V_29_reg_5718 <= ret_V_29_fu_2435_p2;
                ret_V_2_reg_5673 <= ret_V_2_fu_2219_p2;
                ret_V_32_reg_5723 <= ret_V_32_fu_2459_p2;
                ret_V_35_reg_5728 <= ret_V_35_fu_2483_p2;
                ret_V_5_reg_5678 <= ret_V_5_fu_2243_p2;
                ret_V_8_reg_5683 <= ret_V_8_fu_2267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_read_fu_176_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_36_reg_5193 <= FIFO_0(11 downto 6);
                ret_V_37_reg_5213 <= FIFO_1(11 downto 6);
                ret_V_38_reg_5233 <= FIFO_2(11 downto 6);
                ret_V_39_reg_5253 <= FIFO_3(11 downto 6);
                ret_V_40_reg_5273 <= FIFO_4(11 downto 6);
                ret_V_41_reg_5293 <= FIFO_5(11 downto 6);
                ret_V_42_reg_5313 <= FIFO_6(11 downto 6);
                ret_V_43_reg_5333 <= FIFO_7(11 downto 6);
                ret_V_44_reg_5353 <= FIFO_8(11 downto 6);
                ret_V_45_reg_5373 <= FIFO_9(11 downto 6);
                ret_V_46_reg_5393 <= FIFO_10(11 downto 6);
                ret_V_47_reg_5413 <= FIFO_11(11 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (dataReady_read_reg_5189_pp0_iter13_reg = ap_const_lv1_1))) then
                val_10_reg_5903 <= grp_fu_907_p2;
                val_11_reg_5908 <= grp_fu_912_p2;
                val_1_reg_5858 <= grp_fu_862_p2;
                val_2_reg_5863 <= grp_fu_867_p2;
                val_3_reg_5868 <= grp_fu_872_p2;
                val_4_reg_5873 <= grp_fu_877_p2;
                val_5_reg_5878 <= grp_fu_882_p2;
                val_6_reg_5883 <= grp_fu_887_p2;
                val_7_reg_5888 <= grp_fu_892_p2;
                val_8_reg_5893 <= grp_fu_897_p2;
                val_9_reg_5898 <= grp_fu_902_p2;
                val_reg_5853 <= grp_fu_857_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2276_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2273_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2300_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2297_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2324_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2321_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2348_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2345_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_1_fu_2204_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2201_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2372_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2369_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_2396_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_2393_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_2420_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_2417_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_2444_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_2441_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_2468_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_2465_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2228_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2225_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2252_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2249_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln214_10_fu_1398_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1374_p1) + unsigned(zext_ln1035_11_fu_1384_p1));
    add_ln214_12_fu_1479_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1455_p1) + unsigned(zext_ln1035_13_fu_1465_p1));
    add_ln214_14_fu_1560_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1536_p1) + unsigned(zext_ln1035_15_fu_1546_p1));
    add_ln214_16_fu_1641_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1617_p1) + unsigned(zext_ln1035_17_fu_1627_p1));
    add_ln214_18_fu_1722_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1698_p1) + unsigned(zext_ln1035_19_fu_1708_p1));
    add_ln214_20_fu_1803_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1779_p1) + unsigned(zext_ln1035_21_fu_1789_p1));
    add_ln214_22_fu_1884_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_1860_p1) + unsigned(zext_ln1035_23_fu_1870_p1));
    add_ln214_2_fu_1074_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_1050_p1) + unsigned(zext_ln1035_3_fu_1060_p1));
    add_ln214_4_fu_1155_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1131_p1) + unsigned(zext_ln1035_5_fu_1141_p1));
    add_ln214_6_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1212_p1) + unsigned(zext_ln1035_7_fu_1222_p1));
    add_ln214_8_fu_1317_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1293_p1) + unsigned(zext_ln1035_9_fu_1303_p1));
    add_ln214_fu_993_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_969_p1) + unsigned(zext_ln1035_1_fu_979_p1));
    amplitude_0 <= select_ln344_fu_4286_p3;

    amplitude_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001, dataReady_read_reg_5189_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (dataReady_read_reg_5189_pp0_iter15_reg = ap_const_lv1_1))) then 
            amplitude_0_ap_vld <= ap_const_logic_1;
        else 
            amplitude_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    amplitude_1 <= select_ln344_1_fu_4358_p3;
    amplitude_10 <= select_ln344_10_fu_5006_p3;
    amplitude_11 <= select_ln344_11_fu_5078_p3;
    amplitude_2 <= select_ln344_2_fu_4430_p3;
    amplitude_3 <= select_ln344_3_fu_4502_p3;
    amplitude_4 <= select_ln344_4_fu_4574_p3;
    amplitude_5 <= select_ln344_5_fu_4646_p3;
    amplitude_6 <= select_ln344_6_fu_4718_p3;
    amplitude_7 <= select_ln344_7_fu_4790_p3;
    amplitude_8 <= select_ln344_8_fu_4862_p3;
    amplitude_9 <= select_ln344_9_fu_4934_p3;
    and_ln312_10_fu_4988_p2 <= (xor_ln308_10_fu_4983_p2 and icmp_ln312_10_reg_6389);
    and_ln312_11_fu_5060_p2 <= (xor_ln308_11_fu_5055_p2 and icmp_ln312_11_reg_6435);
    and_ln312_1_fu_4340_p2 <= (xor_ln308_1_fu_4335_p2 and icmp_ln312_1_reg_5975);
    and_ln312_2_fu_4412_p2 <= (xor_ln308_2_fu_4407_p2 and icmp_ln312_2_reg_6021);
    and_ln312_3_fu_4484_p2 <= (xor_ln308_3_fu_4479_p2 and icmp_ln312_3_reg_6067);
    and_ln312_4_fu_4556_p2 <= (xor_ln308_4_fu_4551_p2 and icmp_ln312_4_reg_6113);
    and_ln312_5_fu_4628_p2 <= (xor_ln308_5_fu_4623_p2 and icmp_ln312_5_reg_6159);
    and_ln312_6_fu_4700_p2 <= (xor_ln308_6_fu_4695_p2 and icmp_ln312_6_reg_6205);
    and_ln312_7_fu_4772_p2 <= (xor_ln308_7_fu_4767_p2 and icmp_ln312_7_reg_6251);
    and_ln312_8_fu_4844_p2 <= (xor_ln308_8_fu_4839_p2 and icmp_ln312_8_reg_6297);
    and_ln312_9_fu_4916_p2 <= (xor_ln308_9_fu_4911_p2 and icmp_ln312_9_reg_6343);
    and_ln312_fu_4268_p2 <= (xor_ln308_fu_4263_p2 and icmp_ln312_reg_5929);
    and_ln315_10_fu_3363_p2 <= (xor_ln312_5_fu_3357_p2 and icmp_ln315_5_fu_3315_p2);
    and_ln315_11_fu_3369_p2 <= (icmp_ln314_5_fu_3309_p2 and and_ln315_10_fu_3363_p2);
    and_ln315_12_fu_3504_p2 <= (xor_ln312_6_fu_3498_p2 and icmp_ln315_6_fu_3456_p2);
    and_ln315_13_fu_3510_p2 <= (icmp_ln314_6_fu_3450_p2 and and_ln315_12_fu_3504_p2);
    and_ln315_14_fu_3645_p2 <= (xor_ln312_7_fu_3639_p2 and icmp_ln315_7_fu_3597_p2);
    and_ln315_15_fu_3651_p2 <= (icmp_ln314_7_fu_3591_p2 and and_ln315_14_fu_3645_p2);
    and_ln315_16_fu_3786_p2 <= (xor_ln312_8_fu_3780_p2 and icmp_ln315_8_fu_3738_p2);
    and_ln315_17_fu_3792_p2 <= (icmp_ln314_8_fu_3732_p2 and and_ln315_16_fu_3786_p2);
    and_ln315_18_fu_3927_p2 <= (xor_ln312_9_fu_3921_p2 and icmp_ln315_9_fu_3879_p2);
    and_ln315_19_fu_3933_p2 <= (icmp_ln314_9_fu_3873_p2 and and_ln315_18_fu_3927_p2);
    and_ln315_1_fu_2664_p2 <= (icmp_ln314_fu_2604_p2 and and_ln315_fu_2658_p2);
    and_ln315_20_fu_4068_p2 <= (xor_ln312_10_fu_4062_p2 and icmp_ln315_10_fu_4020_p2);
    and_ln315_21_fu_4074_p2 <= (icmp_ln314_10_fu_4014_p2 and and_ln315_20_fu_4068_p2);
    and_ln315_22_fu_4209_p2 <= (xor_ln312_11_fu_4203_p2 and icmp_ln315_11_fu_4161_p2);
    and_ln315_23_fu_4215_p2 <= (icmp_ln314_11_fu_4155_p2 and and_ln315_22_fu_4209_p2);
    and_ln315_2_fu_2799_p2 <= (xor_ln312_1_fu_2793_p2 and icmp_ln315_1_fu_2751_p2);
    and_ln315_3_fu_2805_p2 <= (icmp_ln314_1_fu_2745_p2 and and_ln315_2_fu_2799_p2);
    and_ln315_4_fu_2940_p2 <= (xor_ln312_2_fu_2934_p2 and icmp_ln315_2_fu_2892_p2);
    and_ln315_5_fu_2946_p2 <= (icmp_ln314_2_fu_2886_p2 and and_ln315_4_fu_2940_p2);
    and_ln315_6_fu_3081_p2 <= (xor_ln312_3_fu_3075_p2 and icmp_ln315_3_fu_3033_p2);
    and_ln315_7_fu_3087_p2 <= (icmp_ln314_3_fu_3027_p2 and and_ln315_6_fu_3081_p2);
    and_ln315_8_fu_3222_p2 <= (xor_ln312_4_fu_3216_p2 and icmp_ln315_4_fu_3174_p2);
    and_ln315_9_fu_3228_p2 <= (icmp_ln314_4_fu_3168_p2 and and_ln315_8_fu_3222_p2);
    and_ln315_fu_2658_p2 <= (xor_ln312_fu_2652_p2 and icmp_ln315_fu_2610_p2);
    and_ln333_10_fu_4971_p2 <= (xor_ln314_10_fu_4965_p2 and icmp_ln333_10_reg_6404);
    and_ln333_11_fu_5043_p2 <= (xor_ln314_11_fu_5037_p2 and icmp_ln333_11_reg_6450);
    and_ln333_1_fu_4323_p2 <= (xor_ln314_1_fu_4317_p2 and icmp_ln333_1_reg_5990);
    and_ln333_2_fu_4395_p2 <= (xor_ln314_2_fu_4389_p2 and icmp_ln333_2_reg_6036);
    and_ln333_3_fu_4467_p2 <= (xor_ln314_3_fu_4461_p2 and icmp_ln333_3_reg_6082);
    and_ln333_4_fu_4539_p2 <= (xor_ln314_4_fu_4533_p2 and icmp_ln333_4_reg_6128);
    and_ln333_5_fu_4611_p2 <= (xor_ln314_5_fu_4605_p2 and icmp_ln333_5_reg_6174);
    and_ln333_6_fu_4683_p2 <= (xor_ln314_6_fu_4677_p2 and icmp_ln333_6_reg_6220);
    and_ln333_7_fu_4755_p2 <= (xor_ln314_7_fu_4749_p2 and icmp_ln333_7_reg_6266);
    and_ln333_8_fu_4827_p2 <= (xor_ln314_8_fu_4821_p2 and icmp_ln333_8_reg_6312);
    and_ln333_9_fu_4899_p2 <= (xor_ln314_9_fu_4893_p2 and icmp_ln333_9_reg_6358);
    and_ln333_fu_4251_p2 <= (xor_ln314_fu_4245_p2 and icmp_ln333_reg_5944);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_condition_frp_pvb_no_bkwd_prs <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_condition_frp_pvb_no_fwd_prs_assign_proc : process(dataReady_ap_vld_in_sig)
    begin
                ap_condition_frp_pvb_no_fwd_prs <= (dataReady_ap_vld_in_sig = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to15_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to15 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(frp_valid_for_ap_ready)
    begin
        if ((frp_valid_for_ap_ready = ap_const_logic_1)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to15)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to15 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    charge1_V_10_fu_2450_p1 <= grp_fu_5173_p3;
    charge1_V_10_fu_2450_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_2444_p2) + unsigned(charge1_V_10_fu_2450_p1));
    charge1_V_11_fu_2474_p1 <= grp_fu_5181_p3;
    charge1_V_11_fu_2474_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_2468_p2) + unsigned(charge1_V_11_fu_2474_p1));
    charge1_V_1_fu_2234_p1 <= grp_fu_5101_p3;
    charge1_V_1_fu_2234_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2228_p2) + unsigned(charge1_V_1_fu_2234_p1));
    charge1_V_2_fu_2258_p1 <= grp_fu_5109_p3;
    charge1_V_2_fu_2258_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2252_p2) + unsigned(charge1_V_2_fu_2258_p1));
    charge1_V_3_fu_2282_p1 <= grp_fu_5117_p3;
    charge1_V_3_fu_2282_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2276_p2) + unsigned(charge1_V_3_fu_2282_p1));
    charge1_V_4_fu_2306_p1 <= grp_fu_5125_p3;
    charge1_V_4_fu_2306_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2300_p2) + unsigned(charge1_V_4_fu_2306_p1));
    charge1_V_5_fu_2330_p1 <= grp_fu_5133_p3;
    charge1_V_5_fu_2330_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2324_p2) + unsigned(charge1_V_5_fu_2330_p1));
    charge1_V_6_fu_2354_p1 <= grp_fu_5141_p3;
    charge1_V_6_fu_2354_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2348_p2) + unsigned(charge1_V_6_fu_2354_p1));
    charge1_V_7_fu_2378_p1 <= grp_fu_5149_p3;
    charge1_V_7_fu_2378_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2372_p2) + unsigned(charge1_V_7_fu_2378_p1));
    charge1_V_8_fu_2402_p1 <= grp_fu_5157_p3;
    charge1_V_8_fu_2402_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_2396_p2) + unsigned(charge1_V_8_fu_2402_p1));
    charge1_V_9_fu_2426_p1 <= grp_fu_5165_p3;
    charge1_V_9_fu_2426_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_2420_p2) + unsigned(charge1_V_9_fu_2426_p1));
    charge1_V_fu_2210_p1 <= grp_fu_5093_p3;
    charge1_V_fu_2210_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2204_p2) + unsigned(charge1_V_fu_2210_p1));

    dataReady_ap_vld_in_sig_assign_proc : process(dataReady_ap_vld, dataReady_ap_vld_preg)
    begin
        if ((dataReady_ap_vld = ap_const_logic_1)) then 
            dataReady_ap_vld_in_sig <= dataReady_ap_vld;
        else 
            dataReady_ap_vld_in_sig <= dataReady_ap_vld_preg;
        end if; 
    end process;


    dataReady_blk_n_assign_proc : process(dataReady_ap_vld, ap_block_pp0_stage0, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            dataReady_blk_n <= dataReady_ap_vld;
        else 
            dataReady_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataReady_in_sig_assign_proc : process(dataReady_ap_vld, dataReady, dataReady_preg)
    begin
        if ((dataReady_ap_vld = ap_const_logic_1)) then 
            dataReady_in_sig <= dataReady;
        else 
            dataReady_in_sig <= dataReady_preg;
        end if; 
    end process;

    dataReady_read_read_fu_176_p2 <= dataReady_in_sig;
    edges_s_address0 <= zext_ln541_23_fu_1914_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_1833_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_1104_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_1023_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_1752_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_1671_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_1590_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_1509_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1428_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1347_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1266_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1185_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_3962_p4 <= reg_10_fu_3947_p1(62 downto 52);
    exp_11_fu_4103_p4 <= reg_11_fu_4088_p1(62 downto 52);
    exp_1_fu_2693_p4 <= reg_1_fu_2678_p1(62 downto 52);
    exp_2_fu_2834_p4 <= reg_2_fu_2819_p1(62 downto 52);
    exp_3_fu_2975_p4 <= reg_3_fu_2960_p1(62 downto 52);
    exp_4_fu_3116_p4 <= reg_4_fu_3101_p1(62 downto 52);
    exp_5_fu_3257_p4 <= reg_5_fu_3242_p1(62 downto 52);
    exp_6_fu_3398_p4 <= reg_6_fu_3383_p1(62 downto 52);
    exp_7_fu_3539_p4 <= reg_7_fu_3524_p1(62 downto 52);
    exp_8_fu_3680_p4 <= reg_8_fu_3665_p1(62 downto 52);
    exp_9_fu_3821_p4 <= reg_9_fu_3806_p1(62 downto 52);
    exp_fu_2552_p4 <= reg_fu_2537_p1(62 downto 52);
    frp_valid_for_ap_ready <= frp_pipeline_valid_U_valid_out(0);
        grp_fu_917_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_5673),32));

        grp_fu_920_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_reg_5678),32));

        grp_fu_923_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_5683),32));

        grp_fu_926_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_5688),32));

        grp_fu_929_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_5693),32));

        grp_fu_932_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_reg_5698),32));

        grp_fu_935_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_5703),32));

        grp_fu_938_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_5708),32));

        grp_fu_941_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_5713),32));

        grp_fu_944_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_reg_5718),32));

        grp_fu_947_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_5723),32));

        grp_fu_950_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_5728),32));

    icmp_ln1035_10_fu_1216_p2 <= "1" when (unsigned(ret_V_39_fu_1196_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1226_p2 <= "1" when (unsigned(ret_V_39_fu_1196_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1287_p2 <= "1" when (unsigned(ret_V_40_fu_1277_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1297_p2 <= "1" when (unsigned(ret_V_40_fu_1277_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1307_p2 <= "1" when (unsigned(ret_V_40_fu_1277_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1368_p2 <= "1" when (unsigned(ret_V_41_fu_1358_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1378_p2 <= "1" when (unsigned(ret_V_41_fu_1358_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1388_p2 <= "1" when (unsigned(ret_V_41_fu_1358_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1449_p2 <= "1" when (unsigned(ret_V_42_fu_1439_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1459_p2 <= "1" when (unsigned(ret_V_42_fu_1439_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_973_p2 <= "1" when (unsigned(ret_V_36_fu_953_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1469_p2 <= "1" when (unsigned(ret_V_42_fu_1439_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1530_p2 <= "1" when (unsigned(ret_V_43_fu_1520_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1540_p2 <= "1" when (unsigned(ret_V_43_fu_1520_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1550_p2 <= "1" when (unsigned(ret_V_43_fu_1520_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1611_p2 <= "1" when (unsigned(ret_V_44_fu_1601_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1621_p2 <= "1" when (unsigned(ret_V_44_fu_1601_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1631_p2 <= "1" when (unsigned(ret_V_44_fu_1601_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1692_p2 <= "1" when (unsigned(ret_V_45_fu_1682_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1702_p2 <= "1" when (unsigned(ret_V_45_fu_1682_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1712_p2 <= "1" when (unsigned(ret_V_45_fu_1682_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_983_p2 <= "1" when (unsigned(ret_V_36_fu_953_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1773_p2 <= "1" when (unsigned(ret_V_46_fu_1763_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1783_p2 <= "1" when (unsigned(ret_V_46_fu_1763_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1793_p2 <= "1" when (unsigned(ret_V_46_fu_1763_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_1854_p2 <= "1" when (unsigned(ret_V_47_fu_1844_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_1864_p2 <= "1" when (unsigned(ret_V_47_fu_1844_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_1874_p2 <= "1" when (unsigned(ret_V_47_fu_1844_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_1044_p2 <= "1" when (unsigned(ret_V_37_fu_1034_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_1054_p2 <= "1" when (unsigned(ret_V_37_fu_1034_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_1064_p2 <= "1" when (unsigned(ret_V_37_fu_1034_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_1125_p2 <= "1" when (unsigned(ret_V_38_fu_1115_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1135_p2 <= "1" when (unsigned(ret_V_38_fu_1115_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1145_p2 <= "1" when (unsigned(ret_V_38_fu_1115_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1206_p2 <= "1" when (unsigned(ret_V_39_fu_1196_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_963_p2 <= "1" when (unsigned(ret_V_36_fu_953_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_3996_p2 <= "1" when (trunc_ln291_10_fu_3950_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4137_p2 <= "1" when (trunc_ln291_11_fu_4091_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_2727_p2 <= "1" when (trunc_ln291_1_fu_2681_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_2868_p2 <= "1" when (trunc_ln291_2_fu_2822_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_3009_p2 <= "1" when (trunc_ln291_3_fu_2963_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3150_p2 <= "1" when (trunc_ln291_4_fu_3104_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3291_p2 <= "1" when (trunc_ln291_5_fu_3245_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_3432_p2 <= "1" when (trunc_ln291_6_fu_3386_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_3573_p2 <= "1" when (trunc_ln291_7_fu_3527_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_3714_p2 <= "1" when (trunc_ln291_8_fu_3668_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_3855_p2 <= "1" when (trunc_ln291_9_fu_3809_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_2586_p2 <= "1" when (trunc_ln291_fu_2540_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4008_p2 <= "1" when (exp_10_fu_3962_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4149_p2 <= "1" when (exp_11_fu_4103_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_2739_p2 <= "1" when (exp_1_fu_2693_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_2880_p2 <= "1" when (exp_2_fu_2834_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_3021_p2 <= "1" when (exp_3_fu_2975_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3162_p2 <= "1" when (exp_4_fu_3116_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3303_p2 <= "1" when (exp_5_fu_3257_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_3444_p2 <= "1" when (exp_6_fu_3398_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_3585_p2 <= "1" when (exp_7_fu_3539_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_3726_p2 <= "1" when (exp_8_fu_3680_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_3867_p2 <= "1" when (exp_9_fu_3821_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_2598_p2 <= "1" when (exp_fu_2552_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4014_p2 <= "1" when (signed(sh_amt_20_fu_4002_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4155_p2 <= "1" when (signed(sh_amt_22_fu_4143_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_2745_p2 <= "1" when (signed(sh_amt_2_fu_2733_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_2886_p2 <= "1" when (signed(sh_amt_4_fu_2874_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_3027_p2 <= "1" when (signed(sh_amt_6_fu_3015_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3168_p2 <= "1" when (signed(sh_amt_8_fu_3156_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3309_p2 <= "1" when (signed(sh_amt_10_fu_3297_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_3450_p2 <= "1" when (signed(sh_amt_12_fu_3438_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_3591_p2 <= "1" when (signed(sh_amt_14_fu_3579_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_3732_p2 <= "1" when (signed(sh_amt_16_fu_3720_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_3873_p2 <= "1" when (signed(sh_amt_18_fu_3861_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_2604_p2 <= "1" when (signed(sh_amt_fu_2592_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4020_p2 <= "1" when (signed(sh_amt_20_fu_4002_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4161_p2 <= "1" when (signed(sh_amt_22_fu_4143_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_2751_p2 <= "1" when (signed(sh_amt_2_fu_2733_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_2892_p2 <= "1" when (signed(sh_amt_4_fu_2874_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_3033_p2 <= "1" when (signed(sh_amt_6_fu_3015_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3174_p2 <= "1" when (signed(sh_amt_8_fu_3156_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3315_p2 <= "1" when (signed(sh_amt_10_fu_3297_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_3456_p2 <= "1" when (signed(sh_amt_12_fu_3438_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_3597_p2 <= "1" when (signed(sh_amt_14_fu_3579_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_3738_p2 <= "1" when (signed(sh_amt_16_fu_3720_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_3879_p2 <= "1" when (signed(sh_amt_18_fu_3861_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_2610_p2 <= "1" when (signed(sh_amt_fu_2592_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_4032_p2 <= "1" when (signed(sh_amt_21_fu_4026_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_4173_p2 <= "1" when (signed(sh_amt_23_fu_4167_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_2763_p2 <= "1" when (signed(sh_amt_3_fu_2757_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_2904_p2 <= "1" when (signed(sh_amt_5_fu_2898_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_3045_p2 <= "1" when (signed(sh_amt_7_fu_3039_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_3186_p2 <= "1" when (signed(sh_amt_9_fu_3180_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_3327_p2 <= "1" when (signed(sh_amt_11_fu_3321_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_3468_p2 <= "1" when (signed(sh_amt_13_fu_3462_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_3609_p2 <= "1" when (signed(sh_amt_15_fu_3603_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_3750_p2 <= "1" when (signed(sh_amt_17_fu_3744_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_3891_p2 <= "1" when (signed(sh_amt_19_fu_3885_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_2622_p2 <= "1" when (signed(sh_amt_1_fu_2616_p2) < signed(ap_const_lv12_11)) else "0";
    lshr_ln186_10_fu_2191_p1 <= sense_s_q0;
    lshr_ln186_1_fu_2076_p1 <= sense_s_q5;
    lshr_ln186_2_fu_1961_p1 <= sense_s_q10;
    lshr_ln186_3_fu_2099_p1 <= sense_s_q4;
    lshr_ln186_4_fu_1984_p1 <= sense_s_q9;
    lshr_ln186_5_fu_2122_p1 <= sense_s_q3;
    lshr_ln186_6_fu_2007_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2145_p1 <= sense_s_q2;
    lshr_ln186_8_fu_2030_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2168_p1 <= sense_s_q1;
    lshr_ln186_s_fu_2053_p1 <= sense_s_q6;
    lshr_ln317_10_fu_4046_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_3992_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4042_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4187_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4133_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4183_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_2777_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_2723_p1),to_integer(unsigned('0' & zext_ln317_1_fu_2773_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_2918_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_2864_p1),to_integer(unsigned('0' & zext_ln317_2_fu_2914_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_3059_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_3005_p1),to_integer(unsigned('0' & zext_ln317_3_fu_3055_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3200_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3146_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3196_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3341_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3287_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3337_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_3482_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_3428_p1),to_integer(unsigned('0' & zext_ln317_6_fu_3478_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_3623_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_3569_p1),to_integer(unsigned('0' & zext_ln317_7_fu_3619_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_3764_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_3710_p1),to_integer(unsigned('0' & zext_ln317_8_fu_3760_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_3905_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_3851_p1),to_integer(unsigned('0' & zext_ln317_9_fu_3901_p1(31-1 downto 0)))));
    lshr_ln317_fu_2636_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_2582_p1),to_integer(unsigned('0' & zext_ln317_fu_2632_p1(31-1 downto 0)))));
    lshr_ln_fu_1938_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_1920_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_1839_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_1110_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_1029_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_1758_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_1677_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_1596_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_1515_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1434_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1353_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1272_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1191_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= "1" when (unsigned(select_ln344_fu_4286_p3) > unsigned(ap_const_lv17_9)) else "0";

    onflag_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001, dataReady_read_reg_5189_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (dataReady_read_reg_5189_pp0_iter15_reg = ap_const_lv1_1))) then 
            onflag_0_ap_vld <= ap_const_logic_1;
        else 
            onflag_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    onflag_1 <= "1" when (unsigned(select_ln344_1_fu_4358_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_10 <= "1" when (unsigned(select_ln344_10_fu_5006_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_11 <= "1" when (unsigned(select_ln344_11_fu_5078_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_2 <= "1" when (unsigned(select_ln344_2_fu_4430_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_3 <= "1" when (unsigned(select_ln344_3_fu_4502_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_4 <= "1" when (unsigned(select_ln344_4_fu_4574_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_5 <= "1" when (unsigned(select_ln344_5_fu_4646_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_6 <= "1" when (unsigned(select_ln344_6_fu_4718_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_7 <= "1" when (unsigned(select_ln344_7_fu_4790_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_8 <= "1" when (unsigned(select_ln344_8_fu_4862_p3) > unsigned(ap_const_lv17_9)) else "0";
    onflag_9 <= "1" when (unsigned(select_ln344_9_fu_4934_p3) > unsigned(ap_const_lv17_9)) else "0";
    or_ln312_10_fu_4056_p2 <= (icmp_ln312_10_fu_4008_p2 or icmp_ln308_10_fu_3996_p2);
    or_ln312_11_fu_4197_p2 <= (icmp_ln312_11_fu_4149_p2 or icmp_ln308_11_fu_4137_p2);
    or_ln312_1_fu_2787_p2 <= (icmp_ln312_1_fu_2739_p2 or icmp_ln308_1_fu_2727_p2);
    or_ln312_2_fu_2928_p2 <= (icmp_ln312_2_fu_2880_p2 or icmp_ln308_2_fu_2868_p2);
    or_ln312_3_fu_3069_p2 <= (icmp_ln312_3_fu_3021_p2 or icmp_ln308_3_fu_3009_p2);
    or_ln312_4_fu_3210_p2 <= (icmp_ln312_4_fu_3162_p2 or icmp_ln308_4_fu_3150_p2);
    or_ln312_5_fu_3351_p2 <= (icmp_ln312_5_fu_3303_p2 or icmp_ln308_5_fu_3291_p2);
    or_ln312_6_fu_3492_p2 <= (icmp_ln312_6_fu_3444_p2 or icmp_ln308_6_fu_3432_p2);
    or_ln312_7_fu_3633_p2 <= (icmp_ln312_7_fu_3585_p2 or icmp_ln308_7_fu_3573_p2);
    or_ln312_8_fu_3774_p2 <= (icmp_ln312_8_fu_3726_p2 or icmp_ln308_8_fu_3714_p2);
    or_ln312_9_fu_3915_p2 <= (icmp_ln312_9_fu_3867_p2 or icmp_ln308_9_fu_3855_p2);
    or_ln312_fu_2646_p2 <= (icmp_ln312_fu_2598_p2 or icmp_ln308_fu_2586_p2);
    or_ln314_10_fu_4961_p2 <= (or_ln312_10_reg_6409 or icmp_ln314_10_reg_6394);
    or_ln314_11_fu_5033_p2 <= (or_ln312_11_reg_6455 or icmp_ln314_11_reg_6440);
    or_ln314_1_fu_4313_p2 <= (or_ln312_1_reg_5995 or icmp_ln314_1_reg_5980);
    or_ln314_2_fu_4385_p2 <= (or_ln312_2_reg_6041 or icmp_ln314_2_reg_6026);
    or_ln314_3_fu_4457_p2 <= (or_ln312_3_reg_6087 or icmp_ln314_3_reg_6072);
    or_ln314_4_fu_4529_p2 <= (or_ln312_4_reg_6133 or icmp_ln314_4_reg_6118);
    or_ln314_5_fu_4601_p2 <= (or_ln312_5_reg_6179 or icmp_ln314_5_reg_6164);
    or_ln314_6_fu_4673_p2 <= (or_ln312_6_reg_6225 or icmp_ln314_6_reg_6210);
    or_ln314_7_fu_4745_p2 <= (or_ln312_7_reg_6271 or icmp_ln314_7_reg_6256);
    or_ln314_8_fu_4817_p2 <= (or_ln312_8_reg_6317 or icmp_ln314_8_reg_6302);
    or_ln314_9_fu_4889_p2 <= (or_ln312_9_reg_6363 or icmp_ln314_9_reg_6348);
    or_ln314_fu_4241_p2 <= (or_ln312_reg_5949 or icmp_ln314_reg_5934);
    p_Result_11_fu_3279_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3271_p1);
    p_Result_13_fu_3420_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_3412_p1);
    p_Result_15_fu_3561_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_3553_p1);
    p_Result_17_fu_3702_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_3694_p1);
    p_Result_19_fu_3843_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_3835_p1);
    p_Result_1_fu_2574_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_2566_p1);
    p_Result_21_fu_3984_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_3976_p1);
    p_Result_23_fu_4125_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4117_p1);
    p_Result_3_fu_2715_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_2707_p1);
    p_Result_5_fu_2856_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_2848_p1);
    p_Result_7_fu_2997_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_2989_p1);
    p_Result_9_fu_3138_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3130_p1);
    reg_10_fu_3947_p1 <= val_10_reg_5903;
    reg_11_fu_4088_p1 <= val_11_reg_5908;
    reg_1_fu_2678_p1 <= val_1_reg_5858;
    reg_2_fu_2819_p1 <= val_2_reg_5863;
    reg_3_fu_2960_p1 <= val_3_reg_5868;
    reg_4_fu_3101_p1 <= val_4_reg_5873;
    reg_5_fu_3242_p1 <= val_5_reg_5878;
    reg_6_fu_3383_p1 <= val_6_reg_5883;
    reg_7_fu_3524_p1 <= val_7_reg_5888;
    reg_8_fu_3665_p1 <= val_8_reg_5893;
    reg_9_fu_3806_p1 <= val_9_reg_5898;
    reg_fu_2537_p1 <= val_reg_5853;
    ret_V_11_fu_2291_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2287_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1339_p3 <= (trunc_ln1494_4_fu_1329_p4 & ss_V_4_fu_1323_p2);
    ret_V_14_fu_2315_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2311_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_16_fu_1420_p3 <= (trunc_ln1494_5_fu_1410_p4 & ss_V_5_fu_1404_p2);
    ret_V_17_fu_2339_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2335_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_1501_p3 <= (trunc_ln1494_6_fu_1491_p4 & ss_V_6_fu_1485_p2);
    ret_V_20_fu_2363_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2359_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_22_fu_1582_p3 <= (trunc_ln1494_7_fu_1572_p4 & ss_V_7_fu_1566_p2);
    ret_V_23_fu_2387_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2383_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1663_p3 <= (trunc_ln1494_8_fu_1653_p4 & ss_V_8_fu_1647_p2);
    ret_V_26_fu_2411_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2407_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_28_fu_1744_p3 <= (trunc_ln1494_9_fu_1734_p4 & ss_V_9_fu_1728_p2);
    ret_V_29_fu_2435_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2431_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_2_fu_2219_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2215_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_1825_p3 <= (trunc_ln1494_s_fu_1815_p4 & ss_V_10_fu_1809_p2);
    ret_V_32_fu_2459_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2455_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_34_fu_1906_p3 <= (trunc_ln1494_10_fu_1896_p4 & ss_V_11_fu_1890_p2);
    ret_V_35_fu_2483_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2479_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_36_fu_953_p4 <= FIFO_0(11 downto 6);
    ret_V_37_fu_1034_p4 <= FIFO_1(11 downto 6);
    ret_V_38_fu_1115_p4 <= FIFO_2(11 downto 6);
    ret_V_39_fu_1196_p4 <= FIFO_3(11 downto 6);
    ret_V_3_fu_1096_p3 <= (trunc_ln1494_1_fu_1086_p4 & ss_V_1_fu_1080_p2);
    ret_V_40_fu_1277_p4 <= FIFO_4(11 downto 6);
    ret_V_41_fu_1358_p4 <= FIFO_5(11 downto 6);
    ret_V_42_fu_1439_p4 <= FIFO_6(11 downto 6);
    ret_V_43_fu_1520_p4 <= FIFO_7(11 downto 6);
    ret_V_44_fu_1601_p4 <= FIFO_8(11 downto 6);
    ret_V_45_fu_1682_p4 <= FIFO_9(11 downto 6);
    ret_V_46_fu_1763_p4 <= FIFO_10(11 downto 6);
    ret_V_47_fu_1844_p4 <= FIFO_11(11 downto 6);
    ret_V_5_fu_2243_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2239_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_6_fu_1177_p3 <= (trunc_ln1494_2_fu_1167_p4 & ss_V_2_fu_1161_p2);
    ret_V_8_fu_2267_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2263_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_9_fu_1258_p3 <= (trunc_ln1494_3_fu_1248_p4 & ss_V_3_fu_1242_p2);
    ret_V_fu_1015_p3 <= (trunc_ln2_fu_1005_p4 & ss_V_fu_999_p2);
    select_ln312_10_fu_4993_p3 <= 
        trunc_ln334_8_reg_6378 when (and_ln312_10_fu_4988_p2(0) = '1') else 
        select_ln333_10_fu_4976_p3;
    select_ln312_11_fu_5065_p3 <= 
        trunc_ln334_9_reg_6424 when (and_ln312_11_fu_5060_p2(0) = '1') else 
        select_ln333_11_fu_5048_p3;
    select_ln312_1_fu_4345_p3 <= 
        trunc_ln313_1_reg_5964 when (and_ln312_1_fu_4340_p2(0) = '1') else 
        select_ln333_1_fu_4328_p3;
    select_ln312_2_fu_4417_p3 <= 
        trunc_ln334_reg_6010 when (and_ln312_2_fu_4412_p2(0) = '1') else 
        select_ln333_2_fu_4400_p3;
    select_ln312_3_fu_4489_p3 <= 
        trunc_ln334_1_reg_6056 when (and_ln312_3_fu_4484_p2(0) = '1') else 
        select_ln333_3_fu_4472_p3;
    select_ln312_4_fu_4561_p3 <= 
        trunc_ln334_2_reg_6102 when (and_ln312_4_fu_4556_p2(0) = '1') else 
        select_ln333_4_fu_4544_p3;
    select_ln312_5_fu_4633_p3 <= 
        trunc_ln334_3_reg_6148 when (and_ln312_5_fu_4628_p2(0) = '1') else 
        select_ln333_5_fu_4616_p3;
    select_ln312_6_fu_4705_p3 <= 
        trunc_ln334_4_reg_6194 when (and_ln312_6_fu_4700_p2(0) = '1') else 
        select_ln333_6_fu_4688_p3;
    select_ln312_7_fu_4777_p3 <= 
        trunc_ln334_5_reg_6240 when (and_ln312_7_fu_4772_p2(0) = '1') else 
        select_ln333_7_fu_4760_p3;
    select_ln312_8_fu_4849_p3 <= 
        trunc_ln334_6_reg_6286 when (and_ln312_8_fu_4844_p2(0) = '1') else 
        select_ln333_8_fu_4832_p3;
    select_ln312_9_fu_4921_p3 <= 
        trunc_ln334_7_reg_6332 when (and_ln312_9_fu_4916_p2(0) = '1') else 
        select_ln333_9_fu_4904_p3;
    select_ln312_fu_4273_p3 <= 
        trunc_ln313_reg_5918 when (and_ln312_fu_4268_p2(0) = '1') else 
        select_ln333_fu_4256_p3;
    select_ln315_10_fu_4080_p3 <= 
        trunc_ln324_10_fu_4052_p1 when (and_ln315_21_fu_4074_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4221_p3 <= 
        trunc_ln324_11_fu_4193_p1 when (and_ln315_23_fu_4215_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_2811_p3 <= 
        trunc_ln324_1_fu_2783_p1 when (and_ln315_3_fu_2805_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_2952_p3 <= 
        trunc_ln324_2_fu_2924_p1 when (and_ln315_5_fu_2946_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3093_p3 <= 
        trunc_ln324_3_fu_3065_p1 when (and_ln315_7_fu_3087_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3234_p3 <= 
        trunc_ln324_4_fu_3206_p1 when (and_ln315_9_fu_3228_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3375_p3 <= 
        trunc_ln324_5_fu_3347_p1 when (and_ln315_11_fu_3369_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_3516_p3 <= 
        trunc_ln324_6_fu_3488_p1 when (and_ln315_13_fu_3510_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_3657_p3 <= 
        trunc_ln324_7_fu_3629_p1 when (and_ln315_15_fu_3651_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_3798_p3 <= 
        trunc_ln324_8_fu_3770_p1 when (and_ln315_17_fu_3792_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_3939_p3 <= 
        trunc_ln324_9_fu_3911_p1 when (and_ln315_19_fu_3933_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_2670_p3 <= 
        trunc_ln324_fu_2642_p1 when (and_ln315_1_fu_2664_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_4976_p3 <= 
        shl_ln335_10_fu_4956_p2 when (and_ln333_10_fu_4971_p2(0) = '1') else 
        select_ln315_10_reg_6414;
    select_ln333_11_fu_5048_p3 <= 
        shl_ln335_11_fu_5028_p2 when (and_ln333_11_fu_5043_p2(0) = '1') else 
        select_ln315_11_reg_6460;
    select_ln333_1_fu_4328_p3 <= 
        shl_ln335_1_fu_4308_p2 when (and_ln333_1_fu_4323_p2(0) = '1') else 
        select_ln315_1_reg_6000;
    select_ln333_2_fu_4400_p3 <= 
        shl_ln335_2_fu_4380_p2 when (and_ln333_2_fu_4395_p2(0) = '1') else 
        select_ln315_2_reg_6046;
    select_ln333_3_fu_4472_p3 <= 
        shl_ln335_3_fu_4452_p2 when (and_ln333_3_fu_4467_p2(0) = '1') else 
        select_ln315_3_reg_6092;
    select_ln333_4_fu_4544_p3 <= 
        shl_ln335_4_fu_4524_p2 when (and_ln333_4_fu_4539_p2(0) = '1') else 
        select_ln315_4_reg_6138;
    select_ln333_5_fu_4616_p3 <= 
        shl_ln335_5_fu_4596_p2 when (and_ln333_5_fu_4611_p2(0) = '1') else 
        select_ln315_5_reg_6184;
    select_ln333_6_fu_4688_p3 <= 
        shl_ln335_6_fu_4668_p2 when (and_ln333_6_fu_4683_p2(0) = '1') else 
        select_ln315_6_reg_6230;
    select_ln333_7_fu_4760_p3 <= 
        shl_ln335_7_fu_4740_p2 when (and_ln333_7_fu_4755_p2(0) = '1') else 
        select_ln315_7_reg_6276;
    select_ln333_8_fu_4832_p3 <= 
        shl_ln335_8_fu_4812_p2 when (and_ln333_8_fu_4827_p2(0) = '1') else 
        select_ln315_8_reg_6322;
    select_ln333_9_fu_4904_p3 <= 
        shl_ln335_9_fu_4884_p2 when (and_ln333_9_fu_4899_p2(0) = '1') else 
        select_ln315_9_reg_6368;
    select_ln333_fu_4256_p3 <= 
        shl_ln335_fu_4236_p2 when (and_ln333_fu_4251_p2(0) = '1') else 
        select_ln315_reg_5954;
    select_ln344_10_fu_5006_p3 <= 
        sub_ln455_10_fu_5000_p2 when (p_Result_20_reg_6373(0) = '1') else 
        select_ln312_10_fu_4993_p3;
    select_ln344_11_fu_5078_p3 <= 
        sub_ln455_11_fu_5072_p2 when (p_Result_22_reg_6419(0) = '1') else 
        select_ln312_11_fu_5065_p3;
    select_ln344_1_fu_4358_p3 <= 
        sub_ln455_1_fu_4352_p2 when (p_Result_2_reg_5959(0) = '1') else 
        select_ln312_1_fu_4345_p3;
    select_ln344_2_fu_4430_p3 <= 
        sub_ln455_2_fu_4424_p2 when (p_Result_4_reg_6005(0) = '1') else 
        select_ln312_2_fu_4417_p3;
    select_ln344_3_fu_4502_p3 <= 
        sub_ln455_3_fu_4496_p2 when (p_Result_6_reg_6051(0) = '1') else 
        select_ln312_3_fu_4489_p3;
    select_ln344_4_fu_4574_p3 <= 
        sub_ln455_4_fu_4568_p2 when (p_Result_8_reg_6097(0) = '1') else 
        select_ln312_4_fu_4561_p3;
    select_ln344_5_fu_4646_p3 <= 
        sub_ln455_5_fu_4640_p2 when (p_Result_10_reg_6143(0) = '1') else 
        select_ln312_5_fu_4633_p3;
    select_ln344_6_fu_4718_p3 <= 
        sub_ln455_6_fu_4712_p2 when (p_Result_12_reg_6189(0) = '1') else 
        select_ln312_6_fu_4705_p3;
    select_ln344_7_fu_4790_p3 <= 
        sub_ln455_7_fu_4784_p2 when (p_Result_14_reg_6235(0) = '1') else 
        select_ln312_7_fu_4777_p3;
    select_ln344_8_fu_4862_p3 <= 
        sub_ln455_8_fu_4856_p2 when (p_Result_16_reg_6281(0) = '1') else 
        select_ln312_8_fu_4849_p3;
    select_ln344_9_fu_4934_p3 <= 
        sub_ln455_9_fu_4928_p2 when (p_Result_18_reg_6327(0) = '1') else 
        select_ln312_9_fu_4921_p3;
    select_ln344_fu_4286_p3 <= 
        sub_ln455_fu_4280_p2 when (p_Result_s_reg_5913(0) = '1') else 
        select_ln312_fu_4273_p3;
    sense_s_address0 <= zext_ln541_23_fu_1914_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_1833_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_1104_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_1023_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_1752_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_1671_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_1590_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_1509_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1428_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1347_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1266_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1185_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_4949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_6399),32));

    sext_ln311_10cast_fu_4952_p1 <= sext_ln311_10_fu_4949_p1(17 - 1 downto 0);
        sext_ln311_11_fu_5021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_6445),32));

    sext_ln311_11cast_fu_5024_p1 <= sext_ln311_11_fu_5021_p1(17 - 1 downto 0);
        sext_ln311_1_fu_4301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_5985),32));

    sext_ln311_1cast_fu_4304_p1 <= sext_ln311_1_fu_4301_p1(17 - 1 downto 0);
        sext_ln311_2_fu_4373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_6031),32));

    sext_ln311_2cast_fu_4376_p1 <= sext_ln311_2_fu_4373_p1(17 - 1 downto 0);
        sext_ln311_3_fu_4445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_6077),32));

    sext_ln311_3cast_fu_4448_p1 <= sext_ln311_3_fu_4445_p1(17 - 1 downto 0);
        sext_ln311_4_fu_4517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_6123),32));

    sext_ln311_4cast_fu_4520_p1 <= sext_ln311_4_fu_4517_p1(17 - 1 downto 0);
        sext_ln311_5_fu_4589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_6169),32));

    sext_ln311_5cast_fu_4592_p1 <= sext_ln311_5_fu_4589_p1(17 - 1 downto 0);
        sext_ln311_6_fu_4661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_6215),32));

    sext_ln311_6cast_fu_4664_p1 <= sext_ln311_6_fu_4661_p1(17 - 1 downto 0);
        sext_ln311_7_fu_4733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_6261),32));

    sext_ln311_7cast_fu_4736_p1 <= sext_ln311_7_fu_4733_p1(17 - 1 downto 0);
        sext_ln311_8_fu_4805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_6307),32));

    sext_ln311_8cast_fu_4808_p1 <= sext_ln311_8_fu_4805_p1(17 - 1 downto 0);
        sext_ln311_9_fu_4877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_6353),32));

    sext_ln311_9cast_fu_4880_p1 <= sext_ln311_9_fu_4877_p1(17 - 1 downto 0);
        sext_ln311_fu_4229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_5939),32));

    sext_ln311cast_fu_4232_p1 <= sext_ln311_fu_4229_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4002_p2),32));

        sext_ln317_11_fu_4179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4143_p2),32));

        sext_ln317_1_fu_2769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_2733_p2),32));

        sext_ln317_2_fu_2910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_2874_p2),32));

        sext_ln317_3_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_3015_p2),32));

        sext_ln317_4_fu_3192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3156_p2),32));

        sext_ln317_5_fu_3333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3297_p2),32));

        sext_ln317_6_fu_3474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_3438_p2),32));

        sext_ln317_7_fu_3615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_3579_p2),32));

        sext_ln317_8_fu_3756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_3720_p2),32));

        sext_ln317_9_fu_3897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_3861_p2),32));

        sext_ln317_fu_2628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_2592_p2),32));

    sh_amt_10_fu_3297_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3267_p1));
    sh_amt_11_fu_3321_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3297_p2));
    sh_amt_12_fu_3438_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_3408_p1));
    sh_amt_13_fu_3462_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_3438_p2));
    sh_amt_14_fu_3579_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_3549_p1));
    sh_amt_15_fu_3603_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_3579_p2));
    sh_amt_16_fu_3720_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_3690_p1));
    sh_amt_17_fu_3744_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_3720_p2));
    sh_amt_18_fu_3861_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_3831_p1));
    sh_amt_19_fu_3885_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_3861_p2));
    sh_amt_1_fu_2616_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_2592_p2));
    sh_amt_20_fu_4002_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_3972_p1));
    sh_amt_21_fu_4026_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4002_p2));
    sh_amt_22_fu_4143_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4113_p1));
    sh_amt_23_fu_4167_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4143_p2));
    sh_amt_2_fu_2733_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_2703_p1));
    sh_amt_3_fu_2757_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_2733_p2));
    sh_amt_4_fu_2874_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_2844_p1));
    sh_amt_5_fu_2898_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_2874_p2));
    sh_amt_6_fu_3015_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_2985_p1));
    sh_amt_7_fu_3039_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_3015_p2));
    sh_amt_8_fu_3156_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3126_p1));
    sh_amt_9_fu_3180_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3156_p2));
    sh_amt_fu_2592_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_2562_p1));
    shl_ln335_10_fu_4956_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_8_reg_6378),to_integer(unsigned('0' & sext_ln311_10cast_fu_4952_p1(17-1 downto 0)))));
    shl_ln335_11_fu_5028_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_9_reg_6424),to_integer(unsigned('0' & sext_ln311_11cast_fu_5024_p1(17-1 downto 0)))));
    shl_ln335_1_fu_4308_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_5964),to_integer(unsigned('0' & sext_ln311_1cast_fu_4304_p1(17-1 downto 0)))));
    shl_ln335_2_fu_4380_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_reg_6010),to_integer(unsigned('0' & sext_ln311_2cast_fu_4376_p1(17-1 downto 0)))));
    shl_ln335_3_fu_4452_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_1_reg_6056),to_integer(unsigned('0' & sext_ln311_3cast_fu_4448_p1(17-1 downto 0)))));
    shl_ln335_4_fu_4524_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_2_reg_6102),to_integer(unsigned('0' & sext_ln311_4cast_fu_4520_p1(17-1 downto 0)))));
    shl_ln335_5_fu_4596_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_3_reg_6148),to_integer(unsigned('0' & sext_ln311_5cast_fu_4592_p1(17-1 downto 0)))));
    shl_ln335_6_fu_4668_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_4_reg_6194),to_integer(unsigned('0' & sext_ln311_6cast_fu_4664_p1(17-1 downto 0)))));
    shl_ln335_7_fu_4740_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_5_reg_6240),to_integer(unsigned('0' & sext_ln311_7cast_fu_4736_p1(17-1 downto 0)))));
    shl_ln335_8_fu_4812_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_6_reg_6286),to_integer(unsigned('0' & sext_ln311_8cast_fu_4808_p1(17-1 downto 0)))));
    shl_ln335_9_fu_4884_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_7_reg_6332),to_integer(unsigned('0' & sext_ln311_9cast_fu_4880_p1(17-1 downto 0)))));
    shl_ln335_fu_4236_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_5918),to_integer(unsigned('0' & sext_ln311cast_fu_4232_p1(17-1 downto 0)))));
    ss_V_10_fu_1809_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1803_p2) + unsigned(zext_ln214_10_fu_1799_p1));
    ss_V_11_fu_1890_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_1884_p2) + unsigned(zext_ln214_11_fu_1880_p1));
    ss_V_1_fu_1080_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_1074_p2) + unsigned(zext_ln214_1_fu_1070_p1));
    ss_V_2_fu_1161_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1155_p2) + unsigned(zext_ln214_2_fu_1151_p1));
    ss_V_3_fu_1242_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1236_p2) + unsigned(zext_ln214_3_fu_1232_p1));
    ss_V_4_fu_1323_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1317_p2) + unsigned(zext_ln214_4_fu_1313_p1));
    ss_V_5_fu_1404_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1398_p2) + unsigned(zext_ln214_5_fu_1394_p1));
    ss_V_6_fu_1485_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1479_p2) + unsigned(zext_ln214_6_fu_1475_p1));
    ss_V_7_fu_1566_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1560_p2) + unsigned(zext_ln214_7_fu_1556_p1));
    ss_V_8_fu_1647_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1641_p2) + unsigned(zext_ln214_8_fu_1637_p1));
    ss_V_9_fu_1728_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1722_p2) + unsigned(zext_ln214_9_fu_1718_p1));
    ss_V_fu_999_p2 <= std_logic_vector(unsigned(add_ln214_fu_993_p2) + unsigned(zext_ln214_fu_989_p1));
    sub_ln186_10_fu_2158_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2155_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2181_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2178_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_1951_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_1948_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_1974_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_1971_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_1997_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_1994_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_2020_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_2017_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_2043_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_2040_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_2066_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_2063_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_2089_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_2086_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_2112_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_2109_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_2135_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_2132_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_1928_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_1925_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_5000_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_4993_p3));
    sub_ln455_11_fu_5072_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_5065_p3));
    sub_ln455_1_fu_4352_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_4345_p3));
    sub_ln455_2_fu_4424_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_4417_p3));
    sub_ln455_3_fu_4496_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_4489_p3));
    sub_ln455_4_fu_4568_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_4561_p3));
    sub_ln455_5_fu_4640_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_4633_p3));
    sub_ln455_6_fu_4712_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_4705_p3));
    sub_ln455_7_fu_4784_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_4777_p3));
    sub_ln455_8_fu_4856_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_4849_p3));
    sub_ln455_9_fu_4928_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_4921_p3));
    sub_ln455_fu_4280_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_4273_p3));
    trunc_ln1494_10_fu_1896_p4 <= FIFO_11(13 downto 12);
    trunc_ln1494_1_fu_1086_p4 <= FIFO_1(13 downto 12);
    trunc_ln1494_2_fu_1167_p4 <= FIFO_2(13 downto 12);
    trunc_ln1494_3_fu_1248_p4 <= FIFO_3(13 downto 12);
    trunc_ln1494_4_fu_1329_p4 <= FIFO_4(13 downto 12);
    trunc_ln1494_5_fu_1410_p4 <= FIFO_5(13 downto 12);
    trunc_ln1494_6_fu_1491_p4 <= FIFO_6(13 downto 12);
    trunc_ln1494_7_fu_1572_p4 <= FIFO_7(13 downto 12);
    trunc_ln1494_8_fu_1653_p4 <= FIFO_8(13 downto 12);
    trunc_ln1494_9_fu_1734_p4 <= FIFO_9(13 downto 12);
    trunc_ln1494_s_fu_1815_p4 <= FIFO_10(13 downto 12);
    trunc_ln291_10_fu_3950_p1 <= reg_10_fu_3947_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4091_p1 <= reg_11_fu_4088_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_2681_p1 <= reg_1_fu_2678_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_2822_p1 <= reg_2_fu_2819_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_2963_p1 <= reg_3_fu_2960_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3104_p1 <= reg_4_fu_3101_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3245_p1 <= reg_5_fu_3242_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3386_p1 <= reg_6_fu_3383_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_3527_p1 <= reg_7_fu_3524_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_3668_p1 <= reg_8_fu_3665_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_3809_p1 <= reg_9_fu_3806_p1(63 - 1 downto 0);
    trunc_ln291_fu_2540_p1 <= reg_fu_2537_p1(63 - 1 downto 0);
    trunc_ln2_fu_1005_p4 <= FIFO_0(13 downto 12);
    trunc_ln300_10_fu_3976_p1 <= reg_10_fu_3947_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4117_p1 <= reg_11_fu_4088_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_2707_p1 <= reg_1_fu_2678_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_2848_p1 <= reg_2_fu_2819_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_2989_p1 <= reg_3_fu_2960_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3130_p1 <= reg_4_fu_3101_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3271_p1 <= reg_5_fu_3242_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_3412_p1 <= reg_6_fu_3383_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_3553_p1 <= reg_7_fu_3524_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_3694_p1 <= reg_8_fu_3665_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_3835_p1 <= reg_9_fu_3806_p1(52 - 1 downto 0);
    trunc_ln300_fu_2566_p1 <= reg_fu_2537_p1(52 - 1 downto 0);
    trunc_ln313_1_fu_2711_p1 <= reg_1_fu_2678_p1(17 - 1 downto 0);
    trunc_ln313_fu_2570_p1 <= reg_fu_2537_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4052_p1 <= lshr_ln317_10_fu_4046_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4193_p1 <= lshr_ln317_11_fu_4187_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_2783_p1 <= lshr_ln317_1_fu_2777_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_2924_p1 <= lshr_ln317_2_fu_2918_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3065_p1 <= lshr_ln317_3_fu_3059_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3206_p1 <= lshr_ln317_4_fu_3200_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3347_p1 <= lshr_ln317_5_fu_3341_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_3488_p1 <= lshr_ln317_6_fu_3482_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_3629_p1 <= lshr_ln317_7_fu_3623_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_3770_p1 <= lshr_ln317_8_fu_3764_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_3911_p1 <= lshr_ln317_9_fu_3905_p2(17 - 1 downto 0);
    trunc_ln324_fu_2642_p1 <= lshr_ln317_fu_2636_p2(17 - 1 downto 0);
    trunc_ln334_1_fu_2993_p1 <= reg_3_fu_2960_p1(17 - 1 downto 0);
    trunc_ln334_2_fu_3134_p1 <= reg_4_fu_3101_p1(17 - 1 downto 0);
    trunc_ln334_3_fu_3275_p1 <= reg_5_fu_3242_p1(17 - 1 downto 0);
    trunc_ln334_4_fu_3416_p1 <= reg_6_fu_3383_p1(17 - 1 downto 0);
    trunc_ln334_5_fu_3557_p1 <= reg_7_fu_3524_p1(17 - 1 downto 0);
    trunc_ln334_6_fu_3698_p1 <= reg_8_fu_3665_p1(17 - 1 downto 0);
    trunc_ln334_7_fu_3839_p1 <= reg_9_fu_3806_p1(17 - 1 downto 0);
    trunc_ln334_8_fu_3980_p1 <= reg_10_fu_3947_p1(17 - 1 downto 0);
    trunc_ln334_9_fu_4121_p1 <= reg_11_fu_4088_p1(17 - 1 downto 0);
    trunc_ln334_fu_2852_p1 <= reg_2_fu_2819_p1(17 - 1 downto 0);
    xor_ln308_10_fu_4983_p2 <= (icmp_ln308_10_reg_6384 xor ap_const_lv1_1);
    xor_ln308_11_fu_5055_p2 <= (icmp_ln308_11_reg_6430 xor ap_const_lv1_1);
    xor_ln308_1_fu_4335_p2 <= (icmp_ln308_1_reg_5970 xor ap_const_lv1_1);
    xor_ln308_2_fu_4407_p2 <= (icmp_ln308_2_reg_6016 xor ap_const_lv1_1);
    xor_ln308_3_fu_4479_p2 <= (icmp_ln308_3_reg_6062 xor ap_const_lv1_1);
    xor_ln308_4_fu_4551_p2 <= (icmp_ln308_4_reg_6108 xor ap_const_lv1_1);
    xor_ln308_5_fu_4623_p2 <= (icmp_ln308_5_reg_6154 xor ap_const_lv1_1);
    xor_ln308_6_fu_4695_p2 <= (icmp_ln308_6_reg_6200 xor ap_const_lv1_1);
    xor_ln308_7_fu_4767_p2 <= (icmp_ln308_7_reg_6246 xor ap_const_lv1_1);
    xor_ln308_8_fu_4839_p2 <= (icmp_ln308_8_reg_6292 xor ap_const_lv1_1);
    xor_ln308_9_fu_4911_p2 <= (icmp_ln308_9_reg_6338 xor ap_const_lv1_1);
    xor_ln308_fu_4263_p2 <= (icmp_ln308_reg_5924 xor ap_const_lv1_1);
    xor_ln312_10_fu_4062_p2 <= (or_ln312_10_fu_4056_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4203_p2 <= (or_ln312_11_fu_4197_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_2793_p2 <= (or_ln312_1_fu_2787_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_2934_p2 <= (or_ln312_2_fu_2928_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3075_p2 <= (or_ln312_3_fu_3069_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3216_p2 <= (or_ln312_4_fu_3210_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3357_p2 <= (or_ln312_5_fu_3351_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_3498_p2 <= (or_ln312_6_fu_3492_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_3639_p2 <= (or_ln312_7_fu_3633_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_3780_p2 <= (or_ln312_8_fu_3774_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_3921_p2 <= (or_ln312_9_fu_3915_p2 xor ap_const_lv1_1);
    xor_ln312_fu_2652_p2 <= (or_ln312_fu_2646_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_4965_p2 <= (or_ln314_10_fu_4961_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_5037_p2 <= (or_ln314_11_fu_5033_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_4317_p2 <= (or_ln314_1_fu_4313_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_4389_p2 <= (or_ln314_2_fu_4385_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_4461_p2 <= (or_ln314_3_fu_4457_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_4533_p2 <= (or_ln314_4_fu_4529_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_4605_p2 <= (or_ln314_5_fu_4601_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_4677_p2 <= (or_ln314_6_fu_4673_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_4749_p2 <= (or_ln314_7_fu_4745_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_4821_p2 <= (or_ln314_8_fu_4817_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_4893_p2 <= (or_ln314_9_fu_4889_p2 xor ap_const_lv1_1);
    xor_ln314_fu_4245_p2 <= (or_ln314_fu_4241_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1368_p2),2));
    zext_ln1035_11_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1378_p2),2));
    zext_ln1035_12_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1449_p2),2));
    zext_ln1035_13_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1459_p2),2));
    zext_ln1035_14_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1530_p2),2));
    zext_ln1035_15_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1540_p2),2));
    zext_ln1035_16_fu_1617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1611_p2),2));
    zext_ln1035_17_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1621_p2),2));
    zext_ln1035_18_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1692_p2),2));
    zext_ln1035_19_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1702_p2),2));
    zext_ln1035_1_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_973_p2),2));
    zext_ln1035_20_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1773_p2),2));
    zext_ln1035_21_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1783_p2),2));
    zext_ln1035_22_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_1854_p2),2));
    zext_ln1035_23_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_1864_p2),2));
    zext_ln1035_2_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_1044_p2),2));
    zext_ln1035_3_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_1054_p2),2));
    zext_ln1035_4_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_1125_p2),2));
    zext_ln1035_5_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1135_p2),2));
    zext_ln1035_6_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1206_p2),2));
    zext_ln1035_7_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1216_p2),2));
    zext_ln1035_8_fu_1293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1287_p2),2));
    zext_ln1035_9_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1297_p2),2));
    zext_ln1035_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_963_p2),2));
    zext_ln1496_10_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2450_p2),15));
    zext_ln1496_11_fu_2479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2474_p2),15));
    zext_ln1496_1_fu_2239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2234_p2),15));
    zext_ln1496_2_fu_2263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2258_p2),15));
    zext_ln1496_3_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2282_p2),15));
    zext_ln1496_4_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2306_p2),15));
    zext_ln1496_5_fu_2335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2330_p2),15));
    zext_ln1496_6_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2354_p2),15));
    zext_ln1496_7_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2378_p2),15));
    zext_ln1496_8_fu_2407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2402_p2),15));
    zext_ln1496_9_fu_2431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2426_p2),15));
    zext_ln1496_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2210_p2),15));
    zext_ln1514_10_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_46_reg_5393),7));
    zext_ln1514_11_fu_2178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_47_reg_5413),7));
    zext_ln1514_1_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_reg_5213),7));
    zext_ln1514_2_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_38_reg_5233),7));
    zext_ln1514_3_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_39_reg_5253),7));
    zext_ln1514_4_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_40_reg_5273),7));
    zext_ln1514_5_fu_2040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_reg_5293),7));
    zext_ln1514_6_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_42_reg_5313),7));
    zext_ln1514_7_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_reg_5333),7));
    zext_ln1514_8_fu_2109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_reg_5353),7));
    zext_ln1514_9_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_reg_5373),7));
    zext_ln1514_fu_1925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_reg_5193),7));
    zext_ln186_10_fu_2441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_5648_pp0_iter3_reg),14));
    zext_ln186_11_fu_2465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_5668_pp0_iter3_reg),14));
    zext_ln186_1_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_5468_pp0_iter3_reg),14));
    zext_ln186_2_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_5488_pp0_iter3_reg),14));
    zext_ln186_3_fu_2273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_5508_pp0_iter3_reg),14));
    zext_ln186_4_fu_2297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_5528_pp0_iter3_reg),14));
    zext_ln186_5_fu_2321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_5548_pp0_iter3_reg),14));
    zext_ln186_6_fu_2345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_5568_pp0_iter3_reg),14));
    zext_ln186_7_fu_2369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_5588_pp0_iter3_reg),14));
    zext_ln186_8_fu_2393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_5608_pp0_iter3_reg),14));
    zext_ln186_9_fu_2417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_5628_pp0_iter3_reg),14));
    zext_ln186_fu_2201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_5448_pp0_iter3_reg),14));
    zext_ln214_10_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1793_p2),2));
    zext_ln214_11_fu_1880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_1874_p2),2));
    zext_ln214_1_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_1064_p2),2));
    zext_ln214_2_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1145_p2),2));
    zext_ln214_3_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1226_p2),2));
    zext_ln214_4_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1307_p2),2));
    zext_ln214_5_fu_1394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1388_p2),2));
    zext_ln214_6_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1469_p2),2));
    zext_ln214_7_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1550_p2),2));
    zext_ln214_8_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1631_p2),2));
    zext_ln214_9_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1712_p2),2));
    zext_ln214_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_983_p2),2));
    zext_ln296_10_fu_3972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_3962_p4),12));
    zext_ln296_11_fu_4113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4103_p4),12));
    zext_ln296_1_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_2693_p4),12));
    zext_ln296_2_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_2834_p4),12));
    zext_ln296_3_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_2975_p4),12));
    zext_ln296_4_fu_3126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3116_p4),12));
    zext_ln296_5_fu_3267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3257_p4),12));
    zext_ln296_6_fu_3408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_3398_p4),12));
    zext_ln296_7_fu_3549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_3539_p4),12));
    zext_ln296_8_fu_3690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_3680_p4),12));
    zext_ln296_9_fu_3831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_3821_p4),12));
    zext_ln296_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_2552_p4),12));
    zext_ln305_10_fu_3992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_3984_p3),54));
    zext_ln305_11_fu_4133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4125_p3),54));
    zext_ln305_1_fu_2723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2715_p3),54));
    zext_ln305_2_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2856_p3),54));
    zext_ln305_3_fu_3005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_2997_p3),54));
    zext_ln305_4_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3138_p3),54));
    zext_ln305_5_fu_3287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3279_p3),54));
    zext_ln305_6_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_3420_p3),54));
    zext_ln305_7_fu_3569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_3561_p3),54));
    zext_ln305_8_fu_3710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_3702_p3),54));
    zext_ln305_9_fu_3851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_3843_p3),54));
    zext_ln305_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_2574_p3),54));
    zext_ln317_10_fu_4042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4038_p1),54));
    zext_ln317_11_fu_4183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4179_p1),54));
    zext_ln317_1_fu_2773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_2769_p1),54));
    zext_ln317_2_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_2910_p1),54));
    zext_ln317_3_fu_3055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_3051_p1),54));
    zext_ln317_4_fu_3196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3192_p1),54));
    zext_ln317_5_fu_3337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3333_p1),54));
    zext_ln317_6_fu_3478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_3474_p1),54));
    zext_ln317_7_fu_3619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_3615_p1),54));
    zext_ln317_8_fu_3760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_3756_p1),54));
    zext_ln317_9_fu_3901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_3897_p1),54));
    zext_ln317_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_2628_p1),54));
    zext_ln541_10_fu_1839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1809_p2),64));
    zext_ln541_11_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_1890_p2),64));
    zext_ln541_12_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1015_p3),64));
    zext_ln541_13_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_1096_p3),64));
    zext_ln541_14_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1177_p3),64));
    zext_ln541_15_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_1258_p3),64));
    zext_ln541_16_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1339_p3),64));
    zext_ln541_17_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_16_fu_1420_p3),64));
    zext_ln541_18_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_1501_p3),64));
    zext_ln541_19_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_1582_p3),64));
    zext_ln541_1_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_1080_p2),64));
    zext_ln541_20_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1663_p3),64));
    zext_ln541_21_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_1744_p3),64));
    zext_ln541_22_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_1825_p3),64));
    zext_ln541_23_fu_1914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_1906_p3),64));
    zext_ln541_2_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1161_p2),64));
    zext_ln541_3_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1242_p2),64));
    zext_ln541_4_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1323_p2),64));
    zext_ln541_5_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1404_p2),64));
    zext_ln541_6_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1485_p2),64));
    zext_ln541_7_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1566_p2),64));
    zext_ln541_8_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1647_p2),64));
    zext_ln541_9_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1728_p2),64));
    zext_ln541_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_999_p2),64));
end behav;
