$date
	Wed Jun  3 03:15:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module bancoPruebas $end
$var wire 1 0 validout $end
$var wire 2 1 valid [1:0] $end
$var wire 1 2 reset $end
$var wire 8 3 outs [7:0] $end
$var wire 8 4 out [7:0] $end
$var wire 8 5 in1 [7:0] $end
$var wire 8 6 in0 [7:0] $end
$var wire 1 7 clk $end
$scope module Tb $end
$var wire 1 0 validout $end
$var wire 8 8 outs [7:0] $end
$var wire 8 9 out [7:0] $end
$var reg 1 7 clk $end
$var reg 4 : count [3:0] $end
$var reg 8 ; in0 [7:0] $end
$var reg 8 < in1 [7:0] $end
$var reg 1 2 reset $end
$var reg 1 = test $end
$var reg 2 > valid [1:0] $end
$upscope $end
$scope module mux_behav $end
$var wire 1 7 clk $end
$var wire 8 ? in0 [7:0] $end
$var wire 8 @ in1 [7:0] $end
$var wire 1 2 reset $end
$var wire 2 A valid [1:0] $end
$var reg 8 B out [7:0] $end
$var reg 1 C selector $end
$var reg 1 D validout $end
$upscope $end
$scope module mux_struct $end
$var wire 1 E _07_ $end
$var wire 1 7 clk $end
$var wire 8 F in0 [7:0] $end
$var wire 8 G in1 [7:0] $end
$var wire 1 2 reset $end
$var wire 2 H valid [1:0] $end
$var wire 1 0 validout $end
$var wire 1 I selector $end
$var wire 8 J out [7:0] $end
$var wire 8 K _06_ [7:0] $end
$var wire 8 L _05_ [7:0] $end
$var wire 1 M _04_ $end
$var wire 8 N _03_ [7:0] $end
$var wire 1 O _02_ $end
$var wire 1 P _01_ $end
$var wire 8 Q _00_ [7:0] $end
$scope module _44_ $end
$var wire 1 7 C $end
$var wire 1 O D $end
$var reg 1 R Q $end
$upscope $end
$scope module _45_ $end
$var wire 1 7 C $end
$var wire 1 S D $end
$var reg 1 T Q $end
$upscope $end
$scope module _46_ $end
$var wire 1 7 C $end
$var wire 1 U D $end
$var reg 1 V Q $end
$upscope $end
$scope module _47_ $end
$var wire 1 7 C $end
$var wire 1 W D $end
$var reg 1 X Q $end
$upscope $end
$scope module _48_ $end
$var wire 1 7 C $end
$var wire 1 Y D $end
$var reg 1 Z Q $end
$upscope $end
$scope module _49_ $end
$var wire 1 7 C $end
$var wire 1 [ D $end
$var reg 1 \ Q $end
$upscope $end
$scope module _50_ $end
$var wire 1 7 C $end
$var wire 1 ] D $end
$var reg 1 ^ Q $end
$upscope $end
$scope module _51_ $end
$var wire 1 7 C $end
$var wire 1 _ D $end
$var reg 1 ` Q $end
$upscope $end
$scope module _52_ $end
$var wire 1 7 C $end
$var wire 1 a D $end
$var reg 1 b Q $end
$upscope $end
$scope module _53_ $end
$var wire 1 7 C $end
$var wire 1 P D $end
$var reg 1 I Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xb
0a
x`
0_
x^
0]
x\
0[
xZ
0Y
xX
0W
xV
0U
xT
0S
xR
b0 Q
xP
xO
b0 N
1M
b0 L
b0 K
bx J
xI
b11 H
b0 G
b0 F
xE
xD
xC
bx B
b11 A
b0 @
b0 ?
b11 >
x=
b0 <
b0 ;
b0 :
bx 9
bx 8
07
b0 6
b0 5
bx 4
bx 3
x2
b11 1
x0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#2000
0P
0O
02
#5000
1E
0C
00
0R
0T
0V
0X
0Z
0\
0^
0`
b0 3
b0 8
b0 J
0b
0I
1=
0D
b0 4
b0 9
b0 B
17
#10000
07
#15000
17
#20000
07
#25000
17
#30000
07
#35000
17
#40000
07
#45000
17
#50000
07
#55000
17
#60000
07
#65000
17
#69000
1P
1O
12
#70000
07
#75000
0P
0E
1I
1R
1C
10
1D
17
#80000
07
#85000
1P
1E
0C
0I
17
#90000
07
#95000
0P
0E
1I
1C
17
#100000
07
#105000
1P
1E
0C
0I
17
#110000
07
#115000
0P
0E
1I
1C
17
#120000
07
#125000
1a
1S
1U
1W
1Y
1[
1]
1_
b11111111 Q
b11111111 N
1P
b11111111 K
b1 L
1E
0C
0I
b11111111 6
b11111111 ;
b11111111 ?
b11111111 F
b1 5
b1 <
b1 @
b1 G
17
#130000
07
#135000
0S
0a
0_
0]
0[
0Y
0W
1U
b10 Q
b11111110 K
b10 L
0P
b10 N
0E
b1 :
b11111110 6
b11111110 ;
b11111110 ?
b11111110 F
b10 5
b10 <
b10 @
b10 G
0=
1I
1b
1`
1^
1\
1Z
1X
1V
b11111111 3
b11111111 8
b11111111 J
1T
1C
b11111111 4
b11111111 9
b11111111 B
17
#140000
07
#145000
1S
0U
1a
1_
1]
1[
1Y
1W
b11111101 Q
1P
b11111101 K
b11 L
b11111101 N
1E
0C
0T
0X
0Z
0\
0^
0`
b10 3
b10 8
b10 J
0b
0I
1=
b11111101 6
b11111101 ;
b11111101 ?
b11111101 F
b11 5
b11 <
b11 @
b11 G
b10 4
b10 9
b10 B
17
#150000
07
#155000
0S
0a
0_
0]
0[
0Y
1W
0U
b100 Q
b11111100 K
b100 L
0P
b100 N
0E
b10 :
b11111100 6
b11111100 ;
b11111100 ?
b11111100 F
b100 5
b100 <
b100 @
b100 G
0=
1I
1b
1`
1^
1\
1Z
1X
0V
b11111101 3
b11111101 8
b11111101 J
1T
1C
b11111101 4
b11111101 9
b11111101 B
17
#160000
07
#165000
1S
1U
0W
1a
1_
1]
1[
1Y
b11111011 Q
1P
b11111011 K
b101 L
b11111011 N
1E
0C
0T
0Z
0\
0^
0`
b100 3
b100 8
b100 J
0b
0I
1=
b11111011 6
b11111011 ;
b11111011 ?
b11111011 F
b101 5
b101 <
b101 @
b101 G
b100 4
b100 9
b100 B
17
#170000
07
#175000
0S
0a
0_
0]
0[
0Y
1W
1U
b110 Q
b11111010 K
b110 L
0P
b110 N
0E
b11 :
b11111010 6
b11111010 ;
b11111010 ?
b11111010 F
b110 5
b110 <
b110 @
b110 G
0=
1I
1b
1`
1^
1\
1Z
0X
1V
b11111011 3
b11111011 8
b11111011 J
1T
1C
b11111011 4
b11111011 9
b11111011 B
17
#180000
07
#185000
1S
0U
1a
1_
1]
1[
1Y
0W
b11111001 Q
1P
b11111001 K
b111 L
b11111001 N
1E
0C
0T
1X
0Z
0\
0^
0`
b110 3
b110 8
b110 J
0b
0I
1=
b11111001 6
b11111001 ;
b11111001 ?
b11111001 F
b111 5
b111 <
b111 @
b111 G
b110 4
b110 9
b110 B
17
#190000
07
#195000
0S
0a
0_
0]
0[
1Y
0W
0U
b1000 Q
b11111000 K
b1000 L
0P
b1000 N
0E
b100 :
b11111000 6
b11111000 ;
b11111000 ?
b11111000 F
b1000 5
b1000 <
b1000 @
b1000 G
0=
1I
1b
1`
1^
1\
1Z
0X
0V
b11111001 3
b11111001 8
b11111001 J
1T
1C
b11111001 4
b11111001 9
b11111001 B
17
#200000
07
#205000
1S
1U
1W
0Y
1a
1_
1]
1[
b11110111 Q
1P
b11110111 K
b1001 L
b11110111 N
1E
0C
0T
0\
0^
0`
b1000 3
b1000 8
b1000 J
0b
0I
1=
b11110111 6
b11110111 ;
b11110111 ?
b11110111 F
b1001 5
b1001 <
b1001 @
b1001 G
b1000 4
b1000 9
b1000 B
17
#210000
07
#215000
0S
0a
0_
0]
0[
1Y
0W
1U
b1010 Q
b11110110 K
b1010 L
0P
b1010 N
0E
b101 :
b11110110 6
b11110110 ;
b11110110 ?
b11110110 F
b1010 5
b1010 <
b1010 @
b1010 G
0=
1I
1b
1`
1^
1\
0Z
1X
1V
b11110111 3
b11110111 8
b11110111 J
1T
1C
b11110111 4
b11110111 9
b11110111 B
17
#220000
07
#225000
1S
0U
1a
1_
1]
1[
0Y
1W
b11110101 Q
1P
b11110101 K
b1011 L
b11110101 N
1E
0C
0T
0X
1Z
0\
0^
0`
b1010 3
b1010 8
b1010 J
0b
0I
1=
b11110101 6
b11110101 ;
b11110101 ?
b11110101 F
b1011 5
b1011 <
b1011 @
b1011 G
b1010 4
b1010 9
b1010 B
17
#230000
07
#235000
0S
0a
0_
0]
0[
1Y
1W
0U
b1100 Q
b11110100 K
b1100 L
0P
b1100 N
0E
b110 :
b11110100 6
b11110100 ;
b11110100 ?
b11110100 F
b1100 5
b1100 <
b1100 @
b1100 G
0=
1I
1b
1`
1^
1\
0Z
1X
0V
b11110101 3
b11110101 8
b11110101 J
1T
1C
b11110101 4
b11110101 9
b11110101 B
17
#240000
07
#245000
1S
1U
0W
1a
1_
1]
1[
0Y
b11110011 Q
1P
b11110011 K
b1101 L
b11110011 N
1E
0C
0T
1Z
0\
0^
0`
b1100 3
b1100 8
b1100 J
0b
0I
1=
b11110011 6
b11110011 ;
b11110011 ?
b11110011 F
b1101 5
b1101 <
b1101 @
b1101 G
b1100 4
b1100 9
b1100 B
17
#250000
07
#255000
0S
0a
0_
0]
0[
1Y
1W
1U
b1110 Q
b11110010 K
b1110 L
0P
b1110 N
0E
b111 :
b11110010 6
b11110010 ;
b11110010 ?
b11110010 F
b1110 5
b1110 <
b1110 @
b1110 G
0=
1I
1b
1`
1^
1\
0Z
0X
1V
b11110011 3
b11110011 8
b11110011 J
1T
1C
b11110011 4
b11110011 9
b11110011 B
17
#260000
07
#265000
1S
0U
1a
1_
1]
1[
0Y
0W
b11110001 Q
1P
b11110001 K
b1111 L
b11110001 N
1E
0C
0T
1X
1Z
0\
0^
0`
b1110 3
b1110 8
b1110 J
0b
0I
1=
b11110001 6
b11110001 ;
b11110001 ?
b11110001 F
b1111 5
b1111 <
b1111 @
b1111 G
b1110 4
b1110 9
b1110 B
17
#270000
07
#275000
0S
0a
0_
0]
1[
0Y
0W
0U
b10000 Q
b11110000 K
b10000 L
0P
b10000 N
0E
b1000 :
b11110000 6
b11110000 ;
b11110000 ?
b11110000 F
b10000 5
b10000 <
b10000 @
b10000 G
0=
1I
1b
1`
1^
1\
0Z
0X
0V
b11110001 3
b11110001 8
b11110001 J
1T
1C
b11110001 4
b11110001 9
b11110001 B
17
