// Seed: 4274346532
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  always @(posedge &id_3) begin : id_5
    id_1 <= 1;
  end
  assign id_0 = 1;
  logic id_6, id_7;
  logic id_8;
  logic id_9;
endmodule
module module_1 (
    input logic id_0,
    inout id_1,
    output logic id_2
    , id_8,
    output logic id_3,
    input id_4
    , id_9,
    input id_5,
    input logic id_6,
    output id_7
);
  assign id_2 = 1'b0;
endmodule
