# (C) 2001-2022 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


set_global_assignment -name TOP_LEVEL_ENTITY cxltyp3_memexp_ddr4_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.3.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:50:54  JUNE 02, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "22.3.0 SP0.24fw Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name FAMILY Agilex
set_global_assignment -name DEVICE AGIB027R29A1E2VR3
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name NUM_PARALLEL_PROCESSORS 16
set_global_assignment -name GENERATE_COMPRESSED_SOF ON
set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-13"
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE OFF
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 47
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
set_global_assignment -name USE_PWRMGT_SCL SDM_IO0
set_global_assignment -name USE_PWRMGT_SDA SDM_IO12
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "AVST X8"
set_global_assignment -name MINIMUM_SEU_INTERVAL 10000
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

source ./constraints/cxltyp3ddr_quartus_constraints_ed_en.tcl

#set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
#set_global_assignment -name REMOVE_DUPLICATE_LOGIC ON
#set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
#set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF
#set_global_assignment -name OPTIMIZATION_MODE "SUPERIOR PERFORMANCE WITH MAXIMUM PLACEMENT EFFORT"
#set_global_assignment -name ALLOW_REGISTER_RETIMING ON
#set_global_assignment -name ALLOW_RAM_RETIMING ON
#set_global_assignment -name ALLOW_DSP_RETIMING ON
#set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
#set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
#set_global_assignment -name ALM_REGISTER_PACKING_EFFORT LOW
#set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
#set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
#set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
#set_global_assignment -name MUX_RESTRUCTURE OFF
#set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD ON
#set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
#set_global_assignment -name MAX_FANOUT 100
#set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2
#set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
#set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
#set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
#set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
#set_global_assignment -name PHYSICAL_SYNTHESIS ON
#set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
#set_global_assignment -name TAO_FILE myresults.tao
#set_global_assignment -name ENABLE_CLOCK_LATENCY ON
#set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
#set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
#set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING ON
#set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON

set_global_assignment -name VERILOG_MACRO RNR_CXL_SOFT_WRAPPER_MODELSIM
set_global_assignment -name VERILOG_MACRO QUARTUS_FPGA_SYNTH
set_global_assignment -name VERILOG_MACRO HYC
set_global_assignment -name VERILOG_MACRO CXL_POR_TYPE3
set_global_assignment -name VERILOG_MACRO HDM_16G
set_global_assignment -name VERILOG_MACRO SPR_D0
set_global_assignment -name VERILOG_MACRO INCLUDE_CXLMEM_READY
set_global_assignment -name VERILOG_MACRO HYC_BOARD
set_global_assignment -name VERILOG_MACRO BRDREV_1_BOARD
set_global_assignment -name VERILOG_MACRO CXL_LINK_WIDTH_X16
set_global_assignment -name VERILOG_MACRO ENABLE_DDR_DBI_PINS
set_global_assignment -name VERILOG_MACRO DEVKIT_BOARD
set_global_assignment -name VERILOG_MACRO MEM_EXPANDER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_PARSER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_ADD
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_STEAL
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_MERGER
set_global_assignment -name VERILOG_MACRO DIEREV_B_BOARD 
set_global_assignment -name VERILOG_MACRO RNR_TWO_SLICE_CXL_X16
# TBD
#set_global_assignment -name VERILOG_MACRO DFC_HDM_CFG_USE_DDR
#set_global_assignment -name VERILOG_MACRO FME_CFG_USE_SPI
set_global_assignment -name VERILOG_MACRO RNR_B0_TILE

source ./constraints/qsf_device_pinout.tcl

set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_top.sv

set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_parameters.sv 
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_reset_sync.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_std_synchronizer_nocut.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_cpl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_fifos.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_rw.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_default_config.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pf_checker.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_pio0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_ed_top.sv
#set_global_assignment -name SEARCH_PATH ../../rtl
#set_global_assignment -name SEARCH_PATH ../../rtl/top
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_channel_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_cxlmem_ready_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_rmw_shim.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_ecc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_avmm_slave.sv 
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_top.sv         
#set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/top/cxltyp3_memexp_ddr4_top.sv
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif_cal_two_ch.ip
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif.ip
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip

set_global_assignment -name SEARCH_PATH ./common
set_global_assignment -name SEARCH_PATH ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth

#set_global_assignment -name QSYS_FILE ./common/cxltyp3ddr_mc_top.ip
#set_global_assignment -name QSYS_FILE ./common/cxltyp3ddr_afu_top.ip
set_global_assignment -name QSYS_FILE ./../intel_rtile_cxl_top_cxltyp3_ed.ip
set_global_assignment -name SYSTEMVERILOG_FILE ed_top_wrapper_typ3.sv    
set_global_assignment -name QSYS_FILE common/intel_reset_release/intel_reset_release.ip    
set_global_assignment -name SYSTEMVERILOG_FILE cxltyp3_memexp_ddr4_top.sv

set_global_assignment -name SDC_FILE ./constraints/cxl_memexp_top.sdc

