Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Jul 18 13:36:18 2023
| Host         : LAPTOP-JF2J0TDM running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/rgb2gray_top_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[15]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[15]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[16]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[16]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[17]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[17]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[18]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[18]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 3.406ns (57.984%)  route 2.468ns (42.016%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/Q
                         net (fo=1, unplaced)         0.526     1.746    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__0_i_3[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.401 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry/CO[3]
                         net (fo=1, unplaced)         0.008     2.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.509 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.509    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.609 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.609    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.709 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.709    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.809 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.809    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.909 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.009 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.009    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.209 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.309 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.409 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     3.409    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.686 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10/O[3]
                         net (fo=1, unplaced)         0.519     4.205    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/mul_ln4_reg_137_reg__1[63]
                         LUT2 (Prop_lut2_I0_O)        0.250     4.455 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     4.455    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/p_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     4.864 f  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4/CO[1]
                         net (fo=10, unplaced)        0.283     5.147    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4_n_2
                         LUT6 (Prop_lut6_I4_O)        0.277     5.424 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1/O
                         net (fo=32, unplaced)        0.418     5.842    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.105     5.947 r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1/O
                         net (fo=30, unplaced)        0.714     6.661    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_840_in[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=476, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[19]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_R)       -0.423    10.289    bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[19]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.628    




