#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15201c800 .scope module, "AND4" "AND4" 2 28;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "D";
o0x158018010 .functor BUFZ 1, C4<z>; HiZ drive
v0x152036af0_0 .net "A", 0 0, o0x158018010;  0 drivers
o0x158018040 .functor BUFZ 1, C4<z>; HiZ drive
v0x152036b90_0 .net "B", 0 0, o0x158018040;  0 drivers
o0x158018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x152036c40_0 .net "C", 0 0, o0x158018130;  0 drivers
o0x158018160 .functor BUFZ 1, C4<z>; HiZ drive
v0x152036d10_0 .net "D", 0 0, o0x158018160;  0 drivers
v0x152036dc0_0 .net "Y", 0 0, L_0x15204dee0;  1 drivers
v0x152036e90_0 .net "w1", 0 0, L_0x15204dc30;  1 drivers
v0x152036f60_0 .net "w2", 0 0, L_0x15204dd60;  1 drivers
S_0x15202b4b0 .scope module, "g0" "AND" 2 30, 2 12 0, S_0x15201c800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204dc30/d .functor AND 1, o0x158018010, o0x158018040, C4<1>, C4<1>;
L_0x15204dc30 .delay 1 (3000,3000,3000) L_0x15204dc30/d;
v0x15202b100_0 .net "A", 0 0, o0x158018010;  alias, 0 drivers
v0x152036080_0 .net "B", 0 0, o0x158018040;  alias, 0 drivers
v0x152036120_0 .net "Y", 0 0, L_0x15204dc30;  alias, 1 drivers
S_0x152036220 .scope module, "g1" "AND" 2 31, 2 12 0, S_0x15201c800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204dd60/d .functor AND 1, o0x158018130, o0x158018160, C4<1>, C4<1>;
L_0x15204dd60 .delay 1 (3000,3000,3000) L_0x15204dd60/d;
v0x152036440_0 .net "A", 0 0, o0x158018130;  alias, 0 drivers
v0x1520364e0_0 .net "B", 0 0, o0x158018160;  alias, 0 drivers
v0x152036580_0 .net "Y", 0 0, L_0x15204dd60;  alias, 1 drivers
S_0x152036680 .scope module, "g2" "AND" 2 32, 2 12 0, S_0x15201c800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204dee0/d .functor AND 1, L_0x15204dc30, L_0x15204dd60, C4<1>, C4<1>;
L_0x15204dee0 .delay 1 (3000,3000,3000) L_0x15204dee0/d;
v0x1520368b0_0 .net "A", 0 0, L_0x15204dc30;  alias, 1 drivers
v0x152036960_0 .net "B", 0 0, L_0x15204dd60;  alias, 1 drivers
v0x152036a10_0 .net "Y", 0 0, L_0x15204dee0;  alias, 1 drivers
S_0x152011db0 .scope module, "NAND" "NAND" 2 8;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
o0x158018400 .functor BUFZ 1, C4<z>; HiZ drive
o0x158018430 .functor BUFZ 1, C4<z>; HiZ drive
L_0x15204e120/d .functor NAND 1, o0x158018400, o0x158018430, C4<1>, C4<1>;
L_0x15204e120 .delay 1 (2000,2000,2000) L_0x15204e120/d;
v0x152037060_0 .net "A", 0 0, o0x158018400;  0 drivers
v0x1520370f0_0 .net "B", 0 0, o0x158018430;  0 drivers
v0x152037180_0 .net "Y", 0 0, L_0x15204e120;  1 drivers
S_0x152011640 .scope module, "NOR" "NOR" 2 16;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
o0x158018520 .functor BUFZ 1, C4<z>; HiZ drive
o0x158018550 .functor BUFZ 1, C4<z>; HiZ drive
L_0x15204e210/d .functor NOR 1, o0x158018520, o0x158018550, C4<0>, C4<0>;
L_0x15204e210 .delay 1 (2000,2000,2000) L_0x15204e210/d;
v0x152037230_0 .net "A", 0 0, o0x158018520;  0 drivers
v0x1520372e0_0 .net "B", 0 0, o0x158018550;  0 drivers
v0x152037380_0 .net "Y", 0 0, L_0x15204e210;  1 drivers
S_0x152027800 .scope module, "NOT" "NOT" 2 4;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
o0x158018640 .functor BUFZ 1, C4<z>; HiZ drive
L_0x15204e300/d .functor NOT 1, o0x158018640, C4<0>, C4<0>, C4<0>;
L_0x15204e300 .delay 1 (1000,1000,1000) L_0x15204e300/d;
v0x152037460_0 .net "A", 0 0, o0x158018640;  0 drivers
v0x152037510_0 .net "Y", 0 0, L_0x15204e300;  1 drivers
S_0x152019af0 .scope module, "OR4" "OR4" 2 35;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "D";
o0x158018700 .functor BUFZ 1, C4<z>; HiZ drive
v0x152038310_0 .net "A", 0 0, o0x158018700;  0 drivers
o0x158018730 .functor BUFZ 1, C4<z>; HiZ drive
v0x1520383b0_0 .net "B", 0 0, o0x158018730;  0 drivers
o0x158018820 .functor BUFZ 1, C4<z>; HiZ drive
v0x152038460_0 .net "C", 0 0, o0x158018820;  0 drivers
o0x158018850 .functor BUFZ 1, C4<z>; HiZ drive
v0x152038530_0 .net "D", 0 0, o0x158018850;  0 drivers
v0x1520385c0_0 .net "Y", 0 0, L_0x15204e760;  1 drivers
v0x152038690_0 .net "w1", 0 0, L_0x15204e460;  1 drivers
v0x152038760_0 .net "w2", 0 0, L_0x15204e5e0;  1 drivers
S_0x1520375c0 .scope module, "g0" "OR" 2 37, 2 20 0, S_0x152019af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204e460/d .functor OR 1, o0x158018700, o0x158018730, C4<0>, C4<0>;
L_0x15204e460 .delay 1 (3000,3000,3000) L_0x15204e460/d;
v0x1520377f0_0 .net "A", 0 0, o0x158018700;  alias, 0 drivers
v0x1520378a0_0 .net "B", 0 0, o0x158018730;  alias, 0 drivers
v0x152037940_0 .net "Y", 0 0, L_0x15204e460;  alias, 1 drivers
S_0x152037a40 .scope module, "g1" "OR" 2 38, 2 20 0, S_0x152019af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204e5e0/d .functor OR 1, o0x158018820, o0x158018850, C4<0>, C4<0>;
L_0x15204e5e0 .delay 1 (3000,3000,3000) L_0x15204e5e0/d;
v0x152037c60_0 .net "A", 0 0, o0x158018820;  alias, 0 drivers
v0x152037d00_0 .net "B", 0 0, o0x158018850;  alias, 0 drivers
v0x152037da0_0 .net "Y", 0 0, L_0x15204e5e0;  alias, 1 drivers
S_0x152037ea0 .scope module, "g2" "OR" 2 39, 2 20 0, S_0x152019af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204e760/d .functor OR 1, L_0x15204e460, L_0x15204e5e0, C4<0>, C4<0>;
L_0x15204e760 .delay 1 (3000,3000,3000) L_0x15204e760/d;
v0x1520380d0_0 .net "A", 0 0, L_0x15204e460;  alias, 1 drivers
v0x152038180_0 .net "B", 0 0, L_0x15204e5e0;  alias, 1 drivers
v0x152038230_0 .net "Y", 0 0, L_0x15204e760;  alias, 1 drivers
S_0x152012f90 .scope module, "lab1_main" "lab1_main" 3 5;
 .timescale -9 -12;
v0x152045040_0 .var "a", 2 0;
v0x152045110_0 .var "b", 2 0;
v0x1520451e0_0 .var "c0", 0 0;
v0x1520452b0_0 .net "c3", 0 0, L_0x15204e9a0;  1 drivers
v0x152045340_0 .net "c3_gl", 0 0, L_0x1520508b0;  1 drivers
v0x152045410_0 .var/i "delay", 31 0;
v0x1520454a0_0 .var/i "i", 31 0;
v0x152045530_0 .var/i "j", 31 0;
v0x1520455c0_0 .var/i "max_delay", 31 0;
v0x1520456d0_0 .net "s", 2 0, L_0x15204eaa0;  1 drivers
v0x152045780_0 .net "s_gl", 2 0, L_0x152053b30;  1 drivers
v0x152045810_0 .var/i "time0", 31 0;
v0x1520458a0_0 .var/i "time1", 31 0;
v0x152045940_0 .var/i "time_max", 31 0;
E_0x152038860 .event anyedge, v0x152044e00_0, v0x152044b20_0;
S_0x1520388a0 .scope module, "adder" "adder_rtl" 3 10, 4 21 0, S_0x152012f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C3";
    .port_info 1 /OUTPUT 3 "S";
    .port_info 2 /INPUT 3 "A";
    .port_info 3 /INPUT 3 "B";
    .port_info 4 /INPUT 1 "C0";
v0x152038ae0_0 .net "A", 2 0, v0x152045040_0;  1 drivers
v0x152038ba0_0 .net "B", 2 0, v0x152045110_0;  1 drivers
v0x152038c50_0 .net "C0", 0 0, v0x1520451e0_0;  1 drivers
v0x152038d00_0 .net "C3", 0 0, L_0x15204e9a0;  alias, 1 drivers
v0x152038da0_0 .net "S", 2 0, L_0x15204eaa0;  alias, 1 drivers
L_0x158050058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152038e90_0 .net *"_ivl_10", 0 0, L_0x158050058;  1 drivers
v0x152038f40_0 .net *"_ivl_11", 3 0, L_0x15204ed40;  1 drivers
v0x152038ff0_0 .net *"_ivl_13", 3 0, L_0x15204eeb0;  1 drivers
L_0x1580500a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1520390a0_0 .net *"_ivl_16", 2 0, L_0x1580500a0;  1 drivers
v0x1520391b0_0 .net *"_ivl_17", 3 0, L_0x15204ef90;  1 drivers
v0x152039260_0 .net *"_ivl_3", 3 0, L_0x15204eb40;  1 drivers
L_0x158050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152039310_0 .net *"_ivl_6", 0 0, L_0x158050010;  1 drivers
v0x1520393c0_0 .net *"_ivl_7", 3 0, L_0x15204ec20;  1 drivers
L_0x15204e9a0 .part L_0x15204ef90, 3, 1;
L_0x15204eaa0 .part L_0x15204ef90, 0, 3;
L_0x15204eb40 .concat [ 3 1 0 0], v0x152045040_0, L_0x158050010;
L_0x15204ec20 .concat [ 3 1 0 0], v0x152045110_0, L_0x158050058;
L_0x15204ed40 .arith/sum 4, L_0x15204eb40, L_0x15204ec20;
L_0x15204eeb0 .concat [ 1 3 0 0], v0x1520451e0_0, L_0x1580500a0;
L_0x15204ef90 .arith/sum 4, L_0x15204ed40, L_0x15204eeb0;
S_0x1520394f0 .scope module, "adder_gl" "cla_gl" 3 14, 4 50 0, S_0x152012f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C3";
    .port_info 1 /OUTPUT 3 "S";
    .port_info 2 /INPUT 3 "A";
    .port_info 3 /INPUT 3 "B";
    .port_info 4 /INPUT 1 "C0";
L_0x1520507c0 .functor BUFZ 1, v0x1520451e0_0, C4<0>, C4<0>, C4<0>;
v0x152044860_0 .net "A", 2 0, v0x152045040_0;  alias, 1 drivers
v0x152044910_0 .net "B", 2 0, v0x152045110_0;  alias, 1 drivers
v0x1520449c0_0 .net "C", 3 0, L_0x152051b70;  1 drivers
v0x152044a70_0 .net "C0", 0 0, v0x1520451e0_0;  alias, 1 drivers
v0x152044b20_0 .net "C3", 0 0, L_0x1520508b0;  alias, 1 drivers
v0x152044bf0_0 .net "G", 2 0, L_0x15204f820;  1 drivers
v0x152044ca0_0 .net "M", 2 0, L_0x1520516b0;  1 drivers
v0x152044d50_0 .net "P", 2 0, L_0x152050390;  1 drivers
v0x152044e00_0 .net "S", 2 0, L_0x152053b30;  alias, 1 drivers
v0x152044f10_0 .net *"_ivl_41", 0 0, L_0x1520507c0;  1 drivers
L_0x15204f1c0 .part v0x152045040_0, 0, 1;
L_0x15204f380 .part v0x152045110_0, 0, 1;
L_0x15204f510 .part v0x152045040_0, 1, 1;
L_0x15204f650 .part v0x152045110_0, 1, 1;
L_0x15204f820 .concat8 [ 1 1 1 0], L_0x15204f110, L_0x15204f4a0, L_0x15204f730;
L_0x15204fa20 .part v0x152045040_0, 2, 1;
L_0x15204fb00 .part v0x152045110_0, 2, 1;
L_0x15204fc90 .part v0x152045040_0, 0, 1;
L_0x15204fdd0 .part v0x152045110_0, 0, 1;
L_0x15204ff70 .part v0x152045040_0, 1, 1;
L_0x1520501b0 .part v0x152045110_0, 1, 1;
L_0x152050390 .concat8 [ 1 1 1 0], L_0x15204fc20, L_0x15204ff00, L_0x15204f420;
L_0x152050590 .part v0x152045040_0, 2, 1;
L_0x1520506e0 .part v0x152045110_0, 2, 1;
L_0x1520508b0 .part L_0x152051b70, 3, 1;
L_0x1520509d0 .part L_0x152050390, 0, 1;
L_0x152050b50 .part L_0x152051b70, 0, 1;
L_0x152050d30 .part L_0x15204f820, 0, 1;
L_0x152050e70 .part L_0x1520516b0, 0, 1;
L_0x152051060 .part L_0x152050390, 1, 1;
L_0x152051160 .part L_0x152051b70, 1, 1;
L_0x152051360 .part L_0x15204f820, 1, 1;
L_0x152051460 .part L_0x1520516b0, 1, 1;
L_0x1520516b0 .concat8 [ 1 1 1 0], L_0x152050670, L_0x152050ff0, L_0x152051640;
L_0x152051830 .part L_0x152050390, 2, 1;
L_0x152051a60 .part L_0x152051b70, 2, 1;
L_0x152051b70 .concat8 [ 1 1 1 1], L_0x1520507c0, L_0x152050cc0, L_0x1520512f0, L_0x152051b00;
L_0x152051e50 .part L_0x15204f820, 2, 1;
L_0x152051f30 .part L_0x1520516b0, 2, 1;
L_0x152052770 .part v0x152045040_0, 0, 1;
L_0x1520528b0 .part v0x152045110_0, 0, 1;
L_0x152052a50 .part L_0x152051b70, 0, 1;
L_0x152053120 .part v0x152045040_0, 1, 1;
L_0x152052950 .part v0x152045110_0, 1, 1;
L_0x152053370 .part L_0x152051b70, 1, 1;
L_0x152053b30 .concat8 [ 1 1 1 0], L_0x152052630, L_0x152052fe0, L_0x1520539b0;
L_0x152053d30 .part v0x152045040_0, 2, 1;
L_0x152053410 .part v0x152045110_0, 2, 1;
L_0x152053f00 .part L_0x152051b70, 2, 1;
S_0x152039730 .scope module, "c1" "OR" 4 73, 2 20 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152050cc0/d .functor OR 1, L_0x152050d30, L_0x152050e70, C4<0>, C4<0>;
L_0x152050cc0 .delay 1 (3000,3000,3000) L_0x152050cc0/d;
v0x152039940_0 .net "A", 0 0, L_0x152050d30;  1 drivers
v0x1520399e0_0 .net "B", 0 0, L_0x152050e70;  1 drivers
v0x152039a80_0 .net "Y", 0 0, L_0x152050cc0;  1 drivers
S_0x152039b80 .scope module, "c2" "OR" 4 77, 2 20 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520512f0/d .functor OR 1, L_0x152051360, L_0x152051460, C4<0>, C4<0>;
L_0x1520512f0 .delay 1 (3000,3000,3000) L_0x1520512f0/d;
v0x152039da0_0 .net "A", 0 0, L_0x152051360;  1 drivers
v0x152039e40_0 .net "B", 0 0, L_0x152051460;  1 drivers
v0x152039ee0_0 .net "Y", 0 0, L_0x1520512f0;  1 drivers
S_0x152039fe0 .scope module, "c3" "OR" 4 81, 2 20 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152051b00/d .functor OR 1, L_0x152051e50, L_0x152051f30, C4<0>, C4<0>;
L_0x152051b00 .delay 1 (3000,3000,3000) L_0x152051b00/d;
v0x15203a210_0 .net "A", 0 0, L_0x152051e50;  1 drivers
v0x15203a2b0_0 .net "B", 0 0, L_0x152051f30;  1 drivers
v0x15203a350_0 .net "Y", 0 0, L_0x152051b00;  1 drivers
S_0x15203a450 .scope module, "fa0" "FA" 4 83, 4 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x152052630 .functor BUFZ 1, L_0x152052320, C4<0>, C4<0>, C4<0>;
v0x15203c7a0_0 .net "A", 0 0, L_0x152052770;  1 drivers
v0x15203c840_0 .net "B", 0 0, L_0x1520528b0;  1 drivers
v0x15203c8e0_0 .net "CI", 0 0, L_0x152052a50;  1 drivers
v0x15203c970_0 .net "CO", 0 0, L_0x1520526a0;  1 drivers
v0x15203ca20_0 .net "S", 0 0, L_0x152052630;  1 drivers
v0x15203caf0_0 .net "c0", 0 0, L_0x152052230;  1 drivers
v0x15203cb80_0 .net "c1", 0 0, L_0x152052410;  1 drivers
v0x15203cc10_0 .net "s0", 0 0, L_0x152052140;  1 drivers
v0x15203cca0_0 .net "s1", 0 0, L_0x152052320;  1 drivers
S_0x15203a6c0 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x15203a450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15203b1e0_0 .net "A", 0 0, L_0x152052770;  alias, 1 drivers
v0x15203b2c0_0 .net "B", 0 0, L_0x1520528b0;  alias, 1 drivers
v0x15203b390_0 .net "C", 0 0, L_0x152052230;  alias, 1 drivers
v0x15203b420_0 .net "S", 0 0, L_0x152052140;  alias, 1 drivers
S_0x15203a8f0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15203a6c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052140/d .functor XOR 1, L_0x152052770, L_0x1520528b0, C4<0>, C4<0>;
L_0x152052140 .delay 1 (5000,5000,5000) L_0x152052140/d;
v0x15203ab30_0 .net "A", 0 0, L_0x152052770;  alias, 1 drivers
v0x15203abe0_0 .net "B", 0 0, L_0x1520528b0;  alias, 1 drivers
v0x15203ac80_0 .net "Y", 0 0, L_0x152052140;  alias, 1 drivers
S_0x15203ad80 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15203a6c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052230/d .functor AND 1, L_0x152052770, L_0x1520528b0, C4<1>, C4<1>;
L_0x152052230 .delay 1 (3000,3000,3000) L_0x152052230/d;
v0x15203afa0_0 .net "A", 0 0, L_0x152052770;  alias, 1 drivers
v0x15203b050_0 .net "B", 0 0, L_0x1520528b0;  alias, 1 drivers
v0x15203b100_0 .net "Y", 0 0, L_0x152052230;  alias, 1 drivers
S_0x15203b4e0 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x15203a450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15203bff0_0 .net "A", 0 0, L_0x152052140;  alias, 1 drivers
v0x15203c110_0 .net "B", 0 0, L_0x152052a50;  alias, 1 drivers
v0x15203c1a0_0 .net "C", 0 0, L_0x152052410;  alias, 1 drivers
v0x15203c250_0 .net "S", 0 0, L_0x152052320;  alias, 1 drivers
S_0x15203b710 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15203b4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052320/d .functor XOR 1, L_0x152052140, L_0x152052a50, C4<0>, C4<0>;
L_0x152052320 .delay 1 (5000,5000,5000) L_0x152052320/d;
v0x15203b940_0 .net "A", 0 0, L_0x152052140;  alias, 1 drivers
v0x15203ba20_0 .net "B", 0 0, L_0x152052a50;  alias, 1 drivers
v0x15203bac0_0 .net "Y", 0 0, L_0x152052320;  alias, 1 drivers
S_0x15203bba0 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15203b4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052410/d .functor AND 1, L_0x152052140, L_0x152052a50, C4<1>, C4<1>;
L_0x152052410 .delay 1 (3000,3000,3000) L_0x152052410/d;
v0x15203bdc0_0 .net "A", 0 0, L_0x152052140;  alias, 1 drivers
v0x15203be50_0 .net "B", 0 0, L_0x152052a50;  alias, 1 drivers
v0x15203bf10_0 .net "Y", 0 0, L_0x152052410;  alias, 1 drivers
S_0x15203c310 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x15203a450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520526a0/d .functor OR 1, L_0x152052230, L_0x152052410, C4<0>, C4<0>;
L_0x1520526a0 .delay 1 (3000,3000,3000) L_0x1520526a0/d;
v0x15203c540_0 .net "A", 0 0, L_0x152052230;  alias, 1 drivers
v0x15203c610_0 .net "B", 0 0, L_0x152052410;  alias, 1 drivers
v0x15203c6f0_0 .net "Y", 0 0, L_0x1520526a0;  alias, 1 drivers
S_0x15203cdf0 .scope module, "fa1" "FA" 4 84, 4 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x152052fe0 .functor BUFZ 1, L_0x152052c60, C4<0>, C4<0>, C4<0>;
v0x15203f130_0 .net "A", 0 0, L_0x152053120;  1 drivers
v0x15203f1d0_0 .net "B", 0 0, L_0x152052950;  1 drivers
v0x15203f270_0 .net "CI", 0 0, L_0x152053370;  1 drivers
v0x15203f300_0 .net "CO", 0 0, L_0x152053050;  1 drivers
v0x15203f3b0_0 .net "S", 0 0, L_0x152052fe0;  1 drivers
v0x15203f480_0 .net "c0", 0 0, L_0x1520520d0;  1 drivers
v0x15203f510_0 .net "c1", 0 0, L_0x152052d90;  1 drivers
v0x15203f5a0_0 .net "s0", 0 0, L_0x152052af0;  1 drivers
v0x15203f630_0 .net "s1", 0 0, L_0x152052c60;  1 drivers
S_0x15203d070 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x15203cdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15203db70_0 .net "A", 0 0, L_0x152053120;  alias, 1 drivers
v0x15203dc50_0 .net "B", 0 0, L_0x152052950;  alias, 1 drivers
v0x15203dd20_0 .net "C", 0 0, L_0x1520520d0;  alias, 1 drivers
v0x15203ddb0_0 .net "S", 0 0, L_0x152052af0;  alias, 1 drivers
S_0x15203d290 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15203d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052af0/d .functor XOR 1, L_0x152053120, L_0x152052950, C4<0>, C4<0>;
L_0x152052af0 .delay 1 (5000,5000,5000) L_0x152052af0/d;
v0x15203d4c0_0 .net "A", 0 0, L_0x152053120;  alias, 1 drivers
v0x15203d570_0 .net "B", 0 0, L_0x152052950;  alias, 1 drivers
v0x15203d610_0 .net "Y", 0 0, L_0x152052af0;  alias, 1 drivers
S_0x15203d710 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15203d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520520d0/d .functor AND 1, L_0x152053120, L_0x152052950, C4<1>, C4<1>;
L_0x1520520d0 .delay 1 (3000,3000,3000) L_0x1520520d0/d;
v0x15203d930_0 .net "A", 0 0, L_0x152053120;  alias, 1 drivers
v0x15203d9e0_0 .net "B", 0 0, L_0x152052950;  alias, 1 drivers
v0x15203da90_0 .net "Y", 0 0, L_0x1520520d0;  alias, 1 drivers
S_0x15203de70 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x15203cdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15203e980_0 .net "A", 0 0, L_0x152052af0;  alias, 1 drivers
v0x15203eaa0_0 .net "B", 0 0, L_0x152053370;  alias, 1 drivers
v0x15203eb30_0 .net "C", 0 0, L_0x152052d90;  alias, 1 drivers
v0x15203ebe0_0 .net "S", 0 0, L_0x152052c60;  alias, 1 drivers
S_0x15203e0a0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15203de70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052c60/d .functor XOR 1, L_0x152052af0, L_0x152053370, C4<0>, C4<0>;
L_0x152052c60 .delay 1 (5000,5000,5000) L_0x152052c60/d;
v0x15203e2d0_0 .net "A", 0 0, L_0x152052af0;  alias, 1 drivers
v0x15203e3b0_0 .net "B", 0 0, L_0x152053370;  alias, 1 drivers
v0x15203e450_0 .net "Y", 0 0, L_0x152052c60;  alias, 1 drivers
S_0x15203e530 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15203de70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152052d90/d .functor AND 1, L_0x152052af0, L_0x152053370, C4<1>, C4<1>;
L_0x152052d90 .delay 1 (3000,3000,3000) L_0x152052d90/d;
v0x15203e750_0 .net "A", 0 0, L_0x152052af0;  alias, 1 drivers
v0x15203e7e0_0 .net "B", 0 0, L_0x152053370;  alias, 1 drivers
v0x15203e8a0_0 .net "Y", 0 0, L_0x152052d90;  alias, 1 drivers
S_0x15203eca0 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x15203cdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152053050/d .functor OR 1, L_0x1520520d0, L_0x152052d90, C4<0>, C4<0>;
L_0x152053050 .delay 1 (3000,3000,3000) L_0x152053050/d;
v0x15203eed0_0 .net "A", 0 0, L_0x1520520d0;  alias, 1 drivers
v0x15203efa0_0 .net "B", 0 0, L_0x152052d90;  alias, 1 drivers
v0x15203f080_0 .net "Y", 0 0, L_0x152053050;  alias, 1 drivers
S_0x15203f780 .scope module, "fa2" "FA" 4 85, 4 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x1520539b0 .functor BUFZ 1, L_0x1520536a0, C4<0>, C4<0>, C4<0>;
v0x152041aa0_0 .net "A", 0 0, L_0x152053d30;  1 drivers
v0x152041b40_0 .net "B", 0 0, L_0x152053410;  1 drivers
v0x152041be0_0 .net "CI", 0 0, L_0x152053f00;  1 drivers
v0x152041c70_0 .net "CO", 0 0, L_0x152053a20;  1 drivers
v0x152041d20_0 .net "S", 0 0, L_0x1520539b0;  1 drivers
v0x152041df0_0 .net "c0", 0 0, L_0x1520535b0;  1 drivers
v0x152041e80_0 .net "c1", 0 0, L_0x152053790;  1 drivers
v0x152041f10_0 .net "s0", 0 0, L_0x152053260;  1 drivers
v0x152041fa0_0 .net "s1", 0 0, L_0x1520536a0;  1 drivers
S_0x15203f9c0 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x15203f780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x1520404e0_0 .net "A", 0 0, L_0x152053d30;  alias, 1 drivers
v0x1520405c0_0 .net "B", 0 0, L_0x152053410;  alias, 1 drivers
v0x152040690_0 .net "C", 0 0, L_0x1520535b0;  alias, 1 drivers
v0x152040720_0 .net "S", 0 0, L_0x152053260;  alias, 1 drivers
S_0x15203fc00 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15203f9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152053260/d .functor XOR 1, L_0x152053d30, L_0x152053410, C4<0>, C4<0>;
L_0x152053260 .delay 1 (5000,5000,5000) L_0x152053260/d;
v0x15203fe30_0 .net "A", 0 0, L_0x152053d30;  alias, 1 drivers
v0x15203fee0_0 .net "B", 0 0, L_0x152053410;  alias, 1 drivers
v0x15203ff80_0 .net "Y", 0 0, L_0x152053260;  alias, 1 drivers
S_0x152040080 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15203f9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520535b0/d .functor AND 1, L_0x152053d30, L_0x152053410, C4<1>, C4<1>;
L_0x1520535b0 .delay 1 (3000,3000,3000) L_0x1520535b0/d;
v0x1520402a0_0 .net "A", 0 0, L_0x152053d30;  alias, 1 drivers
v0x152040350_0 .net "B", 0 0, L_0x152053410;  alias, 1 drivers
v0x152040400_0 .net "Y", 0 0, L_0x1520535b0;  alias, 1 drivers
S_0x1520407e0 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x15203f780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x1520412f0_0 .net "A", 0 0, L_0x152053260;  alias, 1 drivers
v0x152041410_0 .net "B", 0 0, L_0x152053f00;  alias, 1 drivers
v0x1520414a0_0 .net "C", 0 0, L_0x152053790;  alias, 1 drivers
v0x152041550_0 .net "S", 0 0, L_0x1520536a0;  alias, 1 drivers
S_0x152040a10 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x1520407e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520536a0/d .functor XOR 1, L_0x152053260, L_0x152053f00, C4<0>, C4<0>;
L_0x1520536a0 .delay 1 (5000,5000,5000) L_0x1520536a0/d;
v0x152040c40_0 .net "A", 0 0, L_0x152053260;  alias, 1 drivers
v0x152040d20_0 .net "B", 0 0, L_0x152053f00;  alias, 1 drivers
v0x152040dc0_0 .net "Y", 0 0, L_0x1520536a0;  alias, 1 drivers
S_0x152040ea0 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x1520407e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152053790/d .functor AND 1, L_0x152053260, L_0x152053f00, C4<1>, C4<1>;
L_0x152053790 .delay 1 (3000,3000,3000) L_0x152053790/d;
v0x1520410c0_0 .net "A", 0 0, L_0x152053260;  alias, 1 drivers
v0x152041150_0 .net "B", 0 0, L_0x152053f00;  alias, 1 drivers
v0x152041210_0 .net "Y", 0 0, L_0x152053790;  alias, 1 drivers
S_0x152041610 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x15203f780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152053a20/d .functor OR 1, L_0x1520535b0, L_0x152053790, C4<0>, C4<0>;
L_0x152053a20 .delay 1 (3000,3000,3000) L_0x152053a20/d;
v0x152041840_0 .net "A", 0 0, L_0x1520535b0;  alias, 1 drivers
v0x152041910_0 .net "B", 0 0, L_0x152053790;  alias, 1 drivers
v0x1520419f0_0 .net "Y", 0 0, L_0x152053a20;  alias, 1 drivers
S_0x1520420f0 .scope module, "g0" "AND" 4 61, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204f110/d .functor AND 1, L_0x15204f1c0, L_0x15204f380, C4<1>, C4<1>;
L_0x15204f110 .delay 1 (3000,3000,3000) L_0x15204f110/d;
v0x152042300_0 .net "A", 0 0, L_0x15204f1c0;  1 drivers
v0x1520423b0_0 .net "B", 0 0, L_0x15204f380;  1 drivers
v0x152042450_0 .net "Y", 0 0, L_0x15204f110;  1 drivers
S_0x152042520 .scope module, "g1" "AND" 4 62, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204f4a0/d .functor AND 1, L_0x15204f510, L_0x15204f650, C4<1>, C4<1>;
L_0x15204f4a0 .delay 1 (3000,3000,3000) L_0x15204f4a0/d;
v0x152042730_0 .net "A", 0 0, L_0x15204f510;  1 drivers
v0x1520427e0_0 .net "B", 0 0, L_0x15204f650;  1 drivers
v0x152042880_0 .net "Y", 0 0, L_0x15204f4a0;  1 drivers
S_0x152042980 .scope module, "g2" "AND" 4 63, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204f730/d .functor AND 1, L_0x15204fa20, L_0x15204fb00, C4<1>, C4<1>;
L_0x15204f730 .delay 1 (3000,3000,3000) L_0x15204f730/d;
v0x152042c10_0 .net "A", 0 0, L_0x15204fa20;  1 drivers
v0x152042cc0_0 .net "B", 0 0, L_0x15204fb00;  1 drivers
v0x152042d60_0 .net "Y", 0 0, L_0x15204f730;  1 drivers
S_0x152042e20 .scope module, "p0" "XOR" 4 64, 2 24 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204fc20/d .functor XOR 1, L_0x15204fc90, L_0x15204fdd0, C4<0>, C4<0>;
L_0x15204fc20 .delay 1 (5000,5000,5000) L_0x15204fc20/d;
v0x152043030_0 .net "A", 0 0, L_0x15204fc90;  1 drivers
v0x1520430e0_0 .net "B", 0 0, L_0x15204fdd0;  1 drivers
v0x152043180_0 .net "Y", 0 0, L_0x15204fc20;  1 drivers
S_0x152043280 .scope module, "p0c0" "AND" 4 72, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152050670/d .functor AND 1, L_0x1520509d0, L_0x152050b50, C4<1>, C4<1>;
L_0x152050670 .delay 1 (3000,3000,3000) L_0x152050670/d;
v0x152043490_0 .net "A", 0 0, L_0x1520509d0;  1 drivers
v0x152043540_0 .net "B", 0 0, L_0x152050b50;  1 drivers
v0x1520435e0_0 .net "Y", 0 0, L_0x152050670;  1 drivers
S_0x1520436e0 .scope module, "p1" "XOR" 4 65, 2 24 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204ff00/d .functor XOR 1, L_0x15204ff70, L_0x1520501b0, C4<0>, C4<0>;
L_0x15204ff00 .delay 1 (5000,5000,5000) L_0x15204ff00/d;
v0x1520438f0_0 .net "A", 0 0, L_0x15204ff70;  1 drivers
v0x1520439a0_0 .net "B", 0 0, L_0x1520501b0;  1 drivers
v0x152043a40_0 .net "Y", 0 0, L_0x15204ff00;  1 drivers
S_0x152043b40 .scope module, "p1c1" "AND" 4 76, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152050ff0/d .functor AND 1, L_0x152051060, L_0x152051160, C4<1>, C4<1>;
L_0x152050ff0 .delay 1 (3000,3000,3000) L_0x152050ff0/d;
v0x152043d50_0 .net "A", 0 0, L_0x152051060;  1 drivers
v0x152043e00_0 .net "B", 0 0, L_0x152051160;  1 drivers
v0x152043ea0_0 .net "Y", 0 0, L_0x152050ff0;  1 drivers
S_0x152043fa0 .scope module, "p2" "XOR" 4 66, 2 24 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x15204f420/d .functor XOR 1, L_0x152050590, L_0x1520506e0, C4<0>, C4<0>;
L_0x15204f420 .delay 1 (5000,5000,5000) L_0x15204f420/d;
v0x1520441b0_0 .net "A", 0 0, L_0x152050590;  1 drivers
v0x152044260_0 .net "B", 0 0, L_0x1520506e0;  1 drivers
v0x152044300_0 .net "Y", 0 0, L_0x15204f420;  1 drivers
S_0x152044400 .scope module, "p2c2" "AND" 4 80, 2 12 0, S_0x1520394f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152051640/d .functor AND 1, L_0x152051830, L_0x152051a60, C4<1>, C4<1>;
L_0x152051640 .delay 1 (3000,3000,3000) L_0x152051640/d;
v0x152044610_0 .net "A", 0 0, L_0x152051830;  1 drivers
v0x1520446c0_0 .net "B", 0 0, L_0x152051a60;  1 drivers
v0x152044760_0 .net "Y", 0 0, L_0x152051640;  1 drivers
S_0x15202b340 .scope module, "rca_gl" "rca_gl" 4 32;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C3";
    .port_info 1 /OUTPUT 3 "S";
    .port_info 2 /INPUT 3 "A";
    .port_info 3 /INPUT 3 "B";
    .port_info 4 /INPUT 1 "C0";
o0x15801c8a0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x15204d6f0_0 .net "A", 2 0, o0x15801c8a0;  0 drivers
o0x15801c8d0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x15204d790_0 .net "B", 2 0, o0x15801c8d0;  0 drivers
o0x15801b6d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15204d830_0 .net "C0", 0 0, o0x15801b6d0;  0 drivers
v0x15204d940_0 .net "C3", 0 0, L_0x1520558f0;  1 drivers
v0x15204d9d0_0 .net "S", 2 0, L_0x152055980;  1 drivers
v0x15204daa0_0 .net "c1", 0 0, L_0x152054650;  1 drivers
v0x15204db30_0 .net "c2", 0 0, L_0x152054f60;  1 drivers
L_0x1520546e0 .part o0x15801c8a0, 0, 1;
L_0x1520547e0 .part o0x15801c8d0, 0, 1;
L_0x152054ff0 .part o0x15801c8a0, 1, 1;
L_0x1520550f0 .part o0x15801c8d0, 1, 1;
L_0x152055980 .concat8 [ 1 1 1 0], L_0x1520545e0, L_0x152054ef0, L_0x152055880;
L_0x152055bb0 .part o0x15801c8a0, 2, 1;
L_0x152055c50 .part o0x15801c8d0, 2, 1;
S_0x1520459f0 .scope module, "fa0" "FA" 4 43, 4 12 0, S_0x15202b340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x1520545e0 .functor BUFZ 1, L_0x152054260, C4<0>, C4<0>, C4<0>;
v0x152047d70_0 .net "A", 0 0, L_0x1520546e0;  1 drivers
v0x152047e10_0 .net "B", 0 0, L_0x1520547e0;  1 drivers
v0x152047eb0_0 .net "CI", 0 0, o0x15801b6d0;  alias, 0 drivers
v0x152047f40_0 .net "CO", 0 0, L_0x152054650;  alias, 1 drivers
v0x152047ff0_0 .net "S", 0 0, L_0x1520545e0;  1 drivers
v0x1520480c0_0 .net "c0", 0 0, L_0x152053e50;  1 drivers
v0x152048150_0 .net "c1", 0 0, L_0x152054350;  1 drivers
v0x1520481e0_0 .net "s0", 0 0, L_0x1520534b0;  1 drivers
v0x152048270_0 .net "s1", 0 0, L_0x152054260;  1 drivers
S_0x152045c70 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x1520459f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x1520467b0_0 .net "A", 0 0, L_0x1520546e0;  alias, 1 drivers
v0x152046890_0 .net "B", 0 0, L_0x1520547e0;  alias, 1 drivers
v0x152046960_0 .net "C", 0 0, L_0x152053e50;  alias, 1 drivers
v0x1520469f0_0 .net "S", 0 0, L_0x1520534b0;  alias, 1 drivers
S_0x152045ec0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x152045c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520534b0/d .functor XOR 1, L_0x1520546e0, L_0x1520547e0, C4<0>, C4<0>;
L_0x1520534b0 .delay 1 (5000,5000,5000) L_0x1520534b0/d;
v0x152046100_0 .net "A", 0 0, L_0x1520546e0;  alias, 1 drivers
v0x1520461b0_0 .net "B", 0 0, L_0x1520547e0;  alias, 1 drivers
v0x152046250_0 .net "Y", 0 0, L_0x1520534b0;  alias, 1 drivers
S_0x152046350 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x152045c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152053e50/d .functor AND 1, L_0x1520546e0, L_0x1520547e0, C4<1>, C4<1>;
L_0x152053e50 .delay 1 (3000,3000,3000) L_0x152053e50/d;
v0x152046570_0 .net "A", 0 0, L_0x1520546e0;  alias, 1 drivers
v0x152046620_0 .net "B", 0 0, L_0x1520547e0;  alias, 1 drivers
v0x1520466d0_0 .net "Y", 0 0, L_0x152053e50;  alias, 1 drivers
S_0x152046ab0 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x1520459f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x1520475c0_0 .net "A", 0 0, L_0x1520534b0;  alias, 1 drivers
v0x1520476e0_0 .net "B", 0 0, o0x15801b6d0;  alias, 0 drivers
v0x152047770_0 .net "C", 0 0, L_0x152054350;  alias, 1 drivers
v0x152047820_0 .net "S", 0 0, L_0x152054260;  alias, 1 drivers
S_0x152046ce0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x152046ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054260/d .functor XOR 1, L_0x1520534b0, o0x15801b6d0, C4<0>, C4<0>;
L_0x152054260 .delay 1 (5000,5000,5000) L_0x152054260/d;
v0x152046f10_0 .net "A", 0 0, L_0x1520534b0;  alias, 1 drivers
v0x152046ff0_0 .net "B", 0 0, o0x15801b6d0;  alias, 0 drivers
v0x152047090_0 .net "Y", 0 0, L_0x152054260;  alias, 1 drivers
S_0x152047170 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x152046ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054350/d .functor AND 1, L_0x1520534b0, o0x15801b6d0, C4<1>, C4<1>;
L_0x152054350 .delay 1 (3000,3000,3000) L_0x152054350/d;
v0x152047390_0 .net "A", 0 0, L_0x1520534b0;  alias, 1 drivers
v0x152047420_0 .net "B", 0 0, o0x15801b6d0;  alias, 0 drivers
v0x1520474e0_0 .net "Y", 0 0, L_0x152054350;  alias, 1 drivers
S_0x1520478e0 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x1520459f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054650/d .functor OR 1, L_0x152053e50, L_0x152054350, C4<0>, C4<0>;
L_0x152054650 .delay 1 (3000,3000,3000) L_0x152054650/d;
v0x152047b10_0 .net "A", 0 0, L_0x152053e50;  alias, 1 drivers
v0x152047be0_0 .net "B", 0 0, L_0x152054350;  alias, 1 drivers
v0x152047cc0_0 .net "Y", 0 0, L_0x152054650;  alias, 1 drivers
S_0x1520483c0 .scope module, "fa1" "FA" 4 44, 4 12 0, S_0x15202b340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x152054ef0 .functor BUFZ 1, L_0x152054ae0, C4<0>, C4<0>, C4<0>;
v0x15204a700_0 .net "A", 0 0, L_0x152054ff0;  1 drivers
v0x15204a7a0_0 .net "B", 0 0, L_0x1520550f0;  1 drivers
v0x15204a840_0 .net "CI", 0 0, L_0x152054650;  alias, 1 drivers
v0x15204a8d0_0 .net "CO", 0 0, L_0x152054f60;  alias, 1 drivers
v0x15204a980_0 .net "S", 0 0, L_0x152054ef0;  1 drivers
v0x15204aa50_0 .net "c0", 0 0, L_0x1520549f0;  1 drivers
v0x15204aae0_0 .net "c1", 0 0, L_0x152054cf0;  1 drivers
v0x15204ab70_0 .net "s0", 0 0, L_0x152054880;  1 drivers
v0x15204ac00_0 .net "s1", 0 0, L_0x152054ae0;  1 drivers
S_0x152048600 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x1520483c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x152049120_0 .net "A", 0 0, L_0x152054ff0;  alias, 1 drivers
v0x152049200_0 .net "B", 0 0, L_0x1520550f0;  alias, 1 drivers
v0x1520492d0_0 .net "C", 0 0, L_0x1520549f0;  alias, 1 drivers
v0x152049360_0 .net "S", 0 0, L_0x152054880;  alias, 1 drivers
S_0x152048840 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x152048600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054880/d .functor XOR 1, L_0x152054ff0, L_0x1520550f0, C4<0>, C4<0>;
L_0x152054880 .delay 1 (5000,5000,5000) L_0x152054880/d;
v0x152048a70_0 .net "A", 0 0, L_0x152054ff0;  alias, 1 drivers
v0x152048b20_0 .net "B", 0 0, L_0x1520550f0;  alias, 1 drivers
v0x152048bc0_0 .net "Y", 0 0, L_0x152054880;  alias, 1 drivers
S_0x152048cc0 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x152048600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520549f0/d .functor AND 1, L_0x152054ff0, L_0x1520550f0, C4<1>, C4<1>;
L_0x1520549f0 .delay 1 (3000,3000,3000) L_0x1520549f0/d;
v0x152048ee0_0 .net "A", 0 0, L_0x152054ff0;  alias, 1 drivers
v0x152048f90_0 .net "B", 0 0, L_0x1520550f0;  alias, 1 drivers
v0x152049040_0 .net "Y", 0 0, L_0x1520549f0;  alias, 1 drivers
S_0x152049420 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x1520483c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x152049f30_0 .net "A", 0 0, L_0x152054880;  alias, 1 drivers
v0x15204a050_0 .net "B", 0 0, L_0x152054650;  alias, 1 drivers
v0x15204a160_0 .net "C", 0 0, L_0x152054cf0;  alias, 1 drivers
v0x15204a1f0_0 .net "S", 0 0, L_0x152054ae0;  alias, 1 drivers
S_0x152049650 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x152049420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054ae0/d .functor XOR 1, L_0x152054880, L_0x152054650, C4<0>, C4<0>;
L_0x152054ae0 .delay 1 (5000,5000,5000) L_0x152054ae0/d;
v0x152049880_0 .net "A", 0 0, L_0x152054880;  alias, 1 drivers
v0x152049960_0 .net "B", 0 0, L_0x152054650;  alias, 1 drivers
v0x152049a40_0 .net "Y", 0 0, L_0x152054ae0;  alias, 1 drivers
S_0x152049af0 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x152049420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054cf0/d .functor AND 1, L_0x152054880, L_0x152054650, C4<1>, C4<1>;
L_0x152054cf0 .delay 1 (3000,3000,3000) L_0x152054cf0/d;
v0x152049d10_0 .net "A", 0 0, L_0x152054880;  alias, 1 drivers
v0x152049da0_0 .net "B", 0 0, L_0x152054650;  alias, 1 drivers
v0x152049e40_0 .net "Y", 0 0, L_0x152054cf0;  alias, 1 drivers
S_0x15204a280 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x1520483c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152054f60/d .functor OR 1, L_0x1520549f0, L_0x152054cf0, C4<0>, C4<0>;
L_0x152054f60 .delay 1 (3000,3000,3000) L_0x152054f60/d;
v0x15204a4b0_0 .net "A", 0 0, L_0x1520549f0;  alias, 1 drivers
v0x15204a580_0 .net "B", 0 0, L_0x152054cf0;  alias, 1 drivers
v0x15204a650_0 .net "Y", 0 0, L_0x152054f60;  alias, 1 drivers
S_0x15204ad50 .scope module, "fa2" "FA" 4 45, 4 12 0, S_0x15202b340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "CI";
L_0x152055880 .functor BUFZ 1, L_0x152055430, C4<0>, C4<0>, C4<0>;
v0x15204d0a0_0 .net "A", 0 0, L_0x152055bb0;  1 drivers
v0x15204d140_0 .net "B", 0 0, L_0x152055c50;  1 drivers
v0x15204d1e0_0 .net "CI", 0 0, L_0x152054f60;  alias, 1 drivers
v0x15204d270_0 .net "CO", 0 0, L_0x1520558f0;  alias, 1 drivers
v0x15204d320_0 .net "S", 0 0, L_0x152055880;  1 drivers
v0x15204d3f0_0 .net "c0", 0 0, L_0x152055340;  1 drivers
v0x15204d480_0 .net "c1", 0 0, L_0x152055680;  1 drivers
v0x15204d510_0 .net "s0", 0 0, L_0x1520551d0;  1 drivers
v0x15204d5a0_0 .net "s1", 0 0, L_0x152055430;  1 drivers
S_0x15204af90 .scope module, "ha0" "HA" 4 14, 4 6 0, S_0x15204ad50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15204bac0_0 .net "A", 0 0, L_0x152055bb0;  alias, 1 drivers
v0x15204bba0_0 .net "B", 0 0, L_0x152055c50;  alias, 1 drivers
v0x15204bc70_0 .net "C", 0 0, L_0x152055340;  alias, 1 drivers
v0x15204bd00_0 .net "S", 0 0, L_0x1520551d0;  alias, 1 drivers
S_0x15204b1d0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15204af90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520551d0/d .functor XOR 1, L_0x152055bb0, L_0x152055c50, C4<0>, C4<0>;
L_0x1520551d0 .delay 1 (5000,5000,5000) L_0x1520551d0/d;
v0x15204b410_0 .net "A", 0 0, L_0x152055bb0;  alias, 1 drivers
v0x15204b4c0_0 .net "B", 0 0, L_0x152055c50;  alias, 1 drivers
v0x15204b560_0 .net "Y", 0 0, L_0x1520551d0;  alias, 1 drivers
S_0x15204b660 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15204af90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152055340/d .functor AND 1, L_0x152055bb0, L_0x152055c50, C4<1>, C4<1>;
L_0x152055340 .delay 1 (3000,3000,3000) L_0x152055340/d;
v0x15204b880_0 .net "A", 0 0, L_0x152055bb0;  alias, 1 drivers
v0x15204b930_0 .net "B", 0 0, L_0x152055c50;  alias, 1 drivers
v0x15204b9e0_0 .net "Y", 0 0, L_0x152055340;  alias, 1 drivers
S_0x15204bdc0 .scope module, "ha1" "HA" 4 15, 4 6 0, S_0x15204ad50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v0x15204c8d0_0 .net "A", 0 0, L_0x1520551d0;  alias, 1 drivers
v0x15204c9f0_0 .net "B", 0 0, L_0x152054f60;  alias, 1 drivers
v0x15204cb00_0 .net "C", 0 0, L_0x152055680;  alias, 1 drivers
v0x15204cb90_0 .net "S", 0 0, L_0x152055430;  alias, 1 drivers
S_0x15204bff0 .scope module, "g0" "XOR" 4 7, 2 24 0, S_0x15204bdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152055430/d .functor XOR 1, L_0x1520551d0, L_0x152054f60, C4<0>, C4<0>;
L_0x152055430 .delay 1 (5000,5000,5000) L_0x152055430/d;
v0x15204c220_0 .net "A", 0 0, L_0x1520551d0;  alias, 1 drivers
v0x15204c300_0 .net "B", 0 0, L_0x152054f60;  alias, 1 drivers
v0x15204c3e0_0 .net "Y", 0 0, L_0x152055430;  alias, 1 drivers
S_0x15204c490 .scope module, "g1" "AND" 4 8, 2 12 0, S_0x15204bdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x152055680/d .functor AND 1, L_0x1520551d0, L_0x152054f60, C4<1>, C4<1>;
L_0x152055680 .delay 1 (3000,3000,3000) L_0x152055680/d;
v0x15204c6b0_0 .net "A", 0 0, L_0x1520551d0;  alias, 1 drivers
v0x15204c740_0 .net "B", 0 0, L_0x152054f60;  alias, 1 drivers
v0x15204c7e0_0 .net "Y", 0 0, L_0x152055680;  alias, 1 drivers
S_0x15204cc20 .scope module, "or0" "OR" 4 17, 2 20 0, S_0x15204ad50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0x1520558f0/d .functor OR 1, L_0x152055340, L_0x152055680, C4<0>, C4<0>;
L_0x1520558f0 .delay 1 (3000,3000,3000) L_0x1520558f0/d;
v0x15204ce50_0 .net "A", 0 0, L_0x152055340;  alias, 1 drivers
v0x15204cf20_0 .net "B", 0 0, L_0x152055680;  alias, 1 drivers
v0x15204cff0_0 .net "Y", 0 0, L_0x1520558f0;  alias, 1 drivers
    .scope S_0x152012f90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1520455c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x152012f90;
T_1 ;
    %wait E_0x152038860;
    %vpi_func 3 20 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %mod;
    %pad/u 32;
    %store/vec4 v0x152045410_0, 0, 32;
    %load/vec4 v0x1520455c0_0;
    %load/vec4 v0x152045410_0;
    %cmp/s;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x152045410_0;
    %store/vec4 v0x1520455c0_0, 0, 32;
    %vpi_func 3 25 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %pad/u 32;
    %store/vec4 v0x152045940_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x152012f90;
T_2 ;
    %vpi_call 3 34 "$dumpfile", "lab1.vcd" {0 0 0};
    %vpi_call 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x152012f90 {0 0 0};
    %vpi_call 3 38 "$display", "   time    a     b   c0  {c3 s}   gl" {0 0 0};
    %vpi_call 3 39 "$monitor", "%7d / %b / %b / %b / %b%b / %b%b", $time, v0x152045040_0, v0x152045110_0, v0x1520451e0_0, v0x1520452b0_0, v0x1520456d0_0, v0x152045340_0, v0x152045780_0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %assign/vec4 v0x1520451e0_0, 0;
    %split/vec4 3;
    %assign/vec4 v0x152045110_0, 0;
    %assign/vec4 v0x152045040_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1520454a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1520454a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152045530_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x152045530_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call 3 46 "$display", "======================================" {0 0 0};
    %vpi_call 3 47 "$display", "%7d / %b / %b / %b / %b%b / %b%b", $time, v0x152045040_0, v0x152045110_0, v0x1520451e0_0, v0x1520452b0_0, v0x1520456d0_0, v0x152045340_0, v0x152045780_0 {0 0 0};
    %load/vec4 v0x1520454a0_0;
    %pad/s 7;
    %split/vec4 1;
    %assign/vec4 v0x1520451e0_0, 0;
    %split/vec4 3;
    %assign/vec4 v0x152045110_0, 0;
    %assign/vec4 v0x152045040_0, 0;
    %delay 100000, 0;
    %load/vec4 v0x152045530_0;
    %pad/s 7;
    %split/vec4 1;
    %assign/vec4 v0x1520451e0_0, 0;
    %split/vec4 3;
    %assign/vec4 v0x152045110_0, 0;
    %assign/vec4 v0x152045040_0, 0;
    %delay 100000, 0;
    %load/vec4 v0x152045530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152045530_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x1520454a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1520454a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v0x152045940_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x152045940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pushi/vec4 128, 0, 32;
    %div/s;
    %store/vec4 v0x152045810_0, 0, 32;
    %load/vec4 v0x152045940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pushi/vec4 128, 0, 32;
    %mod/s;
    %store/vec4 v0x1520458a0_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x152045940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %subi 1, 0, 32;
    %pushi/vec4 128, 0, 32;
    %mod/s;
    %store/vec4 v0x152045810_0, 0, 32;
    %load/vec4 v0x152045940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pushi/vec4 128, 0, 32;
    %div/s;
    %store/vec4 v0x1520458a0_0, 0, 32;
T_2.5 ;
    %vpi_call 3 65 "$write", "The maximum delay is %2d ticks on transition", v0x1520455c0_0 {0 0 0};
    %load/vec4 v0x152045810_0;
    %pushi/vec4 16, 0, 32;
    %div/s;
    %pad/s 3;
    %store/vec4 v0x152045040_0, 0, 3;
    %load/vec4 v0x152045810_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 3;
    %store/vec4 v0x152045110_0, 0, 3;
    %load/vec4 v0x152045810_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x1520451e0_0, 0, 1;
    %vpi_call 3 67 "$write", " %b+%b+%b", v0x152045040_0, v0x152045110_0, v0x1520451e0_0 {0 0 0};
    %load/vec4 v0x1520458a0_0;
    %pushi/vec4 16, 0, 32;
    %div/s;
    %pad/s 3;
    %store/vec4 v0x152045040_0, 0, 3;
    %load/vec4 v0x1520458a0_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 3;
    %store/vec4 v0x152045110_0, 0, 3;
    %load/vec4 v0x1520458a0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x1520451e0_0, 0, 1;
    %vpi_call 3 69 "$write", " --> %b+%b+%b\012", v0x152045040_0, v0x152045110_0, v0x1520451e0_0 {0 0 0};
    %vpi_call 3 70 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./gates.v";
    "lab1.v";
    "./adders.v";
