--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.398(R)|      SLOW  |   -1.973(R)|      FAST  |clk_BUFGP         |   0.000|
row<0>      |    2.824(R)|      SLOW  |   -0.985(R)|      SLOW  |clk_BUFGP         |   0.000|
row<1>      |    2.714(R)|      SLOW  |   -0.977(R)|      SLOW  |clk_BUFGP         |   0.000|
row<2>      |    3.878(R)|      SLOW  |   -1.742(R)|      FAST  |clk_BUFGP         |   0.000|
row<3>      |    3.168(R)|      SLOW  |   -1.461(R)|      SLOW  |clk_BUFGP         |   0.000|
rs232_rx    |    3.656(R)|      SLOW  |   -2.475(R)|      FAST  |clk_BUFGP         |   0.000|
switches<0> |    4.887(R)|      SLOW  |   -3.198(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    5.180(R)|      SLOW  |   -3.408(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    5.175(R)|      SLOW  |   -3.351(R)|      FAST  |clk_BUFGP         |   0.000|
switches<3> |    5.027(R)|      SLOW  |   -3.239(R)|      FAST  |clk_BUFGP         |   0.000|
switches<4> |    3.868(R)|      SLOW  |   -2.585(R)|      FAST  |clk_BUFGP         |   0.000|
switches<5> |    3.368(R)|      SLOW  |   -2.266(R)|      FAST  |clk_BUFGP         |   0.000|
switches<6> |    3.680(R)|      SLOW  |   -2.491(R)|      FAST  |clk_BUFGP         |   0.000|
switches<7> |    3.561(R)|      SLOW  |   -2.406(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
col<0>      |         7.612(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
col<1>      |         7.608(R)|      SLOW  |         4.000(R)|      FAST  |clk_BUFGP         |   0.000|
col<2>      |         7.941(R)|      SLOW  |         4.200(R)|      FAST  |clk_BUFGP         |   0.000|
col<3>      |         7.982(R)|      SLOW  |         4.231(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |        10.585(R)|      SLOW  |         5.899(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |        10.988(R)|      SLOW  |         6.151(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |        11.005(R)|      SLOW  |         6.114(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |        10.785(R)|      SLOW  |         6.017(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |        10.074(R)|      SLOW  |         5.583(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |        10.512(R)|      SLOW  |         5.819(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |        10.831(R)|      SLOW  |         6.036(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |        10.089(R)|      SLOW  |         5.611(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_tx    |        10.536(R)|      SLOW  |         5.816(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.223|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 30 13:30:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



