[[0, "HSD_STRM_REF_DIAG", 0, 2, 1, null, 1, 256, 10, 0, 0, 0, null, null], [1, "HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL", 0, 2, 1, null, 1, 257, 10, 0, 0, 0, null, null], [2, "HSD_STRM_REF_REF_OSZ_CTRL", 0, 2, 1, null, 1, 258, 10, 0, 0, 0, null, null], [3, "HSD_STRM_REF_NET_CLK_1_CTRL", 0, 2, 1, null, 1, 259, 10, 0, 0, 0, null, null], [4, "HSD_STRM_REF_NET_CLK_1_N_DIV", 0, 2, 1, 136, 1, 260, 10, 0, 0, 0, null, null], [5, "HSD_STRM_REF_NET_CLK_2_CTRL", 0, 2, 1, null, 1, 261, 10, 0, 0, 0, null, null], [6, "HSD_STRM_REF_NET_CLK_2_N_DIV", 0, 2, 1, 136, 1, 262, 10, 0, 0, 0, null, null], [7, "HSD_STRM_REF_NET_CLK_DDS_ADR_SEL", 0, 2, 1, null, 1, 263, 10, 0, 0, 0, null, null], [8, "HSD_STRM_REF_DDS_DATA_LSB", 0, 2, 1, null, 1, 264, 10, 0, 0, 0, null, null], [9, "HSD_STRM_REF_DDS_DATA_MSB", 0, 2, 1, null, 1, 265, 10, 0, 0, 0, null, null], [10, "HSD_STRM_REF_I2C_AND_3_WIRE_BUS", 0, 2, 1, null, 1, 266, 10, 0, 0, 0, null, null], [11, "HSD_STRM_REF_READ", 0, 1, 1, 255, 1, 256, 10, 0, 0, 0, null, null], [12, "HSD_STRM_REF_RG_R_COUNT", 0, 2, 3, 196608, 6, 0, 10, 0, 0, 0, null, 5003592], [13, "HSD_STRM_REF_RG_N_COUNT_SINGLE", 0, 2, 2, 512, 6, 0, 10, 0, 0, 0, null, 5003592], [14, "HSD_STRM_REF_RG_N_COUNT_DUAL", 0, 2, 3, 131072, 6, 0, 10, 0, 0, 0, null, 5003592], [15, "HSD_STRM_REF_RG_STAT", 0, 2, 2, 15868, 6, 0, 10, 0, 0, 0, null, 5003592], [16, "HSD_STRM_FE_D_21", 0, 2, 1, 96, 5, 68, 10, 0, 0, 0, 5003608, null], [17, "HSD_STRM_FE_D_25", 0, 2, 1, 121, 5, 74, 10, 0, 0, 0, 5003616, null], [18, "HSD_STRM_FE_D_23", 0, 2, 1, 96, 5, 72, 10, 0, 0, 0, 5003632, null], [19, "HSD_STRM_FE_D_22", 0, 2, 1, null, 5, 70, 10, 0, 0, 0, 5003624, null], [20, "HSD_STRM_FE_D_30", 0, 2, 2, 64, 5, 158, 10, 0, 0, 0, 5003640, null], [21, "HSD_STRM_CO_FE_I2C_BUS_DATA_OUT", 0, 2, 1, 1, 1, 512, 10, 0, 0, 0, null, null], [22, "HSD_STRM_CO_FE_I2C_BUS_CLK_OUT", 0, 2, 1, 2, 1, 768, 10, 0, 0, 0, null, null], [23, "HSD_STRM_CO_FE_I2C_BUS_IN", 0, 1, 1, null, 1, 512, 10, 0, 0, 0, null, null], [24, "HSD_STRM_DIG_RESET", 0, 2, 1, 255, 1, 320, 10, 0, 0, 0, null, null], [25, "HSD_STRM_DIG_LOAD_XIL_AT_DSP", 0, 2, 1, null, 1, 321, 10, 0, 0, 0, null, null], [26, "HSD_STRM_DIG_LOAD_XIL_LINK", 0, 2, 1, null, 1, 322, 10, 0, 0, 0, null, null], [27, "HSD_STRM_DIG_RX_TX_RESET", 0, 2, 1, null, 1, 323, 10, 0, 0, 0, null, null], [28, "HSD_STRM_DIG_LED", 0, 2, 1, null, 1, 324, 10, 0, 0, 0, null, null], [29, "HSD_STRM_DIG_FAN_SPEED", 0, 2, 1, 255, 1, 341, 10, 0, 0, 0, null, null], [30, "HSD_STRM_DIG_CLK_ROUTE_1", 0, 2, 1, null, 1, 325, 10, 0, 0, 0, null, null], [31, "HSD_STRM_DIG_CLK_ROUTE_2", 0, 2, 1, null, 1, 326, 10, 0, 0, 0, null, null], [32, "HSD_STRM_DIG_MOD_DEMOD_ROUTE", 0, 2, 1, null, 1, 327, 10, 0, 0, 0, null, null], [33, "HSD_STRM_DIG_NET_CLK_1_DIV", 0, 2, 1, 64, 1, 328, 10, 0, 0, 0, null, null], [34, "HSD_STRM_DIG_NET_CLK_2_DIV", 0, 2, 1, null, 1, 329, 10, 0, 0, 0, null, null], [35, "HSD_STRM_DIG_ADC", 0, 2, 1, 8, 1, 330, 10, 0, 0, 0, null, null], [36, "HSD_STRM_DIG_DIAG", 0, 2, 1, 7, 1, 331, 10, 0, 0, 0, null, null], [37, "HSD_STRM_DIG_IQ_AUC_1", 0, 2, 1, 136, 1, 332, 10, 0, 0, 0, null, null], [38, "HSD_STRM_DIG_IQ_AUC_2", 0, 2, 1, 136, 1, 333, 10, 0, 0, 0, null, null], [39, "HSD_STRM_DIG_IQ_FILT", 0, 2, 1, 63, 1, 334, 10, 0, 0, 0, null, null], [40, "HSD_STRM_DIG_SAMPLE", 0, 2, 1, null, 1, 335, 10, 0, 0, 0, null, null], [41, "HSD_STRM_DIG_AUC_DATA_WR", 0, 2, 2, null, 1, 336, 10, 0, 0, 1, null, null], [42, "HSD_STRM_DIG_DEMOD_SW", 0, 2, 2, 128, 1, 338, 10, 0, 0, 1, null, null], [43, "HSD_STRM_DIG_MOD_SW", 0, 2, 2, null, 1, 338, 10, 0, 0, 1, null, null], [44, "HSD_STRM_DIG_I2C_WR", 0, 2, 1, null, 1, 340, 10, 0, 0, 0, null, null], [45, "HSD_STRM_DIG_IRQ_10_0_CTRL", 0, 2, 1, null, 1, 368, 10, 0, 0, 0, null, null], [46, "HSD_STRM_DIG_IRQ_10_0_QUIT", 0, 2, 1, 128, 1, 368, 10, 0, 0, 0, null, null], [47, "HSD_STRM_DIG_IRQ_10_1_CTRL", 0, 2, 1, null, 1, 369, 10, 0, 0, 0, null, null], [48, "HSD_STRM_DIG_IRQ_10_1_QUIT", 0, 2, 1, 128, 1, 369, 10, 0, 0, 0, null, null], [49, "HSD_STRM_DIG_IRQ_10_2_CTRL", 0, 2, 1, null, 1, 370, 10, 0, 0, 0, null, null], [50, "HSD_STRM_DIG_IRQ_10_2_QUIT", 0, 2, 1, 128, 1, 370, 10, 0, 0, 0, null, null], [51, "HSD_STRM_DIG_IRQ_10_3_CTRL", 0, 2, 1, null, 1, 371, 10, 0, 0, 0, null, null], [52, "HSD_STRM_DIG_IRQ_10_3_QUIT", 0, 2, 1, 128, 1, 371, 10, 0, 0, 0, null, null], [53, "HSD_STRM_DIG_SAMPLE_CLK_1_DIV", 0, 2, 2, 512, 1, 386, 10, 0, 0, 1, null, null], [54, "HSD_STRM_DIG_SLOT_CLK_1_DIV", 0, 2, 2, 768, 1, 388, 10, 0, 0, 1, null, null], [55, "HSD_STRM_DIG_SAMPLE_CLK_2_DIV", 0, 2, 2, 512, 1, 390, 10, 0, 0, 1, null, null], [56, "HSD_STRM_DIG_SLOT_CLK_2_DIV", 0, 2, 2, 768, 1, 392, 10, 0, 0, 1, null, null], [57, "HSD_STRM_DIG_MODE_SEL_1", 0, 2, 2, null, 1, 342, 10, 0, 0, 1, null, null], [58, "HSD_STRM_DIG_XREF_OUT_2_DIV", 0, 2, 2, null, 1, 352, 10, 0, 0, 1, null, null], [59, "HSD_STRM_DIG_XPROG_NET_CLK_DIV", 0, 2, 2, null, 1, 354, 10, 0, 0, 1, null, null], [60, "HSD_STRM_DIG_MODE_SEL_2", 0, 2, 1, null, 1, 385, 10, 0, 0, 0, null, null], [61, "HSD_STRM_DIG_XIL_READ_PROG", 0, 1, 1, null, 1, 320, 10, 0, 0, 0, null, null], [62, "HSD_STRM_DIG_DIG_OPT_POLL", 0, 1, 1, 62, 1, 321, 10, 0, 0, 0, null, null], [63, "HSD_STRM_DIG_RX_1_OPT_POLL", 0, 1, 1, 127, 1, 322, 10, 0, 0, 0, null, null], [64, "HSD_STRM_DIG_RX_2_OPT_POLL", 0, 1, 1, 127, 1, 323, 10, 0, 0, 0, null, null], [65, "HSD_STRM_DIG_TX_1_OPT_POLL", 0, 1, 1, 127, 1, 324, 10, 0, 0, 0, null, null], [66, "HSD_STRM_DIG_TX_2_OPT_POLL", 0, 1, 1, 127, 1, 325, 10, 0, 0, 0, null, null], [67, "HSD_STRM_DIG_VERS_XIL_AT_DSP", 0, 1, 2, null, 1, 336, 10, 0, 0, 1, null, null], [68, "HSD_STRM_DIG_IRQ_10_0_STATE", 0, 1, 1, null, 1, 368, 10, 0, 0, 0, null, null], [69, "HSD_STRM_DIG_IRQ_10_1_STATE", 0, 1, 1, null, 1, 369, 10, 0, 0, 0, null, null], [70, "HSD_STRM_DIG_IRQ_10_2_STATE", 0, 1, 1, null, 1, 370, 10, 0, 0, 0, null, null], [71, "HSD_STRM_DIG_IRQ_10_3_STATE", 0, 1, 1, null, 1, 371, 10, 0, 0, 0, null, null], [72, "HSD_STRM_DIG_SERIAL_RD", 0, 1, 1, null, 1, 340, 10, 0, 0, 0, null, null], [73, "HSD_STRM_DIG_FE_ADC_RD", 0, 1, 2, null, 1, 342, 10, 0, 0, 1, null, null], [74, "HSD_STRM_DIG_DIAG_ADC_RD", 0, 1, 2, null, 1, 344, 10, 0, 0, 1, null, null], [75, "HSD_STRM_DIG_VERS_XIL_LINK", 0, 1, 2, null, 1, 384, 10, 0, 0, 1, null, null], [76, "HSD_STRM_LH_1_CTRL_WR", 0, 2, 1, 125, 1, 448, 10, 0, 0, 0, null, null], [77, "HSD_STRM_LH_2_CTRL_WR", 0, 2, 1, 125, 1, 456, 10, 0, 0, 0, null, null], [78, "HSD_STRM_LH_1_CTRL_RD", 0, 1, 1, 240, 1, 448, 10, 0, 0, 0, null, null], [79, "HSD_STRM_LH_2_CTRL_RD", 0, 1, 1, 240, 1, 456, 10, 0, 0, 0, null, null], [80, "HSD_STRM_DIG_HOST_FIFO_STATE", 0, 1, 1, 255, 1, 341, 10, 0, 0, 0, null, null], [81, "HSD_STRM_DIG_RX_SAMPLETRIG", 0, 2, 1, null, 1, 394, 10, 0, 0, 0, null, null], [82, "HSD_STRM_DIG_DSP_SERIAL_ROUTE", 0, 2, 1, null, 1, 395, 10, 0, 0, 0, null, null], [83, "HSD_STRM_DIG_LH1_SERIAL_ROUTE", 0, 2, 1, null, 1, 396, 10, 0, 0, 0, null, null], [84, "HSD_STRM_DIG_LH2_SERIAL_ROUTE", 0, 2, 1, null, 1, 397, 10, 0, 0, 0, null, null], [85, "HSD_STRM_AB_CTRL_WR", 0, 2, 1, 1, 1, 312, 10, 0, 0, 0, null, null], [86, "HSD_STRM_GENERAL_STATUS", 0, 1, 1, null, 1, 338, 10, 0, 0, 0, null, null], [87, "HSD_STRM_DIG_DEMOD_SW_REG1", 0, 2, 2, 160, 1, 338, 10, 0, 0, 1, null, null], [88, "HSD_STRM_AUDIO_I2C_WRITE_BUS", 0, 2, 1, null, 1, 313, 10, 0, 0, 0, null, null], [89, "HSD_STRM_AUDIO_I2C_READ_BUS", 0, 1, 1, null, 1, 314, 10, 0, 0, 0, null, null], [90, "HSD_STRM_CRTC_LH_1_DIAG", 0, 2, 1, 64, 1, 449, 10, 0, 0, 0, null, null], [91, "HSD_STRM_CRTC_LH_2_DIAG", 0, 2, 1, null, 1, 457, 10, 0, 0, 0, null, null], [92, "HSD_STRM_MAC_DIAG", 0, 2, 1, null, 1, 863, 10, 0, 0, 0, null, null], [93, "HSD_STRM_MAC_MAC_OPT_POLL", 0, 1, 1, 255, 1, 861, 10, 0, 0, 0, null, null], [94, "HSD_STRM_MAC_MDSP_OPT_POLL", 0, 1, 1, 255, 1, 862, 10, 0, 0, 0, null, null], [95, "HSD_STRM_IQIF_RX1TX1_1", 0, 2, 1, null, 1, 480, 10, 0, 0, 0, null, null], [96, "HSD_STRM_IQIF_RX2TX2_1", 0, 2, 1, null, 1, 481, 10, 0, 0, 0, null, null], [97, "HSD_STRM_IQIF_DIAG", 0, 2, 1, null, 1, 482, 10, 0, 0, 0, null, null], [98, "HSD_STRM_IQIF_RX1TX1_2", 0, 2, 1, null, 1, 483, 10, 0, 0, 0, null, null], [99, "HSD_STRM_IQIF_RX2TX2_2", 0, 2, 1, null, 1, 484, 10, 0, 0, 0, null, null], [100, "HSD_STRM_IQIF_RX1TX1_3", 0, 2, 1, 17, 1, 485, 10, 0, 0, 0, null, null], [101, "HSD_STRM_IQIF_RX2TX2_3", 0, 2, 1, 17, 1, 486, 10, 0, 0, 0, null, null], [102, "HSD_STRM_IQIF_MISC", 0, 2, 1, 1, 1, 487, 10, 0, 0, 0, null, null], [103, "HSD_STRM_IQIF_SWITCH", 0, 2, 1, null, 1, 488, 10, 0, 0, 0, null, null], [104, "HSD_STRM_FE_D_43", 0, 2, 1, null, 5, 66, 10, 0, 0, 0, 5003648, null], [105, "HSD_STRM_IQIF_PMB_EN", 0, 2, 1, 31, 1, 491, 10, 0, 0, 0, null, null], [106, "HSD_STRM_IQIF_PMB_CLK", 0, 2, 1, null, 1, 490, 10, 0, 0, 0, null, null], [107, "HSD_STRM_IQIF_PMB_DAT", 0, 2, 1, null, 1, 489, 10, 0, 0, 0, null, null], [108, "HSD_STRM_CRTC_LH_1_OPT_DSP01", 0, 1, 1, null, 1, 449, 10, 0, 0, 0, null, null], [109, "HSD_STRM_CRTC_LH_1_OPT_DSP23", 0, 1, 1, null, 1, 450, 10, 0, 0, 0, null, null], [110, "HSD_STRM_CRTC_LH_1_OPT_DSP45", 0, 1, 1, null, 1, 451, 10, 0, 0, 0, null, null], [111, "HSD_STRM_CRTC_LH_1_IDENT1", 0, 1, 1, null, 1, 454, 10, 0, 0, 0, null, null], [112, "HSD_STRM_CRTC_LH_1_IDENT2", 0, 1, 1, null, 1, 455, 10, 0, 0, 0, null, null], [113, "HSD_STRM_CRTC_LH_2_OPT_DSP01", 0, 1, 1, null, 1, 457, 10, 0, 0, 0, null, null], [114, "HSD_STRM_CRTC_LH_2_OPT_DSP23", 0, 1, 1, null, 1, 458, 10, 0, 0, 0, null, null], [115, "HSD_STRM_CRTC_LH_2_OPT_DSP45", 0, 1, 1, null, 1, 459, 10, 0, 0, 0, null, null], [116, "HSD_STRM_CRTC_LH_2_IDENT1", 0, 1, 1, null, 1, 462, 10, 0, 0, 0, null, null], [117, "HSD_STRM_CRTC_LH_2_IDENT2", 0, 1, 1, null, 1, 463, 10, 0, 0, 0, null, null], [118, "HSD_STRM_CRTC_LH_1_I2C_RD", 0, 1, 1, null, 1, 1473, 10, 0, 0, 0, null, null], [119, "HSD_STRM_CRTC_LH_1_I2C_WR", 0, 2, 1, null, 1, 1475, 10, 0, 0, 0, null, null], [120, "HSD_STRM_CRTC_LH_2_I2C_RD", 0, 1, 1, null, 1, 1481, 10, 0, 0, 0, null, null], [121, "HSD_STRM_CRTC_LH_2_I2C_WR", 0, 2, 1, null, 1, 1483, 10, 0, 0, 0, null, null], [122, "HSD_STRM_IQIF_TX1_OUT_I_OFS", 0, 2, 2, null, 1, 5600, 10, 0, 0, 1, null, null], [123, "HSD_STRM_IQIF_TX1_OUT_Q_OFS", 0, 2, 2, null, 1, 5602, 10, 0, 0, 1, null, null], [124, "HSD_STRM_IQIF_TX1_IN_I_OFS", 0, 2, 2, null, 1, 5604, 10, 0, 0, 1, null, null], [125, "HSD_STRM_IQIF_TX1_IN_Q_OFS", 0, 2, 2, null, 1, 5606, 10, 0, 0, 1, null, null], [126, "HSD_STRM_IQIF_RX1_OUT_I_OFS", 0, 2, 2, null, 1, 5608, 10, 0, 0, 1, null, null], [127, "HSD_STRM_IQIF_RX1_OUT_Q_OFS", 0, 2, 2, null, 1, 5610, 10, 0, 0, 1, null, null], [128, "HSD_STRM_IQIF_RX1_IN_I_OFS", 0, 2, 2, null, 1, 5612, 10, 0, 0, 1, null, null], [129, "HSD_STRM_IQIF_RX1_IN_Q_OFS", 0, 2, 2, null, 1, 5614, 10, 0, 0, 1, null, null], [130, "HSD_STRM_IQIF_TX1_OUT_I_GAIN", 0, 2, 2, null, 1, 9696, 10, 0, 0, 1, null, null], [131, "HSD_STRM_IQIF_TX1_OUT_Q_GAIN", 0, 2, 2, null, 1, 9698, 10, 0, 0, 1, null, null], [132, "HSD_STRM_IQIF_TX1_IN_I_GAIN", 0, 2, 2, null, 1, 9700, 10, 0, 0, 1, null, null], [133, "HSD_STRM_IQIF_TX1_IN_Q_GAIN", 0, 2, 2, null, 1, 9702, 10, 0, 0, 1, null, null], [134, "HSD_STRM_IQIF_RX1_OUT_I_GAIN", 0, 2, 2, null, 1, 9704, 10, 0, 0, 1, null, null], [135, "HSD_STRM_IQIF_RX1_OUT_Q_GAIN", 0, 2, 2, null, 1, 9706, 10, 0, 0, 1, null, null], [136, "HSD_STRM_IQIF_RX1_IN_I_GAIN", 0, 2, 2, null, 1, 9708, 10, 0, 0, 1, null, null], [137, "HSD_STRM_IQIF_RX1_IN_Q_GAIN", 0, 2, 2, null, 1, 9710, 10, 0, 0, 1, null, null], [138, "HSD_STRM_IQIF_TX1_OUT_PH", 0, 2, 2, null, 1, 13792, 10, 0, 0, 1, null, null], [139, "HSD_STRM_IQIF_TX1_IN_PH", 0, 2, 2, null, 1, 13794, 10, 0, 0, 1, null, null], [140, "HSD_STRM_IQIF_RX1_OUT_PH", 0, 2, 2, null, 1, 13796, 10, 0, 0, 1, null, null], [141, "HSD_STRM_IQIF_RX1_IN_PH", 0, 2, 2, null, 1, 13798, 10, 0, 0, 1, null, null], [142, "HSD_STRM_IQIF_TX2_OUT_PH", 0, 2, 2, null, 1, 13800, 10, 0, 0, 1, null, null], [143, "HSD_STRM_IQIF_TX2_IN_PH", 0, 2, 2, null, 1, 13802, 10, 0, 0, 1, null, null], [144, "HSD_STRM_IQIF_RX2_OUT_PH", 0, 2, 2, null, 1, 13804, 10, 0, 0, 1, null, null], [145, "HSD_STRM_IQIF_RX2_IN_PH", 0, 2, 2, null, 1, 13806, 10, 0, 0, 1, null, null], [146, "HSD_STRM_IQIF_TX2_OUT_I_OFS", 0, 2, 2, null, 1, 17888, 10, 0, 0, 1, null, null], [147, "HSD_STRM_IQIF_TX2_OUT_Q_OFS", 0, 2, 2, null, 1, 17890, 10, 0, 0, 1, null, null], [148, "HSD_STRM_IQIF_TX2_IN_I_OFS", 0, 2, 2, null, 1, 17892, 10, 0, 0, 1, null, null], [149, "HSD_STRM_IQIF_TX2_IN_Q_OFS", 0, 2, 2, null, 1, 17894, 10, 0, 0, 1, null, null], [150, "HSD_STRM_IQIF_RX2_OUT_I_OFS", 0, 2, 2, null, 1, 17896, 10, 0, 0, 1, null, null], [151, "HSD_STRM_IQIF_RX2_OUT_Q_OFS", 0, 2, 2, null, 1, 17898, 10, 0, 0, 1, null, null], [152, "HSD_STRM_IQIF_RX2_IN_I_OFS", 0, 2, 2, null, 1, 17900, 10, 0, 0, 1, null, null], [153, "HSD_STRM_IQIF_RX2_IN_Q_OFS", 0, 2, 2, null, 1, 17902, 10, 0, 0, 1, null, null], [154, "HSD_STRM_IQIF_TX2_OUT_I_GAIN", 0, 2, 2, null, 1, 21984, 10, 0, 0, 1, null, null], [155, "HSD_STRM_IQIF_TX2_OUT_Q_GAIN", 0, 2, 2, null, 1, 21986, 10, 0, 0, 1, null, null], [156, "HSD_STRM_IQIF_TX2_IN_I_GAIN", 0, 2, 2, null, 1, 21988, 10, 0, 0, 1, null, null], [157, "HSD_STRM_IQIF_TX2_IN_Q_GAIN", 0, 2, 2, null, 1, 21990, 10, 0, 0, 1, null, null], [158, "HSD_STRM_IQIF_RX2_OUT_I_GAIN", 0, 2, 2, null, 1, 21992, 10, 0, 0, 1, null, null], [159, "HSD_STRM_IQIF_RX2_OUT_Q_GAIN", 0, 2, 2, null, 1, 21994, 10, 0, 0, 1, null, null], [160, "HSD_STRM_IQIF_RX2_IN_I_GAIN", 0, 2, 2, null, 1, 21996, 10, 0, 0, 1, null, null], [161, "HSD_STRM_IQIF_RX2_IN_Q_GAIN", 0, 2, 2, null, 1, 21998, 10, 0, 0, 1, null, null], [162, "HSD_STRM_IQIF_CH1_OFS_DAC_SCR", 0, 2, 2, 8192, 1, 4576, 10, 0, 0, 1, null, null], [163, "HSD_STRM_IQIF_CH1_GAIN_DAC_SCR", 0, 2, 2, 8192, 1, 8672, 10, 0, 0, 1, null, null], [164, "HSD_STRM_IQIF_PH_DAC_SCR", 0, 2, 2, 8192, 1, 12768, 10, 0, 0, 1, null, null], [165, "HSD_STRM_IQIF_CH2_OFS_DAC_SCR", 0, 2, 2, 8192, 1, 16864, 10, 0, 0, 1, null, null], [166, "HSD_STRM_IQIF_CH2_GAIN_DAC_SCR", 0, 2, 2, 8192, 1, 20960, 10, 0, 0, 1, null, null], [167, "HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4576, 10, 0, 0, 1, null, null], [168, "HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4578, 10, 0, 0, 1, null, null], [169, "HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4580, 10, 0, 0, 1, null, null], [170, "HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4582, 10, 0, 0, 1, null, null], [171, "HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4584, 10, 0, 0, 1, null, null], [172, "HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4586, 10, 0, 0, 1, null, null], [173, "HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4588, 10, 0, 0, 1, null, null], [174, "HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 4590, 10, 0, 0, 1, null, null], [175, "HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8672, 10, 0, 0, 1, null, null], [176, "HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8674, 10, 0, 0, 1, null, null], [177, "HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8676, 10, 0, 0, 1, null, null], [178, "HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8678, 10, 0, 0, 1, null, null], [179, "HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8680, 10, 0, 0, 1, null, null], [180, "HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8682, 10, 0, 0, 1, null, null], [181, "HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8684, 10, 0, 0, 1, null, null], [182, "HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 8686, 10, 0, 0, 1, null, null], [183, "HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12768, 10, 0, 0, 1, null, null], [184, "HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12770, 10, 0, 0, 1, null, null], [185, "HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12772, 10, 0, 0, 1, null, null], [186, "HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12774, 10, 0, 0, 1, null, null], [187, "HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12776, 10, 0, 0, 1, null, null], [188, "HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12778, 10, 0, 0, 1, null, null], [189, "HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12780, 10, 0, 0, 1, null, null], [190, "HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR", 0, 2, 2, 4352, 1, 12782, 10, 0, 0, 1, null, null], [191, "HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16864, 10, 0, 0, 1, null, null], [192, "HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16866, 10, 0, 0, 1, null, null], [193, "HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16868, 10, 0, 0, 1, null, null], [194, "HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16870, 10, 0, 0, 1, null, null], [195, "HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16872, 10, 0, 0, 1, null, null], [196, "HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16874, 10, 0, 0, 1, null, null], [197, "HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16876, 10, 0, 0, 1, null, null], [198, "HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR", 0, 2, 2, 4352, 1, 16878, 10, 0, 0, 1, null, null], [199, "HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20960, 10, 0, 0, 1, null, null], [200, "HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20962, 10, 0, 0, 1, null, null], [201, "HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20964, 10, 0, 0, 1, null, null], [202, "HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20966, 10, 0, 0, 1, null, null], [203, "HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20968, 10, 0, 0, 1, null, null], [204, "HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20970, 10, 0, 0, 1, null, null], [205, "HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20972, 10, 0, 0, 1, null, null], [206, "HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR", 0, 2, 2, 4352, 1, 20974, 10, 0, 0, 1, null, null], [207, "HSD_STRM_IQIF_OPT_POLL", 0, 1, 1, null, 1, 495, 10, 0, 0, 0, null, null], [208, "HSD_STRM_DIG_TBUS_REG_SEL", 0, 2, 1, null, 1, 408, 10, 0, 0, 0, null, null], [209, "HSD_STRM_DIG_EXTTBUS_1_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [210, "HSD_STRM_DIG_EXTTBUS_2_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [211, "HSD_STRM_DIG_EXTTBUS_3_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [212, "HSD_STRM_DIG_EXTTBUS_4_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [213, "HSD_STRM_DIG_EXTTBUS_13_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [214, "HSD_STRM_DIG_EXTTBUS_14_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [215, "HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [216, "HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [217, "HSD_STRM_DIG_LH_1_TRIG_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [218, "HSD_STRM_DIG_LH_2_TRIG_SEL", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [219, "HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC", 0, 2, 1, null, 1, 409, 10, 0, 0, 0, null, null], [220, "HSD_STRM_DIG_EXTTBUS_DELAY_1_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [221, "HSD_STRM_DIG_EXTTBUS_DELAY_1_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [222, "HSD_STRM_DIG_EXTTBUS_DELAY_2_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [223, "HSD_STRM_DIG_EXTTBUS_DELAY_2_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [224, "HSD_STRM_DIG_RXDSP_1_DELAY_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [225, "HSD_STRM_DIG_RXDSP_1_DELAY_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [226, "HSD_STRM_DIG_RXDSP_2_DELAY_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [227, "HSD_STRM_DIG_RXDSP_2_DELAY_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [228, "HSD_STRM_DIG_LH_1_DELAY_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [229, "HSD_STRM_DIG_LH_1_DELAY_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [230, "HSD_STRM_DIG_LH_2_DELAY_LOW", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [231, "HSD_STRM_DIG_LH_2_DELAY_HIGH", 0, 2, 2, null, 1, 410, 10, 0, 0, 1, null, null], [232, "HSD_STRM_CRTC_LH_1_CLK_SEL", 0, 2, 1, null, 1, 1472, 10, 0, 0, 0, null, null], [233, "HSD_STRM_CRTC_LH_2_CLK_SEL", 0, 2, 1, null, 1, 1480, 10, 0, 0, 0, null, null], [234, "HSD_STRM_CRTC_LH_1_TEST_SEL", 0, 2, 1, null, 1, 1478, 10, 0, 0, 0, null, null], [235, "HSD_STRM_CRTC_LH_2_TEST_SEL", 0, 2, 1, null, 1, 1742, 10, 0, 0, 0, null, null], [236, "HSD_STRM_IQIF_DIAG_SEL3", 0, 2, 1, null, 1, 482, 10, 0, 0, 0, null, null], [237, "HSD_STRM_USU1_FPGA_WR_I2C_BUS", 0, 2, 1, null, 2, 0, 10, 54784, 2052, 0, null, null], [238, "HSD_STRM_USU1_FPGA_RD_I2C_BUS", 0, 1, 1, null, 2, 0, 10, 54784, 2052, 0, null, null], [239, "HSD_STRM_USU1_FPGA_REG1", 0, 2, 1, null, 1, 1473, 10, 0, 0, 0, null, null], [240, "HSD_STRM_USU1_FPGA_REG2", 0, 2, 1, null, 1, 1474, 10, 0, 0, 0, null, null], [241, "HSD_STRM_USU1_CTRL_REG1", 0, 2, 1, null, 1, 449, 10, 0, 0, 0, null, null], [242, "HSD_STRM_USU2_FPGA_WR_I2C_BUS", 0, 2, 1, null, 2, 0, 10, 55040, 2052, 0, null, null], [243, "HSD_STRM_USU2_FPGA_RD_I2C_BUS", 0, 1, 1, null, 2, 0, 10, 55040, 2052, 0, null, null], [244, "HSD_STRM_USU2_FPGA_REG1", 0, 2, 1, null, 1, 1481, 10, 0, 0, 0, null, null], [245, "HSD_STRM_USU2_FPGA_REG2", 0, 2, 1, null, 1, 1482, 10, 0, 0, 0, null, null], [246, "HSD_STRM_USU2_CTRL_REG1", 0, 2, 1, null, 1, 457, 10, 0, 0, 0, null, null], [247, "HSD_STRM_MAC_I2C_RD", 0, 1, 1, null, 1, 857, 10, 0, 0, 0, null, null], [248, "HSD_STRM_MAC_I2C_WR", 0, 2, 1, null, 1, 859, 10, 0, 0, 0, null, null], [249, "HSD_STRM_MAC_CONTROL_WR", 0, 2, 1, null, 1, 860, 10, 0, 0, 0, null, null], [250, "HSD_STRM_MAC_MUX_WR", 0, 2, 1, null, 1, 862, 10, 0, 0, 0, null, null], [251, "HSD_STRM_EVDO_CTRL_REG_LH_1", 0, 2, 1, null, 1, 2496, 10, 0, 0, 0, null, null], [252, "HSD_STRM_EVDO_CTRL_REG_LH_2", 0, 2, 1, null, 1, 2504, 10, 0, 0, 0, null, null], [253, "HSD_STRM_FPGA_EVDO_RESET_REG_LH_1", 0, 2, 1, null, 1, 3526, 10, 0, 0, 0, null, null], [254, "HSD_STRM_FPGA_EVDO_RESET_REG_LH_2", 0, 2, 1, null, 1, 3534, 10, 0, 0, 0, null, null], [255, "HSD_STRM_DIG_WCDMA_TRIGGER", 0, 3, 1, null, 1, 1477, 10, 0, 0, 0, null, null], [256, "HSD_STRM_DIG_ESSI_CH_1", 0, 2, 1, null, 1, 1476, 10, 0, 0, 0, null, null], [257, "HSD_STRM_DIG_ESSI_CH_2", 0, 2, 1, null, 1, 1484, 10, 0, 0, 0, null, null], [258, "HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER", 0, 2, 2, null, 1, 356, 10, 0, 0, 1, null, null], [259, "HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER", 0, 2, 2, null, 1, 358, 10, 0, 0, 1, null, null], [260, "HSD_STRM_CBT_OPT_POLL", 0, 1, 4, 4294967295, 1, 65535, 10, 0, 0, 2, null, null], [261, "HSD_STRM_CBT_RESET", 0, 2, 4, 4294967295, 1, 65535, 10, 0, 0, 2, null, null], [262, "HSD_STRM_CBT_TIMING", 0, 2, 4, 16777216, 1, 65535, 10, 0, 0, 2, null, null], [263, "HSD_STRM_COPRO1_LOCAL_DATA_WR", 0, 2, 2, 768, 1, 1672, 10, 0, 0, 1, null, null], [264, "HSD_STRM_COPRO1_LOCAL_DATA_RD", 0, 1, 2, 768, 1, 1672, 10, 0, 0, 1, null, null], [265, "HSD_STRM_COPRO2_LOCAL_DATA_WR", 0, 2, 2, 768, 1, 648, 10, 0, 0, 1, null, null], [266, "HSD_STRM_COPRO2_LOCAL_DATA_RD", 0, 1, 2, 768, 1, 648, 10, 0, 0, 1, null, null]]