/* 
 * BSD 3 Clause - See LICENCE file for details.
 *
 * Copyright (c) 2015, Intel Corporation
 * All rights reserved.
 *
 */

#ifndef __PLATFORM_MEMORY_H__
#define __PLATFORM_MEMORY_H__

/* physical DSP addresses */

#define SHIM_BASE	0x00001000
#define SHIM_SIZE	0x00000100

#define CMD_BASE	0x00001100
#define CMD_SIZE	0x00000010

#define RES_BASE	0x00001110
#define RES_SIZE	0x00000010

#define IPC_HOST_BASE	0x00001180
#define IPC_HOST_SIZE	0x00000020

#define	IPC_CSME_BASE	0x000011A0
#define IPC_CSME_SIZE	0x00000020

#define IPC_DSP_SIZE	0x00000080
#define IPC_DSP_BASE(x) (0x00001200 + x * IPC_DSP_SIZE)

#define SHA256_BASE	0x00001400
#define SHA256_SIZE	0x00000100

#define L2C_CTRL_BASE	0x00001500
#define L2C_CTRL_SIZE	0x00000010

#define L2C_PREF_BASE	0x00001510
#define L2C_PREF_SIZE	0x00000010

#define L2C_CTRL_BASE	0x00001500
#define L2C_CTRL_SIZE	0x00000010

#define HOST_WIN_SIZE	0x00000008
#define HOST_WIN_BASE(x) (0x00001580 + x * HOST_WIN_SIZE)

#define CSME_WIN_SIZE	0x00000008
#define CSME_WIN_BASE(x) (0x000015A0 + x * HOST_WIN_SIZE)

#define IRQ_BASE	0x00001600
#define IRQ_SIZE	0x00000200

#define TIME_BASE	0x00001800
#define TIME_SIZE	0x00000200

#define MN_BASE		0x00001A00
#define MN_SIZE		0x00000200

#define LP_GP_DMA_LINK_SIZE	0x00000080
#define LP_GP_DMA_LINK_BASE(x)	(0x00001C00 + x * LP_GP_DMA_LINK_SIZE)

#define HP_GP_DMA_LINK_SIZE	0x00000800
#define HP_GP_DMA_LINK_BASE(x)	(0x00001D00 + x * HP_GP_DMA_LINK_SIZE)

#define GTW_LINK_OUT_STREAM_SIZE	0x00000020
#define GTW_LINK_OUT_STREAM_BASE(x) (0x00002400 + x * GTW_LINK_OUT_STREAM_SIZE)

#define GTW_LINK_IN_STREAM_SIZE	0x00000020
#define GTW_LINK_IN_STREAM_BASE(x) (0x00002600 + x * GTW_LINK_IN_STREAM_SIZE)

#define GTW_HOST_OUT_STREAM_SIZE	0x00000040
#define GTW_HOST_OUT_STREAM_BASE(x) (0x00002800 + x * GTW_LINK_OUT_STREAM_SIZE)

#define GTW_HOST_IN_STREAM_SIZE	0x00000040
#define GTW_HOST_IN_STREAM_BASE(x) (0x00002C00 + x * GTW_LINK_IN_STREAM_SIZE)

#define GTW_CODE_LDR_SIZE	0x00000040
#define GTW_CODE_LDR_BASE 	0x00002BC0

#define DMIC_BASE	0x00004000
#define DMIC_SIZE	0x00004000

#define SSP_BASE(x)	(0x00008000 + x * SSP_SIZE)
#define SSP_SIZE	0x00002000

#define LP_GP_DMA_SIZE	0x00001000
#define LP_GP_DMA_BASE(x)	(0x0000C000 + x * LP_GP_DMA_SIZE)

#define HP_GP_DMA_SIZE	0x00001000
#define HP_GP_DMA_BASE(x)	(0x0000E000 + x * HP_GP_DMA_SIZE)

#define IRAM_BASE	0xBE000000
#define IRAM_SIZE	0x00FE0000

#define DRAM0_BASE	0xBE000000
#define DRAM0_SIZE	0x00020000

#define MAILBOX_BASE	0xFF344000
#define MAILBOX_SIZE	0x00001000


/* HEAP Constants - WARNING this MUST be aligned with the linker script */
/* TODO:preproces linker script with this header to align automatically. */

/* Heap section sizes for module pool */
#define HEAP_MOD_COUNT8			0
#define HEAP_MOD_COUNT16		256
#define HEAP_MOD_COUNT32		128
#define HEAP_MOD_COUNT64		64
#define HEAP_MOD_COUNT128		32
#define HEAP_MOD_COUNT256		16
#define HEAP_MOD_COUNT512		8
#define HEAP_MOD_COUNT1024		4

/* total Heap for modules - must be aligned with linker script !!! */
#define HEAP_MOD_SIZE \
	(HEAP_MOD_COUNT8 * 8 + HEAP_MOD_COUNT16 * 16 + \
	HEAP_MOD_COUNT32 * 32 + HEAP_MOD_COUNT64 * 64 + \
	HEAP_MOD_COUNT128 * 128 + HEAP_MOD_COUNT256 * 256 + \
	HEAP_MOD_COUNT512 * 512 + HEAP_MOD_COUNT1024 * 1024)

/* Heap for buffers */
#define HEAP_BUF_BLOCK_SIZE	1024
#define HEAP_BUF_COUNT	47
#define HEAP_BUF_SIZE (HEAP_BUF_BLOCK_SIZE * HEAP_BUF_COUNT)

/* Remaining DRAM for Stack, data and BSS. TODO: verify no overflow during build */
#define SYSTEM_MEM \
	(DRAM0_SIZE - HEAP_MOD_SIZE - HEAP_BUF_SIZE)

#endif
