<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cvtcolor_og</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2082250</Best-caseLatency>
            <Average-caseLatency>2082250</Average-caseLatency>
            <Worst-caseLatency>2082250</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.823 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.823 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.823 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>2082242</DataflowPipelineThroughput>
            <Interval-min>2082242</Interval-min>
            <Interval-max>2082242</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>116</BRAM_18K>
            <DSP>9</DSP>
            <FF>11979</FF>
            <LUT>28409</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cvtcolor_og</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cvtcolor_og</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cvtcolor_og</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>cvtcolor_og</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc5_U0</InstName>
                    <ModuleName>entry_proc5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>138</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry1_proc_U0</InstName>
                    <ModuleName>Block_entry1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>145</ID>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_512_16_1080_1920_1_2_U0</InstName>
                    <ModuleName>Array2xfMat_512_16_1080_1920_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>151</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_82</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>86</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>128</ID>
                                            <BindInstances>c_2_fu_100_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_16ns_16ns_32_3_1_U9</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>101</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc3_U0</InstName>
                                            <ModuleName>entry_proc3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>58</ID>
                                                    <BindInstances>add_ln1054_fu_221_p2 add_ln1074_fu_298_p2 sub_ln1074_fu_314_p2 sub_ln1074_1_fu_320_p2 sub_ln1074_2_fu_425_p2 sub_ln1074_3_fu_434_p2 rem_3_fu_340_p2 sub_ln1067_fu_365_p2 sub_ln1067_1_fu_553_p2 add_ln1071_fu_371_p2 sub_ln1071_fu_385_p2 sub_ln1071_1_fu_593_p2 sub_ln1071_2_fu_494_p2 rem_2_fu_401_p2 sub_ln1082_fu_685_p2 add_ln1086_fu_237_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_2_1_U32 sub_fu_85_p2 sub3_fu_91_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>rows_c_U cols_c_U last_blk_width_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ldata_U rows_c_U cols_c_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>bgr2gray_16_0_1080_1920_1_2_2_U0</InstName>
                    <ModuleName>bgr2gray_16_0_1080_1920_1_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>163</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64</InstName>
                            <ModuleName>bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>64</ID>
                            <BindInstances>add_ln5582_fu_95_p2 mul_8ns_15ns_22_1_1_U62 mac_muladd_8ns_15ns_22ns_23_4_1_U64 mac_muladd_8ns_12ns_22ns_22_4_1_U63 mac_muladd_8ns_12ns_22ns_22_4_1_U63 mac_muladd_8ns_15ns_22ns_23_4_1_U64</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln5576_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_512_0_1080_1920_1_2_1_U0</InstName>
                    <ModuleName>xfMat2Array_512_0_1080_1920_1_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>171</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_60</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>mul_16ns_16ns_32_3_1_U77 add_ln954_fu_81_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>102</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1301_fu_205_p2 sub_ln1324_fu_271_p2 sub_ln1332_fu_319_p2 sub_ln1332_1_fu_341_p2 filled_next_fu_292_p2 add_ln1306_fu_241_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_fu_98_p2 mul_16ns_16ns_32_1_1_U96</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>rows_c_U cols_c_U last_blk_width_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc4_U0</InstName>
                                    <ModuleName>entry_proc4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>113</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>120</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>125</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>71</ID>
                                            <BindInstances>add_ln1379_fu_104_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dout_c_U p_channel_U axibound_U ldata_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>img_gray_c_U imgOutput0_rows_channel_U imgOutput0_cols_channel_U imgInput0_rows_c9_channel_U imgInput0_cols_c10_channel_U imgInput0_data_U imgInput0_rows_c_U imgInput0_cols_c_U imgOutput0_data_U control_s_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.613</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:18</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1</Name>
            <Loops>
                <VITIS_LOOP_1021_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>48</Average-caseLatency>
                    <Worst-caseLatency>93</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 93</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1021_1>
                        <Name>VITIS_LOOP_1021_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>90</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 91</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1021_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1021_1>
                            <Name>VITIS_LOOP_1021_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155</SourceLocation>
                        </VITIS_LOOP_1021_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>535</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1021_1" OPTYPE="add" PRAGMA="" RTLNAME="c_2_fu_100_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>61</Average-caseLatency>
                    <Worst-caseLatency>106</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17 ~ 106</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:943~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>415</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16ns_16ns_32_3_1_U9" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_rows_cols"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:933</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>1036805</Average-caseLatency>
                    <Worst-caseLatency>2073605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.368 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 2073605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2073600</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 2073603</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 20.736 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterInLoopRow>
                            <Name>MMIterInLoopRow</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067</SourceLocation>
                        </MMIterInLoopRow>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2709</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>13020</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1054_fu_221_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1054"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1074_fu_298_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_fu_314_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_1_fu_320_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_2_fu_425_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_3_fu_434_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_3_fu_340_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075" STORAGESUBTYPE="" URAM="0" VARIABLE="rem_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1067_fu_365_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1067"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1067_1_fu_553_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1067_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1071_fu_371_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1071"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1071_fu_385_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1071"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1071_1_fu_593_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1071_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1071_2_fu_494_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1071_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_2_fu_401_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072" STORAGESUBTYPE="" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1082_fu_685_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1086_fu_237_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1086"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>1036808</Average-caseLatency>
                    <Worst-caseLatency>2073608</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.368 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 2073608</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3022</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>13193</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_85_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_91_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>1036809</Average-caseLatency>
                    <Worst-caseLatency>2073609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.368 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>2073609</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 2073609</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3326</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>13494</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE=":0" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="last_blk_width_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>1036819</Average-caseLatency>
                    <Worst-caseLatency>2073619</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.368 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>18</min>
                            <max>2073609</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>18 ~ 2073609</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4297</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>14115</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_512_16_1080_1920_1_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>1036821</Average-caseLatency>
                    <Worst-caseLatency>2073621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.368 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22 ~ 2073621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4305</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>14204</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop</Name>
            <Loops>
                <columnloop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.734</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926</Best-caseLatency>
                    <Average-caseLatency>1926</Average-caseLatency>
                    <Worst-caseLatency>1926</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <columnloop>
                        <Name>columnloop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1924</Latency>
                        <AbsoluteTimeLatency>19.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </columnloop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5623</SourceLocation>
                    <SummaryOfLoopViolations>
                        <columnloop>
                            <Name>columnloop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5582~C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622</SourceLocation>
                        </columnloop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>65</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="columnloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5582_fu_95_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5582" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="columnloop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_15ns_22_1_1_U62" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="columnloop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_15ns_22ns_23_4_1_U64" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="columnloop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_12ns_22ns_22_4_1_U63" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="columnloop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_12ns_22ns_22_4_1_U63" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="columnloop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_15ns_22ns_23_4_1_U64" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="GRAY"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgr2gray_16_0_1080_1920_1_2_2_s</Name>
            <Loops>
                <rowloop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082241</Best-caseLatency>
                    <Average-caseLatency>2082241</Average-caseLatency>
                    <Worst-caseLatency>2082241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.822 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.822 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.822 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowloop>
                        <Name>rowloop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>20.822 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64</Instance>
                        </InstanceList>
                    </rowloop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576~C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622</SourceLocation>
                    <SummaryOfLoopViolations>
                        <rowloop>
                            <Name>rowloop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576~C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622</SourceLocation>
                        </rowloop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>118</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5576_fu_94_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5576"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.739</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:942~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16ns_16ns_32_3_1_U77" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_rows_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln954_fu_81_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln954"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry24_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:933</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>518404</Average-caseLatency>
                    <Worst-caseLatency>2073604</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 2073604</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2073600</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 2073602</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 20.736 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterOutRow_MMIterOutCol>
                            <Name>MMIterOutRow_MMIterOutCol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333</SourceLocation>
                        </MMIterOutRow_MMIterOutCol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1221</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7992</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1301_fu_205_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1324_fu_271_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1332_fu_319_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1332_1_fu_341_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1332_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_next_fu_292_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333" STORAGESUBTYPE="" URAM="0" VARIABLE="filled_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1306_fu_241_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>518407</Average-caseLatency>
                    <Worst-caseLatency>2073607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 2073607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1359</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8147</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_98_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U96" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>518408</Average-caseLatency>
                    <Worst-caseLatency>2073608</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>9</min>
                            <max>2073608</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>9 ~ 2073608</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1663</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8430</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE=":0" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="last_blk_width_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>16203</Average-caseLatency>
                    <Worst-caseLatency>32403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.162 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.324 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 32403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 32401</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.324 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterOutLoop2>
                            <Name>MMIterOutLoop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379</SourceLocation>
                        </MMIterOutLoop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>533</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1379_fu_104_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1379"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>16211</Average-caseLatency>
                    <Worst-caseLatency>32411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.162 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.324 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ 32411</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>602</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>352</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>518408</Average-caseLatency>
                    <Worst-caseLatency>2073608</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>13</min>
                            <max>2073608</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>13 ~ 2073608</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2721</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE=":0" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="axibound"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ldata"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_512_0_1080_1920_1_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>518410</Average-caseLatency>
                    <Worst-caseLatency>2073610</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.736 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17 ~ 2073610</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1557~C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:826</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2808</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9294</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>cvtcolor_og</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082250</Best-caseLatency>
                    <Average-caseLatency>2082250</Average-caseLatency>
                    <Worst-caseLatency>2082250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.823 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.823 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2082242</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2082242</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>116</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>41</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>11979</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>28409</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_gray_c_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="64 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="img_gray_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput0_rows_channel_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgOutput0_rows_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput0_cols_channel_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgOutput0_cols_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput0_rows_c9_channel_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgInput0_rows_c9_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput0_cols_c10_channel_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgInput0_cols_c10_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput0_data_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgInput0_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput0_rows_c_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgInput0_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput0_cols_c_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgInput0_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput0_data_U" SOURCE="W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="imgOutput0_data"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_82</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_60</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput0_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgOutput0_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_cosim argv="C:/Xilinx/Vitis_Libraries/vision/data/128x128.png" ldflags="-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490"/>
        <config_csim argv="C:/Xilinx/Vitis_Libraries/vision/data/128x128.png" ldflags="-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_bgr" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_bgr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_bgr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_gray" index="1" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_gray_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_gray_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_bgr_1" access="W" description="Data signal of img_bgr" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_bgr" access="W" description="Bit 31 to 0 of img_bgr"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_bgr_2" access="W" description="Data signal of img_bgr" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_bgr" access="W" description="Bit 63 to 32 of img_bgr"/>
                    </fields>
                </register>
                <register offset="0x1c" name="img_gray_1" access="W" description="Data signal of img_gray" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_gray" access="W" description="Bit 31 to 0 of img_gray"/>
                    </fields>
                </register>
                <register offset="0x20" name="img_gray_2" access="W" description="Data signal of img_gray" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_gray" access="W" description="Bit 63 to 32 of img_gray"/>
                    </fields>
                </register>
                <register offset="0x28" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x30" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_bgr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="img_gray"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="img_bgr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="img_bgr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="img_gray"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="img_gray"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem1">512 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem2">512 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=58</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_bgr_1, 0x10, 32, W, Data signal of img_bgr, </column>
                    <column name="s_axi_control">img_bgr_2, 0x14, 32, W, Data signal of img_bgr, </column>
                    <column name="s_axi_control">img_gray_1, 0x1c, 32, W, Data signal of img_gray, </column>
                    <column name="s_axi_control">img_gray_2, 0x20, 32, W, Data signal of img_gray, </column>
                    <column name="s_axi_control">rows, 0x28, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x30, 32, W, Data signal of cols, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_bgr">in, ap_uint&lt;512&gt;*</column>
                    <column name="img_gray">out, ap_uint&lt;512&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_bgr">m_axi_gmem1, interface, , </column>
                    <column name="img_bgr">s_axi_control, register, offset, name=img_bgr_1 offset=0x10 range=32</column>
                    <column name="img_bgr">s_axi_control, register, offset, name=img_bgr_2 offset=0x14 range=32</column>
                    <column name="img_gray">m_axi_gmem2, interface, , </column>
                    <column name="img_gray">s_axi_control, register, offset, name=img_gray_1 offset=0x1c range=32</column>
                    <column name="img_gray">s_axi_control, register, offset, name=img_gray_2 offset=0x20 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x28 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x30 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem1">read, variable, 512, VITIS_LOOP_1021_1, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21</column>
                    <column name="m_axi_gmem2">write, variable, 512, MMIterOutLoop2, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem1">din, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026:7, read, Widen Fail, , VITIS_LOOP_1021_1, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">din, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026:7, read, Inferred, variable, VITIS_LOOP_1021_1, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21, , </column>
                    <column name="m_axi_gmem2">dout, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1384:10, write, Widen Fail, , MMIterOutLoop2, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">dout, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1384:10, write, Inferred, variable, MMIterOutLoop2, C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="accel3.cpp:5" status="valid" parentFunction="cvtcolor_og" variable="img_bgr" isDirective="0" options="m_axi port=img_bgr offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="accel3.cpp:6" status="valid" parentFunction="cvtcolor_og" variable="img_gray" isDirective="0" options="m_axi port=img_gray offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="accel3.cpp:7" status="valid" parentFunction="cvtcolor_og" variable="rows" isDirective="0" options="s_axilite port=rows"/>
        <Pragma type="interface" location="accel3.cpp:8" status="valid" parentFunction="cvtcolor_og" variable="cols" isDirective="0" options="s_axilite port=cols"/>
        <Pragma type="interface" location="accel3.cpp:9" status="valid" parentFunction="cvtcolor_og" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="accel3.cpp:22" status="warning" parentFunction="cvtcolor_og" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 4 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:984" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:998" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1056" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1100" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1113" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1126" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1141" status="warning" parentFunction="axi2mat" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1164" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1176" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1199" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1273" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1303" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1308" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1351" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1381" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1396" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1411" status="warning" parentFunction="mat2axi" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1469" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1499" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:87" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:88" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:114" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:120" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:121" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:148" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:154" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:176" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:182" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:183" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:200" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:223" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:229" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:252" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:264" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:266" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:321" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:327" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:339" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:348" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:371" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:391" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:399" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:400" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:470" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:471" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:475" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:476" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:501" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:502" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:543" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:544" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:625" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:626" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:637" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:693" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:694" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:739" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:740" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:790" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:791" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:803" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5539" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:81" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:101" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="variable = hdiv complete dim = 1"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:122" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="variable = sdiv complete dim = 1"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:138" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=ROWS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:142" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=COLS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:143" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:45" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:46" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:50" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:83" status="valid" parentFunction="kernrgba2yuv4_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:84" status="valid" parentFunction="kernrgba2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:85" status="valid" parentFunction="kernrgba2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:86" status="valid" parentFunction="kernrgba2yuv4_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:96" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:97" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:102" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:103" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:113" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:175" status="valid" parentFunction="kernrgba2iyuv_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:176" status="valid" parentFunction="kernrgba2iyuv_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:177" status="valid" parentFunction="kernrgba2iyuv_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:178" status="valid" parentFunction="kernrgba2iyuv_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:194" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:195" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:200" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:201" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:207" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:208" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:284" status="valid" parentFunction="kernrgba2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:285" status="valid" parentFunction="kernrgba2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:286" status="valid" parentFunction="kernrgba2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:296" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:297" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:302" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:303" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:309" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:310" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:362" status="valid" parentFunction="kernbgr2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:363" status="valid" parentFunction="kernbgr2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:364" status="valid" parentFunction="kernbgr2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:374" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:375" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:380" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:381" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:387" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:388" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:444" status="valid" parentFunction="kernrgba2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:445" status="valid" parentFunction="kernrgba2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:446" status="valid" parentFunction="kernrgba2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:456" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:457" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:462" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:463" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:469" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:470" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:523" status="valid" parentFunction="kernbgr2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:524" status="valid" parentFunction="kernbgr2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:525" status="valid" parentFunction="kernbgr2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:535" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:536" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:541" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:542" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:548" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:549" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:603" status="valid" parentFunction="kerniyuv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:604" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:605" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:606" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:611" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;UStream" isDirective="0" options="variable=&amp;UStream depth=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:612" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;VStream" isDirective="0" options="variable=&amp;VStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:627" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:628" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:633" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:634" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:659" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:660" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:728" status="valid" parentFunction="kerniyuv2nv12_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:729" status="valid" parentFunction="kerniyuv2nv12_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:741" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:742" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:747" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:748" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:762" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:763" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:802" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_u" isDirective="0" options="variable=&amp;inter_u depth=COLS/2"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:803" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_v" isDirective="0" options="variable=&amp;inter_v depth=COLS/2"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:808" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:809" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:817" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:818" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:823" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:824" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:835" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:836" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:855" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:884" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV0" isDirective="0" options="variable=UV0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:885" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV1" isDirective="0" options="variable=UV1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:894" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:895" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:900" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:901" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:915" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:916" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:955" status="valid" parentFunction="kernnv122rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:956" status="valid" parentFunction="kernnv122rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:957" status="valid" parentFunction="kernnv122rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:962" status="valid" parentFunction="kernnv122rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:975" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:976" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:982" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:983" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:997" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:998" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:999" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1084" status="valid" parentFunction="kernnv122bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1085" status="valid" parentFunction="kernnv122bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1086" status="valid" parentFunction="kernnv122bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1091" status="valid" parentFunction="kernnv122bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1104" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1105" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1111" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1112" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1126" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1127" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1128" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1210" status="valid" parentFunction="kernnv122yuv4_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1222" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1223" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1228" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1229" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1236" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1237" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1275" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU0" isDirective="0" options="variable=VU0 complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1276" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU1" isDirective="0" options="variable=VU1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1287" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1288" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1295" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1296" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1308" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1309" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1491" status="valid" parentFunction="kernnv212rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1492" status="valid" parentFunction="kernnv212rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1493" status="valid" parentFunction="kernnv212rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1500" status="valid" parentFunction="kernnv212rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1512" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1513" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1518" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1519" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1532" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1533" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1619" status="valid" parentFunction="kernnv212bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1620" status="valid" parentFunction="kernnv212bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1621" status="valid" parentFunction="kernnv212bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1628" status="valid" parentFunction="kernnv212bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1640" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1641" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1646" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1647" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1660" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1661" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1759" status="valid" parentFunction="kernnv212yuv4_ro" variable="VUbuf" isDirective="0" options="variable=VUbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1772" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1773" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1778" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1779" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1786" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1787" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1826" status="valid" parentFunction="kernyuyv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1827" status="valid" parentFunction="kernyuyv2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1839" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1840" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1845" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1846" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1852" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1918" status="valid" parentFunction="kernyuyv2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1919" status="valid" parentFunction="kernyuyv2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1931" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1932" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1937" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1938" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1944" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2004" status="valid" parentFunction="kernyuyv2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2005" status="valid" parentFunction="kernyuyv2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2006" status="valid" parentFunction="kernyuyv2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2015" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2016" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2021" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2022" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2030" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2031" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2073" status="valid" parentFunction="kernyuyv2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2074" status="valid" parentFunction="kernyuyv2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2075" status="valid" parentFunction="kernyuyv2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2084" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2085" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2090" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2091" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2099" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2100" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2142" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2143" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2144" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2145" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2156" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2157" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2162" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2163" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2169" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2170" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2220" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2221" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2222" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2223" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2236" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2237" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2242" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2243" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2250" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2251" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2302" status="valid" parentFunction="kernuyvy2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2303" status="valid" parentFunction="kernuyvy2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2304" status="valid" parentFunction="kernuyvy2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2313" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2314" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2319" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2320" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2327" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2328" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2370" status="valid" parentFunction="kernuyvy2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2371" status="valid" parentFunction="kernuyvy2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2372" status="valid" parentFunction="kernuyvy2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2381" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2382" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2387" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2388" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2395" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2396" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2434" status="valid" parentFunction="kernuyvy2rgb_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2435" status="valid" parentFunction="kernuyvy2rgb_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2447" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2448" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2453" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2454" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2460" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2461" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2514" status="valid" parentFunction="kernuyvy2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2515" status="valid" parentFunction="kernuyvy2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2527" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2528" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2533" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2534" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2540" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2541" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2594" status="valid" parentFunction="kernuyvy2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2595" status="valid" parentFunction="kernuyvy2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2607" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2608" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2613" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2614" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2620" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2621" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2705" status="valid" parentFunction="rgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2749" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2750" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2755" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2756" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2826" status="valid" parentFunction="rgb2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2894" status="valid" parentFunction="rgba2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2960" status="valid" parentFunction="rgba2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3026" status="valid" parentFunction="rgba2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3095" status="valid" parentFunction="iyuv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3134" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3143" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3169" status="valid" parentFunction="iyuv2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3210" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3219" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3247" status="valid" parentFunction="iyuv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3298" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3308" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3336" status="valid" parentFunction="nv122iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3407" status="valid" parentFunction="nv122rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3460" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3469" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3497" status="valid" parentFunction="nv122yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3525" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3535" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3564" status="valid" parentFunction="nv212iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3638" status="valid" parentFunction="nv212rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3685" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3695" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3723" status="valid" parentFunction="nv212yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3790" status="valid" parentFunction="uyvy2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3837" status="valid" parentFunction="xfuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3863" status="valid" parentFunction="uyvy2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3927" status="valid" parentFunction="uyvy2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3984" status="valid" parentFunction="yuyv2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4045" status="valid" parentFunction="yuyv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4105" status="valid" parentFunction="yuyv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4163" status="valid" parentFunction="rgb2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4278" status="valid" parentFunction="rgb2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4328" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4329" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4334" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4335" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4397" status="valid" parentFunction="rgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4445" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4446" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4451" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4452" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4537" status="valid" parentFunction="uyvy2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4578" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4579" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4584" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4585" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4653" status="valid" parentFunction="yuyv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4692" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=TC"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4693" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4707" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4708" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4713" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4714" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4742" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4811" status="valid" parentFunction="iyuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4851" status="valid" parentFunction="kernnv122bgr" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4863" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4864" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4869" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4870" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4913" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4963" status="valid" parentFunction="nv122bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5011" status="valid" parentFunction="kernnv122rgb" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5023" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5024" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5029" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5030" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5073" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5123" status="valid" parentFunction="nv122rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5169" status="valid" parentFunction="kernnv212rgb" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5183" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5184" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5189" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5190" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5235" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5284" status="valid" parentFunction="nv212rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5331" status="valid" parentFunction="kernnv212bgr" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5345" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5346" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5351" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5352" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5397" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5448" status="valid" parentFunction="nv212bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5493" status="valid" parentFunction="xfrgb2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5502" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5503" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5508" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5509" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5516" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5537" status="valid" parentFunction="rgb2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5569" status="valid" parentFunction="xfbgr2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5578" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5579" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5584" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5585" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5592" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5613" status="valid" parentFunction="bgr2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5650" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5651" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5657" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5658" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5665" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5691" status="valid" parentFunction="gray2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5727" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5728" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5734" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5735" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5742" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5768" status="valid" parentFunction="gray2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5799" status="valid" parentFunction="xfrgb2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5811" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5812" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5817" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5818" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5826" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5854" status="valid" parentFunction="rgb2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5885" status="valid" parentFunction="xfbgr2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5892" status="valid" parentFunction="xfbgr2xyz" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5901" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5902" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5907" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5908" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5916" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5945" status="valid" parentFunction="bgr2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5978" status="valid" parentFunction="xfxyz2rgb" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5987" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5988" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5993" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5994" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6001" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6028" status="valid" parentFunction="xyz2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6059" status="valid" parentFunction="xfxyz2bgr" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6064" status="valid" parentFunction="xfxyz2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6072" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6073" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6078" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6079" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6086" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6113" status="valid" parentFunction="xyz2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6145" status="valid" parentFunction="xfrgb2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6156" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6157" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6162" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6163" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6195" status="valid" parentFunction="rgb2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6226" status="valid" parentFunction="xfbgr2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6237" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6238" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6243" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6244" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6276" status="valid" parentFunction="bgr2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6307" status="valid" parentFunction="xfycrcb2rgb" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6318" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6319" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6324" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6325" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6356" status="valid" parentFunction="ycrcb2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6387" status="valid" parentFunction="xfycrcb2bgr" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6398" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6399" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6404" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6405" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6436" status="valid" parentFunction="ycrcb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6468" status="valid" parentFunction="xfrgb2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6489" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6490" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6495" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6496" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6570" status="valid" parentFunction="rgb2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6601" status="valid" parentFunction="xfbgr2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6622" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6623" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6628" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6629" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6724" status="valid" parentFunction="bgr2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6755" status="valid" parentFunction="xfhls2rgb" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6772" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6773" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6778" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6779" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6838" status="valid" parentFunction="hls2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6869" status="valid" parentFunction="xfhls2bgr" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6886" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6887" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6892" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6893" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6952" status="valid" parentFunction="hls2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6983" status="valid" parentFunction="xfhsv2rgb" variable="HSV" isDirective="0" options="variable=HSV complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6999" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7000" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7005" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7006" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7054" status="valid" parentFunction="hsv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7086" status="valid" parentFunction="xfhsv2bgr" variable="HSV" isDirective="0" options="variable=HSV complete dim=1"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7091" status="valid" parentFunction="xfhsv2bgr" variable="RGB" isDirective="0" options="variable=RGB complete dim=1"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7102" status="valid" parentFunction="xfhsv2bgr" variable="tab" isDirective="0" options="variable=tab complete dim=1"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7108" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="variable = sector_data complete dim = 1"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7112" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7113" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7118" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7119" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7165" status="valid" parentFunction="hsv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7203" status="valid" parentFunction="xfrgb2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7204" status="valid" parentFunction="xfrgb2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7205" status="valid" parentFunction="xfrgb2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7206" status="valid" parentFunction="xfrgb2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7221" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7222" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7229" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7230" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7239" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7240" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7288" status="valid" parentFunction="rgb2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7330" status="valid" parentFunction="xfrgb2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7331" status="valid" parentFunction="xfrgb2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7332" status="valid" parentFunction="xfrgb2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7333" status="valid" parentFunction="xfrgb2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7348" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7349" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7356" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7357" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7365" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7366" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7401" status="valid" parentFunction="rgb2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7437" status="valid" parentFunction="xfrgb2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7438" status="valid" parentFunction="xfrgb2bgr" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7450" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7451" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7456" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7457" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7463" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7464" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7487" status="valid" parentFunction="rgb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7528" status="valid" parentFunction="xfnv122uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7541" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7542" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7547" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7548" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7583" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7604" status="valid" parentFunction="nv122uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7651" status="valid" parentFunction="xfnv212uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7664" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7665" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7670" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7671" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7706" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7727" status="valid" parentFunction="nv212uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7773" status="valid" parentFunction="xfnv122yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7786" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7787" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7792" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7793" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7828" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7849" status="valid" parentFunction="nv122yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7895" status="valid" parentFunction="xfnv212yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7908" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7909" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7914" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7915" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7950" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7971" status="valid" parentFunction="nv212yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8019" status="valid" parentFunction="xfbgr2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8020" status="valid" parentFunction="xfbgr2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8021" status="valid" parentFunction="xfbgr2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8022" status="valid" parentFunction="xfbgr2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8037" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8038" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8045" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8046" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8055" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8056" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8105" status="valid" parentFunction="bgr2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8147" status="valid" parentFunction="xfbgr2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8148" status="valid" parentFunction="xfbgr2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8149" status="valid" parentFunction="xfbgr2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8150" status="valid" parentFunction="xfbgr2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8165" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8166" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8173" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8174" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8182" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8183" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8218" status="valid" parentFunction="bgr2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8253" status="valid" parentFunction="xfbgr2rgb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8254" status="valid" parentFunction="xfbgr2rgb" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8266" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8267" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8272" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8273" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8279" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8280" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8305" status="valid" parentFunction="bgr2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8351" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8352" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8357" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8358" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8428" status="valid" parentFunction="bgr2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8481" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8482" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8487" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8488" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8550" status="valid" parentFunction="bgr2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8599" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8600" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8605" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8606" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8674" status="valid" parentFunction="yuyv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8719" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8720" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8725" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8726" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8809" status="valid" parentFunction="uyvy2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8871" status="valid" parentFunction="yuyv2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8922" status="valid" parentFunction="xfuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:8948" status="valid" parentFunction="uyvy2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9004" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9005" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9011" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9012" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9024" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9054" status="valid" parentFunction="nv122nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9095" status="valid" parentFunction="nv212nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9143" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9144" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9150" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9151" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9158" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9181" status="valid" parentFunction="uyvy2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:9207" status="valid" parentFunction="yuyv2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:48" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:49" status="valid" parentFunction="write_y" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:53" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:89" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:90" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:95" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:96" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:137" status="valid" parentFunction="kernnv122rgba" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:150" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:151" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:156" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:157" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:201" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:232" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:233" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:238" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:239" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:280" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:281" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:286" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:287" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:328" status="valid" parentFunction="kernnv212rgba" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:342" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:343" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:348" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:349" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:395" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:426" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:427" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:432" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:433" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:466" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:467" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:480" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:481" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:486" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:487" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:549" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_u" isDirective="0" options="variable=inter_u depth=COLS"/>
        <Pragma type="stream" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:554" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_v" isDirective="0" options="variable=inter_v depth=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:566" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:567" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:572" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:573" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:590" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:625" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:626" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:631" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:632" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:666" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:667" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:672" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:673" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:714" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:715" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:720" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:721" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:774" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:775" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:780" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:781" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:834" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:835" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:840" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:841" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:886" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:887" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:892" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:893" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:954" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:955" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:960" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:961" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1009" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1010" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1015" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1016" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1064" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1065" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1070" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1071" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1122" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1123" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1128" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1129" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1186" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1187" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1192" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1193" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1245" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1246" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1251" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1252" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1305" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1306" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1311" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1312" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:129" status="valid" parentFunction="packpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:149" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:172" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:191" status="valid" parentFunction="extractrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:209" status="valid" parentFunction="packrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:803" status="valid" parentFunction="calculatey" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:818" status="valid" parentFunction="calculateu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:832" status="valid" parentFunction="calculatev" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:845" status="valid" parentFunction="calculater" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:858" status="valid" parentFunction="calculateg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:871" status="valid" parentFunction="calculateb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:884" status="valid" parentFunction="calculategray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:902" status="valid" parentFunction="calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:911" status="valid" parentFunction="calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:920" status="valid" parentFunction="calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:929" status="valid" parentFunction="_calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:939" status="valid" parentFunction="_calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:949" status="valid" parentFunction="_calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:967" status="valid" parentFunction="calculate_r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:977" status="valid" parentFunction="calculate_g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:986" status="valid" parentFunction="calculate_b" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1003" status="valid" parentFunction="calculate_cr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1013" status="valid" parentFunction="calculate_cb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1036" status="valid" parentFunction="calculate_ycrcb2r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1044" status="valid" parentFunction="calculate_ycrcb2g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="C:/Xilinx/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1063" status="valid" parentFunction="calculate_ycrcb2b" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

