#pragma once

// Q8G32 RowSplit x BF16 Tensor Core GEMM.
//
// out[M,N] = W[M,K] * x[K,N], where W stores one signed int8 code per element
// and one FP16 scale per 32 K elements. Raw codes and eight quantization groups' scales are
// staged with cp.async before dequantization into a swizzled BF16
// shared tile; x uses a two-stage cp.async pipeline. Tensor Cores execute
// m16n8k16 BF16 MMA with FP32 accumulation.

#include "ops/common/mma.cuh"
#include "ops/common/math.cuh"
#include "ops/common/memory.cuh"
#include "ops/linear/q8/q8_rowsplit_output.cuh"

#include <cuda_bf16.h>
#include <cuda_fp16.h>

#include <cstdint>

namespace ninfer::ops::detail {

union alignas(16) Q8Bf16x8Bits {
    uint4 raw;
    __nv_bfloat162 pair[4];
};

static_assert(sizeof(Q8Bf16x8Bits) == 16);

// The predicated loads below inherited Cache::ca from cp_async_zfill's default, while the full path
// a few lines down spells cg. This parameter makes that a choice. It defaults to ca, so adding it
// changes no instantiation, and it governs the predicated branch only - the full branch keeps its
// own cg - which is why it is named for it.
//
// ca stays the default because whether cg pays is not a property of the schedule. Forced onto cg,
// the two BM = 16 schedules in this tree cost +16.8 % and +21.0 % of the operation. It is not a
// property of BM either: MmaR64x16C48K128A1, a BM = 64 tile, gains 3.3 % on [34816, 5120] and loses
// 1.1 % on [248320, 5120]. So the policy is set per schedule, and only where it has been measured
// across the shapes that reach it.
//
// EXACT_GROUP_SCALE_ picks how the Q8G32 scale enters the product, and it is an accuracy choice,
// not a speed one. The default folds it into the dequantized weight, so the BF16 operand carries
// `round_bf16(code * scale)`: the code needs eight significand bits and an FP16 scale up to eleven,
// so BF16's eight throw away up to eleven bits of every weight. Set, the operand is the bare code -
// an integer in [-128, 127], which BF16 holds exactly - the MMA accumulates one quantization group
// at a time, and the FP32 group partial is scaled on the way into the running accumulator. No
// weight rounding remains; this is what the Q8 K-split family has always done
// (`q8_ksplit_bf16_pair_from_s8` plus an FP32 `fmaf` per group) and why it is the accurate route.
//
// The dequant error does not average out over K on structured weights: measured on the Op's own
// fixture it grows about linearly in K while the dot product grows like sqrt(K), so the relative
// error grows like sqrt(K). Against `tests/ops/linear_add/test_q8_a16.cpp`'s relative-L2 criterion
// (2^-8) at n = 5120, the default costs 0.57 of the limit at K = 6144 and 1.15 - a failure - at
// K = 17408, where the exact path sits at 0.42, the same as the K-split routes. So the default
// stays wherever a table has been measured against it, and K large enough to spend the criterion on
// rounding needs this set.
template <int BM_, int BN_, int WM_, int WN_, int MIN_BLOCKS_, int STAGES_ = 2, int BK_ = 64,
          int ACTIVATION_STAGES_ = STAGES_, Cache PredicatedCache_ = Cache::ca,
          bool EXACT_GROUP_SCALE_ = false>
struct Q8RowSplitMmaGemmSchedule {
    static constexpr int BM                = BM_;
    static constexpr int BN                = BN_;
    static constexpr int BK                = BK_;
    static constexpr int WM                = WM_;
    static constexpr int WN                = WN_;
    static constexpr int MIN_BLOCKS        = MIN_BLOCKS_;
    static constexpr int WARPS_M           = BM / WM;
    static constexpr int WARPS_N           = BN / WN;
    static constexpr int WARPS             = WARPS_M * WARPS_N;
    static constexpr int THREADS           = WARPS * 32;
    static constexpr int MT                = WM / 16;
    static constexpr int NT                = WN / 8;
    static constexpr int KSUB              = BK / 16;
    static constexpr int STAGES            = STAGES_;
    static constexpr int ACTIVATION_STAGES = ACTIVATION_STAGES_;
    static constexpr int SCALE_CACHE_BYTES = 16;
    static constexpr int SMEM_BYTES =
        BM * BK * 2 + ACTIVATION_STAGES * BN * BK * 2 + BM * BK + BM * SCALE_CACHE_BYTES;

    // Cache policy for the predicated loads only; see the note above the template.
    static constexpr Cache kPredicatedCache = PredicatedCache_;

    // Scale placement; see the note above the template.
    static constexpr bool kExactGroupScale = EXACT_GROUP_SCALE_;

    // Restate this schedule with a different predicated policy, leaving every other parameter where
    // it is rather than respelling it - and its default with it - at the point of use.
    template <Cache Policy>
    using with_predicated_cache =
        Q8RowSplitMmaGemmSchedule<BM_, BN_, WM_, WN_, MIN_BLOCKS_, STAGES_, BK_, ACTIVATION_STAGES_,
                                  Policy, EXACT_GROUP_SCALE_>;

    // The same tile with the scale moved out of the weight and onto the FP32 group partial.
    using with_exact_group_scale =
        Q8RowSplitMmaGemmSchedule<BM_, BN_, WM_, WN_, MIN_BLOCKS_, STAGES_, BK_, ACTIVATION_STAGES_,
                                  PredicatedCache_, true>;

    // MIN_BLOCKS is what hands ptxas its register budget, so it is the knob that keeps a variant
    // at the occupancy its tile was tuned for. The exact-group-scale body needs more live state -
    // the FP32 group partial and this tile's row scales - and left alone ptxas spends it on
    // registers and loses a block.
    template <int Blocks>
    using with_min_blocks =
        Q8RowSplitMmaGemmSchedule<BM_, BN_, WM_, WN_, Blocks, STAGES_, BK_, ACTIVATION_STAGES_,
                                  PredicatedCache_, EXACT_GROUP_SCALE_>;

    static_assert(!kExactGroupScale || (KSUB % 2) == 0,
                  "an exact group scale folds two m16n8k16 steps, one Q8G32 group, at a time");
    static_assert(BM % WM == 0 && BN % WN == 0);
    static_assert(WM % 16 == 0 && WN % 8 == 0);
    static_assert(THREADS <= 1024);
    static_assert(BK == 64 || BK == 128);
    static_assert(STAGES == 2, "Q8G32 MMA uses a two-stage cp.async pipeline");
    static_assert(ACTIVATION_STAGES == 1 || ACTIVATION_STAGES == STAGES,
                  "Q8G32 MMA activation staging is single-buffered or follows the pipeline");
    static_assert(SMEM_BYTES <= 99 * 1024, "sm_120a per-CTA shared memory limit");
};

__device__ __forceinline__ int q8_g32_swz64(int row, int col) {
    return (((col >> 3) ^ (row & 7)) << 3) | (col & 7);
}

template <class Cfg, bool Full, Q8Epilogue Epilogue = Q8Epilogue::Store,
          class Output = Q8ContiguousOutput>
__global__ __launch_bounds__(Cfg::THREADS, Cfg::MIN_BLOCKS) void q8_rowsplit_gemm_mma_kernel(
    const __nv_bfloat16* __restrict__ x, const std::uint8_t* __restrict__ codes,
    const std::uint8_t* __restrict__ scales, Output output, std::int32_t m, std::int32_t k,
    std::int32_t n, std::int32_t padded_k) {
    constexpr int BM                = Cfg::BM;
    constexpr int BN                = Cfg::BN;
    constexpr int BK                = Cfg::BK;
    constexpr int WM                = Cfg::WM;
    constexpr int WN                = Cfg::WN;
    constexpr int MT                = Cfg::MT;
    constexpr int NT                = Cfg::NT;
    constexpr int KSUB              = Cfg::KSUB;
    constexpr bool kSwiGlu          = Epilogue == Q8Epilogue::SwiGluSplitHalf;
    constexpr int kOutputRowsPerCta = kSwiGlu ? BM / 2 : BM;
    static_assert(!kSwiGlu || (BM % 32) == 0);
    static_assert(!kSwiGlu || Cfg::WARPS_M == 1 || Cfg::WARPS_M == 2,
                  "SwiGLU supports warp-local or shared-memory row pairing");

    struct OperandStorage {
        alignas(16) __nv_bfloat16 weights[BM * BK];
        alignas(16) __nv_bfloat16 activations[Cfg::ACTIVATION_STAGES][BN * BK];
        alignas(16) std::uint8_t codes[BM * BK];
        alignas(16) std::uint8_t scales[BM * Cfg::SCALE_CACHE_BYTES];
    };

    union SharedStorage {
        OperandStorage operands;
        float projected[Epilogue == Q8Epilogue::Residual ? BM * BN : 1];
    };

    static_assert(sizeof(SharedStorage) <= 99 * 1024);
    __shared__ __align__(16) SharedStorage shared;
    auto& As = shared.operands.weights;
    auto& Bs = shared.operands.activations;
    auto& Cr = shared.operands.codes;
    auto& Sr = shared.operands.scales;

    const int tid  = static_cast<int>(threadIdx.x);
    const int warp = tid >> 5;
    const int lane = tid & 31;
    const int wm   = warp / Cfg::WARPS_N;
    const int wn   = warp % Cfg::WARPS_N;
    const int gid  = lane >> 2;
    const int lid  = lane & 3;

    const int m0           = output.row_begin(static_cast<int>(blockIdx.x), kOutputRowsPerCta);
    const int n0           = static_cast<int>(blockIdx.y) * BN;
    const int kg           = padded_k / 32;
    const auto output_tile = output.tile(m0);

    float acc[MT][NT][4];
#pragma unroll
    for (int mi = 0; mi < MT; ++mi) {
#pragma unroll
        for (int ni = 0; ni < NT; ++ni) {
            acc[mi][ni][0] = 0.0f;
            acc[mi][ni][1] = 0.0f;
            acc[mi][ni][2] = 0.0f;
            acc[mi][ni][3] = 0.0f;
        }
    }

    const int a_mat    = lane >> 3;
    const int a_rin    = lane & 7;
    const int a_rowoff = a_rin + ((a_mat & 1) << 3);
    const int a_coloff = (a_mat >> 1) << 3;
    const int b_rin    = lane & 7;
    const int b_koff   = ((lane >> 3) & 1) << 3;

    auto stage_x = [&](int stage, int kt) {
        const int k0 = kt * BK;
#pragma unroll 1
        for (int item = tid; item < BN * (BK / 8); item += Cfg::THREADS) {
            const int nl = item / (BK / 8);
            const int k8 = item - nl * (BK / 8);
            const int kk = k0 + k8 * 8;
            const int nn = n0 + nl;
            auto* dst    = &Bs[stage][nl * BK + q8_g32_swz64(nl, k8 * 8)];
            if constexpr (Full) {
                cp_async<16, Cache::cg>(dst, &x[static_cast<std::int64_t>(nn) * k + kk]);
            } else {
                const int valid = (nn < n && kk < k) ? min(8, k - kk) * 2 : 0;
                ninfer::ops::cp_async_zfill<16, Cfg::kPredicatedCache>(
                    dst, &x[static_cast<std::int64_t>(nn < n ? nn : 0) * k + (kk < k ? kk : 0)],
                    valid);
            }
        }
    };

    auto stage_w = [&](int kt) {
        constexpr int GROUPS            = BK / 32;
        constexpr int SCALE_CACHE_TILES = 8 / GROUPS;
        const int g0                    = kt * GROUPS;
#pragma unroll 1
        for (int item = tid; item < BM * (BK / 16); item += Cfg::THREADS) {
            const int row   = item / (BK / 16);
            const int chunk = item - row * (BK / 16);
            const int grow =
                kSwiGlu ? m0 + (row % (BM / 2)) + (row >= BM / 2 ? m / 2 : 0) : m0 + row;
            auto* dst = &Cr[row * BK + chunk * 16];
            if constexpr (Full) {
                const std::int64_t gi = static_cast<std::int64_t>(grow) * kg + g0;
                cp_async<16, Cache::cg>(dst, &codes[gi * 32 + chunk * 16]);
            } else {
                const bool valid_row  = output_tile.valid(grow, m);
                const std::int64_t gi = static_cast<std::int64_t>(valid_row ? grow : 0) * kg + g0;
                ninfer::ops::cp_async_zfill<16, Cfg::kPredicatedCache>(
                    dst, &codes[gi * 32 + chunk * 16], valid_row ? 16 : 0);
            }
        }
        if ((kt % SCALE_CACHE_TILES) == 0) {
            for (int row = tid; row < BM; row += Cfg::THREADS) {
                const int grow =
                    kSwiGlu ? m0 + (row % (BM / 2)) + (row >= BM / 2 ? m / 2 : 0) : m0 + row;
                auto* dst = &Sr[row * Cfg::SCALE_CACHE_BYTES];
                if constexpr (Full) {
                    const std::int64_t gi = static_cast<std::int64_t>(grow) * kg + g0;
                    cp_async<16, Cache::cg>(dst, &scales[gi * 2]);
                } else {
                    const bool valid_row   = output_tile.valid(grow, m);
                    const int valid_scales = valid_row && g0 < kg ? min(8, kg - g0) : 0;
                    const std::int64_t gi =
                        static_cast<std::int64_t>(valid_row ? grow : 0) * kg + min(g0, kg - 1);
                    ninfer::ops::cp_async_zfill<16, Cfg::kPredicatedCache>(dst, &scales[gi * 2],
                                                                           valid_scales * 2);
                }
            }
        }
    };

    auto dequant_w = [&](int kt) {
        constexpr int GROUPS            = BK / 32;
        constexpr int SCALE_CACHE_TILES = 8 / GROUPS;
        // q8_g32_swz64 permutes whole eight-element runs, so eight codes are the widest chunk
        // contiguous in As for every row. BK % 32 keeps gg inside GROUPS and the row stride
        // aligned for the vector store; 8 % GROUPS keeps the scale cache a whole number of tiles.
        constexpr int kChunksPerRow = BK / 8;
        static_assert(BK % 32 == 0 && (8 % GROUPS) == 0,
                      "an eight-code chunk must lie inside one Q8G32 group and the scale cache "
                      "must hold whole tiles");
        const int scale_tile_offset = (kt % SCALE_CACHE_TILES) * GROUPS * 2;
        for (int item = tid; item < BM * kChunksPerRow; item += Cfg::THREADS) {
            const int row   = item / kChunksPerRow;
            const int chunk = item - row * kChunksPerRow;
            const int col   = chunk * 8;
            const int gg    = col >> 5;
            // Exact-scale tiles carry the bare code, whose integer range BF16 holds exactly, and
            // meet the scale again in FP32 once the group's MMA partial is complete.
            const float scale =
                Cfg::kExactGroupScale
                    ? 1.0f
                    : __half2float(__ushort_as_half(*reinterpret_cast<const std::uint16_t*>(
                          &Sr[row * Cfg::SCALE_CACHE_BYTES + scale_tile_offset + gg * 2])));
            const uint2 packed = *reinterpret_cast<const uint2*>(&Cr[row * BK + col]);
            Q8Bf16x8Bits decoded;
#pragma unroll
            for (int pair = 0; pair < 4; ++pair) {
                const unsigned word = (pair < 2 ? packed.x : packed.y) >> ((pair & 1) * 16);
                const int q0        = static_cast<int>(static_cast<std::int8_t>(word & 0xffu));
                const int q1 = static_cast<int>(static_cast<std::int8_t>((word >> 8) & 0xffu));
                decoded.pair[pair] = __floats2bfloat162_rn(static_cast<float>(q0) * scale,
                                                           static_cast<float>(q1) * scale);
            }
            store_vec(&As[row * BK + q8_g32_swz64(row, col)], decoded.raw);
        }
    };

    const int nkt = padded_k / BK;
    stage_x(0, 0);
    stage_w(0);
    ninfer::ops::cp_commit();

#pragma unroll 4
    for (int kt = 0; kt < nkt; ++kt) {
        const int stage = kt % Cfg::STAGES;
        ninfer::ops::cp_wait<0>();
        __syncthreads();

        dequant_w(kt);

        // Take this tile's group scales before the next tile's prefetch is issued: `stage_w` below
        // refills `Sr` every SCALE_CACHE_TILES tiles, and an exact-scale tile still needs them
        // after the MMA. Each thread wants only the two accumulator rows the m16n8k16 C fragment
        // gives it, so this is MT * 2 * GROUPS registers, not a second copy of the cache.
        constexpr int kTileGroups = BK / 32;
        constexpr int kScaleRows  = Cfg::kExactGroupScale ? MT * 2 : 1;
        constexpr int kScaleSlots = Cfg::kExactGroupScale ? kTileGroups : 1;
        float group_scale[kScaleRows][kScaleSlots];
        if constexpr (Cfg::kExactGroupScale) {
            const int scale_row_bytes = (kt % (8 / kTileGroups)) * kTileGroups * 2;
#pragma unroll
            for (int mi = 0; mi < MT; ++mi) {
#pragma unroll
                for (int half = 0; half < 2; ++half) {
                    const int row = wm * WM + mi * 16 + gid + half * 8;
#pragma unroll
                    for (int g = 0; g < kTileGroups; ++g) {
                        group_scale[mi * 2 + half][g] =
                            __half2float(__ushort_as_half(*reinterpret_cast<const std::uint16_t*>(
                                &Sr[row * Cfg::SCALE_CACHE_BYTES + scale_row_bytes + g * 2])));
                    }
                }
            }
        }
        __syncthreads();

        const int next = kt + 1;
        if (next < nkt) {
            if constexpr (Cfg::ACTIVATION_STAGES == Cfg::STAGES) {
                stage_x(next % Cfg::STAGES, next);
            }
            stage_w(next);
            ninfer::ops::cp_commit();
        }

        unsigned af[2][MT][4];
        unsigned bf[2][NT][2];
        auto load_fragments = [&](int slot, int ks) {
#pragma unroll
            for (int mi = 0; mi < MT; ++mi) {
                const int ar = wm * WM + mi * 16 + a_rowoff;
                const int ac = ks * 16 + a_coloff;
                ldmatrix_x4(af[slot][mi][0], af[slot][mi][1], af[slot][mi][2], af[slot][mi][3],
                            smem_addr(&As[ar * BK + q8_g32_swz64(ar, ac)]));
            }
#pragma unroll
            for (int ni = 0; ni < NT; ++ni) {
                const int br = wn * WN + ni * 8 + b_rin;
                const int bc = ks * 16 + b_koff;
                ldmatrix_x2(bf[slot][ni][0], bf[slot][ni][1],
                            smem_addr(&Bs[Cfg::ACTIVATION_STAGES == 1 ? 0 : stage]
                                         [br * BK + q8_g32_swz64(br, bc)]));
            }
        };

        if constexpr (Cfg::kExactGroupScale) {
            // One Q8G32 group is two m16n8k16 steps, so the two fragment slots hold exactly the
            // group the FP32 partial below belongs to. `mi` runs outermost so the partial is one
            // warp tile column strip, NT * 4 registers, instead of a second full accumulator.
            load_fragments(0, 0);
            load_fragments(1, 1);
#pragma unroll
            for (int g = 0; g < kTileGroups; ++g) {
#pragma unroll
                for (int mi = 0; mi < MT; ++mi) {
                    float group[NT][4];
#pragma unroll
                    for (int ni = 0; ni < NT; ++ni) {
                        group[ni][0] = 0.0f;
                        group[ni][1] = 0.0f;
                        group[ni][2] = 0.0f;
                        group[ni][3] = 0.0f;
                        mma_bf16(group[ni][0], group[ni][1], group[ni][2], group[ni][3],
                                 af[0][mi][0], af[0][mi][1], af[0][mi][2], af[0][mi][3],
                                 bf[0][ni][0], bf[0][ni][1]);
                        mma_bf16(group[ni][0], group[ni][1], group[ni][2], group[ni][3],
                                 af[1][mi][0], af[1][mi][1], af[1][mi][2], af[1][mi][3],
                                 bf[1][ni][0], bf[1][ni][1]);
                    }
                    // The m16n8k16 C fragment puts this thread's first accumulator pair on row
                    // `gid` of the 16-row block and its second on row `gid + 8`, which is the
                    // pairing the epilogues already spell as r0 and r1.
                    const float scale0 = group_scale[mi * 2][g];
                    const float scale1 = group_scale[mi * 2 + 1][g];
#pragma unroll
                    for (int ni = 0; ni < NT; ++ni) {
                        acc[mi][ni][0] = fmaf(group[ni][0], scale0, acc[mi][ni][0]);
                        acc[mi][ni][1] = fmaf(group[ni][1], scale0, acc[mi][ni][1]);
                        acc[mi][ni][2] = fmaf(group[ni][2], scale1, acc[mi][ni][2]);
                        acc[mi][ni][3] = fmaf(group[ni][3], scale1, acc[mi][ni][3]);
                    }
                }
                if (2 * g + 2 < KSUB) {
                    load_fragments(0, 2 * g + 2);
                    load_fragments(1, 2 * g + 3);
                }
            }
        } else {
            load_fragments(0, 0);
#pragma unroll
            for (int ks = 0; ks < KSUB; ++ks) {
                const int slot = ks & 1;
                if (ks + 1 < KSUB) { load_fragments(slot ^ 1, ks + 1); }
#pragma unroll
                for (int mi = 0; mi < MT; ++mi) {
#pragma unroll
                    for (int ni = 0; ni < NT; ++ni) {
                        mma_bf16(acc[mi][ni][0], acc[mi][ni][1], acc[mi][ni][2], acc[mi][ni][3],
                                 af[slot][mi][0], af[slot][mi][1], af[slot][mi][2], af[slot][mi][3],
                                 bf[slot][ni][0], bf[slot][ni][1]);
                    }
                }
            }
        }

        if constexpr (Cfg::ACTIVATION_STAGES == 1) {
            if (next < nkt) {
                __syncthreads();
                stage_x(0, next);
                ninfer::ops::cp_commit();
            }
        }
    }

    if constexpr (kSwiGlu) {
        if constexpr (Cfg::WARPS_M == 1) {
            static_assert((MT % 2) == 0);
            constexpr int kGateMt = MT / 2;
#pragma unroll
            for (int mi = 0; mi < kGateMt; ++mi) {
                const int r0 = m0 + mi * 16 + gid;
                const int r1 = r0 + 8;
#pragma unroll
                for (int ni = 0; ni < NT; ++ni) {
                    const int c0          = n0 + wn * WN + ni * 8 + 2 * lid;
                    const int c1          = c0 + 1;
                    const float* gate_acc = acc[mi][ni];
                    const float* up_acc   = acc[mi + kGateMt][ni];
                    if constexpr (Full) {
                        *output_tile.at(r0, c0) =
                            __float2bfloat16_rn(silu(gate_acc[0]) * up_acc[0]);
                        *output_tile.at(r0, c1) =
                            __float2bfloat16_rn(silu(gate_acc[1]) * up_acc[1]);
                        *output_tile.at(r1, c0) =
                            __float2bfloat16_rn(silu(gate_acc[2]) * up_acc[2]);
                        *output_tile.at(r1, c1) =
                            __float2bfloat16_rn(silu(gate_acc[3]) * up_acc[3]);
                    } else {
                        if (r0 < m / 2 && c0 < n) {
                            *output_tile.at(r0, c0) =
                                __float2bfloat16_rn(silu(gate_acc[0]) * up_acc[0]);
                        }
                        if (r0 < m / 2 && c1 < n) {
                            *output_tile.at(r0, c1) =
                                __float2bfloat16_rn(silu(gate_acc[1]) * up_acc[1]);
                        }
                        if (r1 < m / 2 && c0 < n) {
                            *output_tile.at(r1, c0) =
                                __float2bfloat16_rn(silu(gate_acc[2]) * up_acc[2]);
                        }
                        if (r1 < m / 2 && c1 < n) {
                            *output_tile.at(r1, c1) =
                                __float2bfloat16_rn(silu(gate_acc[3]) * up_acc[3]);
                        }
                    }
                }
            }
        } else {
            static_assert(Cfg::WARPS_M == 2);
            static_assert(BM <= Cfg::ACTIVATION_STAGES * BK,
                          "FP32 up tile must fit in the activation staging storage");
            auto* up_shared = reinterpret_cast<float*>(Bs);
            __syncthreads();
            if (wm == 1) {
#pragma unroll
                for (int mi = 0; mi < MT; ++mi) {
                    const int local_r0 = mi * 16 + gid;
                    const int local_r1 = local_r0 + 8;
#pragma unroll
                    for (int ni = 0; ni < NT; ++ni) {
                        const int local_c0                  = wn * WN + ni * 8 + 2 * lid;
                        const int local_c1                  = local_c0 + 1;
                        const float* up_acc                 = acc[mi][ni];
                        up_shared[local_r0 * BN + local_c0] = up_acc[0];
                        up_shared[local_r0 * BN + local_c1] = up_acc[1];
                        up_shared[local_r1 * BN + local_c0] = up_acc[2];
                        up_shared[local_r1 * BN + local_c1] = up_acc[3];
                    }
                }
            }
            __syncthreads();
            if (wm == 0) {
#pragma unroll
                for (int mi = 0; mi < MT; ++mi) {
                    const int local_r0 = mi * 16 + gid;
                    const int local_r1 = local_r0 + 8;
                    const int r0       = m0 + local_r0;
                    const int r1       = m0 + local_r1;
#pragma unroll
                    for (int ni = 0; ni < NT; ++ni) {
                        const int local_c0    = wn * WN + ni * 8 + 2 * lid;
                        const int local_c1    = local_c0 + 1;
                        const int c0          = n0 + local_c0;
                        const int c1          = n0 + local_c1;
                        const float* gate_acc = acc[mi][ni];
                        const float up00      = up_shared[local_r0 * BN + local_c0];
                        const float up01      = up_shared[local_r0 * BN + local_c1];
                        const float up10      = up_shared[local_r1 * BN + local_c0];
                        const float up11      = up_shared[local_r1 * BN + local_c1];
                        if constexpr (Full) {
                            *output_tile.at(r0, c0) = __float2bfloat16_rn(silu(gate_acc[0]) * up00);
                            *output_tile.at(r0, c1) = __float2bfloat16_rn(silu(gate_acc[1]) * up01);
                            *output_tile.at(r1, c0) = __float2bfloat16_rn(silu(gate_acc[2]) * up10);
                            *output_tile.at(r1, c1) = __float2bfloat16_rn(silu(gate_acc[3]) * up11);
                        } else {
                            if (r0 < m / 2 && c0 < n) {
                                *output_tile.at(r0, c0) =
                                    __float2bfloat16_rn(silu(gate_acc[0]) * up00);
                            }
                            if (r0 < m / 2 && c1 < n) {
                                *output_tile.at(r0, c1) =
                                    __float2bfloat16_rn(silu(gate_acc[1]) * up01);
                            }
                            if (r1 < m / 2 && c0 < n) {
                                *output_tile.at(r1, c0) =
                                    __float2bfloat16_rn(silu(gate_acc[2]) * up10);
                            }
                            if (r1 < m / 2 && c1 < n) {
                                *output_tile.at(r1, c1) =
                                    __float2bfloat16_rn(silu(gate_acc[3]) * up11);
                            }
                        }
                    }
                }
            }
        }
    } else if constexpr (Epilogue == Q8Epilogue::Residual) {
        static_assert((BM % 8) == 0);
        // Reuse the operand storage after all MMA reads complete. Preserve the FP32
        // projection until adding the residual; BF16 storage rounds the complete result.
        __syncthreads();
        float* projected_shared = shared.projected;
#pragma unroll
        for (int mi = 0; mi < MT; ++mi) {
            const int local_r0 = wm * WM + mi * 16 + gid;
            const int local_r1 = local_r0 + 8;
#pragma unroll
            for (int ni = 0; ni < NT; ++ni) {
                const int local_c0                         = wn * WN + ni * 8 + 2 * lid;
                const int local_c1                         = local_c0 + 1;
                const float* a                             = acc[mi][ni];
                projected_shared[local_c0 * BM + local_r0] = a[0];
                projected_shared[local_c1 * BM + local_r0] = a[1];
                projected_shared[local_c0 * BM + local_r1] = a[2];
                projected_shared[local_c1 * BM + local_r1] = a[3];
            }
        }
        __syncthreads();

        constexpr int kRowsPerPack = 8;
        constexpr int kPacksPerCol = BM / kRowsPerPack;
        constexpr int kPacks       = BN * kPacksPerCol;
        for (int pack = tid; pack < kPacks; pack += Cfg::THREADS) {
            const int local_col = pack / kPacksPerCol;
            const int row_pack  = pack - local_col * kPacksPerCol;
            const int local_row = row_pack * kRowsPerPack;
            const int col       = n0 + local_col;
            const int row       = m0 + local_row;
            if (Full || (col < n && row < m)) {
                if (Full || row + kRowsPerPack <= m) {
                    const float* source = projected_shared + local_col * BM + local_row;
                    const float4 low    = load_vec<float4>(source);
                    const float4 high   = load_vec<float4>(source + 4);
                    const float projected[]{low.x,  low.y,  low.z,  low.w,
                                            high.x, high.y, high.z, high.w};
                    Q8Bf16x8Bits residual;
                    residual.raw = load_vec<uint4>(output_tile.at(row, col));
#pragma unroll
                    for (int pair = 0; pair < 4; ++pair) {
                        residual.pair[pair] = __floats2bfloat162_rn(
                            __low2float(residual.pair[pair]) + projected[pair * 2],
                            __high2float(residual.pair[pair]) + projected[pair * 2 + 1]);
                    }
                    store_vec(output_tile.at(row, col), residual.raw);
                } else {
#pragma unroll
                    for (int i = 0; i < kRowsPerPack; ++i) {
                        if (row + i < m) {
                            __nv_bfloat16* destination = output_tile.at(row + i, col);
                            *destination               = __float2bfloat16_rn(
                                __bfloat162float(*destination) +
                                projected_shared[local_col * BM + local_row + i]);
                        }
                    }
                }
            }
        }
    } else {
#pragma unroll
        for (int mi = 0; mi < MT; ++mi) {
            const int r0 = m0 + wm * WM + mi * 16 + gid;
            const int r1 = r0 + 8;
#pragma unroll
            for (int ni = 0; ni < NT; ++ni) {
                const int c0   = n0 + wn * WN + ni * 8 + 2 * lid;
                const int c1   = c0 + 1;
                const float* a = acc[mi][ni];
                if constexpr (Full) {
                    *output_tile.at(r0, c0) = __float2bfloat16_rn(a[0]);
                    *output_tile.at(r0, c1) = __float2bfloat16_rn(a[1]);
                    *output_tile.at(r1, c0) = __float2bfloat16_rn(a[2]);
                    *output_tile.at(r1, c1) = __float2bfloat16_rn(a[3]);
                } else {
                    if (output_tile.valid(r0, m) && c0 < n) {
                        *output_tile.at(r0, c0) = __float2bfloat16_rn(a[0]);
                    }
                    if (output_tile.valid(r0, m) && c1 < n) {
                        *output_tile.at(r0, c1) = __float2bfloat16_rn(a[1]);
                    }
                    if (output_tile.valid(r1, m) && c0 < n) {
                        *output_tile.at(r1, c0) = __float2bfloat16_rn(a[2]);
                    }
                    if (output_tile.valid(r1, m) && c1 < n) {
                        *output_tile.at(r1, c1) = __float2bfloat16_rn(a[3]);
                    }
                }
            }
        }
    }
}

} // namespace ninfer::ops::detail
