

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Fri Jun  7 16:44:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.822 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  3.220 us|  3.220 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 8 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten129 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten129"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 0, i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 11 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 0, i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 12 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i.i.i345"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten129_load = load i10 %indvar_flatten129" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 14 'load' 'indvar_flatten129_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten129_load, i10 640" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 15 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln52 = add i10 %indvar_flatten129_load, i10 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 16 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc19.i361, void %for.body4.i367.preheader.exitStub" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 17 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 18 'load' 'y_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z_load = load i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 19 'load' 'z_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %y_load, i6 40" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 20 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %y_load" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 21 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln52_1 = add i5 %z_load, i5 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 22 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52_1, i5 %z_load" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 23 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln52_1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln65 = add i6 %select_ln52, i6 1" [Pool.cpp:65->CNN.cpp:45]   --->   Operation 25 'add' 'add_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln52 = store i10 %add_ln52, i10 %indvar_flatten129" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 26 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 %select_ln52_1, i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 27 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 %add_ln65, i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 28 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl42_cast = zext i10 %p_shl" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 30 'zext' 'p_shl42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl43_cast = zext i8 %p_shl2" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 32 'zext' 'p_shl43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%empty_153 = add i11 %p_shl42_cast, i11 %p_shl43_cast" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 33 'add' 'empty_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln52, i1 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_s" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 35 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln59 = add i11 %zext_ln59, i11 %empty_153" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 36 'add' 'add_ln59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i11 %add_ln59" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 37 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 38 'getelementptr' 'OutConv5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 39 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%or_ln59 = or i11 %empty_153, i11 1" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 40 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln59_1 = add i11 %zext_ln59, i11 %or_ln59" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 41 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i11 %add_ln59_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 42 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%OutConv5_addr_1 = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 43 'getelementptr' 'OutConv5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 44 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 45 [1/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 45 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_sgt  i16 %pool_value, i16 62976" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 46 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.35ns)   --->   "%max = select i1 %icmp_ln61, i16 %pool_value, i16 62976" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 47 'select' 'max' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 48 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_2_loop_for_weight_pool_2_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 51 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl40_cast = zext i9 %p_shl3" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 52 'zext' 'p_shl40_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 53 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %p_shl4" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 54 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i6 %select_ln52" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 55 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Pool.cpp:50->CNN.cpp:45]   --->   Operation 56 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln61_1 = icmp_sgt  i16 %pool_value_2, i16 %max" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 57 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.35ns)   --->   "%max_2 = select i1 %icmp_ln61_1, i16 %pool_value_2, i16 %max" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 58 'select' 'max_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln63_1 = add i8 %zext_ln55, i8 %zext_ln55_1" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 59 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %add_ln63_1" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 60 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln63 = add i10 %zext_ln63, i10 %p_shl40_cast" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 61 'add' 'add_ln63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln63" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 62 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%OutPool2_addr = getelementptr i16 %OutPool2, i64 0, i64 %zext_ln64" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 63 'getelementptr' 'OutPool2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln64 = store i16 %max_2, i10 %OutPool2_addr" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 64 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end.i.i.i.i345" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 65 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.800ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', Pool.cpp:55->CNN.cpp:45) of constant 0 on local variable 'y', Pool.cpp:55->CNN.cpp:45 [8]  (0.427 ns)
	'load' operation 6 bit ('y_load', Pool.cpp:55->CNN.cpp:45) on local variable 'y', Pool.cpp:55->CNN.cpp:45 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln55', Pool.cpp:55->CNN.cpp:45) [20]  (0.781 ns)
	'select' operation 6 bit ('select_ln52', Pool.cpp:52->CNN.cpp:45) [21]  (0.384 ns)
	'add' operation 6 bit ('add_ln65', Pool.cpp:65->CNN.cpp:45) [57]  (0.781 ns)
	'store' operation 0 bit ('store_ln55', Pool.cpp:55->CNN.cpp:45) of variable 'add_ln65', Pool.cpp:65->CNN.cpp:45 on local variable 'y', Pool.cpp:55->CNN.cpp:45 [60]  (0.427 ns)

 <State 2>: 2.822ns
The critical path consists of the following:
	'add' operation 11 bit ('empty_153', Pool.cpp:52->CNN.cpp:45) [29]  (0.787 ns)
	'add' operation 11 bit ('add_ln59', Pool.cpp:59->CNN.cpp:45) [38]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutConv5_addr', Pool.cpp:60->CNN.cpp:45) [40]  (0.000 ns)
	'load' operation 16 bit ('pool_value', Pool.cpp:60->CNN.cpp:45) on array 'OutConv5' [41]  (1.237 ns)

 <State 3>: 2.447ns
The critical path consists of the following:
	'load' operation 16 bit ('pool_value', Pool.cpp:60->CNN.cpp:45) on array 'OutConv5' [41]  (1.237 ns)
	'icmp' operation 1 bit ('icmp_ln61', Pool.cpp:61->CNN.cpp:45) [42]  (0.853 ns)
	'select' operation 16 bit ('max', Pool.cpp:61->CNN.cpp:45) [43]  (0.357 ns)

 <State 4>: 2.786ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln63_1', Pool.cpp:63->CNN.cpp:45) [51]  (0.773 ns)
	'add' operation 10 bit ('add_ln63', Pool.cpp:63->CNN.cpp:45) [53]  (0.776 ns)
	'getelementptr' operation 10 bit ('OutPool2_addr', Pool.cpp:64->CNN.cpp:45) [55]  (0.000 ns)
	'store' operation 0 bit ('store_ln64', Pool.cpp:64->CNN.cpp:45) of variable 'max', Pool.cpp:61->CNN.cpp:45 on array 'OutPool2' [56]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
