
*** Running vivado
    with args -log zyNet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zyNet.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source zyNet.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.cache/ip 
Command: synth_design -top zyNet -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11928
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'addressWidth' becomes localparam in 'neuron' with formal parameter declaration list [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:39]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.246 ; gain = 416.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zyNet' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v:389]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Sig_ROM' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Sig_ROM.v:23]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sigContent.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Sig_ROM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Sig_ROM' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Sig_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_16.mif - type: string 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_16.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_16.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized15' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_17.mif - type: string 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_17.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_17.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized16' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_18.mif - type: string 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_18.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_18.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized17' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_19.mif - type: string 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_19.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_19.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized18' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_20.mif - type: string 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_20.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_20.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized19' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized20' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_21.mif - type: string 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_21.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized20' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_21.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized20' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized20' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized20' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized21' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_22.mif - type: string 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_22.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized21' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_22.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized21' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized21' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized21' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized22' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_23.mif - type: string 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_23.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized22' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_23.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized22' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized22' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized22' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized23' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_24.mif - type: string 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_24.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized23' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_24.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized23' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized23' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized23' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized24' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_25.mif - type: string 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_25.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized24' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_25.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized24' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized24' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized24' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized25' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_26.mif - type: string 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_26.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized25' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_26.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized25' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized25' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized25' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized26' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_27.mif - type: string 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_27.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized26' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_27.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized26' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized26' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized26' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized27' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_28.mif - type: string 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_28.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized27' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized43' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized43' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized44' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized44' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized44' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized45' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized45' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized45' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized45' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized46' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized46' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized46' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized47' (0#1) [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:87]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_20.mif - type: string 
	Parameter weightFile bound to: w_2_20.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_20.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_21.mif - type: string 
	Parameter weightFile bound to: w_2_21.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_21.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_22.mif - type: string 
	Parameter weightFile bound to: w_2_22.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_22.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_23.mif - type: string 
	Parameter weightFile bound to: w_2_23.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_23.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_24.mif - type: string 
	Parameter weightFile bound to: w_2_24.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_24.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_25.mif - type: string 
	Parameter weightFile bound to: w_2_25.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_25.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_26.mif - type: string 
	Parameter weightFile bound to: w_2_26.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_26.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_27.mif - type: string 
	Parameter weightFile bound to: w_2_27.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_27.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_28.mif - type: string 
	Parameter weightFile bound to: w_2_28.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_28.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_29.mif - type: string 
	Parameter weightFile bound to: w_2_29.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_29.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized59' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized60' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized61' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized62' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized63' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized64' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized65' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized66' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized67' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized68' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 4 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_0.mif - type: string 
	Parameter weightFile bound to: w_4_0.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_0.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized69' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_1.mif - type: string 
	Parameter weightFile bound to: w_4_1.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_1.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized70' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_2.mif - type: string 
	Parameter weightFile bound to: w_4_2.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_2.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized71' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_3.mif - type: string 
	Parameter weightFile bound to: w_4_3.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_3.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized72' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_4.mif - type: string 
	Parameter weightFile bound to: w_4_4.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_4.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized73' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_5.mif - type: string 
	Parameter weightFile bound to: w_4_5.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_5.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized74' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_6.mif - type: string 
	Parameter weightFile bound to: w_4_6.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_6.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized75' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_7.mif - type: string 
	Parameter weightFile bound to: w_4_7.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_7.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized76' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_8.mif - type: string 
	Parameter weightFile bound to: w_4_8.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_8.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized77' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_4_9.mif - type: string 
	Parameter weightFile bound to: w_4_9.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_4_9.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized78' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:378]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v:250]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element state_4_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:329]
WARNING: [Synth 8-6014] Unused sequential element count_4_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:330]
WARNING: [Synth 8-6014] Unused sequential element data_out_valid_4_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:331]
WARNING: [Synth 8-6014] Unused sequential element holdData_4_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:341]
WARNING: [Synth 8-6014] Unused sequential element out_data_4_reg was removed.  [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:346]
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
WARNING: [Synth 8-7129] Port wen in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[3] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[2] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[1] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[0] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[7] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[6] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[5] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[4] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[3] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[2] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[1] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[0] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValid in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[31] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[30] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[29] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[28] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[27] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[26] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[25] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[24] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[23] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[22] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[21] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[20] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[19] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[18] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[17] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[16] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[15] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[14] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[13] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[12] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[11] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[10] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[9] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[8] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[31] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[30] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[29] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[28] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[27] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[26] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[25] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[24] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[23] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[22] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[21] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[20] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[19] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[18] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[17] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[16] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[15] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[14] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[13] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[12] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[11] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[10] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[9] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[8] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[7] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[6] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[5] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[4] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[3] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[2] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[1] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[0] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wen in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[3] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[2] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[1] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[0] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[7] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[6] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[5] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[4] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[3] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[2] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[1] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[0] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValid in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[31] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[30] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[29] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[28] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[27] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[26] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[25] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[24] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[23] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[22] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[21] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[20] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[19] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[18] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[17] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[16] in module neuron__parameterized77 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2032.473 ; gain = 610.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.473 ; gain = 610.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.473 ; gain = 610.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.797 ; gain = 866.566
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 80    
	   2 Input   11 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 190   
	   2 Input    6 Bit       Adders := 40    
	   2 Input    5 Bit       Adders := 50    
	   2 Input    4 Bit       Adders := 10    
+---Registers : 
	              240 Bit    Registers := 2     
	               80 Bit    Registers := 3     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 160   
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 110   
	                8 Bit    Registers := 254   
	                7 Bit    Registers := 44    
	                6 Bit    Registers := 66    
	                5 Bit    Registers := 52    
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 576   
+---ROMs : 
	                    ROMs := 110   
+---Muxes : 
	   2 Input  240 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 80    
	   2 Input   16 Bit        Muxes := 400   
	   2 Input   10 Bit        Muxes := 80    
	  11 Input    8 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 105   
	   6 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.727 ; gain = 1035.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+-----------------------+---------------+----------------+
|Module Name   | RTL Object            | Depth x Width | Implemented As | 
+--------------+-----------------------+---------------+----------------+
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x6          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Weight_Memory | mem                   | 32x7          | LUT            | 
|Layer_1       | n_0/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_1/r_addr_reg_rep    | 1024x6        | Block RAM      | 
|Layer_1       | n_2/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_3/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_4/r_addr_reg_rep    | 1024x6        | Block RAM      | 
|Layer_1       | n_5/r_addr_reg_rep    | 1024x6        | Block RAM      | 
|Layer_1       | n_6/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_7/r_addr_reg_rep    | 1024x6        | Block RAM      | 
|Layer_1       | n_8/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_9/r_addr_reg_rep    | 1024x7        | Block RAM      | 
|Layer_1       | n_10/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_11/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_12/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_13/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_14/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_15/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_16/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_17/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_18/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_19/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_20/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_21/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_22/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_23/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_24/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_25/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_26/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_27/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_28/r_addr_reg_rep   | 1024x6        | Block RAM      | 
|Layer_1       | n_29/r_addr_reg_rep   | 1024x7        | Block RAM      | 
|Layer_1       | n_0/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_1/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_2/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_3/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_4/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_5/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_6/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_7/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_8/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_9/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_1       | n_10/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_11/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_12/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_13/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_14/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_15/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_16/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_17/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_18/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_19/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_20/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_21/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_22/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_23/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_24/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_25/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_26/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_27/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_28/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_1       | n_29/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | p_0_out               | 32x6          | LUT            | 
|Layer_2       | p_0_out               | 32x7          | LUT            | 
|Layer_2       | n_0/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_1/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_2/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_3/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_4/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_5/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_6/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_7/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_8/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_9/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_2       | n_10/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_11/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_12/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_13/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_14/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_15/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_16/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_17/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_18/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_19/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_20/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_21/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_22/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_23/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_24/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_25/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_26/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_27/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_28/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_2       | n_29/siginst.s1/y_reg | 1024x8        | Block RAM      | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x6          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | p_0_out               | 32x7          | LUT            | 
|Layer_3       | n_0/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_1/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_2/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_3/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_4/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_5/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_6/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_7/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_8/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_3       | n_9/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_0/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_1/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_2/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_3/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_4/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_5/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_6/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_7/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_8/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
|Layer_4       | n_9/siginst.s1/y_reg  | 1024x8        | Block RAM      | 
+--------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2457.727 ; gain = 1035.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_28/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l2/n_28/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l3/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l4/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1201|
|3     |LUT1     |   439|
|4     |LUT2     |  3095|
|5     |LUT3     |  1051|
|6     |LUT4     |  1521|
|7     |LUT5     |  1023|
|8     |LUT6     |  3978|
|9     |MUXF7    |    16|
|10    |RAMB18E1 |    70|
|11    |FDRE     |  4815|
|12    |FDSE     |     2|
|13    |IBUF     |    54|
|14    |OBUF     |    43|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+-------------------------------+------+
|      |Instance           |Module                         |Cells |
+------+-------------------+-------------------------------+------+
|1     |top                |                               | 17309|
|2     |  alw              |axi_lite_wrapper               |   425|
|3     |  l1               |Layer_1                        |  6035|
|4     |    n_0            |neuron                         |   795|
|5     |      \siginst.s1  |Sig_ROM_38                     |    19|
|6     |    n_1            |neuron__parameterized0         |   167|
|7     |    n_10           |neuron__parameterized9         |   192|
|8     |      \siginst.s1  |Sig_ROM_37                     |    18|
|9     |    n_11           |neuron__parameterized10        |   155|
|10    |    n_12           |neuron__parameterized11        |   172|
|11    |      \siginst.s1  |Sig_ROM_36                     |    18|
|12    |    n_13           |neuron__parameterized12        |   187|
|13    |    n_14           |neuron__parameterized13        |   198|
|14    |      \siginst.s1  |Sig_ROM_35                     |    18|
|15    |    n_15           |neuron__parameterized14        |   181|
|16    |    n_16           |neuron__parameterized15        |   198|
|17    |      \siginst.s1  |Sig_ROM_34                     |    18|
|18    |    n_17           |neuron__parameterized16        |   155|
|19    |    n_18           |neuron__parameterized17        |   192|
|20    |      \siginst.s1  |Sig_ROM_33                     |    18|
|21    |    n_19           |neuron__parameterized18        |   166|
|22    |    n_2            |neuron__parameterized1         |   192|
|23    |      \siginst.s1  |Sig_ROM_32                     |    18|
|24    |    n_20           |neuron__parameterized19        |   203|
|25    |      \siginst.s1  |Sig_ROM_31                     |    18|
|26    |    n_21           |neuron__parameterized20        |   167|
|27    |    n_22           |neuron__parameterized21        |   203|
|28    |      \siginst.s1  |Sig_ROM_30                     |    18|
|29    |    n_23           |neuron__parameterized22        |   186|
|30    |    n_24           |neuron__parameterized23        |   183|
|31    |      \siginst.s1  |Sig_ROM_29                     |    18|
|32    |    n_25           |neuron__parameterized24        |   167|
|33    |    n_26           |neuron__parameterized25        |   192|
|34    |      \siginst.s1  |Sig_ROM_28                     |    18|
|35    |    n_27           |neuron__parameterized26        |   167|
|36    |    n_28           |neuron__parameterized27        |   164|
|37    |      \siginst.s1  |Sig_ROM_27                     |    10|
|38    |    n_29           |neuron__parameterized28        |   181|
|39    |    n_3            |neuron__parameterized2         |   186|
|40    |    n_4            |neuron__parameterized3         |   172|
|41    |      \siginst.s1  |Sig_ROM_26                     |    18|
|42    |    n_5            |neuron__parameterized4         |   161|
|43    |    n_6            |neuron__parameterized5         |   202|
|44    |      \siginst.s1  |Sig_ROM_25                     |    18|
|45    |    n_7            |neuron__parameterized6         |   167|
|46    |    n_8            |neuron__parameterized7         |   199|
|47    |      \siginst.s1  |Sig_ROM_24                     |    18|
|48    |    n_9            |neuron__parameterized8         |   185|
|49    |  l2               |Layer_2                        |  5606|
|50    |    n_0            |neuron__parameterized29        |   777|
|51    |      WM           |Weight_Memory__parameterized29 |    78|
|52    |      \siginst.s1  |Sig_ROM_23                     |    19|
|53    |    n_1            |neuron__parameterized30        |   164|
|54    |      WM           |Weight_Memory__parameterized30 |    64|
|55    |    n_10           |neuron__parameterized39        |   181|
|56    |      WM           |Weight_Memory__parameterized39 |    64|
|57    |      \siginst.s1  |Sig_ROM_22                     |    18|
|58    |    n_11           |neuron__parameterized40        |   142|
|59    |      WM           |Weight_Memory__parameterized40 |    36|
|60    |    n_12           |neuron__parameterized41        |   187|
|61    |      WM           |Weight_Memory__parameterized41 |    64|
|62    |      \siginst.s1  |Sig_ROM_21                     |    18|
|63    |    n_13           |neuron__parameterized42        |   164|
|64    |      WM           |Weight_Memory__parameterized42 |    64|
|65    |    n_14           |neuron__parameterized43        |   165|
|66    |      WM           |Weight_Memory__parameterized43 |    36|
|67    |      \siginst.s1  |Sig_ROM_20                     |    18|
|68    |    n_15           |neuron__parameterized44        |   142|
|69    |      WM           |Weight_Memory__parameterized44 |    36|
|70    |    n_16           |neuron__parameterized45        |   193|
|71    |      WM           |Weight_Memory__parameterized45 |    64|
|72    |      \siginst.s1  |Sig_ROM_19                     |    18|
|73    |    n_17           |neuron__parameterized46        |   154|
|74    |      WM           |Weight_Memory__parameterized46 |    36|
|75    |    n_18           |neuron__parameterized47        |   159|
|76    |      WM           |Weight_Memory__parameterized47 |    36|
|77    |      \siginst.s1  |Sig_ROM_18                     |    18|
|78    |    n_19           |neuron__parameterized48        |   164|
|79    |      WM           |Weight_Memory__parameterized48 |    64|
|80    |    n_2            |neuron__parameterized31        |   187|
|81    |      WM           |Weight_Memory__parameterized31 |    64|
|82    |      \siginst.s1  |Sig_ROM_17                     |    18|
|83    |    n_20           |neuron__parameterized49        |   193|
|84    |      WM           |Weight_Memory__parameterized49 |    64|
|85    |      \siginst.s1  |Sig_ROM_16                     |    18|
|86    |    n_21           |neuron__parameterized50        |   142|
|87    |      WM           |Weight_Memory__parameterized50 |    36|
|88    |    n_22           |neuron__parameterized51        |   165|
|89    |      WM           |Weight_Memory__parameterized51 |    36|
|90    |      \siginst.s1  |Sig_ROM_15                     |    18|
|91    |    n_23           |neuron__parameterized52        |   176|
|92    |      WM           |Weight_Memory__parameterized52 |    64|
|93    |    n_24           |neuron__parameterized53        |   171|
|94    |      WM           |Weight_Memory__parameterized53 |    36|
|95    |      \siginst.s1  |Sig_ROM_14                     |    18|
|96    |    n_25           |neuron__parameterized54        |   164|
|97    |      WM           |Weight_Memory__parameterized54 |    64|
|98    |    n_26           |neuron__parameterized55        |   181|
|99    |      WM           |Weight_Memory__parameterized55 |    64|
|100   |      \siginst.s1  |Sig_ROM_13                     |    18|
|101   |    n_27           |neuron__parameterized56        |   176|
|102   |      WM           |Weight_Memory__parameterized56 |    64|
|103   |    n_28           |neuron__parameterized57        |   151|
|104   |      WM           |Weight_Memory__parameterized57 |    36|
|105   |      \siginst.s1  |Sig_ROM_12                     |    10|
|106   |    n_29           |neuron__parameterized58        |   164|
|107   |      WM           |Weight_Memory__parameterized58 |    64|
|108   |    n_3            |neuron__parameterized32        |   164|
|109   |      WM           |Weight_Memory__parameterized32 |    64|
|110   |    n_4            |neuron__parameterized33        |   192|
|111   |      WM           |Weight_Memory__parameterized33 |    64|
|112   |      \siginst.s1  |Sig_ROM_11                     |    18|
|113   |    n_5            |neuron__parameterized34        |   142|
|114   |      WM           |Weight_Memory__parameterized34 |    36|
|115   |    n_6            |neuron__parameterized35        |   159|
|116   |      WM           |Weight_Memory__parameterized35 |    36|
|117   |      \siginst.s1  |Sig_ROM_10                     |    18|
|118   |    n_7            |neuron__parameterized36        |   142|
|119   |      WM           |Weight_Memory__parameterized36 |    36|
|120   |    n_8            |neuron__parameterized37        |   181|
|121   |      WM           |Weight_Memory__parameterized37 |    64|
|122   |      \siginst.s1  |Sig_ROM_9                      |    18|
|123   |    n_9            |neuron__parameterized38        |   164|
|124   |      WM           |Weight_Memory__parameterized38 |    64|
|125   |  l3               |Layer_3                        |  1905|
|126   |    n_0            |neuron__parameterized59        |   355|
|127   |      WM           |Weight_Memory__parameterized59 |    78|
|128   |      \siginst.s1  |Sig_ROM_8                      |    19|
|129   |    n_1            |neuron__parameterized60        |   170|
|130   |      WM           |Weight_Memory__parameterized60 |    64|
|131   |    n_2            |neuron__parameterized61        |   187|
|132   |      WM           |Weight_Memory__parameterized61 |    64|
|133   |      \siginst.s1  |Sig_ROM_7                      |    18|
|134   |    n_3            |neuron__parameterized62        |   142|
|135   |      WM           |Weight_Memory__parameterized62 |    36|
|136   |    n_4            |neuron__parameterized63        |   187|
|137   |      WM           |Weight_Memory__parameterized63 |    64|
|138   |      \siginst.s1  |Sig_ROM_6                      |    18|
|139   |    n_5            |neuron__parameterized64        |   164|
|140   |      WM           |Weight_Memory__parameterized64 |    64|
|141   |    n_6            |neuron__parameterized65        |   187|
|142   |      WM           |Weight_Memory__parameterized65 |    64|
|143   |      \siginst.s1  |Sig_ROM_5                      |    18|
|144   |    n_7            |neuron__parameterized66        |   170|
|145   |      WM           |Weight_Memory__parameterized66 |    64|
|146   |    n_8            |neuron__parameterized67        |   179|
|147   |      WM           |Weight_Memory__parameterized67 |    64|
|148   |      \siginst.s1  |Sig_ROM_4                      |    10|
|149   |    n_9            |neuron__parameterized68        |   164|
|150   |      WM           |Weight_Memory__parameterized68 |    64|
|151   |  l4               |Layer_4                        |  2186|
|152   |    n_0            |neuron__parameterized69        |   490|
|153   |      WM           |Weight_Memory__parameterized69 |    81|
|154   |      \siginst.s1  |Sig_ROM_3                      |    26|
|155   |    n_1            |neuron__parameterized70        |   183|
|156   |      WM           |Weight_Memory__parameterized70 |    55|
|157   |    n_2            |neuron__parameterized71        |   198|
|158   |      WM           |Weight_Memory__parameterized71 |    55|
|159   |      \siginst.s1  |Sig_ROM_2                      |    18|
|160   |    n_3            |neuron__parameterized72        |   183|
|161   |      WM           |Weight_Memory__parameterized72 |    55|
|162   |    n_4            |neuron__parameterized73        |   197|
|163   |      WM           |Weight_Memory__parameterized73 |    54|
|164   |      \siginst.s1  |Sig_ROM_1                      |    18|
|165   |    n_5            |neuron__parameterized74        |   182|
|166   |      WM           |Weight_Memory__parameterized74 |    55|
|167   |    n_6            |neuron__parameterized75        |   199|
|168   |      WM           |Weight_Memory__parameterized75 |    55|
|169   |      \siginst.s1  |Sig_ROM_0                      |    18|
|170   |    n_7            |neuron__parameterized76        |   181|
|171   |      WM           |Weight_Memory__parameterized76 |    54|
|172   |    n_8            |neuron__parameterized77        |   192|
|173   |      WM           |Weight_Memory__parameterized77 |    55|
|174   |      \siginst.s1  |Sig_ROM                        |    10|
|175   |    n_9            |neuron__parameterized78        |   181|
|176   |      WM           |Weight_Memory__parameterized78 |    55|
|177   |  mFind            |maxFinder                      |   254|
+------+-------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2458.488 ; gain = 1036.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6393 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2458.488 ; gain = 1036.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2458.488 ; gain = 1036.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2461.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2465.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c43d9d87
INFO: [Common 17-83] Releasing license: Synthesis
399 Infos, 272 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 2465.090 ; gain = 1047.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.runs/synth_1/zyNet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zyNet_utilization_synth.rpt -pb zyNet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 14:34:58 2024...
