Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 21 23:05:53 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.793        0.000                      0                  198        0.148        0.000                      0                  198        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_100m_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_100m_clk_wiz_0        5.793        0.000                      0                  198        0.148        0.000                      0                  198        4.500        0.000                       0                   106  
  clk_25m_clk_wiz_0                                                                                                                                                    38.408        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_wiz_0
  To Clock:  clk_100m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/da_data_reg[6]_lopt_replica_2/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.694ns (17.279%)  route 3.322ns (82.721%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 f  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 f  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 r  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          1.119     2.860    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.105     2.965 r  u_cop/da_data[6]_i_1/O
                         net (fo=3, routed)           0.583     3.548    u_cop/da_data[6]_i_1_n_0
    SLICE_X110Y76        FDPE                                         r  u_cop/da_data_reg[6]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.401     9.058    u_cop/CLK
    SLICE_X110Y76        FDPE                                         r  u_cop/da_data_reg[6]_lopt_replica_2/C
                         clock pessimism              0.413     9.471    
                         clock uncertainty           -0.088     9.383    
    SLICE_X110Y76        FDPE (Setup_fdpe_C_D)       -0.042     9.341    u_cop/da_data_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.609ns (39.767%)  route 2.437ns (60.233%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 9.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.298 r  u_cop/neg_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.298    u_cop/neg_delay_reg[8]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.396 r  u_cop/neg_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_cop/neg_delay_reg[12]_i_1_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.577 r  u_cop/neg_delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.577    u_cop/neg_delay_reg[16]_i_1_n_7
    SLICE_X106Y74        FDCE                                         r  u_cop/neg_delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.398     9.055    u_cop/CLK
    SLICE_X106Y74        FDCE                                         r  u_cop/neg_delay_reg[16]/C
                         clock pessimism              0.449     9.504    
                         clock uncertainty           -0.088     9.416    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)        0.059     9.475    u_cop/neg_delay_reg[16]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.595ns (39.558%)  route 2.437ns (60.442%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.298 r  u_cop/neg_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.298    u_cop/neg_delay_reg[8]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.563 r  u_cop/neg_delay_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.563    u_cop/neg_delay_reg[12]_i_1_n_6
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.399     9.056    u_cop/CLK
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[13]/C
                         clock pessimism              0.449     9.505    
                         clock uncertainty           -0.088     9.417    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)        0.059     9.476    u_cop/neg_delay_reg[13]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.590ns (39.483%)  route 2.437ns (60.517%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.298 r  u_cop/neg_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.298    u_cop/neg_delay_reg[8]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.558 r  u_cop/neg_delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.558    u_cop/neg_delay_reg[12]_i_1_n_4
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.399     9.056    u_cop/CLK
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[15]/C
                         clock pessimism              0.449     9.505    
                         clock uncertainty           -0.088     9.417    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)        0.059     9.476    u_cop/neg_delay_reg[15]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/da_data_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.694ns (17.892%)  route 3.185ns (82.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 f  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 f  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 r  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          1.119     2.860    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.105     2.965 r  u_cop/da_data[6]_i_1/O
                         net (fo=3, routed)           0.446     3.410    u_cop/da_data[6]_i_1_n_0
    SLICE_X110Y76        FDPE                                         r  u_cop/da_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.401     9.058    u_cop/CLK
    SLICE_X110Y76        FDPE                                         r  u_cop/da_data_reg[6]/C
                         clock pessimism              0.413     9.471    
                         clock uncertainty           -0.088     9.383    
    SLICE_X110Y76        FDPE (Setup_fdpe_C_D)       -0.047     9.336    u_cop/da_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.530ns (38.568%)  route 2.437ns (61.432%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.298 r  u_cop/neg_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.298    u_cop/neg_delay_reg[8]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.498 r  u_cop/neg_delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.498    u_cop/neg_delay_reg[12]_i_1_n_5
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.399     9.056    u_cop/CLK
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[14]/C
                         clock pessimism              0.449     9.505    
                         clock uncertainty           -0.088     9.417    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)        0.059     9.476    u_cop/neg_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.511ns (38.272%)  route 2.437ns (61.728%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.298 r  u_cop/neg_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.298    u_cop/neg_delay_reg[8]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.479 r  u_cop/neg_delay_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.479    u_cop/neg_delay_reg[12]_i_1_n_7
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.399     9.056    u_cop/CLK
    SLICE_X106Y73        FDCE                                         r  u_cop/neg_delay_reg[12]/C
                         clock pessimism              0.449     9.505    
                         clock uncertainty           -0.088     9.417    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)        0.059     9.476    u_cop/neg_delay_reg[12]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.497ns (38.052%)  route 2.437ns (61.948%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.465 r  u_cop/neg_delay_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.465    u_cop/neg_delay_reg[8]_i_1_n_6
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.401     9.058    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[9]/C
                         clock pessimism              0.473     9.531    
                         clock uncertainty           -0.088     9.443    
    SLICE_X106Y72        FDCE (Setup_fdce_C_D)        0.059     9.502    u_cop/neg_delay_reg[9]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 u_cop/neg_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.492ns (37.974%)  route 2.437ns (62.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.557    -0.469    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.379    -0.090 r  u_cop/neg_delay_reg[11]/Q
                         net (fo=2, routed)           1.069     0.980    u_cop/neg_delay_reg[11]
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.085 r  u_cop/add_pos_hig_level_time_flag_i_19/O
                         net (fo=1, routed)           0.551     1.636    u_cop/add_pos_hig_level_time_flag_i_19_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I1_O)        0.105     1.741 f  u_cop/add_pos_hig_level_time_flag_i_5/O
                         net (fo=17, routed)          0.816     2.557    u_cop/add_pos_hig_level_time_flag_i_5_n_0
    SLICE_X106Y70        LUT2 (Prop_lut2_I1_O)        0.105     2.662 r  u_cop/neg_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.662    u_cop/neg_delay[0]_i_4_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.102 r  u_cop/neg_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    u_cop/neg_delay_reg[0]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.200 r  u_cop/neg_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.200    u_cop/neg_delay_reg[4]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.460 r  u_cop/neg_delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.460    u_cop/neg_delay_reg[8]_i_1_n_4
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.401     9.058    u_cop/CLK
    SLICE_X106Y72        FDCE                                         r  u_cop/neg_delay_reg[11]/C
                         clock pessimism              0.473     9.531    
                         clock uncertainty           -0.088     9.443    
    SLICE_X106Y72        FDCE (Setup_fdce_C_D)        0.059     9.502    u_cop/neg_delay_reg[11]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 u_cop/pos_med_level_time_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/da_data_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.694ns (18.476%)  route 3.062ns (81.524%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 9.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.555    -0.471    u_cop/CLK
    SLICE_X106Y76        FDCE                                         r  u_cop/pos_med_level_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.092 f  u_cop/pos_med_level_time_reg[5]/Q
                         net (fo=3, routed)           0.718     0.626    u_cop/pos_med_level_time_reg__0[5]
    SLICE_X106Y76        LUT6 (Prop_lut6_I4_O)        0.105     0.731 r  u_cop/add_pos_hig_level_time_flag_i_15/O
                         net (fo=2, routed)           0.679     1.410    u_cop/add_pos_hig_level_time_flag_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.105     1.515 r  u_cop/add_pos_low_level_time_flag_i_2/O
                         net (fo=11, routed)          1.181     2.696    u_cop/add_pos_low_level_time_flag_i_2_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I3_O)        0.105     2.801 r  u_cop/da_data[5]_i_1/O
                         net (fo=3, routed)           0.485     3.286    u_cop/da_data[5]_i_1_n_0
    SLICE_X110Y75        FDPE                                         r  u_cop/da_data_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.400     9.057    u_cop/CLK
    SLICE_X110Y75        FDPE                                         r  u_cop/da_data_reg[5]_lopt_replica/C
                         clock pessimism              0.413     9.470    
                         clock uncertainty           -0.088     9.382    
    SLICE_X110Y75        FDPE (Setup_fdpe_C_D)       -0.044     9.338    u_cop/da_data_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_cop/pos_hig_level_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_hig_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.871%)  route 0.096ns (34.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.625    -0.558    u_cop/CLK
    SLICE_X109Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  u_cop/pos_hig_level_time_reg[0]/Q
                         net (fo=8, routed)           0.096    -0.320    u_cop/pos_hig_level_time_reg__0[0]
    SLICE_X108Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  u_cop/pos_hig_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_cop/p_0_in__1[5]
    SLICE_X108Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.892    -0.800    u_cop/CLK
    SLICE_X108Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[5]/C
                         clock pessimism              0.255    -0.545    
    SLICE_X108Y77        FDCE (Hold_fdce_C_D)         0.121    -0.424    u_cop/pos_hig_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_cop/pos_low_level_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_low_level_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.722%)  route 0.125ns (40.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.622    -0.561    u_cop/CLK
    SLICE_X107Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  u_cop/pos_low_level_time_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.294    u_cop/pos_low_level_time_reg__0[3]
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  u_cop/pos_low_level_time[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_cop/p_0_in__2[4]
    SLICE_X108Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.889    -0.803    u_cop/CLK
    SLICE_X108Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[4]/C
                         clock pessimism              0.255    -0.548    
    SLICE_X108Y75        FDCE (Hold_fdce_C_D)         0.121    -0.427    u_cop/pos_low_level_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_cop/neg_flag_btn2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.622    -0.561    u_cop/CLK
    SLICE_X107Y74        FDPE                                         r  u_cop/neg_flag_btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDPE (Prop_fdpe_C_Q)         0.128    -0.433 f  u_cop/neg_flag_btn2_reg/Q
                         net (fo=1, routed)           0.052    -0.380    u_cop/neg_flag_btn2
    SLICE_X107Y74        LUT4 (Prop_lut4_I0_O)        0.099    -0.281 r  u_cop/neg_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.281    u_cop/neg_delay_flag_i_1_n_0
    SLICE_X107Y74        FDCE                                         r  u_cop/neg_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.889    -0.803    u_cop/CLK
    SLICE_X107Y74        FDCE                                         r  u_cop/neg_delay_flag_reg/C
                         clock pessimism              0.242    -0.561    
    SLICE_X107Y74        FDCE (Hold_fdce_C_D)         0.091    -0.470    u_cop/neg_delay_flag_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_cop/pos_flag_btn1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.625    -0.558    u_cop/CLK
    SLICE_X109Y78        FDPE                                         r  u_cop/pos_flag_btn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.430 r  u_cop/pos_flag_btn1_reg/Q
                         net (fo=2, routed)           0.065    -0.365    u_cop/pos_flag_btn1
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.099    -0.266 r  u_cop/pos_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.266    u_cop/pos_delay_flag_i_1_n_0
    SLICE_X109Y78        FDCE                                         r  u_cop/pos_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.893    -0.799    u_cop/CLK
    SLICE_X109Y78        FDCE                                         r  u_cop/pos_delay_flag_reg/C
                         clock pessimism              0.241    -0.558    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.091    -0.467    u_cop/pos_delay_flag_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_cop/neg_low_level_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_low_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.595    -0.588    u_cop/CLK
    SLICE_X104Y74        FDCE                                         r  u_cop/neg_low_level_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  u_cop/neg_low_level_time_reg[2]/Q
                         net (fo=6, routed)           0.079    -0.361    u_cop/neg_low_level_time_reg__0[2]
    SLICE_X104Y74        LUT6 (Prop_lut6_I1_O)        0.098    -0.263 r  u_cop/neg_low_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    u_cop/p_0_in__5[5]
    SLICE_X104Y74        FDCE                                         r  u_cop/neg_low_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.863    -0.829    u_cop/CLK
    SLICE_X104Y74        FDCE                                         r  u_cop/neg_low_level_time_reg[5]/C
                         clock pessimism              0.241    -0.588    
    SLICE_X104Y74        FDCE (Hold_fdce_C_D)         0.121    -0.467    u_cop/neg_low_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_cop/pos_low_level_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_low_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.337%)  route 0.094ns (27.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.622    -0.561    u_cop/CLK
    SLICE_X108Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.148    -0.413 r  u_cop/pos_low_level_time_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.319    u_cop/pos_low_level_time_reg__0[2]
    SLICE_X108Y75        LUT6 (Prop_lut6_I1_O)        0.098    -0.221 r  u_cop/pos_low_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_cop/p_0_in__2[5]
    SLICE_X108Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.889    -0.803    u_cop/CLK
    SLICE_X108Y75        FDCE                                         r  u_cop/pos_low_level_time_reg[5]/C
                         clock pessimism              0.242    -0.561    
    SLICE_X108Y75        FDCE (Hold_fdce_C_D)         0.121    -0.440    u_cop/pos_low_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_cop/pos_med_level_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_med_level_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.517%)  route 0.149ns (44.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.625    -0.558    u_cop/CLK
    SLICE_X106Y77        FDCE                                         r  u_cop/pos_med_level_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  u_cop/pos_med_level_time_reg[0]/Q
                         net (fo=8, routed)           0.149    -0.268    u_cop/pos_med_level_time_reg__0[0]
    SLICE_X106Y76        LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  u_cop/pos_med_level_time[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    u_cop/p_0_in__0[4]
    SLICE_X106Y76        FDCE                                         r  u_cop/pos_med_level_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.890    -0.802    u_cop/CLK
    SLICE_X106Y76        FDCE                                         r  u_cop/pos_med_level_time_reg[4]/C
                         clock pessimism              0.255    -0.547    
    SLICE_X106Y76        FDCE (Hold_fdce_C_D)         0.091    -0.456    u_cop/pos_med_level_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_cop/pos_hig_level_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_hig_level_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.673%)  route 0.181ns (49.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.625    -0.558    u_cop/CLK
    SLICE_X109Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  u_cop/pos_hig_level_time_reg[1]/Q
                         net (fo=7, routed)           0.181    -0.236    u_cop/pos_hig_level_time_reg__0[1]
    SLICE_X108Y77        LUT4 (Prop_lut4_I1_O)        0.045    -0.191 r  u_cop/pos_hig_level_time[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_cop/p_0_in__1[3]
    SLICE_X108Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.892    -0.800    u_cop/CLK
    SLICE_X108Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[3]/C
                         clock pessimism              0.255    -0.545    
    SLICE_X108Y77        FDCE (Hold_fdce_C_D)         0.120    -0.425    u_cop/pos_hig_level_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_cop/neg_flag_btn1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_flag_btn2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.686%)  route 0.166ns (50.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.622    -0.561    u_cop/CLK
    SLICE_X108Y74        FDPE                                         r  u_cop/neg_flag_btn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.397 r  u_cop/neg_flag_btn1_reg/Q
                         net (fo=2, routed)           0.166    -0.231    u_cop/neg_flag_btn1
    SLICE_X107Y74        FDPE                                         r  u_cop/neg_flag_btn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.889    -0.803    u_cop/CLK
    SLICE_X107Y74        FDPE                                         r  u_cop/neg_flag_btn2_reg/C
                         clock pessimism              0.255    -0.548    
    SLICE_X107Y74        FDPE (Hold_fdpe_C_D)         0.075    -0.473    u_cop/neg_flag_btn2_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_cop/pos_hig_level_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_hig_level_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.226ns (67.613%)  route 0.108ns (32.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.625    -0.558    u_cop/CLK
    SLICE_X109Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.128    -0.430 r  u_cop/pos_hig_level_time_reg[2]/Q
                         net (fo=7, routed)           0.108    -0.322    u_cop/pos_hig_level_time_reg__0[2]
    SLICE_X109Y77        LUT6 (Prop_lut6_I1_O)        0.098    -0.224 r  u_cop/pos_hig_level_time[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u_cop/p_0_in__1[4]
    SLICE_X109Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.892    -0.800    u_cop/CLK
    SLICE_X109Y77        FDCE                                         r  u_cop/pos_hig_level_time_reg[4]/C
                         clock pessimism              0.242    -0.558    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.092    -0.466    u_cop/pos_hig_level_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y76    u_cop/add_neg_hig_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y76    u_cop/add_neg_low_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y76    u_cop/add_neg_med_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y76    u_cop/add_pos_hig_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y76    u_cop/add_pos_low_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y76    u_cop/add_pos_med_level_time_flag_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y75    u_cop/da_data_reg[5]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y75    u_cop/da_data_reg[5]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y76    u_cop/add_neg_hig_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y76    u_cop/add_neg_low_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y76    u_cop/add_neg_med_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y76    u_cop/add_pos_hig_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y76    u_cop/add_pos_low_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y76    u_cop/add_pos_med_level_time_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y74    u_cop/neg_delay_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y72    u_cop/neg_delay_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y72    u_cop/neg_delay_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y73    u_cop/neg_delay_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y75    u_cop/da_data_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y75    u_cop/da_data_reg[5]_lopt_replica_2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y76    u_cop/da_data_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y76    u_cop/da_data_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y76    u_cop/da_data_reg[6]_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y75    u_cop/da_data_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y72    u_cop/neg_delay_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y72    u_cop/neg_delay_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y71    u_cop/neg_delay_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y71    u_cop/neg_delay_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_wiz_0
  To Clock:  clk_25m_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_ip_clk_wiz/u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



