#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b81260 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bed140_0 .net "A_O", 31 0, L_0000000000bf1960;  1 drivers
v0000000000bee220_0 .var "Address", 31 0;
v0000000000bec6a0_0 .net "C_U_out", 8 0, L_0000000000bf0a60;  1 drivers
v0000000000bee2c0_0 .net "Carry", 0 0, v0000000000becc40_0;  1 drivers
v0000000000becba0_0 .net "DO", 31 0, v0000000000be3d70_0;  1 drivers
v0000000000bee0e0_0 .net "DO_CU", 31 0, v0000000000b83170_0;  1 drivers
v0000000000bed960_0 .net "Data_RAM_Out", 31 0, v0000000000bd8270_0;  1 drivers
v0000000000bed280_0 .net "EX_ALU_OP", 3 0, v0000000000b3c160_0;  1 drivers
v0000000000becce0_0 .net "EX_Bit11_0", 31 0, v0000000000b3d2e0_0;  1 drivers
v0000000000bee360_0 .net "EX_Bit15_12", 3 0, v0000000000b3c8e0_0;  1 drivers
v0000000000bed3c0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b3ea40;  1 drivers
v0000000000bec880_0 .net "EX_RF_Enable", 0 0, v0000000000b3ca20_0;  1 drivers
v0000000000bee040_0 .net "EX_Shift_imm", 0 0, v0000000000b3c3e0_0;  1 drivers
v0000000000bedf00_0 .net "EX_addresing_modes", 7 0, v0000000000b3b440_0;  1 drivers
v0000000000bed460_0 .net "EX_load_instr", 0 0, v0000000000b3cac0_0;  1 drivers
v0000000000bee7c0_0 .net "EX_mem_read_write", 0 0, v0000000000b3bb20_0;  1 drivers
v0000000000bec420_0 .net "EX_mem_size", 0 0, v0000000000b3bf80_0;  1 drivers
v0000000000bedfa0_0 .net "ID_B_instr", 0 0, L_0000000000b3db60;  1 drivers
v0000000000bec2e0_0 .net "ID_Bit11_0", 31 0, v0000000000b83e90_0;  1 drivers
v0000000000bec740_0 .net "ID_Bit15_12", 3 0, v0000000000b82590_0;  1 drivers
v0000000000bee400_0 .net "ID_Bit19_16", 3 0, v0000000000b84390_0;  1 drivers
v0000000000bee540_0 .net "ID_Bit23_0", 23 0, v0000000000b83490_0;  1 drivers
v0000000000bec1a0_0 .net "ID_Bit31_28", 3 0, v0000000000b82950_0;  1 drivers
v0000000000bee5e0_0 .net "ID_Bit3_0", 3 0, v0000000000b82b30_0;  1 drivers
v0000000000bec920_0 .net "ID_CU", 8 0, L_0000000000bf0420;  1 drivers
o0000000000b8aab8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bee680_0 .net "ID_addresing_modes", 7 0, o0000000000b8aab8;  0 drivers
o0000000000b8aff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000becd80_0 .net "IF_ID_Load", 0 0, o0000000000b8aff8;  0 drivers
v0000000000bed6e0_0 .net "IF_ID_load", 0 0, v0000000000bd8130_0;  1 drivers
v0000000000bee860_0 .net "MEM_A_O", 31 0, v0000000000b47940_0;  1 drivers
v0000000000bed820_0 .net "MEM_Bit15_12", 3 0, v0000000000b47a80_0;  1 drivers
v0000000000bec7e0_0 .net "MEM_MUX3", 31 0, v0000000000b47c60_0;  1 drivers
v0000000000bec240_0 .net "MEM_RF_Enable", 0 0, v0000000000b47e40_0;  1 drivers
v0000000000bec4c0_0 .net "MEM_load_instr", 0 0, v0000000000b3c520_0;  1 drivers
v0000000000bed640_0 .net "MEM_mem_read_write", 0 0, v0000000000b3b9e0_0;  1 drivers
v0000000000bedbe0_0 .net "MEM_mem_size", 0 0, v0000000000b3c5c0_0;  1 drivers
v0000000000becec0_0 .net "MUX1_signal", 1 0, v0000000000bd9990_0;  1 drivers
v0000000000bede60_0 .net "MUX2_signal", 1 0, v0000000000bd84f0_0;  1 drivers
v0000000000bed500_0 .net "MUX3_signal", 1 0, v0000000000bd8090_0;  1 drivers
v0000000000bedc80_0 .net "MUXControlUnit_signal", 0 0, v0000000000bd9210_0;  1 drivers
v0000000000bed5a0_0 .net "M_O", 31 0, L_0000000000b3e180;  1 drivers
v0000000000bed780_0 .net "Next_PC", 31 0, v0000000000b841b0_0;  1 drivers
v0000000000bed8c0_0 .net "PA", 31 0, v0000000000be9130_0;  1 drivers
v0000000000beda00_0 .net "PB", 31 0, v0000000000be9770_0;  1 drivers
v0000000000bedb40_0 .net "PC4", 31 0, L_0000000000bf0600;  1 drivers
v0000000000bef940_0 .net "PCIN", 31 0, L_0000000000b3da80;  1 drivers
v0000000000beeea0_0 .net "PCO", 31 0, L_0000000000b3e0a0;  1 drivers
v0000000000befee0_0 .net "PC_RF_ld", 0 0, v0000000000bd9710_0;  1 drivers
v0000000000beeae0_0 .net "PD", 31 0, v0000000000bebd90_0;  1 drivers
v0000000000bef120_0 .net "PW", 31 0, L_0000000000b3e6c0;  1 drivers
v0000000000bef9e0_0 .var "Reset", 0 0;
L_0000000000bf20c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000befbc0_0 .net "S", 0 0, L_0000000000bf20c8;  1 drivers
v0000000000bef8a0_0 .net "SEx4_out", 31 0, L_0000000000b3dcb0;  1 drivers
v0000000000bef300_0 .net "SSE_out", 31 0, v0000000000bee720_0;  1 drivers
v0000000000befc60_0 .net "TA", 31 0, L_0000000000bf0c40;  1 drivers
v0000000000beff80_0 .net "WB_A_O", 31 0, v0000000000b826d0_0;  1 drivers
v0000000000befb20_0 .net "WB_Bit15_12", 3 0, v0000000000b82810_0;  1 drivers
v0000000000beea40_0 .net "WB_Data_RAM_Out", 31 0, v0000000000b838f0_0;  1 drivers
v0000000000bef1c0_0 .net "WB_RF_Enable", 0 0, v0000000000b828b0_0;  1 drivers
v0000000000beecc0_0 .net "WB_load_instr", 0 0, v0000000000b83530_0;  1 drivers
v0000000000bee900_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000befd00_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000bee9a0_0 .net "asserted", 0 0, L_0000000000b3e110;  1 drivers
v0000000000beef40_0 .net "cc_alu_1", 3 0, L_0000000000bef800;  1 drivers
v0000000000befda0_0 .net "cc_alu_2", 3 0, L_0000000000bf1d20;  1 drivers
v0000000000bef3a0_0 .net "cc_main_alu_out", 3 0, L_0000000000bf0ce0;  1 drivers
v0000000000befe40_0 .net "cc_out", 3 0, v0000000000b83210_0;  1 drivers
v0000000000beefe0_0 .net "choose_ta_r_nop", 0 0, v0000000000b49420_0;  1 drivers
v0000000000beed60_0 .var "clk", 0 0;
v0000000000beeb80_0 .var/i "code", 31 0;
v0000000000bef080_0 .var "data", 31 0;
v0000000000beec20_0 .var/i "file", 31 0;
v0000000000beee00_0 .net "mux_out_1", 31 0, L_0000000000b3dd20;  1 drivers
v0000000000bef260_0 .net "mux_out_1_A", 31 0, v00000000008f92f0_0;  1 drivers
v0000000000bef440_0 .net "mux_out_2", 31 0, L_0000000000b3e570;  1 drivers
v0000000000befa80_0 .net "mux_out_2_B", 31 0, v00000000008f8530_0;  1 drivers
v0000000000bef4e0_0 .net "mux_out_3", 31 0, L_0000000000b3dd90;  1 drivers
v0000000000bef580_0 .net "mux_out_3_C", 31 0, v0000000000b829f0_0;  1 drivers
L_0000000000bf0e20 .part L_0000000000bf0420, 6, 1;
S_00000000008aed00 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 223 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b3e110 .functor BUFZ 1, v0000000000b48480_0, C4<0>, C4<0>, C4<0>;
v0000000000b492e0_0 .net "asserted", 0 0, L_0000000000b3e110;  alias, 1 drivers
v0000000000b48480_0 .var "assrt", 0 0;
v0000000000b48160_0 .var/i "c", 31 0;
v0000000000b47800_0 .net "cc_in", 3 0, v0000000000b83210_0;  alias, 1 drivers
v0000000000b488e0_0 .net "clk", 0 0, v0000000000beed60_0;  1 drivers
v0000000000b48a20_0 .net "instr_condition", 3 0, v0000000000b82950_0;  alias, 1 drivers
v0000000000b494c0_0 .var/i "n", 31 0;
v0000000000b48b60_0 .var/i "v", 31 0;
v0000000000b48de0_0 .var/i "z", 31 0;
E_0000000000b34620/0 .event edge, v0000000000b47800_0, v0000000000b48a20_0, v0000000000b48de0_0, v0000000000b48160_0;
E_0000000000b34620/1 .event edge, v0000000000b494c0_0, v0000000000b48b60_0;
E_0000000000b34620 .event/or E_0000000000b34620/0, E_0000000000b34620/1;
S_00000000008aee90 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 380 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b48200_0 .net "asserted", 0 0, L_0000000000b3e110;  alias, 1 drivers
v0000000000b47d00_0 .net "b_instr", 0 0, L_0000000000b3db60;  alias, 1 drivers
v0000000000b49420_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b35e60 .event edge, v0000000000b492e0_0, v0000000000b47d00_0;
S_00000000008af020 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 503 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
    .port_info 16 /INPUT 1 "Reset";
v0000000000b48fc0_0 .net "A_O", 31 0, L_0000000000bf1960;  alias, 1 drivers
v0000000000b491a0_0 .net "EX_Bit15_12", 3 0, v0000000000b3c8e0_0;  alias, 1 drivers
v0000000000b47760_0 .net "EX_RF_instr", 0 0, v0000000000b3ca20_0;  alias, 1 drivers
v0000000000b47da0_0 .net "EX_load_instr", 0 0, v0000000000b3cac0_0;  alias, 1 drivers
v0000000000b49560_0 .net "EX_mem_read_write", 0 0, v0000000000b3bb20_0;  alias, 1 drivers
v0000000000b478a0_0 .net "EX_mem_size", 0 0, v0000000000b3bf80_0;  alias, 1 drivers
v0000000000b47940_0 .var "MEM_A_O", 31 0;
v0000000000b47a80_0 .var "MEM_Bit15_12", 3 0;
v0000000000b47c60_0 .var "MEM_MUX3", 31 0;
v0000000000b47e40_0 .var "MEM_RF_Enable", 0 0;
v0000000000b3c520_0 .var "MEM_load_instr", 0 0;
v0000000000b3b9e0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b3c5c0_0 .var "MEM_mem_size", 0 0;
v0000000000b3c480_0 .net "Reset", 0 0, v0000000000bef9e0_0;  1 drivers
v0000000000b3d240_0 .net "cc_main_alu_out", 3 0, L_0000000000bf0ce0;  alias, 1 drivers
v0000000000b3bda0_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000b3ba80_0 .net "mux_out_3_C", 31 0, v0000000000b829f0_0;  alias, 1 drivers
E_0000000000b353e0 .event posedge, v0000000000b3c480_0, v0000000000b488e0_0;
S_00000000008b04f0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 440 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 9 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "Reset";
v0000000000b3c160_0 .var "EX_ALU_OP", 3 0;
v0000000000b3d2e0_0 .var "EX_Bit11_0", 31 0;
v0000000000b3c8e0_0 .var "EX_Bit15_12", 3 0;
v0000000000b3ca20_0 .var "EX_RF_instr", 0 0;
v0000000000b3c3e0_0 .var "EX_Shift_imm", 0 0;
v0000000000b3b440_0 .var "EX_addresing_modes", 7 0;
v0000000000b3cac0_0 .var "EX_load_instr", 0 0;
v0000000000b3bb20_0 .var "EX_mem_read_write", 0 0;
v0000000000b3bf80_0 .var "EX_mem_size", 0 0;
v0000000000b3b620_0 .net "ID_Bit11_0", 31 0, v0000000000b83e90_0;  alias, 1 drivers
v0000000000b3c340_0 .net "ID_Bit15_12", 3 0, v0000000000b82590_0;  alias, 1 drivers
v0000000000b3c660_0 .net "ID_CU", 8 0, L_0000000000bf0420;  alias, 1 drivers
v0000000000b3cc00_0 .net "ID_addresing_modes", 7 0, o0000000000b8aab8;  alias, 0 drivers
v0000000000b3c700_0 .net "Reset", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
v0000000000b3cca0_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
v00000000008f9250_0 .net "mux_out_1", 31 0, L_0000000000b3dd20;  alias, 1 drivers
v00000000008f92f0_0 .var "mux_out_1_A", 31 0;
v00000000008f8490_0 .net "mux_out_2", 31 0, L_0000000000b3e570;  alias, 1 drivers
v00000000008f8530_0 .var "mux_out_2_B", 31 0;
v0000000000b82d10_0 .net "mux_out_3", 31 0, L_0000000000b3dd90;  alias, 1 drivers
v0000000000b829f0_0 .var "mux_out_3_C", 31 0;
S_00000000008b0680 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 124, 3 393 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000b83ad0_0 .net "DataOut", 31 0, v0000000000be3d70_0;  alias, 1 drivers
v0000000000b83350_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b8aff8;  alias, 0 drivers
v0000000000b83e90_0 .var "ID_Bit11_0", 31 0;
v0000000000b82590_0 .var "ID_Bit15_12", 3 0;
v0000000000b84390_0 .var "ID_Bit19_16", 3 0;
v0000000000b83490_0 .var "ID_Bit23_0", 23 0;
v0000000000b83170_0 .var "ID_Bit31_0", 31 0;
v0000000000b82950_0 .var "ID_Bit31_28", 3 0;
v0000000000b82b30_0 .var "ID_Bit3_0", 3 0;
v0000000000b841b0_0 .var "ID_Next_PC", 31 0;
v0000000000b833f0_0 .net "PC4", 31 0, L_0000000000bf0600;  alias, 1 drivers
v0000000000b82bd0_0 .net "Reset", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
v0000000000b84250_0 .net "asserted", 0 0, L_0000000000b3e110;  alias, 1 drivers
v0000000000b82a90_0 .net "choose_ta_r_nop", 0 0, v0000000000b49420_0;  alias, 1 drivers
v0000000000b83b70_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
S_00000000008a7210 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 538 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
    .port_info 11 /INPUT 1 "Reset";
v0000000000b82c70_0 .net "MEM_RF_Enable", 0 0, v0000000000b47e40_0;  alias, 1 drivers
v0000000000b83fd0_0 .net "MEM_load_instr", 0 0, v0000000000b3c520_0;  alias, 1 drivers
v0000000000b842f0_0 .net "Reset", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
v0000000000b828b0_0 .var "WB_RF_Enable", 0 0;
v0000000000b83530_0 .var "WB_load_instr", 0 0;
v0000000000b84430_0 .net "alu_out", 31 0, v0000000000b47940_0;  alias, 1 drivers
v0000000000b82db0_0 .net "bit15_12", 3 0, v0000000000b47a80_0;  alias, 1 drivers
v0000000000b82e50_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000b82ef0_0 .net "data_r_out", 31 0, v0000000000bd8270_0;  alias, 1 drivers
v0000000000b826d0_0 .var "wb_alu_out", 31 0;
v0000000000b82810_0 .var "wb_bit15_12", 3 0;
v0000000000b838f0_0 .var "wb_data_r_out", 31 0;
S_00000000008a7470 .scope module, "Status_register" "Status_register" 2 137, 3 181 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000b82f90_0 .net "S", 0 0, L_0000000000bf20c8;  alias, 1 drivers
v0000000000b83030_0 .net "cc_in", 3 0, L_0000000000bf0ce0;  alias, 1 drivers
v0000000000b83210_0 .var "cc_out", 3 0;
v0000000000b84070_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
E_0000000000b359a0 .event posedge, v0000000000b488e0_0;
S_0000000000927e70 .scope module, "alu_1" "alu" 2 114, 4 4 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b83f30_0 .net "A", 31 0, L_0000000000b3e0a0;  alias, 1 drivers
v0000000000b83990_0 .net "Alu_Out", 3 0, L_0000000000bef800;  alias, 1 drivers
L_0000000000bf2110 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000b830d0_0 .net "B", 31 0, L_0000000000bf2110;  1 drivers
L_0000000000bf21a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b83670_0 .net "Cin", 0 0, L_0000000000bf21a0;  1 drivers
L_0000000000bf2158 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000b832b0_0 .net "OPS", 3 0, L_0000000000bf2158;  1 drivers
v0000000000b835d0_0 .var "OPS_result", 32 0;
v0000000000b83710_0 .net "S", 31 0, L_0000000000bf0600;  alias, 1 drivers
v0000000000b837b0_0 .net *"_ivl_11", 0 0, L_0000000000bef760;  1 drivers
v0000000000b83cb0_0 .net *"_ivl_16", 0 0, L_0000000000bf1dc0;  1 drivers
v0000000000b83850_0 .net *"_ivl_3", 0 0, L_0000000000bef620;  1 drivers
v0000000000b82630_0 .net *"_ivl_7", 0 0, L_0000000000bef6c0;  1 drivers
v0000000000b83d50_0 .var/i "ol", 31 0;
v0000000000b84110_0 .var/i "tc", 31 0;
v0000000000b83a30_0 .var/i "tn", 31 0;
v0000000000b82770_0 .var/i "tv", 31 0;
v0000000000b83c10_0 .var/i "tz", 31 0;
E_0000000000b35620/0 .event edge, v0000000000b832b0_0, v0000000000b83f30_0, v0000000000b830d0_0, v0000000000b83670_0;
E_0000000000b35620/1 .event edge, v0000000000b835d0_0, v0000000000b83d50_0;
E_0000000000b35620 .event/or E_0000000000b35620/0, E_0000000000b35620/1;
L_0000000000bef620 .part v0000000000b83a30_0, 0, 1;
L_0000000000bef6c0 .part v0000000000b83c10_0, 0, 1;
L_0000000000bef760 .part v0000000000b84110_0, 0, 1;
L_0000000000bef800 .concat8 [ 1 1 1 1], L_0000000000bf1dc0, L_0000000000bef760, L_0000000000bef6c0, L_0000000000bef620;
L_0000000000bf1dc0 .part v0000000000b82770_0, 0, 1;
L_0000000000bf0600 .part v0000000000b835d0_0, 0, 32;
S_0000000000928000 .scope module, "alu_2" "alu" 2 145, 4 4 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b83df0_0 .net "A", 31 0, L_0000000000b3dcb0;  alias, 1 drivers
v0000000000bd7340_0 .net "Alu_Out", 3 0, L_0000000000bf1d20;  alias, 1 drivers
v0000000000bd70c0_0 .net "B", 31 0, v0000000000b841b0_0;  alias, 1 drivers
L_0000000000bf2278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bd7840_0 .net "Cin", 0 0, L_0000000000bf2278;  1 drivers
L_0000000000bf2230 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bd7520_0 .net "OPS", 3 0, L_0000000000bf2230;  1 drivers
v0000000000bd7a20_0 .var "OPS_result", 32 0;
v0000000000bd6120_0 .net "S", 31 0, L_0000000000bf0c40;  alias, 1 drivers
v0000000000bd6260_0 .net *"_ivl_11", 0 0, L_0000000000bf1640;  1 drivers
v0000000000bd6760_0 .net *"_ivl_16", 0 0, L_0000000000bf0880;  1 drivers
v0000000000bd7c00_0 .net *"_ivl_3", 0 0, L_0000000000bf1820;  1 drivers
v0000000000bd6300_0 .net *"_ivl_7", 0 0, L_0000000000bf1c80;  1 drivers
v0000000000bd6b20_0 .var/i "ol", 31 0;
v0000000000bd73e0_0 .var/i "tc", 31 0;
v0000000000bd7020_0 .var/i "tn", 31 0;
v0000000000bd7ca0_0 .var/i "tv", 31 0;
v0000000000bd6e40_0 .var/i "tz", 31 0;
E_0000000000b35360/0 .event edge, v0000000000bd7520_0, v0000000000b83df0_0, v0000000000b841b0_0, v0000000000bd7840_0;
E_0000000000b35360/1 .event edge, v0000000000bd7a20_0, v0000000000bd6b20_0;
E_0000000000b35360 .event/or E_0000000000b35360/0, E_0000000000b35360/1;
L_0000000000bf1820 .part v0000000000bd7020_0, 0, 1;
L_0000000000bf1c80 .part v0000000000bd6e40_0, 0, 1;
L_0000000000bf1640 .part v0000000000bd73e0_0, 0, 1;
L_0000000000bf1d20 .concat8 [ 1 1 1 1], L_0000000000bf0880, L_0000000000bf1640, L_0000000000bf1c80, L_0000000000bf1820;
L_0000000000bf0880 .part v0000000000bd7ca0_0, 0, 1;
L_0000000000bf0c40 .part v0000000000bd7a20_0, 0, 32;
S_0000000000928190 .scope module, "alu_main" "alu" 2 193, 4 4 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bd7480_0 .net "A", 31 0, v00000000008f92f0_0;  alias, 1 drivers
v0000000000bd6da0_0 .net "Alu_Out", 3 0, L_0000000000bf0ce0;  alias, 1 drivers
v0000000000bd6940_0 .net "B", 31 0, L_0000000000b3ea40;  alias, 1 drivers
v0000000000bd63a0_0 .net "Cin", 0 0, v0000000000becc40_0;  alias, 1 drivers
v0000000000bd7200_0 .net "OPS", 3 0, v0000000000b3c160_0;  alias, 1 drivers
v0000000000bd7d40_0 .var "OPS_result", 32 0;
v0000000000bd69e0_0 .net "S", 31 0, L_0000000000bf1960;  alias, 1 drivers
v0000000000bd6bc0_0 .net *"_ivl_11", 0 0, L_0000000000bf18c0;  1 drivers
v0000000000bd6a80_0 .net *"_ivl_16", 0 0, L_0000000000bf0d80;  1 drivers
v0000000000bd6800_0 .net *"_ivl_3", 0 0, L_0000000000bf0ba0;  1 drivers
v0000000000bd72a0_0 .net *"_ivl_7", 0 0, L_0000000000bf0740;  1 drivers
v0000000000bd61c0_0 .var/i "ol", 31 0;
v0000000000bd6440_0 .var/i "tc", 31 0;
v0000000000bd75c0_0 .var/i "tn", 31 0;
v0000000000bd6ee0_0 .var/i "tv", 31 0;
v0000000000bd6c60_0 .var/i "tz", 31 0;
E_0000000000b35fe0/0 .event edge, v0000000000b3c160_0, v00000000008f92f0_0, v0000000000bd6940_0, v0000000000bd63a0_0;
E_0000000000b35fe0/1 .event edge, v0000000000bd7d40_0, v0000000000bd61c0_0;
E_0000000000b35fe0 .event/or E_0000000000b35fe0/0, E_0000000000b35fe0/1;
L_0000000000bf0ba0 .part v0000000000bd75c0_0, 0, 1;
L_0000000000bf0740 .part v0000000000bd6c60_0, 0, 1;
L_0000000000bf18c0 .part v0000000000bd6440_0, 0, 1;
L_0000000000bf0ce0 .concat8 [ 1 1 1 1], L_0000000000bf0d80, L_0000000000bf18c0, L_0000000000bf0740, L_0000000000bf0ba0;
L_0000000000bf0d80 .part v0000000000bd6ee0_0, 0, 1;
L_0000000000bf1960 .part v0000000000bd7d40_0, 0, 32;
S_000000000089fda0 .scope module, "control_unit1" "control_unit" 2 132, 3 7 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 9 "C_U_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "asserted";
    .port_info 5 /INPUT 32 "A";
L_0000000000b3db60 .functor BUFZ 1, v0000000000bd7980_0, C4<0>, C4<0>, C4<0>;
v0000000000bd7160_0 .net "A", 31 0, v0000000000b83170_0;  alias, 1 drivers
v0000000000bd7660_0 .net "C_U_out", 8 0, L_0000000000bf0a60;  alias, 1 drivers
v0000000000bd64e0_0 .net "ID_B_instr", 0 0, L_0000000000b3db60;  alias, 1 drivers
v0000000000bd7ac0_0 .net "Reset", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
v0000000000bd7b60_0 .net *"_ivl_11", 0 0, v0000000000bd7e80_0;  1 drivers
v0000000000bd6580_0 .net *"_ivl_17", 3 0, v0000000000bd6620_0;  1 drivers
v0000000000bd7700_0 .net *"_ivl_21", 0 0, v0000000000bd7f20_0;  1 drivers
v0000000000bd68a0_0 .net *"_ivl_26", 0 0, v0000000000bd6080_0;  1 drivers
v0000000000bd78e0_0 .net *"_ivl_3", 0 0, v0000000000bd8950_0;  1 drivers
v0000000000bd77a0_0 .net *"_ivl_7", 0 0, v0000000000bd9df0_0;  1 drivers
v0000000000bd6620_0 .var "alu_op", 3 0;
v0000000000bd66c0_0 .net "asserted", 0 0, L_0000000000b3e110;  alias, 1 drivers
v0000000000bd6d00_0 .var "b_bl", 0 0;
v0000000000bd7980_0 .var "b_instr", 0 0;
v0000000000bd6f80_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000bd7de0_0 .var "instr", 2 0;
v0000000000bd7e80_0 .var "l_instr", 0 0;
v0000000000bd7f20_0 .var "m_rw", 0 0;
v0000000000bd6080_0 .var "m_size", 0 0;
v0000000000bd9850_0 .var "r_sr_off", 0 0;
v0000000000bd9df0_0 .var "rf_instr", 0 0;
v0000000000bd8950_0 .var "s_imm", 0 0;
v0000000000bd90d0_0 .var "u", 0 0;
LS_0000000000bf0a60_0_0 .concat8 [ 1 1 4 1], v0000000000bd9df0_0, v0000000000bd7e80_0, v0000000000bd6620_0, v0000000000bd8950_0;
LS_0000000000bf0a60_0_4 .concat8 [ 1 1 0 0], v0000000000bd7f20_0, v0000000000bd6080_0;
L_0000000000bf0a60 .concat8 [ 7 2 0 0], LS_0000000000bf0a60_0_0, LS_0000000000bf0a60_0_4;
S_000000000089ff30 .scope module, "data_ram" "data_ram256x8" 2 213, 3 598 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bd98f0_0 .net "Address", 31 0, v0000000000b47940_0;  alias, 1 drivers
v0000000000bd8c70_0 .net "DataIn", 31 0, v0000000000b47c60_0;  alias, 1 drivers
v0000000000bd8270_0 .var "DataOut", 31 0;
v0000000000bd8770 .array "Mem", 255 0, 7 0;
v0000000000bd9350_0 .net "ReadWrite", 0 0, v0000000000b3b9e0_0;  alias, 1 drivers
v0000000000bd89f0_0 .net "Size", 0 0, v0000000000b3c5c0_0;  alias, 1 drivers
E_0000000000b35460/0 .event edge, v0000000000b3c5c0_0, v0000000000b47c60_0, v0000000000b47940_0, v0000000000b3b9e0_0;
E_0000000000b35460/1 .event edge, v0000000000b82ef0_0;
E_0000000000b35460 .event/or E_0000000000b35460/0, E_0000000000b35460/1;
S_00000000008a00c0 .scope module, "h_u" "hazard_unit" 2 236, 3 776 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000bd8b30_0 .net "EX_Bit15_12", 3 0, v0000000000b3c8e0_0;  alias, 1 drivers
v0000000000bd83b0_0 .net "EX_RF_Enable", 0 0, v0000000000b3ca20_0;  alias, 1 drivers
v0000000000bd8310_0 .net "EX_load_instr", 0 0, v0000000000b3cac0_0;  alias, 1 drivers
v0000000000bd8590_0 .net "ID_Bit19_16", 3 0, v0000000000b84390_0;  alias, 1 drivers
v0000000000bd8450_0 .net "ID_Bit3_0", 3 0, v0000000000b82b30_0;  alias, 1 drivers
v0000000000bd9ad0_0 .net "ID_shift_imm", 0 0, L_0000000000bf0e20;  1 drivers
v0000000000bd8130_0 .var "IF_ID_load", 0 0;
v0000000000bd92b0_0 .net "MEM_Bit15_12", 3 0, v0000000000b47a80_0;  alias, 1 drivers
v0000000000bd8d10_0 .net "MEM_RF_Enable", 0 0, v0000000000b47e40_0;  alias, 1 drivers
v0000000000bd9990_0 .var "MUX1_signal", 1 0;
v0000000000bd84f0_0 .var "MUX2_signal", 1 0;
v0000000000bd8090_0 .var "MUX3_signal", 1 0;
v0000000000bd9210_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bd9710_0 .var "PC_RF_load", 0 0;
v0000000000bd81d0_0 .net "WB_Bit15_12", 3 0, v0000000000b82810_0;  alias, 1 drivers
v0000000000bd8630_0 .net "WB_RF_Enable", 0 0, v0000000000b828b0_0;  alias, 1 drivers
v0000000000bd86d0_0 .net "clk", 0 0, v0000000000beed60_0;  alias, 1 drivers
E_0000000000b35720/0 .event edge, v0000000000b47da0_0, v0000000000b84390_0, v0000000000b491a0_0, v0000000000b82b30_0;
E_0000000000b35720/1 .event edge, v0000000000bd9ad0_0, v0000000000b828b0_0, v0000000000b82810_0, v0000000000b47e40_0;
E_0000000000b35720/2 .event edge, v0000000000b47a80_0, v0000000000b47760_0;
E_0000000000b35720 .event/or E_0000000000b35720/0, E_0000000000b35720/1, E_0000000000b35720/2;
S_00000000008d4c00 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 135, 3 671 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 9 "MUX_Out";
v0000000000bd8db0_0 .net "C_U", 8 0, L_0000000000bf0a60;  alias, 1 drivers
v0000000000bd8e50_0 .net "HF_U", 0 0, v0000000000bd9210_0;  alias, 1 drivers
v0000000000bd9670_0 .net "MUX_Out", 8 0, L_0000000000bf0420;  alias, 1 drivers
L_0000000000bf21e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000bd93f0_0 .net *"_ivl_3", 1 0, L_0000000000bf21e8;  1 drivers
v0000000000bd8810_0 .var "salida", 6 0;
E_0000000000b35c20 .event edge, v0000000000bd9210_0, v0000000000bd7660_0;
L_0000000000bf0420 .concat [ 7 2 0 0], v0000000000bd8810_0, L_0000000000bf21e8;
S_00000000008d4d90 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 116, 3 694 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b3da80 .functor BUFZ 32, v0000000000bd8ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd9490_0 .net "A", 31 0, L_0000000000bf0600;  alias, 1 drivers
v0000000000bd88b0_0 .net "B", 31 0, L_0000000000bf0c40;  alias, 1 drivers
v0000000000bd97b0_0 .net "MUX_Out", 31 0, L_0000000000b3da80;  alias, 1 drivers
v0000000000bd8ef0_0 .var "salida", 31 0;
v0000000000bd8f90_0 .net "sig", 0 0, v0000000000b49420_0;  alias, 1 drivers
E_0000000000b35760 .event edge, v0000000000b49420_0, v0000000000b833f0_0, v0000000000bd6120_0;
S_00000000008d4f20 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 694 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b3ea40 .functor BUFZ 32, v0000000000bd9530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd9030_0 .net "A", 31 0, v00000000008f8530_0;  alias, 1 drivers
v0000000000bd9170_0 .net "B", 31 0, v0000000000bee720_0;  alias, 1 drivers
v0000000000bd8a90_0 .net "MUX_Out", 31 0, L_0000000000b3ea40;  alias, 1 drivers
v0000000000bd9530_0 .var "salida", 31 0;
v0000000000bd95d0_0 .net "sig", 0 0, v0000000000b3c3e0_0;  alias, 1 drivers
E_0000000000b354a0 .event edge, v0000000000b3c3e0_0, v00000000008f8530_0, v0000000000bd9170_0;
S_0000000000b84be0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 694 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b3e180 .functor BUFZ 32, v0000000000bd9b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd9a30_0 .net "A", 31 0, v0000000000b47940_0;  alias, 1 drivers
v0000000000bd8bd0_0 .net "B", 31 0, v0000000000bd8270_0;  alias, 1 drivers
v0000000000bd9f30_0 .net "MUX_Out", 31 0, L_0000000000b3e180;  alias, 1 drivers
v0000000000bd9b70_0 .var "salida", 31 0;
v0000000000bd9c10_0 .net "sig", 0 0, v0000000000b3c520_0;  alias, 1 drivers
E_0000000000b35520 .event edge, v0000000000b3c520_0, v0000000000b47940_0, v0000000000b82ef0_0;
S_0000000000b84a50 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 694 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b3e6c0 .functor BUFZ 32, v0000000000be3a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd9cb0_0 .net "A", 31 0, v0000000000b826d0_0;  alias, 1 drivers
v0000000000bd9d50_0 .net "B", 31 0, v0000000000b838f0_0;  alias, 1 drivers
v0000000000bd9e90_0 .net "MUX_Out", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be3a50_0 .var "salida", 31 0;
v0000000000be3e10_0 .net "sig", 0 0, v0000000000b83530_0;  alias, 1 drivers
E_0000000000b35820 .event edge, v0000000000b83530_0, v0000000000b826d0_0, v0000000000b838f0_0;
S_0000000000b84f00 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 161, 3 646 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b3dd20 .functor BUFZ 32, v0000000000be25b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be28d0_0 .net "A_O", 31 0, L_0000000000bf1960;  alias, 1 drivers
v0000000000be3910_0 .net "HF_U", 1 0, v0000000000bd9990_0;  alias, 1 drivers
v0000000000be2c90_0 .net "MUX_Out", 31 0, L_0000000000b3dd20;  alias, 1 drivers
v0000000000be2290_0 .net "M_O", 31 0, L_0000000000b3e180;  alias, 1 drivers
v0000000000be3190_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be3f50_0 .net "X", 31 0, v0000000000be9130_0;  alias, 1 drivers
v0000000000be25b0_0 .var "salida", 31 0;
E_0000000000b35c60/0 .event edge, v0000000000bd9990_0, v0000000000be3f50_0, v0000000000b48fc0_0, v0000000000bd9f30_0;
E_0000000000b35c60/1 .event edge, v0000000000bd9e90_0;
E_0000000000b35c60 .event/or E_0000000000b35c60/0, E_0000000000b35c60/1;
S_0000000000b848c0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 164, 3 646 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b3e570 .functor BUFZ 32, v0000000000be2790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be23d0_0 .net "A_O", 31 0, L_0000000000bf1960;  alias, 1 drivers
v0000000000be2330_0 .net "HF_U", 1 0, v0000000000bd84f0_0;  alias, 1 drivers
v0000000000be2bf0_0 .net "MUX_Out", 31 0, L_0000000000b3e570;  alias, 1 drivers
v0000000000be2470_0 .net "M_O", 31 0, L_0000000000b3e180;  alias, 1 drivers
v0000000000be2150_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be2a10_0 .net "X", 31 0, v0000000000be9770_0;  alias, 1 drivers
v0000000000be2790_0 .var "salida", 31 0;
E_0000000000b35860/0 .event edge, v0000000000bd84f0_0, v0000000000be2a10_0, v0000000000b48fc0_0, v0000000000bd9f30_0;
E_0000000000b35860/1 .event edge, v0000000000bd9e90_0;
E_0000000000b35860 .event/or E_0000000000b35860/0, E_0000000000b35860/1;
S_0000000000b85220 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 167, 3 646 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b3dd90 .functor BUFZ 32, v0000000000be21f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be2b50_0 .net "A_O", 31 0, L_0000000000bf1960;  alias, 1 drivers
v0000000000be39b0_0 .net "HF_U", 1 0, v0000000000bd8090_0;  alias, 1 drivers
v0000000000be3eb0_0 .net "MUX_Out", 31 0, L_0000000000b3dd90;  alias, 1 drivers
v0000000000be2650_0 .net "M_O", 31 0, L_0000000000b3e180;  alias, 1 drivers
v0000000000be2510_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be26f0_0 .net "X", 31 0, v0000000000bebd90_0;  alias, 1 drivers
v0000000000be21f0_0 .var "salida", 31 0;
E_0000000000b35920/0 .event edge, v0000000000bd8090_0, v0000000000be26f0_0, v0000000000b48fc0_0, v0000000000bd9f30_0;
E_0000000000b35920/1 .event edge, v0000000000bd9e90_0;
E_0000000000b35920 .event/or E_0000000000b35920/0, E_0000000000b35920/1;
S_0000000000b853b0 .scope module, "ram1" "inst_ram256x8" 2 79, 3 566 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000be20b0_0 .net "Address", 31 0, L_0000000000b3e0a0;  alias, 1 drivers
v0000000000be3d70_0 .var "DataOut", 31 0;
v0000000000be35f0 .array "Mem", 255 0, 7 0;
E_0000000000b35a60 .event edge, v0000000000b83f30_0, v0000000000b83ad0_0;
S_0000000000b84d70 .scope module, "register_file_1" "register_file" 2 157, 5 6 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000b3e0a0 .functor BUFZ 32, v0000000000be76b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000beb570_0 .net "C", 3 0, v0000000000b82810_0;  alias, 1 drivers
v0000000000bebb10_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000beb930_0 .net "E", 15 0, v0000000000bea710_0;  1 drivers
v0000000000bebc50_0 .net "HZPCld", 0 0, v0000000000bd9710_0;  alias, 1 drivers
v0000000000bebcf0_0 .net "MO", 31 0, v0000000000bea850_0;  1 drivers
v0000000000beaad0_0 .net "PA", 31 0, v0000000000be9130_0;  alias, 1 drivers
v0000000000beae90_0 .net "PB", 31 0, v0000000000be9770_0;  alias, 1 drivers
v0000000000beb7f0_0 .net "PCin", 31 0, L_0000000000b3da80;  alias, 1 drivers
v0000000000bebf70_0 .net "PCout", 31 0, L_0000000000b3e0a0;  alias, 1 drivers
v0000000000beb110_0 .net "PD", 31 0, v0000000000bebd90_0;  alias, 1 drivers
v0000000000beac10_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000beb9d0_0 .net "Q0", 31 0, v0000000000be3c30_0;  1 drivers
v0000000000bea990_0 .net "Q1", 31 0, v0000000000be2970_0;  1 drivers
v0000000000beafd0_0 .net "Q10", 31 0, v0000000000be3870_0;  1 drivers
v0000000000bead50_0 .net "Q11", 31 0, v0000000000be2f10_0;  1 drivers
v0000000000beadf0_0 .net "Q12", 31 0, v0000000000be3050_0;  1 drivers
v0000000000beaa30_0 .net "Q13", 31 0, v0000000000be6170_0;  1 drivers
v0000000000beba70_0 .net "Q14", 31 0, v0000000000be7110_0;  1 drivers
v0000000000beb4d0_0 .net "Q15", 31 0, v0000000000be76b0_0;  1 drivers
v0000000000bebe30_0 .net "Q2", 31 0, v0000000000be7750_0;  1 drivers
v0000000000beb070_0 .net "Q3", 31 0, v0000000000be62b0_0;  1 drivers
v0000000000beab70_0 .net "Q4", 31 0, v0000000000be6350_0;  1 drivers
v0000000000bebed0_0 .net "Q5", 31 0, v0000000000be74d0_0;  1 drivers
v0000000000beb1b0_0 .net "Q6", 31 0, v0000000000be7070_0;  1 drivers
v0000000000beb250_0 .net "Q7", 31 0, v0000000000be6990_0;  1 drivers
v0000000000beb390_0 .net "Q8", 31 0, v0000000000be6d50_0;  1 drivers
v0000000000bebbb0_0 .net "Q9", 31 0, v0000000000be8c30_0;  1 drivers
o0000000000b8f8b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000beb430_0 .net "R15MO", 1 0, o0000000000b8f8b8;  0 drivers
v0000000000beb610_0 .net "RFLd", 0 0, v0000000000b828b0_0;  alias, 1 drivers
v0000000000beb6b0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
v0000000000beb750_0 .net "SA", 3 0, v0000000000b84390_0;  alias, 1 drivers
v0000000000bed0a0_0 .net "SB", 3 0, v0000000000b82b30_0;  alias, 1 drivers
L_0000000000bf1280 .part v0000000000bea710_0, 15, 1;
L_0000000000bf1e60 .part v0000000000bea710_0, 0, 1;
L_0000000000bf09c0 .part v0000000000bea710_0, 1, 1;
L_0000000000bf1f00 .part v0000000000bea710_0, 2, 1;
L_0000000000bf04c0 .part v0000000000bea710_0, 3, 1;
L_0000000000bf07e0 .part v0000000000bea710_0, 4, 1;
L_0000000000bf1320 .part v0000000000bea710_0, 5, 1;
L_0000000000bf0b00 .part v0000000000bea710_0, 6, 1;
L_0000000000bf0ec0 .part v0000000000bea710_0, 7, 1;
L_0000000000bf06a0 .part v0000000000bea710_0, 8, 1;
L_0000000000bf0f60 .part v0000000000bea710_0, 9, 1;
L_0000000000bf16e0 .part v0000000000bea710_0, 10, 1;
L_0000000000bf13c0 .part v0000000000bea710_0, 11, 1;
L_0000000000bf15a0 .part v0000000000bea710_0, 12, 1;
L_0000000000bf0560 .part v0000000000bea710_0, 13, 1;
L_0000000000bf0920 .part v0000000000bea710_0, 14, 1;
S_0000000000b845a0 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be2ab0_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be32d0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be3c30_0 .var "Q", 31 0;
v0000000000be3cd0_0 .net "RFLd", 0 0, L_0000000000bf1e60;  1 drivers
v0000000000be30f0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000b85090 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3410_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be2830_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be2970_0 .var "Q", 31 0;
v0000000000be3af0_0 .net "RFLd", 0 0, L_0000000000bf09c0;  1 drivers
v0000000000be3b90_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000b84730 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be2d30_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be3690_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be3870_0 .var "Q", 31 0;
v0000000000be3230_0 .net "RFLd", 0 0, L_0000000000bf16e0;  1 drivers
v0000000000be2dd0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be4890 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be34b0_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be2e70_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be2f10_0 .var "Q", 31 0;
v0000000000be3730_0 .net "RFLd", 0 0, L_0000000000bf13c0;  1 drivers
v0000000000be2fb0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5060 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3550_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be3370_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be3050_0 .var "Q", 31 0;
v0000000000be37d0_0 .net "RFLd", 0 0, L_0000000000bf15a0;  1 drivers
v0000000000be7f70_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5830 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6850_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be63f0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be6170_0 .var "Q", 31 0;
v0000000000be6490_0 .net "RFLd", 0 0, L_0000000000bf0560;  1 drivers
v0000000000be7e30_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be4bb0 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6e90_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be6530_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be7110_0 .var "Q", 31 0;
v0000000000be7610_0 .net "RFLd", 0 0, L_0000000000bf0920;  1 drivers
v0000000000be7a70_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5e70 .scope module, "R15" "PCregister" 5 52, 5 175 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6670_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be7430_0 .net "HZPCld", 0 0, v0000000000bd9710_0;  alias, 1 drivers
v0000000000be7890_0 .net "MOin", 31 0, v0000000000bea850_0;  alias, 1 drivers
v0000000000be76b0_0 .var "Q", 31 0;
v0000000000be7ed0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be4a20 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6210_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be7c50_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be7750_0 .var "Q", 31 0;
v0000000000be79d0_0 .net "RFLd", 0 0, L_0000000000bf1f00;  1 drivers
v0000000000be71b0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5510 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be7b10_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be7bb0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be62b0_0 .var "Q", 31 0;
v0000000000be67b0_0 .net "RFLd", 0 0, L_0000000000bf04c0;  1 drivers
v0000000000be60d0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be4d40 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be77f0_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be72f0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be6350_0 .var "Q", 31 0;
v0000000000be7cf0_0 .net "RFLd", 0 0, L_0000000000bf07e0;  1 drivers
v0000000000be6ad0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be4ed0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be7d90_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be65d0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be74d0_0 .var "Q", 31 0;
v0000000000be6fd0_0 .net "RFLd", 0 0, L_0000000000bf1320;  1 drivers
v0000000000be7930_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5b50 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be7570_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be7250_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be7070_0 .var "Q", 31 0;
v0000000000be6df0_0 .net "RFLd", 0 0, L_0000000000bf0b00;  1 drivers
v0000000000be7390_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be51f0 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6710_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be68f0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be6990_0 .var "Q", 31 0;
v0000000000be6a30_0 .net "RFLd", 0 0, L_0000000000bf0ec0;  1 drivers
v0000000000be6b70_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be5380 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be6c10_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be6cb0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be6d50_0 .var "Q", 31 0;
v0000000000be6f30_0 .net "RFLd", 0 0, L_0000000000bf06a0;  1 drivers
v0000000000be9270_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be59c0 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be9950_0 .net "CLK", 0 0, v0000000000beed60_0;  alias, 1 drivers
v0000000000be8ff0_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000be8c30_0 .var "Q", 31 0;
v0000000000bea0d0_0 .net "RFLd", 0 0, L_0000000000bf0f60;  1 drivers
v0000000000be91d0_0 .net "RST", 0 0, v0000000000bef9e0_0;  alias, 1 drivers
S_0000000000be56a0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000be8cd0_0 .net "C", 3 0, v0000000000b82810_0;  alias, 1 drivers
v0000000000bea710_0 .var "E", 15 0;
v0000000000bea210_0 .net "Ld", 0 0, v0000000000b828b0_0;  alias, 1 drivers
E_0000000000b35960 .event edge, v0000000000b828b0_0, v0000000000b82810_0;
S_0000000000be5ce0 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be9090_0 .net "I0", 31 0, v0000000000be3c30_0;  alias, 1 drivers
v0000000000be8370_0 .net "I1", 31 0, v0000000000be2970_0;  alias, 1 drivers
v0000000000be89b0_0 .net "I10", 31 0, v0000000000be3870_0;  alias, 1 drivers
v0000000000be9810_0 .net "I11", 31 0, v0000000000be2f10_0;  alias, 1 drivers
v0000000000be8730_0 .net "I12", 31 0, v0000000000be3050_0;  alias, 1 drivers
v0000000000be9630_0 .net "I13", 31 0, v0000000000be6170_0;  alias, 1 drivers
v0000000000be85f0_0 .net "I14", 31 0, v0000000000be7110_0;  alias, 1 drivers
v0000000000be8eb0_0 .net "I15", 31 0, v0000000000be76b0_0;  alias, 1 drivers
v0000000000be8f50_0 .net "I2", 31 0, v0000000000be7750_0;  alias, 1 drivers
v0000000000be8550_0 .net "I3", 31 0, v0000000000be62b0_0;  alias, 1 drivers
v0000000000be87d0_0 .net "I4", 31 0, v0000000000be6350_0;  alias, 1 drivers
v0000000000be9b30_0 .net "I5", 31 0, v0000000000be74d0_0;  alias, 1 drivers
v0000000000be8870_0 .net "I6", 31 0, v0000000000be7070_0;  alias, 1 drivers
v0000000000be9bd0_0 .net "I7", 31 0, v0000000000be6990_0;  alias, 1 drivers
v0000000000bea490_0 .net "I8", 31 0, v0000000000be6d50_0;  alias, 1 drivers
v0000000000be8690_0 .net "I9", 31 0, v0000000000be8c30_0;  alias, 1 drivers
v0000000000be9130_0 .var "P", 31 0;
v0000000000be9c70_0 .net "S", 3 0, v0000000000b84390_0;  alias, 1 drivers
E_0000000000b35aa0/0 .event edge, v0000000000be76b0_0, v0000000000be7110_0, v0000000000be6170_0, v0000000000be3050_0;
E_0000000000b35aa0/1 .event edge, v0000000000be2f10_0, v0000000000be3870_0, v0000000000be8c30_0, v0000000000be6d50_0;
E_0000000000b35aa0/2 .event edge, v0000000000be6990_0, v0000000000be7070_0, v0000000000be74d0_0, v0000000000be6350_0;
E_0000000000b35aa0/3 .event edge, v0000000000be62b0_0, v0000000000be7750_0, v0000000000be2970_0, v0000000000be3c30_0;
E_0000000000b35aa0/4 .event edge, v0000000000b84390_0;
E_0000000000b35aa0 .event/or E_0000000000b35aa0/0, E_0000000000b35aa0/1, E_0000000000b35aa0/2, E_0000000000b35aa0/3, E_0000000000b35aa0/4;
S_0000000000be40c0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be8d70_0 .net "I0", 31 0, v0000000000be3c30_0;  alias, 1 drivers
v0000000000be8af0_0 .net "I1", 31 0, v0000000000be2970_0;  alias, 1 drivers
v0000000000be9db0_0 .net "I10", 31 0, v0000000000be3870_0;  alias, 1 drivers
v0000000000be8e10_0 .net "I11", 31 0, v0000000000be2f10_0;  alias, 1 drivers
v0000000000be8b90_0 .net "I12", 31 0, v0000000000be3050_0;  alias, 1 drivers
v0000000000be9310_0 .net "I13", 31 0, v0000000000be6170_0;  alias, 1 drivers
v0000000000be93b0_0 .net "I14", 31 0, v0000000000be7110_0;  alias, 1 drivers
v0000000000be9450_0 .net "I15", 31 0, v0000000000be76b0_0;  alias, 1 drivers
v0000000000be94f0_0 .net "I2", 31 0, v0000000000be7750_0;  alias, 1 drivers
v0000000000be9590_0 .net "I3", 31 0, v0000000000be62b0_0;  alias, 1 drivers
v0000000000be9d10_0 .net "I4", 31 0, v0000000000be6350_0;  alias, 1 drivers
v0000000000be9e50_0 .net "I5", 31 0, v0000000000be74d0_0;  alias, 1 drivers
v0000000000be96d0_0 .net "I6", 31 0, v0000000000be7070_0;  alias, 1 drivers
v0000000000be9ef0_0 .net "I7", 31 0, v0000000000be6990_0;  alias, 1 drivers
v0000000000be9f90_0 .net "I8", 31 0, v0000000000be6d50_0;  alias, 1 drivers
v0000000000bea030_0 .net "I9", 31 0, v0000000000be8c30_0;  alias, 1 drivers
v0000000000be9770_0 .var "P", 31 0;
v0000000000be98b0_0 .net "S", 3 0, v0000000000b82b30_0;  alias, 1 drivers
E_0000000000b35ae0/0 .event edge, v0000000000be76b0_0, v0000000000be7110_0, v0000000000be6170_0, v0000000000be3050_0;
E_0000000000b35ae0/1 .event edge, v0000000000be2f10_0, v0000000000be3870_0, v0000000000be8c30_0, v0000000000be6d50_0;
E_0000000000b35ae0/2 .event edge, v0000000000be6990_0, v0000000000be7070_0, v0000000000be74d0_0, v0000000000be6350_0;
E_0000000000b35ae0/3 .event edge, v0000000000be62b0_0, v0000000000be7750_0, v0000000000be2970_0, v0000000000be3c30_0;
E_0000000000b35ae0/4 .event edge, v0000000000b82b30_0;
E_0000000000b35ae0 .event/or E_0000000000b35ae0/0, E_0000000000b35ae0/1, E_0000000000b35ae0/2, E_0000000000b35ae0/3, E_0000000000b35ae0/4;
S_0000000000be4700 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be9a90_0 .net "I0", 31 0, v0000000000be3c30_0;  alias, 1 drivers
v0000000000be8410_0 .net "I1", 31 0, v0000000000be2970_0;  alias, 1 drivers
v0000000000be8a50_0 .net "I10", 31 0, v0000000000be3870_0;  alias, 1 drivers
v0000000000bea170_0 .net "I11", 31 0, v0000000000be2f10_0;  alias, 1 drivers
v0000000000bea7b0_0 .net "I12", 31 0, v0000000000be3050_0;  alias, 1 drivers
v0000000000bea2b0_0 .net "I13", 31 0, v0000000000be6170_0;  alias, 1 drivers
v0000000000bea350_0 .net "I14", 31 0, v0000000000be7110_0;  alias, 1 drivers
v0000000000bea3f0_0 .net "I15", 31 0, v0000000000be76b0_0;  alias, 1 drivers
v0000000000bea530_0 .net "I2", 31 0, v0000000000be7750_0;  alias, 1 drivers
v0000000000be80f0_0 .net "I3", 31 0, v0000000000be62b0_0;  alias, 1 drivers
v0000000000bea5d0_0 .net "I4", 31 0, v0000000000be6350_0;  alias, 1 drivers
v0000000000bea670_0 .net "I5", 31 0, v0000000000be74d0_0;  alias, 1 drivers
v0000000000be8190_0 .net "I6", 31 0, v0000000000be7070_0;  alias, 1 drivers
v0000000000be8230_0 .net "I7", 31 0, v0000000000be6990_0;  alias, 1 drivers
v0000000000be82d0_0 .net "I8", 31 0, v0000000000be6d50_0;  alias, 1 drivers
v0000000000be84b0_0 .net "I9", 31 0, v0000000000be8c30_0;  alias, 1 drivers
v0000000000bebd90_0 .var "P", 31 0;
v0000000000beaf30_0 .net "S", 3 0, v0000000000b82810_0;  alias, 1 drivers
E_0000000000b35d60/0 .event edge, v0000000000be76b0_0, v0000000000be7110_0, v0000000000be6170_0, v0000000000be3050_0;
E_0000000000b35d60/1 .event edge, v0000000000be2f10_0, v0000000000be3870_0, v0000000000be8c30_0, v0000000000be6d50_0;
E_0000000000b35d60/2 .event edge, v0000000000be6990_0, v0000000000be7070_0, v0000000000be74d0_0, v0000000000be6350_0;
E_0000000000b35d60/3 .event edge, v0000000000be62b0_0, v0000000000be7750_0, v0000000000be2970_0, v0000000000be3c30_0;
E_0000000000b35d60/4 .event edge, v0000000000b82810_0;
E_0000000000b35d60 .event/or E_0000000000b35d60/0, E_0000000000b35d60/1, E_0000000000b35d60/2, E_0000000000b35d60/3, E_0000000000b35d60/4;
S_0000000000be43e0 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000b84d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bea850_0 .var "MO", 31 0;
v0000000000bea8f0_0 .net "PC", 31 0, L_0000000000b3da80;  alias, 1 drivers
v0000000000beb890_0 .net "PW", 31 0, L_0000000000b3e6c0;  alias, 1 drivers
v0000000000beb2f0_0 .net "PWLd", 0 0, L_0000000000bf1280;  1 drivers
E_0000000000b35b60 .event edge, v0000000000beb2f0_0, v0000000000bd97b0_0, v0000000000bd9e90_0;
S_0000000000be4250 .scope module, "se" "SExtender" 2 141, 3 714 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b3dcb0 .functor BUFZ 32, v0000000000bec560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000becf60_0 .var "fill", 7 0;
v0000000000bec100_0 .var/i "i", 31 0;
v0000000000bec600_0 .net "in", 23 0, v0000000000b83490_0;  alias, 1 drivers
v0000000000bed1e0_0 .net/s "out1", 31 0, L_0000000000b3dcb0;  alias, 1 drivers
v0000000000bed000_0 .var "relleno", 0 0;
v0000000000bec560_0 .var "result", 31 0;
v0000000000bee180_0 .var/s "temp_reg", 31 0;
v0000000000bee4a0_0 .var/s "twoscomp", 23 0;
E_0000000000b35ba0/0 .event edge, v0000000000b83490_0, v0000000000bee4a0_0, v0000000000bed000_0, v0000000000becf60_0;
E_0000000000b35ba0/1 .event edge, v0000000000bee180_0;
E_0000000000b35ba0 .event/or E_0000000000b35ba0/0, E_0000000000b35ba0/1;
S_0000000000be4570 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 6 1 0, S_0000000000b81260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bec9c0_0 .net "A", 31 0, v00000000008f8530_0;  alias, 1 drivers
v0000000000beddc0_0 .net "B", 31 0, v0000000000b3d2e0_0;  alias, 1 drivers
v0000000000becc40_0 .var "C", 0 0;
v0000000000beca60_0 .var "by_imm_shift", 1 0;
v0000000000bedd20_0 .var/i "i", 31 0;
v0000000000bece20_0 .var/i "num_of_rot", 31 0;
v0000000000becb00_0 .var "relleno", 0 0;
v0000000000bedaa0_0 .var "shift", 1 0;
v0000000000bee720_0 .var "shift_result", 31 0;
v0000000000bec380_0 .var "shifter_op", 2 0;
v0000000000bed320_0 .var "temp_reg", 31 0;
E_0000000000b35ca0/0 .event edge, v0000000000b3d2e0_0, v00000000008f8530_0, v0000000000bec380_0, v0000000000beca60_0;
E_0000000000b35ca0/1 .event edge, v0000000000bece20_0, v0000000000bed320_0, v0000000000becb00_0, v0000000000bedaa0_0;
E_0000000000b35ca0 .event/or E_0000000000b35ca0/0, E_0000000000b35ca0/1;
    .scope S_0000000000b853b0;
T_0 ;
    %wait E_0000000000b35a60;
    %load/vec4 v0000000000be20b0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000be20b0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be35f0, 4;
    %load/vec4 v0000000000be20b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be35f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be20b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be35f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be20b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be35f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be3d70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000be20b0_0;
    %load/vec4a v0000000000be35f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000be3d70_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000927e70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b83a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b83c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b84110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000927e70;
T_2 ;
    %wait E_0000000000b35620;
    %load/vec4 v0000000000b832b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000b83670_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b83670_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b83670_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b83d50_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000b83f30_0;
    %pad/u 33;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000b830d0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000b835d0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000b835d0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000b83c10_0, 0, 32;
    %load/vec4 v0000000000b835d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000b83a30_0, 0, 32;
    %load/vec4 v0000000000b835d0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000b84110_0, 0, 32;
    %load/vec4 v0000000000b83d50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000b83f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b830d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000b835d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b830d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000b83d50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000b830d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b83f30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000b835d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b83f30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000b83d50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000b83f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b830d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000b83f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b835d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b82770_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008d4d90;
T_3 ;
    %wait E_0000000000b35760;
    %load/vec4 v0000000000bd8f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000bd9490_0;
    %store/vec4 v0000000000bd8ef0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000bd88b0_0;
    %store/vec4 v0000000000bd8ef0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008b0680;
T_4 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000b82bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b83170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b841b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b84390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82590_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b83490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b83e90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000b83350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b84250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b82a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000b83ad0_0;
    %assign/vec4 v0000000000b83170_0, 0;
    %load/vec4 v0000000000b833f0_0;
    %assign/vec4 v0000000000b841b0_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000b82b30_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000b82950_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000b84390_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000b82590_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000b83490_0, 0;
    %load/vec4 v0000000000b83ad0_0;
    %assign/vec4 v0000000000b83e90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b83170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b841b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b84390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82590_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b83490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b83e90_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000089fda0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd6080_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000000000089fda0;
T_6 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000bd7ac0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd66c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd6080_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bd7de0_0, 0, 3;
    %load/vec4 v0000000000bd7de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd6620_0, 0, 4;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bd90d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bd6080_0, 0, 1;
    %load/vec4 v0000000000bd7e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
T_6.11 ;
    %load/vec4 v0000000000bd90d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
T_6.13 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bd90d0_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bd6080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %load/vec4 v0000000000bd90d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
T_6.17 ;
    %load/vec4 v0000000000bd7e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
T_6.19 ;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
T_6.21 ;
T_6.14 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd7980_0, 0, 1;
    %load/vec4 v0000000000bd7160_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bd6d00_0, 0, 1;
    %load/vec4 v0000000000bd6d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd6080_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7e80_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd6620_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd6080_0, 0, 1;
T_6.23 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008d4c00;
T_7 ;
    %wait E_0000000000b35c20;
    %load/vec4 v0000000000bd8e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bd8810_0, 0, 7;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000bd8db0_0;
    %pad/u 7;
    %store/vec4 v0000000000bd8810_0, 0, 7;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008a7470;
T_8 ;
    %wait E_0000000000b359a0;
    %load/vec4 v0000000000b82f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b83210_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000b83030_0;
    %assign/vec4 v0000000000b83210_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000be4250;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bec100_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000be4250;
T_10 ;
    %wait E_0000000000b35ba0;
    %load/vec4 v0000000000bec600_0;
    %inv;
    %addi 1, 0, 24;
    %store/vec4 v0000000000bee4a0_0, 0, 24;
    %load/vec4 v0000000000bee4a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bed000_0, 0, 1;
    %load/vec4 v0000000000bed000_0;
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bed000_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000becf60_0, 0, 8;
    %load/vec4 v0000000000becf60_0;
    %load/vec4 v0000000000bee4a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bee180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bec100_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000000000bec100_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000000000bee180_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bee180_0, 0, 32;
    %load/vec4 v0000000000bec100_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bec100_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v0000000000bee180_0;
    %store/vec4 v0000000000bec560_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000928000;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd73e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000928000;
T_12 ;
    %wait E_0000000000b35360;
    %load/vec4 v0000000000bd7520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bd7840_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd7840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd7840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd6b20_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000b83df0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000bd70c0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bd7a20_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd7a20_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000bd6e40_0, 0, 32;
    %load/vec4 v0000000000bd7a20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000bd7020_0, 0, 32;
    %load/vec4 v0000000000bd7a20_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd73e0_0, 0, 32;
    %load/vec4 v0000000000bd6b20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000b83df0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd70c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000bd7a20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd70c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000bd6b20_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000bd70c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b83df0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000bd7a20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b83df0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000bd6b20_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000b83df0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd70c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000b83df0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd7a20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7ca0_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000be56a0;
T_13 ;
    %wait E_0000000000b35960;
    %load/vec4 v0000000000bea210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000be8cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bea710_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000be5ce0;
T_14 ;
    %wait E_0000000000b35aa0;
    %load/vec4 v0000000000be9c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000be9090_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000be8370_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000be8f50_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000be8550_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000be87d0_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000be9b30_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000be8870_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000be9bd0_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bea490_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000be8690_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000be89b0_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000be9810_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000be8730_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000be9630_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000be85f0_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000be8eb0_0;
    %assign/vec4 v0000000000be9130_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000be40c0;
T_15 ;
    %wait E_0000000000b35ae0;
    %load/vec4 v0000000000be98b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000be8d70_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000be8af0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000be94f0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000be9590_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000be9d10_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000be9e50_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000be96d0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000be9ef0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000be9f90_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bea030_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000be9db0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000be8e10_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000be8b90_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000be9310_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000be93b0_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000be9450_0;
    %assign/vec4 v0000000000be9770_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000be4700;
T_16 ;
    %wait E_0000000000b35d60;
    %load/vec4 v0000000000beaf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000be9a90_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000be8410_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000bea530_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000be80f0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000bea5d0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000bea670_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000be8190_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000be8230_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000be82d0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000be84b0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000be8a50_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000bea170_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000bea7b0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000bea2b0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000bea350_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000bea3f0_0;
    %assign/vec4 v0000000000bebd90_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000be43e0;
T_17 ;
    %wait E_0000000000b35b60;
    %load/vec4 v0000000000beb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000beb890_0;
    %assign/vec4 v0000000000bea850_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000bea8f0_0;
    %assign/vec4 v0000000000bea850_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000b845a0;
T_18 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3c30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000be3cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000be32d0_0;
    %assign/vec4 v0000000000be3c30_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000b85090;
T_19 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be3b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be2970_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000be3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000be2830_0;
    %assign/vec4 v0000000000be2970_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000be4a20;
T_20 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be7750_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000be79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000be7c50_0;
    %assign/vec4 v0000000000be7750_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000be5510;
T_21 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be62b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000be67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000be7bb0_0;
    %assign/vec4 v0000000000be62b0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000be4d40;
T_22 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be6ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be6350_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000be7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000be72f0_0;
    %assign/vec4 v0000000000be6350_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000be4ed0;
T_23 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be74d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000be6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000be65d0_0;
    %assign/vec4 v0000000000be74d0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000be5b50;
T_24 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be7070_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000be6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000be7250_0;
    %assign/vec4 v0000000000be7070_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000be51f0;
T_25 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be6990_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000be6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000be68f0_0;
    %assign/vec4 v0000000000be6990_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000be5380;
T_26 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be6d50_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000be6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000be6cb0_0;
    %assign/vec4 v0000000000be6d50_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000be59c0;
T_27 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be8c30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000bea0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000be8ff0_0;
    %assign/vec4 v0000000000be8c30_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000b84730;
T_28 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3870_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000be3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000be3690_0;
    %assign/vec4 v0000000000be3870_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000be4890;
T_29 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be2fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be2f10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000be3730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000be2e70_0;
    %assign/vec4 v0000000000be2f10_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000be5060;
T_30 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3050_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000be37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000be3370_0;
    %assign/vec4 v0000000000be3050_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000be5830;
T_31 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be6170_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000be6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000be63f0_0;
    %assign/vec4 v0000000000be6170_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000be4bb0;
T_32 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be7110_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000be7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000be6530_0;
    %assign/vec4 v0000000000be7110_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000be5e70;
T_33 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000be7ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be76b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000be7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000be7890_0;
    %assign/vec4 v0000000000be76b0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000b84f00;
T_34 ;
    %wait E_0000000000b35c60;
    %load/vec4 v0000000000be3910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000be3f50_0;
    %store/vec4 v0000000000be25b0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000be28d0_0;
    %store/vec4 v0000000000be25b0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000be2290_0;
    %store/vec4 v0000000000be25b0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000be3190_0;
    %store/vec4 v0000000000be25b0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000b848c0;
T_35 ;
    %wait E_0000000000b35860;
    %load/vec4 v0000000000be2330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000be2a10_0;
    %store/vec4 v0000000000be2790_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000be23d0_0;
    %store/vec4 v0000000000be2790_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000be2470_0;
    %store/vec4 v0000000000be2790_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000be2150_0;
    %store/vec4 v0000000000be2790_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000b85220;
T_36 ;
    %wait E_0000000000b35920;
    %load/vec4 v0000000000be39b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000be26f0_0;
    %store/vec4 v0000000000be21f0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000be2b50_0;
    %store/vec4 v0000000000be21f0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000be2650_0;
    %store/vec4 v0000000000be21f0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000be2510_0;
    %store/vec4 v0000000000be21f0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000008b04f0;
T_37 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000b3c700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3c3e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b3c160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3bb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008f92f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008f8530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b829f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b3c8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b3d2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b3b440_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b3c3e0_0, 0;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b3c160_0, 0;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b3cac0_0, 0;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b3ca20_0, 0;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000b3bf80_0, 0;
    %load/vec4 v0000000000b3c660_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000b3bb20_0, 0;
    %load/vec4 v00000000008f9250_0;
    %assign/vec4 v00000000008f92f0_0, 0;
    %load/vec4 v00000000008f8490_0;
    %assign/vec4 v00000000008f8530_0, 0;
    %load/vec4 v0000000000b82d10_0;
    %assign/vec4 v0000000000b829f0_0, 0;
    %load/vec4 v0000000000b3c340_0;
    %assign/vec4 v0000000000b3c8e0_0, 0;
    %load/vec4 v0000000000b3b620_0;
    %assign/vec4 v0000000000b3d2e0_0, 0;
    %load/vec4 v0000000000b3cc00_0;
    %assign/vec4 v0000000000b3b440_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000928190;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd75c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000928190;
T_39 ;
    %wait E_0000000000b35fe0;
    %load/vec4 v0000000000bd7200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bd63a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd63a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd63a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd61c0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000bd7480_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000bd6940_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bd7d40_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd7d40_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000bd6c60_0, 0, 32;
    %load/vec4 v0000000000bd7d40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000bd75c0_0, 0, 32;
    %load/vec4 v0000000000bd7d40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd6440_0, 0, 32;
    %load/vec4 v0000000000bd61c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000bd7480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd6940_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000bd7d40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd6940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000bd61c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000bd6940_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd7480_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000bd7d40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd7480_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000bd61c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000bd7480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd6940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000bd7480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd7d40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6ee0_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000be4570;
T_40 ;
    %wait E_0000000000b35ca0;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bec380_0, 0, 3;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000beca60_0, 0, 2;
    %load/vec4 v0000000000bec9c0_0;
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bec380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bece20_0, 0, 32;
    %load/vec4 v0000000000beca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000bece20_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becc40_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %load/vec4 v0000000000bece20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000bed320_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becc40_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becb00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000becb00_0;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %load/vec4 v0000000000bece20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000becc40_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000bed320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000bec9c0_0;
    %load/vec4 v0000000000bece20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bece20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000bed320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becc40_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000beddc0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bedaa0_0, 0, 2;
    %load/vec4 v0000000000bedaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bed320_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bed320_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bed320_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000becb00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000becb00_0;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000bece20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bec9c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000bedd20_0;
    %load/vec4 v0000000000bece20_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000bed320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bed320_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bed320_0, 0, 32;
    %load/vec4 v0000000000bedd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bedd20_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000bed320_0;
    %store/vec4 v0000000000bee720_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000000008d4f20;
T_41 ;
    %wait E_0000000000b354a0;
    %load/vec4 v0000000000bd95d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000bd9030_0;
    %store/vec4 v0000000000bd9530_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000bd9170_0;
    %store/vec4 v0000000000bd9530_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000000008aed00;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b494c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b48de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b48160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b48b60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b48480_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_00000000008aed00;
T_43 ;
    %wait E_0000000000b34620;
    %load/vec4 v0000000000b47800_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b494c0_0, 0;
    %load/vec4 v0000000000b47800_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b48de0_0, 0;
    %load/vec4 v0000000000b47800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b48160_0, 0;
    %load/vec4 v0000000000b47800_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b48b60_0, 0;
    %load/vec4 v0000000000b48a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000b48de0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000b48de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000b48160_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000b48160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000b494c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000b494c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000b48b60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000b48b60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000b48160_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b48de0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000b48160_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b48de0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000b48b60_0;
    %load/vec4 v0000000000b494c0_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000b48b60_0;
    %load/vec4 v0000000000b494c0_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000b48de0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b494c0_0;
    %load/vec4 v0000000000b48b60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000b48de0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b494c0_0;
    %load/vec4 v0000000000b48b60_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b48480_0, 0;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000008aee90;
T_44 ;
    %wait E_0000000000b35e60;
    %load/vec4 v0000000000b48200_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b47d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b49420_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b49420_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000008af020;
T_45 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000b3c480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b47940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b47c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b47e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b3c5c0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000b48fc0_0;
    %assign/vec4 v0000000000b47940_0, 0;
    %load/vec4 v0000000000b3ba80_0;
    %assign/vec4 v0000000000b47c60_0, 0;
    %load/vec4 v0000000000b491a0_0;
    %assign/vec4 v0000000000b47a80_0, 0;
    %load/vec4 v0000000000b47da0_0;
    %assign/vec4 v0000000000b3c520_0, 0;
    %load/vec4 v0000000000b47760_0;
    %assign/vec4 v0000000000b47e40_0, 0;
    %load/vec4 v0000000000b49560_0;
    %assign/vec4 v0000000000b3b9e0_0, 0;
    %load/vec4 v0000000000b478a0_0;
    %assign/vec4 v0000000000b3c5c0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000089ff30;
T_46 ;
    %wait E_0000000000b35460;
    %load/vec4 v0000000000bd89f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000bd9350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000bd8c70_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bd98f0_0;
    %store/vec4a v0000000000bd8770, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000bd98f0_0;
    %load/vec4a v0000000000bd8770, 4;
    %pad/u 32;
    %store/vec4 v0000000000bd8270_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000bd9350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000bd8c70_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bd98f0_0;
    %store/vec4a v0000000000bd8770, 4, 0;
    %load/vec4 v0000000000bd8c70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd8770, 4, 0;
    %load/vec4 v0000000000bd8c70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd8770, 4, 0;
    %load/vec4 v0000000000bd8c70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd8770, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd8770, 4;
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd8770, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd8770, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd98f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd8770, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd8270_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000b84be0;
T_47 ;
    %wait E_0000000000b35520;
    %load/vec4 v0000000000bd9c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000bd9a30_0;
    %store/vec4 v0000000000bd9b70_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000bd8bd0_0;
    %store/vec4 v0000000000bd9b70_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000008a7210;
T_48 ;
    %wait E_0000000000b353e0;
    %load/vec4 v0000000000b842f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b826d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b838f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b82810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b83530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b828b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000b84430_0;
    %assign/vec4 v0000000000b826d0_0, 0;
    %load/vec4 v0000000000b82ef0_0;
    %assign/vec4 v0000000000b838f0_0, 0;
    %load/vec4 v0000000000b82db0_0;
    %assign/vec4 v0000000000b82810_0, 0;
    %load/vec4 v0000000000b83fd0_0;
    %assign/vec4 v0000000000b83530_0, 0;
    %load/vec4 v0000000000b82c70_0;
    %assign/vec4 v0000000000b828b0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000b84a50;
T_49 ;
    %wait E_0000000000b35820;
    %load/vec4 v0000000000be3e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bd9cb0_0;
    %store/vec4 v0000000000be3a50_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bd9d50_0;
    %store/vec4 v0000000000be3a50_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000008a00c0;
T_50 ;
    %wait E_0000000000b35720;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd8090_0, 0, 2;
    %load/vec4 v0000000000bd8310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd8590_0;
    %load/vec4 v0000000000bd8b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd8450_0;
    %load/vec4 v0000000000bd8b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd9ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd9210_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd9210_0, 0, 1;
T_50.1 ;
    %load/vec4 v0000000000bd8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000000000bd8590_0;
    %load/vec4 v0000000000bd81d0_0;
    %cmp/e;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
T_50.5 ;
    %load/vec4 v0000000000bd8450_0;
    %load/vec4 v0000000000bd81d0_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
T_50.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd8090_0, 0, 2;
T_50.2 ;
    %load/vec4 v0000000000bd8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v0000000000bd8590_0;
    %load/vec4 v0000000000bd92b0_0;
    %cmp/e;
    %jmp/0xz  T_50.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
    %jmp T_50.11;
T_50.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
T_50.11 ;
    %load/vec4 v0000000000bd8450_0;
    %load/vec4 v0000000000bd92b0_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
    %jmp T_50.13;
T_50.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
T_50.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd8090_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000bd83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %load/vec4 v0000000000bd8590_0;
    %load/vec4 v0000000000bd8b30_0;
    %cmp/e;
    %jmp/0xz  T_50.16, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
    %jmp T_50.17;
T_50.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd9990_0, 0, 2;
T_50.17 ;
    %load/vec4 v0000000000bd8450_0;
    %load/vec4 v0000000000bd8b30_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
    %jmp T_50.19;
T_50.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd84f0_0, 0, 2;
T_50.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd8090_0, 0, 2;
T_50.14 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000b81260;
T_51 ;
    %vpi_func 2 83 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000beec20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bee220_0, 0, 32;
T_51.0 ;
    %vpi_func 2 85 "$feof" 32, v0000000000beec20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 86 "$fscanf" 32, v0000000000beec20_0, "%b", v0000000000bef080_0 {0 0 0};
    %store/vec4 v0000000000beeb80_0, 0, 32;
    %load/vec4 v0000000000bef080_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bee220_0;
    %store/vec4a v0000000000be35f0, 4, 0;
    %load/vec4 v0000000000bee220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bee220_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 91 "$fclose", v0000000000beec20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bee900_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bee900_0;
    %store/vec4 v0000000000bee220_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000b81260;
T_52 ;
    %vpi_func 2 99 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000beec20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bee220_0, 0, 32;
T_52.0 ;
    %vpi_func 2 101 "$feof" 32, v0000000000beec20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 102 "$fscanf" 32, v0000000000beec20_0, "%b", v0000000000bef080_0 {0 0 0};
    %store/vec4 v0000000000beeb80_0, 0, 32;
    %load/vec4 v0000000000bef080_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bee220_0;
    %store/vec4a v0000000000bd8770, 4, 0;
    %load/vec4 v0000000000bee220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bee220_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 107 "$fclose", v0000000000beec20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000befd00_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000befd00_0;
    %store/vec4 v0000000000bee220_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000b81260;
T_53 ;
    %delay 40, 0;
    %vpi_call 2 245 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000b81260;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000beed60_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000beed60_0;
    %inv;
    %store/vec4 v0000000000beed60_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000b81260;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bef9e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bef9e0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0000000000b81260;
T_56 ;
    %vpi_call 2 292 "$monitor", "PC: %d  | DR-Address: %d  | instrID: %b  | instrEX: %b  |  ID_Bit11_0: %d  | RD_ID: %d  | ID_Read_W:  %d  | ID_Mem_Size: %d  | ID_Shi_imm: %d  | ID_Alu_op: %b  | ID_lo_instr: %b  | ID_RegF_load:  %d  |ID_addres_modes: %d  | mux_o_1ID:  %d | mux_o_2ID: %d  | mux_o_3ID: %d  | mux_o_1EX:%d | mux_o_2EX: %d | mux_o_3EX: %d | RD_EX: %d | EX_Shi_imm:%d | EX_ALU_OP:%d | EX_lo_instr: %d | EX_RF_E: %d | EX_Bit11_0: %d | EX_addres_modes:%d | EX_mem_size: %d | EX_mem_read_w: %d ", v0000000000beeea0_0, v0000000000bee860_0, v0000000000bee0e0_0, v0000000000becce0_0, v0000000000bec2e0_0, v0000000000bec740_0, &PV<v0000000000bec920_0, 7, 1>, &PV<v0000000000bec920_0, 8, 1>, &PV<v0000000000bec920_0, 6, 1>, &PV<v0000000000bec920_0, 2, 4>, &PV<v0000000000bec920_0, 1, 1>, &PV<v0000000000bec920_0, 0, 1>, v0000000000bee680_0, v0000000000beee00_0, v0000000000bef440_0, v0000000000bef4e0_0, v0000000000bef260_0, v0000000000befa80_0, v0000000000bef580_0, v0000000000bee360_0, v0000000000bee040_0, v0000000000bed280_0, v0000000000bed460_0, v0000000000bec880_0, v0000000000becce0_0, v0000000000bedf00_0, v0000000000bec420_0, v0000000000bee7c0_0 {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
