Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  1 19:47:32 2024
| Host         : You-Know-Nothing running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OV7670_top_timing_summary_routed.rpt -pb OV7670_top_timing_summary_routed.pb -rpx OV7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4006)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2274)
---------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 2238 register/latch pins with no clock driven by root clock pin: u_ov7670_capture/wr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4006)
---------------------------------------------------
 There are 4006 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.348        0.000                      0                  652        0.140        0.000                      0                  652        3.000        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
plzz/inst/clk_in_100       {0.000 5.000}      10.000          100.000         
  clk_out_25_clock_wiz_25  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_wiz_25    {0.000 5.000}      10.000          100.000         
sys_clk                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
plzz/inst/clk_in_100                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out_25_clock_wiz_25       33.419        0.000                      0                  509        0.140        0.000                      0                  509       19.500        0.000                       0                    92  
  clkfbout_clock_wiz_25                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk                          4.173        0.000                      0                   98        0.188        0.000                      0                   98        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  2.348        0.000                      0                   45        2.373        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                                                                     
(none)                   clk_out_25_clock_wiz_25                           
(none)                   clkfbout_clock_wiz_25                             
(none)                   sys_clk                                           
(none)                                            sys_clk                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  plzz/inst/clk_in_100
  To Clock:  plzz/inst/clk_in_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         plzz/inst/clk_in_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { plzz/inst/clk_in_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clock_wiz_25
  To Clock:  clk_out_25_clock_wiz_25

Setup :            0  Failing Endpoints,  Worst Slack       33.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.419ns  (required time - arrival time)
  Source:                 u_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.456ns (7.522%)  route 5.606ns (92.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 41.752 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.612     1.614    u_vga/clk_out_25
    SLICE_X49Y74         FDRE                                         r  u_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  u_vga/address_reg[0]/Q
                         net (fo=28, routed)          5.606     7.676    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.749    41.752    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.759    
                         clock uncertainty           -0.098    41.662    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    41.096    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 33.419    

Slack (MET) :             33.586ns  (required time - arrival time)
  Source:                 u_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.456ns (7.738%)  route 5.437ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 41.752 - 40.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.614     1.616    u_vga/clk_out_25
    SLICE_X49Y76         FDRE                                         r  u_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  u_vga/address_reg[8]/Q
                         net (fo=28, routed)          5.437     7.510    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.749    41.752    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.759    
                         clock uncertainty           -0.098    41.662    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    41.096    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 33.586    

Slack (MET) :             33.632ns  (required time - arrival time)
  Source:                 u_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.456ns (7.796%)  route 5.393ns (92.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 41.752 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.612     1.614    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  u_vga/address_reg[6]/Q
                         net (fo=28, routed)          5.393     7.463    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.749    41.752    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.759    
                         clock uncertainty           -0.098    41.662    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    41.096    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 33.632    

Slack (MET) :             33.763ns  (required time - arrival time)
  Source:                 u_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.456ns (7.967%)  route 5.268ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 41.758 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.612     1.614    u_vga/clk_out_25
    SLICE_X49Y74         FDRE                                         r  u_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  u_vga/address_reg[0]/Q
                         net (fo=28, routed)          5.268     7.338    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.755    41.758    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.765    
                         clock uncertainty           -0.098    41.668    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    41.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.102    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 33.763    

Slack (MET) :             33.817ns  (required time - arrival time)
  Source:                 u_vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.456ns (8.239%)  route 5.079ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 41.623 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.612     1.614    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  u_vga/address_reg[5]/Q
                         net (fo=28, routed)          5.079     7.149    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.620    41.623    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    41.630    
                         clock uncertainty           -0.098    41.532    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.966    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.966    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 33.817    

Slack (MET) :             33.892ns  (required time - arrival time)
  Source:                 u_vga/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.606ns (11.118%)  route 4.845ns (88.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 41.701 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.615     1.617    u_vga/clk_out_25
    SLICE_X49Y77         FDRE                                         r  u_vga/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     2.073 r  u_vga/address_reg[15]/Q
                         net (fo=31, routed)          3.701     5.774    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.150     5.924 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           1.144     7.068    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.698    41.701    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.708    
                         clock uncertainty           -0.098    41.611    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    40.960    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 33.892    

Slack (MET) :             33.927ns  (required time - arrival time)
  Source:                 M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.096ns (18.387%)  route 4.865ns (81.613%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.622     1.624    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y66         FDRE                                         r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.783     4.863    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.987 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.987    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     5.204 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.082     7.286    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I2_O)        0.299     7.585 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     7.585    u_vga/doutb[5]
    SLICE_X65Y70         FDRE                                         r  u_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.498    41.501    u_vga/clk_out_25
    SLICE_X65Y70         FDRE                                         r  u_vga/vga_green_reg[1]/C
                         clock pessimism              0.079    41.580    
                         clock uncertainty           -0.098    41.483    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.029    41.512    u_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 33.927    

Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 u_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.456ns (8.208%)  route 5.099ns (91.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 41.758 - 40.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.614     1.616    u_vga/clk_out_25
    SLICE_X49Y76         FDRE                                         r  u_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  u_vga/address_reg[8]/Q
                         net (fo=28, routed)          5.099     7.172    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.755    41.758    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.765    
                         clock uncertainty           -0.098    41.668    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    41.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.102    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             33.951ns  (required time - arrival time)
  Source:                 u_vga/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.602ns (11.285%)  route 4.733ns (88.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 41.641 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.615     1.617    u_vga/clk_out_25
    SLICE_X49Y77         FDRE                                         r  u_vga/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     2.073 f  u_vga/address_reg[15]/Q
                         net (fo=31, routed)          3.483     5.557    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.146     5.703 r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.249     6.952    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.638    41.641    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.648    
                         clock uncertainty           -0.098    41.550    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    40.903    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 33.951    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 u_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clock_wiz_25 rise@40.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.456ns (8.274%)  route 5.055ns (91.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 41.758 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.612     1.614    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  u_vga/address_reg[6]/Q
                         net (fo=28, routed)          5.055     7.125    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    41.683    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.755    41.758    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    41.765    
                         clock uncertainty           -0.098    41.668    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    41.102    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.102    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                 33.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.328%)  route 0.490ns (77.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[5]/Q
                         net (fo=28, routed)          0.490     1.184    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.338%)  route 0.490ns (77.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.552     0.554    u_vga/clk_out_25
    SLICE_X49Y76         FDRE                                         r  u_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_vga/address_reg[8]/Q
                         net (fo=28, routed)          0.490     1.185    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_vga/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.204%)  route 0.494ns (77.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.552     0.554    u_vga/clk_out_25
    SLICE_X49Y76         FDRE                                         r  u_vga/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_vga/address_reg[11]/Q
                         net (fo=28, routed)          0.494     1.189    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_vga/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.061%)  route 0.498ns (77.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[7]/Q
                         net (fo=28, routed)          0.498     1.192    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.031%)  route 0.499ns (77.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[6]/Q
                         net (fo=28, routed)          0.499     1.193    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_vga/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.017%)  route 0.499ns (77.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.552     0.554    u_vga/clk_out_25
    SLICE_X49Y76         FDRE                                         r  u_vga/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_vga/address_reg[9]/Q
                         net (fo=28, routed)          0.499     1.194    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.924%)  route 0.502ns (78.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y75         FDRE                                         r  u_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[4]/Q
                         net (fo=28, routed)          0.502     1.196    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_vga/vCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.565     0.567    u_vga/clk_out_25
    SLICE_X43Y90         FDRE                                         r  u_vga/vCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_vga/vCounter_reg[2]/Q
                         net (fo=7, routed)           0.121     0.829    u_vga/vCounter[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.874 r  u_vga/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.874    u_vga/data0[5]
    SLICE_X42Y90         FDRE                                         r  u_vga/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.835     0.837    u_vga/clk_out_25
    SLICE_X42Y90         FDRE                                         r  u_vga/vCounter_reg[5]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120     0.700    u_vga/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_vga/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.060%)  route 0.529ns (78.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y74         FDRE                                         r  u_vga/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[1]/Q
                         net (fo=28, routed)          0.529     1.222    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clock_wiz_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clock_wiz_25 rise@0.000ns - clk_out_25_clock_wiz_25 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.881%)  route 0.534ns (79.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.551     0.553    u_vga/clk_out_25
    SLICE_X49Y74         FDRE                                         r  u_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_vga/address_reg[0]/Q
                         net (fo=28, routed)          0.534     1.228    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.864     0.866    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.044    M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_25_clock_wiz_25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { plzz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y72     M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wiz_25
  To Clock:  clkfbout_clock_wiz_25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wiz_25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { plzz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    plzz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  plzz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_ov7670_init/LUT_INDEX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.073ns (35.866%)  route 3.707ns (64.134%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.707     5.309    u_ov7670_init/sys_clk
    SLICE_X6Y141         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDCE (Prop_fdce_C_Q)         0.478     5.787 r  u_ov7670_init/LUT_INDEX_reg[2]/Q
                         net (fo=65, routed)          1.571     7.358    u_ov7670_init/u_I2C_OV7670_RGB565_Config/LUT_INDEX_reg[1]
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.295     7.653 r  u_ov7670_init/u_I2C_OV7670_RGB565_Config/I2C_BIT_i_75/O
                         net (fo=1, routed)           0.000     7.653    u_ov7670_init/u_I2C_OV7670_RGB565_Config/I2C_BIT_i_75_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I1_O)      0.245     7.898 r  u_ov7670_init/u_I2C_OV7670_RGB565_Config/I2C_BIT_reg_i_39/O
                         net (fo=1, routed)           0.000     7.898    u_ov7670_init/u_I2C_OV7670_RGB565_Config/I2C_BIT_reg_i_39_n_0
    SLICE_X3Y138         MUXF8 (Prop_muxf8_I0_O)      0.104     8.002 r  u_ov7670_init/u_I2C_OV7670_RGB565_Config/I2C_BIT_reg_i_17/O
                         net (fo=2, routed)           0.730     8.732    u_ov7670_init/u_I2C_Controller/data14
    SLICE_X3Y140         LUT6 (Prop_lut6_I1_O)        0.316     9.048 r  u_ov7670_init/u_I2C_Controller/I2C_BIT_i_32/O
                         net (fo=1, routed)           0.000     9.048    u_ov7670_init/u_I2C_Controller/I2C_BIT_i_32_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I0_O)      0.212     9.260 r  u_ov7670_init/u_I2C_Controller/I2C_BIT_reg_i_12/O
                         net (fo=1, routed)           0.717     9.977    u_ov7670_init/u_I2C_Controller/I2C_BIT_reg_i_12_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.299    10.276 r  u_ov7670_init/u_I2C_Controller/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.689    10.965    u_ov7670_init/u_I2C_Controller/I2C_BIT_i_3_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    11.089 r  u_ov7670_init/u_I2C_Controller/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000    11.089    u_ov7670_init/u_I2C_Controller/I2C_BIT_i_1_n_0
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.585    15.007    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y137         FDPE (Setup_fdpe_C_D)        0.031    15.262    u_ov7670_init/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/FSM_onehot_mSetup_ST_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.078ns (27.683%)  route 2.816ns (72.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.737     8.267    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.332     8.599 r  u_ov7670_init/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.603     9.201    u_ov7670_init/mI2C_GO4_out
    SLICE_X7Y137         FDPE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.583    15.005    u_ov7670_init/sys_clk
    SLICE_X7Y137         FDPE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[0]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y137         FDPE (Setup_fdpe_C_CE)      -0.205    15.024    u_ov7670_init/FSM_onehot_mSetup_ST_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/FSM_onehot_mSetup_ST_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.078ns (27.683%)  route 2.816ns (72.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.737     8.267    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.332     8.599 r  u_ov7670_init/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.603     9.201    u_ov7670_init/mI2C_GO4_out
    SLICE_X7Y137         FDCE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.583    15.005    u_ov7670_init/sys_clk
    SLICE_X7Y137         FDCE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[1]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y137         FDCE (Setup_fdce_C_CE)      -0.205    15.024    u_ov7670_init/FSM_onehot_mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/FSM_onehot_mSetup_ST_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.078ns (27.683%)  route 2.816ns (72.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.737     8.267    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.332     8.599 r  u_ov7670_init/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.603     9.201    u_ov7670_init/mI2C_GO4_out
    SLICE_X7Y137         FDCE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.583    15.005    u_ov7670_init/sys_clk
    SLICE_X7Y137         FDCE                                         r  u_ov7670_init/FSM_onehot_mSetup_ST_reg[2]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y137         FDCE (Setup_fdce_C_CE)      -0.205    15.024    u_ov7670_init/FSM_onehot_mSetup_ST_reg[2]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.078ns (28.162%)  route 2.750ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.661     8.191    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.332     8.523 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER[5]_i_1/O
                         net (fo=6, routed)           0.612     9.135    u_ov7670_init/u_I2C_Controller/SD_COUNTER
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582    15.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDCE (Setup_fdce_C_CE)      -0.205    15.023    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.078ns (28.162%)  route 2.750ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.661     8.191    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.332     8.523 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER[5]_i_1/O
                         net (fo=6, routed)           0.612     9.135    u_ov7670_init/u_I2C_Controller/SD_COUNTER
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582    15.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDCE (Setup_fdce_C_CE)      -0.205    15.023    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_GO_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.078ns (28.236%)  route 2.740ns (71.764%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.737     8.267    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.332     8.599 r  u_ov7670_init/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.526     9.125    u_ov7670_init/mI2C_GO4_out
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_GO_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.584    15.006    u_ov7670_init/sys_clk
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_GO_reg/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X5Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.025    u_ov7670_init/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 u_ov7670_init/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_WR_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.078ns (28.236%)  route 2.740ns (71.764%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.705     5.307    u_ov7670_init/sys_clk
    SLICE_X3Y137         FDCE                                         r  u_ov7670_init/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  u_ov7670_init/i2c_en_r1_reg/Q
                         net (fo=11, routed)          1.477     7.203    u_ov7670_init/u_I2C_Controller/i2c_en_r1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.327     7.530 r  u_ov7670_init/u_I2C_Controller/Config_Done_i_1/O
                         net (fo=3, routed)           0.737     8.267    u_ov7670_init/u_I2C_Controller/i2c_negclk
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.332     8.599 r  u_ov7670_init/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.526     9.125    u_ov7670_init/mI2C_GO4_out
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_WR_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.584    15.006    u_ov7670_init/sys_clk
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_WR_reg/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X5Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.025    u_ov7670_init/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 u_ov7670_init/LUT_INDEX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/LUT_INDEX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.842ns (22.680%)  route 2.870ns (77.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.706     5.308    u_ov7670_init/sys_clk
    SLICE_X7Y140         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  u_ov7670_init/LUT_INDEX_reg[7]/Q
                         net (fo=21, routed)          1.325     7.053    u_ov7670_init/LUT_INDEX_reg[7]
    SLICE_X7Y138         LUT5 (Prop_lut5_I4_O)        0.299     7.352 r  u_ov7670_init/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=6, routed)           0.434     7.786    u_ov7670_init/Config_Done1__3
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     7.910 r  u_ov7670_init/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           1.111     9.021    u_ov7670_init/LUT_INDEX[0]_i_1_n_0
    SLICE_X6Y141         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.586    15.008    u_ov7670_init/sys_clk
    SLICE_X6Y141         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[1]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y141         FDCE (Setup_fdce_C_CE)      -0.169    15.080    u_ov7670_init/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 u_ov7670_init/LUT_INDEX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/LUT_INDEX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.842ns (22.680%)  route 2.870ns (77.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.706     5.308    u_ov7670_init/sys_clk
    SLICE_X7Y140         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  u_ov7670_init/LUT_INDEX_reg[7]/Q
                         net (fo=21, routed)          1.325     7.053    u_ov7670_init/LUT_INDEX_reg[7]
    SLICE_X7Y138         LUT5 (Prop_lut5_I4_O)        0.299     7.352 r  u_ov7670_init/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=6, routed)           0.434     7.786    u_ov7670_init/Config_Done1__3
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     7.910 r  u_ov7670_init/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           1.111     9.021    u_ov7670_init/LUT_INDEX[0]_i_1_n_0
    SLICE_X6Y141         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.586    15.008    u_ov7670_init/sys_clk
    SLICE_X6Y141         FDCE                                         r  u_ov7670_init/LUT_INDEX_reg[2]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y141         FDCE (Setup_fdce_C_CE)      -0.169    15.080    u_ov7670_init/LUT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.186%)  route 0.108ns (36.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.512    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X7Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.108     1.762    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[3]
    SLICE_X5Y135         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER[5]_i_2/O
                         net (fo=1, routed)           0.000     1.807    u_ov7670_init/u_I2C_Controller/SD_COUNTER[5]_i_2_n_0
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y135         FDCE (Hold_fdce_C_D)         0.091     1.618    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/END_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.512    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]/Q
                         net (fo=34, routed)          0.121     1.775    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.048     1.823 r  u_ov7670_init/u_I2C_Controller/END_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_ov7670_init/u_I2C_Controller/END_i_1_n_0
    SLICE_X4Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/END_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/END_reg/C
                         clock pessimism             -0.502     1.525    
    SLICE_X4Y135         FDCE (Hold_fdce_C_D)         0.105     1.630    u_ov7670_init/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ov7670_init/mI2C_CLK_DIV_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.566     1.485    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u_ov7670_init/mI2C_CLK_DIV_reg[11]/Q
                         net (fo=15, routed)          0.130     1.757    u_ov7670_init/mI2C_CLK_DIV[11]
    SLICE_X9Y136         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  u_ov7670_init/mI2C_CLK_DIV[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_ov7670_init/mI2C_CLK_DIV[8]_i_1_n_0
    SLICE_X9Y136         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    u_ov7670_init/sys_clk
    SLICE_X9Y136         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X9Y136         FDCE (Hold_fdce_C_D)         0.092     1.591    u_ov7670_init/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_ov7670_init/mI2C_CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.484    u_ov7670_init/sys_clk
    SLICE_X9Y134         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  u_ov7670_init/mI2C_CLK_DIV_reg[0]/Q
                         net (fo=2, routed)           0.117     1.742    u_ov7670_init/mI2C_CLK_DIV[0]
    SLICE_X9Y134         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  u_ov7670_init/mI2C_CLK_DIV[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    u_ov7670_init/p_0_in__0[0]
    SLICE_X9Y134         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.999    u_ov7670_init/sys_clk
    SLICE_X9Y134         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[0]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y134         FDCE (Hold_fdce_C_D)         0.092     1.576    u_ov7670_init/mI2C_CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_ov7670_init/mI2C_CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.463%)  route 0.143ns (43.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.566     1.485    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u_ov7670_init/mI2C_CLK_DIV_reg[10]/Q
                         net (fo=15, routed)          0.143     1.770    u_ov7670_init/mI2C_CLK_DIV[10]
    SLICE_X9Y137         LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  u_ov7670_init/mI2C_CLK_DIV[11]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_ov7670_init/mI2C_CLK_DIV[11]_i_1_n_0
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.836     2.001    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[11]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X9Y137         FDCE (Hold_fdce_C_D)         0.092     1.577    u_ov7670_init/mI2C_CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/ACKR2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.513    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/Q
                         net (fo=2, routed)           0.168     1.823    u_ov7670_init/u_I2C_Controller/ACKR2_reg_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  u_ov7670_init/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     1.868    u_ov7670_init/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y136         FDPE (Hold_fdpe_C_D)         0.091     1.604    u_ov7670_init/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/ACKW1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.512    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/Q
                         net (fo=2, routed)           0.168     1.822    u_ov7670_init/u_I2C_Controller/ACKW1_reg_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  u_ov7670_init/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_ov7670_init/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y136         FDPE (Hold_fdpe_C_D)         0.091     1.603    u_ov7670_init/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/ACKW3_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.595     1.514    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/Q
                         net (fo=2, routed)           0.168     1.824    u_ov7670_init/u_I2C_Controller/ACKW3_reg_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  u_ov7670_init/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_ov7670_init/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.032    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y137         FDPE (Hold_fdpe_C_D)         0.091     1.605    u_ov7670_init/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ov7670_init/mI2C_CTRL_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CTRL_CLK_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.566     1.485    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CTRL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_ov7670_init/mI2C_CTRL_CLK_reg/Q
                         net (fo=3, routed)           0.170     1.797    u_ov7670_init/mI2C_CTRL_CLK
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  u_ov7670_init/mI2C_CTRL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_ov7670_init/mI2C_CTRL_CLK_i_1_n_0
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CTRL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.836     2.001    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CTRL_CLK_reg/C
                         clock pessimism             -0.515     1.485    
    SLICE_X9Y137         FDCE (Hold_fdce_C_D)         0.092     1.577    u_ov7670_init/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_ov7670_init/u_I2C_Controller/END_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.634%)  route 0.200ns (51.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.512    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/END_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  u_ov7670_init/u_I2C_Controller/END_reg/Q
                         net (fo=9, routed)           0.200     1.853    u_ov7670_init/u_I2C_Controller/mI2C_END
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.048     1.901 r  u_ov7670_init/u_I2C_Controller/SD_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    u_ov7670_init/u_I2C_Controller/SD_COUNTER[2]_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y136         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.107     1.634    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    reset_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    reset_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    reset_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    reset_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    reset_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    reset_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    reset_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    reset_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.580ns (8.186%)  route 6.506ns (91.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         6.068    12.397    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y137         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.926    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.745    u_ov7670_init/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.580ns (8.186%)  route 6.506ns (91.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         6.068    12.397    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y137         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.926    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[11]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.745    u_ov7670_init/mI2C_CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.580ns (8.186%)  route 6.506ns (91.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         6.068    12.397    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y137         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.926    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[12]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.745    u_ov7670_init/mI2C_CLK_DIV_reg[12]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CTRL_CLK_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.580ns (8.186%)  route 6.506ns (91.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         6.068    12.397    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y137         FDCE                                         f  u_ov7670_init/mI2C_CTRL_CLK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.926    u_ov7670_init/sys_clk
    SLICE_X9Y137         FDCE                                         r  u_ov7670_init/mI2C_CTRL_CLK_reg/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.745    u_ov7670_init/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/Config_Done_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         6.045    12.374    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X7Y136         FDCE                                         f  u_ov7670_init/Config_Done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582    15.004    u_ov7670_init/sys_clk
    SLICE_X7Y136         FDCE                                         r  u_ov7670_init/Config_Done_reg/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X7Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.823    u_ov7670_init/Config_Done_reg
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.580ns (8.358%)  route 6.360ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         5.922    12.251    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y136         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.503    14.925    u_ov7670_init/sys_clk
    SLICE_X9Y136         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[7]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.744    u_ov7670_init/mI2C_CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.580ns (8.358%)  route 6.360ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         5.922    12.251    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y136         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.503    14.925    u_ov7670_init/sys_clk
    SLICE_X9Y136         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.744    u_ov7670_init/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_CLK_DIV_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.580ns (8.358%)  route 6.360ns (91.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         5.922    12.251    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X9Y136         FDCE                                         f  u_ov7670_init/mI2C_CLK_DIV_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.503    14.925    u_ov7670_init/sys_clk
    SLICE_X9Y136         FDCE                                         r  u_ov7670_init/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.744    u_ov7670_init/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/END_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.321%)  route 6.390ns (91.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         5.952    12.282    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X4Y135         FDCE                                         f  u_ov7670_init/u_I2C_Controller/END_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582    15.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/END_reg/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y135         FDCE (Recov_fdce_C_CLR)     -0.405    14.823    u_ov7670_init/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.580ns (8.326%)  route 6.386ns (91.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         5.948    12.277    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X5Y135         FDCE                                         f  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582    15.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y135         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDCE (Recov_fdce_C_CLR)     -0.405    14.823    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_GO_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.034%)  route 2.129ns (91.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         1.969     3.833    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X5Y138         FDCE                                         f  u_ov7670_init/mI2C_GO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/sys_clk
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_GO_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    u_ov7670_init/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/mI2C_WR_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.034%)  route 2.129ns (91.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         1.969     3.833    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X5Y138         FDCE                                         f  u_ov7670_init/mI2C_WR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/sys_clk
    SLICE_X5Y138         FDCE                                         r  u_ov7670_init/mI2C_WR_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    u_ov7670_init/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.016%)  route 2.134ns (91.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         1.974     3.838    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X1Y136         FDPE                                         f  u_ov7670_init/u_I2C_Controller/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X1Y136         FDPE (Remov_fdpe_C_PRE)     -0.095     1.456    u_ov7670_init/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR3_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.016%)  route 2.134ns (91.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         1.974     3.838    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X1Y136         FDPE                                         f  u_ov7670_init/u_I2C_Controller/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X1Y136         FDPE (Remov_fdpe_C_PRE)     -0.095     1.456    u_ov7670_init/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.186ns (8.001%)  route 2.139ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         1.979     3.842    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X0Y136         FDPE                                         f  u_ov7670_init/u_I2C_Controller/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X0Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X0Y136         FDPE (Remov_fdpe_C_PRE)     -0.095     1.456    u_ov7670_init/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.454ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SCLK_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.186ns (7.778%)  route 2.205ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         2.045     3.909    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X4Y137         FDPE                                         f  u_ov7670_init/u_I2C_Controller/SCLK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     2.029    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/SCLK_reg/C
                         clock pessimism             -0.479     1.549    
    SLICE_X4Y137         FDPE (Remov_fdpe_C_PRE)     -0.095     1.454    u_ov7670_init/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.502ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/i2c_en_r0_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.186ns (7.619%)  route 2.255ns (92.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         2.095     3.959    u_ov7670_init/SD_COUNTER_reg[5]
    SLICE_X5Y136         FDCE                                         f  u_ov7670_init/i2c_en_r0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/sys_clk
    SLICE_X5Y136         FDCE                                         r  u_ov7670_init/i2c_en_r0_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.456    u_ov7670_init/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.186ns (7.619%)  route 2.255ns (92.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         2.095     3.959    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X5Y136         FDPE                                         f  u_ov7670_init/u_I2C_Controller/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y136         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    u_ov7670_init/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.186ns (7.619%)  route 2.255ns (92.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         2.095     3.959    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X5Y136         FDPE                                         f  u_ov7670_init/u_I2C_Controller/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y136         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    u_ov7670_init/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.507ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.186ns (7.605%)  route 2.260ns (92.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         2.100     3.963    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[5]_0
    SLICE_X4Y136         FDCE                                         f  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.028    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X4Y136         FDCE                                         r  u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[1]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.456    u_ov7670_init/u_I2C_Controller/SD_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  2.507    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3079 Endpoints
Min Delay          3079 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.221ns  (logic 11.024ns (45.514%)  route 13.197ns (54.486%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          2.187    23.908    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X13Y127        LUT5 (Prop_lut5_I1_O)        0.313    24.221 r  edge_det/nmh_1/T_high[15]_i_1/O
                         net (fo=1, routed)           0.000    24.221    edge_det/nmh_1/T_high[15]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  edge_det/nmh_1/T_high_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.219ns  (logic 11.024ns (45.518%)  route 13.195ns (54.482%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          2.185    23.906    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X13Y127        LUT5 (Prop_lut5_I1_O)        0.313    24.219 r  edge_det/nmh_1/T_high[14]_i_1/O
                         net (fo=1, routed)           0.000    24.219    edge_det/nmh_1/T_high[14]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  edge_det/nmh_1/T_high_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.054ns  (logic 11.024ns (45.830%)  route 13.030ns (54.170%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          2.020    23.741    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X13Y127        LUT5 (Prop_lut5_I1_O)        0.313    24.054 r  edge_det/nmh_1/T_high[17]_i_1/O
                         net (fo=1, routed)           0.000    24.054    edge_det/nmh_1/T_high[17]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  edge_det/nmh_1/T_high_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.987ns  (logic 11.024ns (45.958%)  route 12.963ns (54.042%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.953    23.674    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X13Y127        LUT5 (Prop_lut5_I1_O)        0.313    23.987 r  edge_det/nmh_1/T_high[4]_i_1/O
                         net (fo=1, routed)           0.000    23.987    edge_det/nmh_1/T_high[4]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  edge_det/nmh_1/T_high_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_low1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_low_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.918ns  (logic 10.649ns (44.523%)  route 13.269ns (55.477%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_low1/CLK
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     4.009 r  edge_det/nmh_1/T_low1/P[13]
                         net (fo=17, routed)          2.651     6.660    edge_det/nmh_1/T_low1_n_92
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.150     6.810 r  edge_det/nmh_1/T_low[2]_i_80/O
                         net (fo=2, routed)           0.587     7.398    edge_det/nmh_1/T_low[2]_i_80_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.332     7.730 r  edge_det/nmh_1/T_low[2]_i_84/O
                         net (fo=1, routed)           0.000     7.730    edge_det/nmh_1/T_low[2]_i_84_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.262 r  edge_det/nmh_1/T_low_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.262    edge_det/nmh_1/T_low_reg[2]_i_60_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  edge_det/nmh_1/T_low_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.376    edge_det/nmh_1/T_low_reg[2]_i_38_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.490 r  edge_det/nmh_1/T_low_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.490    edge_det/nmh_1/T_low_reg[2]_i_24_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.729 r  edge_det/nmh_1/T_low_reg[6]_i_14/O[2]
                         net (fo=3, routed)           1.310    10.038    edge_det/nmh_1/T_low_reg[6]_i_14_n_5
    SLICE_X9Y111         LUT3 (Prop_lut3_I1_O)        0.302    10.340 f  edge_det/nmh_1/T_low[2]_i_21/O
                         net (fo=2, routed)           0.823    11.163    edge_det/nmh_1/T_low[2]_i_21_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.124    11.287 r  edge_det/nmh_1/T_low[2]_i_4/O
                         net (fo=2, routed)           1.290    12.577    edge_det/nmh_1/T_low[2]_i_4_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  edge_det/nmh_1/T_low[2]_i_8/O
                         net (fo=1, routed)           0.000    12.701    edge_det/nmh_1/T_low[2]_i_8_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.102 r  edge_det/nmh_1/T_low_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.102    edge_det/nmh_1/T_low_reg[2]_i_2_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  edge_det/nmh_1/T_low_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.216    edge_det/nmh_1/T_low_reg[6]_i_2_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.550 r  edge_det/nmh_1/T_low_reg[10]_i_2/O[1]
                         net (fo=17, routed)          1.810    15.361    edge_det/nmh_1/T_low_reg[10]_i_2_n_6
    SLICE_X1Y118         LUT3 (Prop_lut3_I2_O)        0.331    15.692 r  edge_det/nmh_1/T_low[17]_i_134/O
                         net (fo=1, routed)           0.326    16.017    edge_det/nmh_1/T_low[17]_i_134_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.604 r  edge_det/nmh_1/T_low_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.604    edge_det/nmh_1/T_low_reg[17]_i_116_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.843 r  edge_det/nmh_1/T_low_reg[17]_i_91/O[2]
                         net (fo=3, routed)           1.110    17.953    edge_det/nmh_1/T_low_reg[17]_i_91_n_5
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.327    18.280 r  edge_det/nmh_1/T_low[17]_i_58/O
                         net (fo=1, routed)           0.341    18.621    edge_det/nmh_1/T_low[17]_i_58_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.336 r  edge_det/nmh_1/T_low_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.336    edge_det/nmh_1/T_low_reg[17]_i_35_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.649 r  edge_det/nmh_1/T_low_reg[17]_i_18/O[3]
                         net (fo=3, routed)           1.300    20.949    edge_det/nmh_1/T_low_reg[17]_i_18_n_4
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.306    21.255 r  edge_det/nmh_1/T_low[17]_i_31/O
                         net (fo=1, routed)           0.000    21.255    edge_det/nmh_1/T_low[17]_i_31_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.656 r  edge_det/nmh_1/T_low_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.656    edge_det/nmh_1/T_low_reg[17]_i_11_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.884 r  edge_det/nmh_1/T_low_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.721    23.605    edge_det/nmh_1/T_low_reg[17]_i_3_n_1
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.313    23.918 r  edge_det/nmh_1/T_low[17]_i_1/O
                         net (fo=1, routed)           0.000    23.918    edge_det/nmh_1/T_low[17]_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  edge_det/nmh_1/T_low_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_low1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_low_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.913ns  (logic 10.649ns (44.533%)  route 13.264ns (55.467%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_low1/CLK
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     4.009 r  edge_det/nmh_1/T_low1/P[13]
                         net (fo=17, routed)          2.651     6.660    edge_det/nmh_1/T_low1_n_92
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.150     6.810 r  edge_det/nmh_1/T_low[2]_i_80/O
                         net (fo=2, routed)           0.587     7.398    edge_det/nmh_1/T_low[2]_i_80_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.332     7.730 r  edge_det/nmh_1/T_low[2]_i_84/O
                         net (fo=1, routed)           0.000     7.730    edge_det/nmh_1/T_low[2]_i_84_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.262 r  edge_det/nmh_1/T_low_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.262    edge_det/nmh_1/T_low_reg[2]_i_60_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  edge_det/nmh_1/T_low_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.376    edge_det/nmh_1/T_low_reg[2]_i_38_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.490 r  edge_det/nmh_1/T_low_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.490    edge_det/nmh_1/T_low_reg[2]_i_24_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.729 r  edge_det/nmh_1/T_low_reg[6]_i_14/O[2]
                         net (fo=3, routed)           1.310    10.038    edge_det/nmh_1/T_low_reg[6]_i_14_n_5
    SLICE_X9Y111         LUT3 (Prop_lut3_I1_O)        0.302    10.340 f  edge_det/nmh_1/T_low[2]_i_21/O
                         net (fo=2, routed)           0.823    11.163    edge_det/nmh_1/T_low[2]_i_21_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.124    11.287 r  edge_det/nmh_1/T_low[2]_i_4/O
                         net (fo=2, routed)           1.290    12.577    edge_det/nmh_1/T_low[2]_i_4_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  edge_det/nmh_1/T_low[2]_i_8/O
                         net (fo=1, routed)           0.000    12.701    edge_det/nmh_1/T_low[2]_i_8_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.102 r  edge_det/nmh_1/T_low_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.102    edge_det/nmh_1/T_low_reg[2]_i_2_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  edge_det/nmh_1/T_low_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.216    edge_det/nmh_1/T_low_reg[6]_i_2_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.550 r  edge_det/nmh_1/T_low_reg[10]_i_2/O[1]
                         net (fo=17, routed)          1.810    15.361    edge_det/nmh_1/T_low_reg[10]_i_2_n_6
    SLICE_X1Y118         LUT3 (Prop_lut3_I2_O)        0.331    15.692 r  edge_det/nmh_1/T_low[17]_i_134/O
                         net (fo=1, routed)           0.326    16.017    edge_det/nmh_1/T_low[17]_i_134_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.604 r  edge_det/nmh_1/T_low_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.604    edge_det/nmh_1/T_low_reg[17]_i_116_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.843 r  edge_det/nmh_1/T_low_reg[17]_i_91/O[2]
                         net (fo=3, routed)           1.110    17.953    edge_det/nmh_1/T_low_reg[17]_i_91_n_5
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.327    18.280 r  edge_det/nmh_1/T_low[17]_i_58/O
                         net (fo=1, routed)           0.341    18.621    edge_det/nmh_1/T_low[17]_i_58_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.336 r  edge_det/nmh_1/T_low_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.336    edge_det/nmh_1/T_low_reg[17]_i_35_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.649 r  edge_det/nmh_1/T_low_reg[17]_i_18/O[3]
                         net (fo=3, routed)           1.300    20.949    edge_det/nmh_1/T_low_reg[17]_i_18_n_4
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.306    21.255 r  edge_det/nmh_1/T_low[17]_i_31/O
                         net (fo=1, routed)           0.000    21.255    edge_det/nmh_1/T_low[17]_i_31_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.656 r  edge_det/nmh_1/T_low_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.656    edge_det/nmh_1/T_low_reg[17]_i_11_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.884 r  edge_det/nmh_1/T_low_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.716    23.600    edge_det/nmh_1/T_low_reg[17]_i_3_n_1
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.313    23.913 r  edge_det/nmh_1/T_low[16]_i_1/O
                         net (fo=1, routed)           0.000    23.913    edge_det/nmh_1/T_low[16]_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  edge_det/nmh_1/T_low_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.892ns  (logic 11.024ns (46.141%)  route 12.868ns (53.859%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.858    23.579    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.313    23.892 r  edge_det/nmh_1/T_high[5]_i_1/O
                         net (fo=1, routed)           0.000    23.892    edge_det/nmh_1/T_high[5]_i_1_n_0
    SLICE_X15Y126        FDRE                                         r  edge_det/nmh_1/T_high_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_high1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_high_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.845ns  (logic 11.024ns (46.231%)  route 12.821ns (53.769%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_high1/CLK
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 r  edge_det/nmh_1/T_high1/P[7]
                         net (fo=19, routed)          2.091     6.100    edge_det/nmh_1/T_high1_n_98
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.150     6.250 r  edge_det/nmh_1/T_high[2]_i_80/O
                         net (fo=2, routed)           0.645     6.896    edge_det/nmh_1/T_high[2]_i_80_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I3_O)        0.332     7.228 r  edge_det/nmh_1/T_high[2]_i_84/O
                         net (fo=1, routed)           0.000     7.228    edge_det/nmh_1/T_high[2]_i_84_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.760 r  edge_det/nmh_1/T_high_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.760    edge_det/nmh_1/T_high_reg[2]_i_60_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  edge_det/nmh_1/T_high_reg[2]_i_38/O[0]
                         net (fo=3, routed)           1.118     9.101    edge_det/nmh_1/T_high_reg[2]_i_38_n_7
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.328     9.429 f  edge_det/nmh_1/T_high[2]_i_59/O
                         net (fo=3, routed)           0.826    10.256    edge_det/nmh_1/T_high[2]_i_59_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I0_O)        0.327    10.583 r  edge_det/nmh_1/T_high[2]_i_29/O
                         net (fo=2, routed)           1.107    11.690    edge_det/nmh_1/T_high[2]_i_29_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  edge_det/nmh_1/T_high[2]_i_33/O
                         net (fo=1, routed)           0.000    11.814    edge_det/nmh_1/T_high[2]_i_33_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.347 r  edge_det/nmh_1/T_high_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.347    edge_det/nmh_1/T_high_reg[2]_i_12_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.464 r  edge_det/nmh_1/T_high_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.464    edge_det/nmh_1/T_high_reg[2]_i_3_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.581 r  edge_det/nmh_1/T_high_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    edge_det/nmh_1/T_high_reg[2]_i_2_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.904 r  edge_det/nmh_1/T_high_reg[6]_i_2/O[1]
                         net (fo=18, routed)          1.857    14.761    edge_det/nmh_1/T_high_reg[6]_i_2_n_6
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.334    15.095 r  edge_det/nmh_1/T_high[17]_i_134/O
                         net (fo=1, routed)           0.639    15.734    edge_det/nmh_1/T_high[17]_i_134_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.332 r  edge_det/nmh_1/T_high_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.332    edge_det/nmh_1/T_high_reg[17]_i_116_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.551 r  edge_det/nmh_1/T_high_reg[17]_i_91/O[0]
                         net (fo=3, routed)           1.005    17.557    edge_det/nmh_1/T_high_reg[17]_i_91_n_7
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.323    17.880 r  edge_det/nmh_1/T_high[17]_i_83/O
                         net (fo=1, routed)           0.643    18.522    edge_det/nmh_1/T_high[17]_i_83_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    19.115 r  edge_det/nmh_1/T_high_reg[17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.115    edge_det/nmh_1/T_high_reg[17]_i_55_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.229 r  edge_det/nmh_1/T_high_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.229    edge_det/nmh_1/T_high_reg[17]_i_35_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.563 r  edge_det/nmh_1/T_high_reg[17]_i_18/O[1]
                         net (fo=3, routed)           1.076    20.640    edge_det/nmh_1/T_high_reg[17]_i_18_n_6
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.303    20.943 r  edge_det/nmh_1/T_high[17]_i_33/O
                         net (fo=1, routed)           0.000    20.943    edge_det/nmh_1/T_high[17]_i_33_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  edge_det/nmh_1/T_high_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.493    edge_det/nmh_1/T_high_reg[17]_i_11_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.721 r  edge_det/nmh_1/T_high_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.812    23.532    edge_det/nmh_1/T_high_reg[17]_i_3_n_1
    SLICE_X15Y127        LUT5 (Prop_lut5_I1_O)        0.313    23.845 r  edge_det/nmh_1/T_high[10]_i_1/O
                         net (fo=1, routed)           0.000    23.845    edge_det/nmh_1/T_high[10]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  edge_det/nmh_1/T_high_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_low1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_low_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.781ns  (logic 10.649ns (44.780%)  route 13.132ns (55.220%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_low1/CLK
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     4.009 r  edge_det/nmh_1/T_low1/P[13]
                         net (fo=17, routed)          2.651     6.660    edge_det/nmh_1/T_low1_n_92
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.150     6.810 r  edge_det/nmh_1/T_low[2]_i_80/O
                         net (fo=2, routed)           0.587     7.398    edge_det/nmh_1/T_low[2]_i_80_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.332     7.730 r  edge_det/nmh_1/T_low[2]_i_84/O
                         net (fo=1, routed)           0.000     7.730    edge_det/nmh_1/T_low[2]_i_84_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.262 r  edge_det/nmh_1/T_low_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.262    edge_det/nmh_1/T_low_reg[2]_i_60_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  edge_det/nmh_1/T_low_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.376    edge_det/nmh_1/T_low_reg[2]_i_38_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.490 r  edge_det/nmh_1/T_low_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.490    edge_det/nmh_1/T_low_reg[2]_i_24_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.729 r  edge_det/nmh_1/T_low_reg[6]_i_14/O[2]
                         net (fo=3, routed)           1.310    10.038    edge_det/nmh_1/T_low_reg[6]_i_14_n_5
    SLICE_X9Y111         LUT3 (Prop_lut3_I1_O)        0.302    10.340 f  edge_det/nmh_1/T_low[2]_i_21/O
                         net (fo=2, routed)           0.823    11.163    edge_det/nmh_1/T_low[2]_i_21_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.124    11.287 r  edge_det/nmh_1/T_low[2]_i_4/O
                         net (fo=2, routed)           1.290    12.577    edge_det/nmh_1/T_low[2]_i_4_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  edge_det/nmh_1/T_low[2]_i_8/O
                         net (fo=1, routed)           0.000    12.701    edge_det/nmh_1/T_low[2]_i_8_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.102 r  edge_det/nmh_1/T_low_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.102    edge_det/nmh_1/T_low_reg[2]_i_2_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  edge_det/nmh_1/T_low_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.216    edge_det/nmh_1/T_low_reg[6]_i_2_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.550 r  edge_det/nmh_1/T_low_reg[10]_i_2/O[1]
                         net (fo=17, routed)          1.810    15.361    edge_det/nmh_1/T_low_reg[10]_i_2_n_6
    SLICE_X1Y118         LUT3 (Prop_lut3_I2_O)        0.331    15.692 r  edge_det/nmh_1/T_low[17]_i_134/O
                         net (fo=1, routed)           0.326    16.017    edge_det/nmh_1/T_low[17]_i_134_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.604 r  edge_det/nmh_1/T_low_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.604    edge_det/nmh_1/T_low_reg[17]_i_116_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.843 r  edge_det/nmh_1/T_low_reg[17]_i_91/O[2]
                         net (fo=3, routed)           1.110    17.953    edge_det/nmh_1/T_low_reg[17]_i_91_n_5
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.327    18.280 r  edge_det/nmh_1/T_low[17]_i_58/O
                         net (fo=1, routed)           0.341    18.621    edge_det/nmh_1/T_low[17]_i_58_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.336 r  edge_det/nmh_1/T_low_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.336    edge_det/nmh_1/T_low_reg[17]_i_35_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.649 r  edge_det/nmh_1/T_low_reg[17]_i_18/O[3]
                         net (fo=3, routed)           1.300    20.949    edge_det/nmh_1/T_low_reg[17]_i_18_n_4
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.306    21.255 r  edge_det/nmh_1/T_low[17]_i_31/O
                         net (fo=1, routed)           0.000    21.255    edge_det/nmh_1/T_low[17]_i_31_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.656 r  edge_det/nmh_1/T_low_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.656    edge_det/nmh_1/T_low_reg[17]_i_11_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.884 r  edge_det/nmh_1/T_low_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.584    23.468    edge_det/nmh_1/T_low_reg[17]_i_3_n_1
    SLICE_X7Y121         LUT5 (Prop_lut5_I1_O)        0.313    23.781 r  edge_det/nmh_1/T_low[14]_i_1/O
                         net (fo=1, routed)           0.000    23.781    edge_det/nmh_1/T_low[14]_i_1_n_0
    SLICE_X7Y121         FDRE                                         r  edge_det/nmh_1/T_low_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/T_low1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            edge_det/nmh_1/T_low_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.700ns  (logic 10.649ns (44.933%)  route 13.051ns (55.067%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  edge_det/nmh_1/T_low1/CLK
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     4.009 r  edge_det/nmh_1/T_low1/P[13]
                         net (fo=17, routed)          2.651     6.660    edge_det/nmh_1/T_low1_n_92
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.150     6.810 r  edge_det/nmh_1/T_low[2]_i_80/O
                         net (fo=2, routed)           0.587     7.398    edge_det/nmh_1/T_low[2]_i_80_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.332     7.730 r  edge_det/nmh_1/T_low[2]_i_84/O
                         net (fo=1, routed)           0.000     7.730    edge_det/nmh_1/T_low[2]_i_84_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.262 r  edge_det/nmh_1/T_low_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.262    edge_det/nmh_1/T_low_reg[2]_i_60_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  edge_det/nmh_1/T_low_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.376    edge_det/nmh_1/T_low_reg[2]_i_38_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.490 r  edge_det/nmh_1/T_low_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.490    edge_det/nmh_1/T_low_reg[2]_i_24_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.729 r  edge_det/nmh_1/T_low_reg[6]_i_14/O[2]
                         net (fo=3, routed)           1.310    10.038    edge_det/nmh_1/T_low_reg[6]_i_14_n_5
    SLICE_X9Y111         LUT3 (Prop_lut3_I1_O)        0.302    10.340 f  edge_det/nmh_1/T_low[2]_i_21/O
                         net (fo=2, routed)           0.823    11.163    edge_det/nmh_1/T_low[2]_i_21_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.124    11.287 r  edge_det/nmh_1/T_low[2]_i_4/O
                         net (fo=2, routed)           1.290    12.577    edge_det/nmh_1/T_low[2]_i_4_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  edge_det/nmh_1/T_low[2]_i_8/O
                         net (fo=1, routed)           0.000    12.701    edge_det/nmh_1/T_low[2]_i_8_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.102 r  edge_det/nmh_1/T_low_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.102    edge_det/nmh_1/T_low_reg[2]_i_2_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  edge_det/nmh_1/T_low_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.216    edge_det/nmh_1/T_low_reg[6]_i_2_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.550 r  edge_det/nmh_1/T_low_reg[10]_i_2/O[1]
                         net (fo=17, routed)          1.810    15.361    edge_det/nmh_1/T_low_reg[10]_i_2_n_6
    SLICE_X1Y118         LUT3 (Prop_lut3_I2_O)        0.331    15.692 r  edge_det/nmh_1/T_low[17]_i_134/O
                         net (fo=1, routed)           0.326    16.017    edge_det/nmh_1/T_low[17]_i_134_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.604 r  edge_det/nmh_1/T_low_reg[17]_i_116/CO[3]
                         net (fo=1, routed)           0.000    16.604    edge_det/nmh_1/T_low_reg[17]_i_116_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.843 r  edge_det/nmh_1/T_low_reg[17]_i_91/O[2]
                         net (fo=3, routed)           1.110    17.953    edge_det/nmh_1/T_low_reg[17]_i_91_n_5
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.327    18.280 r  edge_det/nmh_1/T_low[17]_i_58/O
                         net (fo=1, routed)           0.341    18.621    edge_det/nmh_1/T_low[17]_i_58_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.336 r  edge_det/nmh_1/T_low_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.336    edge_det/nmh_1/T_low_reg[17]_i_35_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.649 r  edge_det/nmh_1/T_low_reg[17]_i_18/O[3]
                         net (fo=3, routed)           1.300    20.949    edge_det/nmh_1/T_low_reg[17]_i_18_n_4
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.306    21.255 r  edge_det/nmh_1/T_low[17]_i_31/O
                         net (fo=1, routed)           0.000    21.255    edge_det/nmh_1/T_low[17]_i_31_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.656 r  edge_det/nmh_1/T_low_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.656    edge_det/nmh_1/T_low_reg[17]_i_11_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.884 r  edge_det/nmh_1/T_low_reg[17]_i_3/CO[2]
                         net (fo=18, routed)          1.502    23.387    edge_det/nmh_1/T_low_reg[17]_i_3_n_1
    SLICE_X4Y123         LUT5 (Prop_lut5_I1_O)        0.313    23.700 r  edge_det/nmh_1/T_low[13]_i_1/O
                         net (fo=1, routed)           0.000    23.700    edge_det/nmh_1/T_low[13]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  edge_det/nmh_1/T_low_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 edge_det/sobel_1/x1/s1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/sobel_1/x1/t3_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  edge_det/sobel_1/x1/s1_reg[14]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/sobel_1/x1/s1_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    edge_det/sobel_1/x1/s1[14]
    SLICE_X3Y116         FDRE                                         r  edge_det/sobel_1/x1/t3_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/sobel_1/y1/t1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/sobel_1/y1/t4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  edge_det/sobel_1/y1/t1_reg[4]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/sobel_1/y1/t1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    edge_det/sobel_1/y1/t1_reg_n_0_[4]
    SLICE_X9Y102         FDRE                                         r  edge_det/sobel_1/y1/t4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/sobel_1/y1/t1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/sobel_1/y1/t4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  edge_det/sobel_1/y1/t1_reg[5]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/sobel_1/y1/t1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    edge_det/sobel_1/y1/t1_reg_n_0_[5]
    SLICE_X9Y102         FDRE                                         r  edge_det/sobel_1/y1/t4_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/sobel_1/y1/t1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/sobel_1/y1/t4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  edge_det/sobel_1/y1/t1_reg[6]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/sobel_1/y1/t1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    edge_det/sobel_1/y1/t1_reg_n_0_[6]
    SLICE_X9Y102         FDRE                                         r  edge_det/sobel_1/y1/t4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/sobel_1/y1/t1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/sobel_1/y1/t4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  edge_det/sobel_1/y1/t1_reg[7]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/sobel_1/y1/t1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    edge_det/sobel_1/y1/t1_reg_n_0_[7]
    SLICE_X9Y102         FDRE                                         r  edge_det/sobel_1/y1/t4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/s2_reg[1][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/nmh_1/s1_reg[1][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE                         0.000     0.000 r  edge_det/nmh_1/s2_reg[1][15]/C
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  edge_det/nmh_1/s2_reg[1][15]/Q
                         net (fo=9, routed)           0.069     0.197    edge_det/nmh_1/s2_reg_n_0_[1][15]
    SLICE_X3Y130         FDRE                                         r  edge_det/nmh_1/s1_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/s2_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/nmh_1/s1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE                         0.000     0.000 r  edge_det/nmh_1/s2_reg[1][3]/C
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  edge_det/nmh_1/s2_reg[1][3]/Q
                         net (fo=9, routed)           0.069     0.197    edge_det/nmh_1/s2_reg_n_0_[1][3]
    SLICE_X1Y123         FDRE                                         r  edge_det/nmh_1/s1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/s2_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/nmh_1/s1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.580%)  route 0.077ns (37.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  edge_det/nmh_1/s2_reg[1][2]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  edge_det/nmh_1/s2_reg[1][2]/Q
                         net (fo=9, routed)           0.077     0.205    edge_det/nmh_1/s2_reg_n_0_[1][2]
    SLICE_X0Y123         FDRE                                         r  edge_det/nmh_1/s1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/s2_reg[1][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/nmh_1/s1_reg[1][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.141ns (66.244%)  route 0.072ns (33.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE                         0.000     0.000 r  edge_det/nmh_1/s2_reg[1][13]/C
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_det/nmh_1/s2_reg[1][13]/Q
                         net (fo=9, routed)           0.072     0.213    edge_det/nmh_1/s2_reg_n_0_[1][13]
    SLICE_X4Y132         FDRE                                         r  edge_det/nmh_1/s1_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_det/nmh_1/s2_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_det/nmh_1/s1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (60.121%)  route 0.085ns (39.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE                         0.000     0.000 r  edge_det/nmh_1/s2_reg[1][1]/C
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  edge_det/nmh_1/s2_reg[1][1]/Q
                         net (fo=9, routed)           0.085     0.213    edge_det/nmh_1/s2_reg_n_0_[1][1]
    SLICE_X3Y123         FDRE                                         r  edge_det/nmh_1/s1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_25_clock_wiz_25
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plzz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_25_clock_wiz_25'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 3.618ns (41.889%)  route 5.019ns (58.111%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    21.809    plzz/inst/clk_in_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          3.001    23.003    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    26.525 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.525    xclk
    F16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.002ns (45.887%)  route 4.720ns (54.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.618     1.620    u_vga/clk_out_25
    SLICE_X65Y70         FDRE                                         r  u_vga/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  u_vga/vga_green_reg[3]/Q
                         net (fo=1, routed)           4.720     6.796    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    10.343 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.343    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 3.994ns (45.870%)  route 4.714ns (54.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.613     1.615    u_vga/clk_out_25
    SLICE_X64Y73         FDRE                                         r  u_vga/vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.456     2.071 r  u_vga/vga_green_reg[0]/Q
                         net (fo=1, routed)           4.714     6.785    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.323 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.323    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 4.003ns (46.114%)  route 4.678ns (53.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.611     1.613    u_vga/clk_out_25
    SLICE_X69Y75         FDRE                                         r  u_vga/vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.456     2.069 r  u_vga/vga_blue_reg[0]/Q
                         net (fo=1, routed)           4.678     6.747    B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    10.294 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.294    B[0]
    B7                                                                r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 3.991ns (46.565%)  route 4.580ns (53.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.613     1.615    u_vga/clk_out_25
    SLICE_X64Y73         FDRE                                         r  u_vga/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.456     2.071 r  u_vga/vga_red_reg[2]/Q
                         net (fo=1, routed)           4.580     6.651    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    10.187 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.187    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 4.001ns (46.994%)  route 4.512ns (53.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.618     1.620    u_vga/clk_out_25
    SLICE_X65Y70         FDRE                                         r  u_vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  u_vga/vga_green_reg[1]/Q
                         net (fo=1, routed)           4.512     6.589    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.133 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.133    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 4.004ns (47.229%)  route 4.474ns (52.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.618     1.620    u_vga/clk_out_25
    SLICE_X64Y70         FDRE                                         r  u_vga/vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  u_vga/vga_red_reg[1]/Q
                         net (fo=1, routed)           4.474     6.551    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.099 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.099    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 4.007ns (47.702%)  route 4.393ns (52.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.611     1.613    u_vga/clk_out_25
    SLICE_X69Y75         FDRE                                         r  u_vga/vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.456     2.069 r  u_vga/vga_blue_reg[1]/Q
                         net (fo=1, routed)           4.393     6.463    B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    10.014 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.014    B[1]
    C7                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.008ns (47.756%)  route 4.384ns (52.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.618     1.620    u_vga/clk_out_25
    SLICE_X64Y70         FDRE                                         r  u_vga/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  u_vga/vga_blue_reg[3]/Q
                         net (fo=1, routed)           4.384     6.461    B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.012 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.012    B[3]
    D8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 4.002ns (47.902%)  route 4.353ns (52.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          1.613     1.615    u_vga/clk_out_25
    SLICE_X65Y73         FDRE                                         r  u_vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     2.071 r  u_vga/vga_green_reg[2]/Q
                         net (fo=1, routed)           4.353     6.424    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     9.971 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.971    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plzz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out_25_clock_wiz_25'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.249ns (47.287%)  route 1.392ns (52.713%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.744     0.746    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     1.969 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.969    xclk
    F16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.430ns (51.031%)  route 1.372ns (48.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.566     0.568    u_vga/clk_out_25
    SLICE_X38Y93         FDRE                                         r  u_vga/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  u_vga/vga_vsync_reg/Q
                         net (fo=1, routed)           1.372     2.104    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.369 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.429ns (49.460%)  route 1.460ns (50.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.565     0.567    u_vga/clk_out_25
    SLICE_X42Y91         FDRE                                         r  u_vga/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  u_vga/vga_hsync_reg/Q
                         net (fo=1, routed)           1.460     2.191    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.456 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.456    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.365ns (46.713%)  route 1.558ns (53.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.553     0.555    u_vga/clk_out_25
    SLICE_X69Y75         FDRE                                         r  u_vga/vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  u_vga/vga_blue_reg[2]/Q
                         net (fo=1, routed)           1.558     2.253    B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.478 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.478    B[2]
    D7                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.388ns (47.263%)  route 1.549ns (52.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554     0.556    u_vga/clk_out_25
    SLICE_X65Y73         FDRE                                         r  u_vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga/vga_green_reg[2]/Q
                         net (fo=1, routed)           1.549     2.245    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.492 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.492    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.393ns (47.363%)  route 1.548ns (52.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556     0.558    u_vga/clk_out_25
    SLICE_X64Y71         FDRE                                         r  u_vga/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  u_vga/vga_red_reg[3]/Q
                         net (fo=1, routed)           1.548     2.247    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.499 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.499    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.393ns (47.021%)  route 1.569ns (52.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.553     0.555    u_vga/clk_out_25
    SLICE_X69Y75         FDRE                                         r  u_vga/vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  u_vga/vga_blue_reg[1]/Q
                         net (fo=1, routed)           1.569     2.265    B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.517 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.517    B[1]
    C7                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.393ns (47.093%)  route 1.565ns (52.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557     0.559    u_vga/clk_out_25
    SLICE_X64Y70         FDRE                                         r  u_vga/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga/vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.565     2.265    B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.517 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.517    B[3]
    D8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.395ns (46.872%)  route 1.582ns (53.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554     0.556    u_vga/clk_out_25
    SLICE_X65Y73         FDRE                                         r  u_vga/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga/vga_red_reg[0]/Q
                         net (fo=1, routed)           1.582     2.278    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.533 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.533    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clock_wiz_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.386ns (46.247%)  route 1.611ns (53.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clk_out_25_clock_wiz_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557     0.559    u_vga/clk_out_25
    SLICE_X65Y70         FDRE                                         r  u_vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga/vga_green_reg[1]/Q
                         net (fo=1, routed)           1.611     2.311    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.556 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.556    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wiz_25
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plzz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wiz_25'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plzz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wiz_25 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     6.809    plzz/inst/clk_in_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  plzz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    plzz/inst/clkfbout_clock_wiz_25
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  plzz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    plzz/inst/clkfbout_buf_clock_wiz_25
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  plzz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plzz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wiz_25'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plzz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wiz_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    plzz/inst/clk_in_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  plzz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    plzz/inst/clkfbout_clock_wiz_25
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  plzz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    plzz/inst/clkfbout_buf_clock_wiz_25
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  plzz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           933 Endpoints
Min Delay           933 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_114/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.658    14.987    edge_det/lb_el/SR[0]
    SLICE_X0Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_114/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_115/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.658    14.987    edge_det/lb_el/SR[0]
    SLICE_X0Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_115/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_98/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.658    14.987    edge_det/lb_el/SR[0]
    SLICE_X0Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_98/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_99/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.658    14.987    edge_det/lb_el/SR[0]
    SLICE_X0Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_99/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_100/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 0.580ns (5.997%)  route 9.092ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.654    14.983    edge_det/lb_el/SR[0]
    SLICE_X1Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_100/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_101/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 0.580ns (5.997%)  route 9.092ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.654    14.983    edge_det/lb_el/SR[0]
    SLICE_X1Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_101/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_102/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 0.580ns (5.997%)  route 9.092ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.654    14.983    edge_det/lb_el/SR[0]
    SLICE_X1Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_102/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_103/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 0.580ns (5.997%)  route 9.092ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.654    14.983    edge_det/lb_el/SR[0]
    SLICE_X1Y146         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_103/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_124/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 0.580ns (6.101%)  route 8.927ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.489    14.818    edge_det/lb_el/SR[0]
    SLICE_X3Y150         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_124/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/lb_el/Shift1_reg_r_125/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 0.580ns (6.101%)  route 8.927ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.709     5.311    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  rst_reg/Q
                         net (fo=42, routed)          0.438     6.205    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         8.489    14.818    edge_det/lb_el/SR[0]
    SLICE_X3Y150         FDRE                                         r  edge_det/lb_el/Shift1_reg_r_125/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.111%)  route 0.343ns (70.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.343     2.002    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y106         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.111%)  route 0.343ns (70.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.343     2.002    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y106         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.111%)  route 0.343ns (70.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.343     2.002    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y106         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.111%)  route 0.343ns (70.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.343     2.002    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y106         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.678%)  route 0.408ns (74.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.408     2.067    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y107         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.678%)  route 0.408ns (74.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.408     2.067    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y107         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.678%)  route 0.408ns (74.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.408     2.067    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y107         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/out_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.678%)  route 0.408ns (74.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rst_reg/Q
                         net (fo=42, routed)          0.408     2.067    edge_det/sobel_1/x1/E[0]
    SLICE_X7Y107         FDRE                                         r  edge_det/sobel_1/x1/out_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/s1_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.535%)  route 0.386ns (67.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         0.226     2.089    edge_det/sobel_1/x1/SR[0]
    SLICE_X3Y104         FDRE                                         r  edge_det/sobel_1/x1/s1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det/sobel_1/x1/s1_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.535%)  route 0.386ns (67.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  rst_reg/Q
                         net (fo=42, routed)          0.160     1.818    edge_det/sobel_1/x1/E[0]
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  edge_det/sobel_1/x1/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=934, routed)         0.226     2.089    edge_det/sobel_1/x1/SR[0]
    SLICE_X3Y104         FDRE                                         r  edge_det/sobel_1/x1/s1_reg[7]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.596ns (42.209%)  route 2.185ns (57.791%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.185     3.658    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X5Y136         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  u_ov7670_init/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     3.782    u_ov7670_init/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582     5.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW2_reg/C

Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.780ns  (logic 1.596ns (42.232%)  route 2.183ns (57.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.183     3.656    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X5Y136         LUT6 (Prop_lut6_I1_O)        0.124     3.780 r  u_ov7670_init/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     3.780    u_ov7670_init/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.582     5.004    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X5Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW1_reg/C

Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.596ns (42.279%)  route 2.179ns (57.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.179     3.651    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     3.775 r  u_ov7670_init/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     3.775    u_ov7670_init/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.585     5.007    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X3Y137         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKW3_reg/C

Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.596ns (43.982%)  route 2.033ns (56.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.033     3.505    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X1Y136         LUT6 (Prop_lut6_I1_O)        0.124     3.629 r  u_ov7670_init/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     3.629    u_ov7670_init/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.584     5.006    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR3_reg/C

Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.627ns  (logic 1.596ns (44.006%)  route 2.031ns (55.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.031     3.503    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X1Y136         LUT6 (Prop_lut6_I1_O)        0.124     3.627 r  u_ov7670_init/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     3.627    u_ov7670_init/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.584     5.006    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X1Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR2_reg/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.467ns (40.603%)  route 2.147ns (59.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          2.147     3.614    sys_rst_n_pin_IBUF
    SLICE_X0Y104         FDRE                                         r  reset_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589     5.011    sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  reset_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.467ns (40.603%)  route 2.147ns (59.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          2.147     3.614    sys_rst_n_pin_IBUF
    SLICE_X0Y104         FDRE                                         r  reset_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589     5.011    sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  reset_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.467ns (40.603%)  route 2.147ns (59.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          2.147     3.614    sys_rst_n_pin_IBUF
    SLICE_X0Y104         FDRE                                         r  reset_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589     5.011    sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  reset_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.467ns (40.603%)  route 2.147ns (59.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          2.147     3.614    sys_rst_n_pin_IBUF
    SLICE_X0Y104         FDRE                                         r  reset_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589     5.011    sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  reset_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.591ns (44.838%)  route 1.958ns (55.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          1.958     3.425    sys_rst_n_pin_IBUF
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.549 r  rst_i_1/O
                         net (fo=1, routed)           0.000     3.549    rst_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589     5.011    sys_clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rst_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 siod
                            (input port)
  Destination:            u_ov7670_init/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.285ns (29.676%)  route 0.676ns (70.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  siod (INOUT)
                         net (fo=1, unset)            0.000     0.000    siod_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  siod_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.676     0.916    u_ov7670_init/u_I2C_Controller/siod_IBUF
    SLICE_X0Y136         LUT6 (Prop_lut6_I1_O)        0.045     0.961 r  u_ov7670_init/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     0.961    u_ov7670_init/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X0Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     2.031    u_ov7670_init/u_I2C_Controller/sys_clk
    SLICE_X0Y136         FDPE                                         r  u_ov7670_init/u_I2C_Controller/ACKR1_reg/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.235ns (23.580%)  route 0.763ns (76.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.763     0.998    sys_rst_n_pin_IBUF
    SLICE_X0Y102         FDRE                                         r  reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  reset_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.235ns (23.580%)  route 0.763ns (76.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.763     0.998    sys_rst_n_pin_IBUF
    SLICE_X0Y102         FDRE                                         r  reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  reset_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.235ns (23.580%)  route 0.763ns (76.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.763     0.998    sys_rst_n_pin_IBUF
    SLICE_X0Y102         FDRE                                         r  reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  reset_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.235ns (23.580%)  route 0.763ns (76.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.763     0.998    sys_rst_n_pin_IBUF
    SLICE_X0Y102         FDRE                                         r  reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  reset_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.235ns (22.677%)  route 0.803ns (77.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.803     1.038    sys_rst_n_pin_IBUF
    SLICE_X0Y101         FDRE                                         r  reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  reset_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.235ns (22.677%)  route 0.803ns (77.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.803     1.038    sys_rst_n_pin_IBUF
    SLICE_X0Y101         FDRE                                         r  reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  reset_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.235ns (22.677%)  route 0.803ns (77.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.803     1.038    sys_rst_n_pin_IBUF
    SLICE_X0Y101         FDRE                                         r  reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  reset_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.235ns (22.677%)  route 0.803ns (77.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.803     1.038    sys_rst_n_pin_IBUF
    SLICE_X0Y101         FDRE                                         r  reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    sys_clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  reset_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n_pin
                            (input port)
  Destination:            reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.235ns (21.987%)  route 0.835ns (78.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sys_rst_n_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_pin
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sys_rst_n_pin_IBUF_inst/O
                         net (fo=17, routed)          0.835     1.071    sys_rst_n_pin_IBUF
    SLICE_X0Y103         FDRE                                         r  reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    sys_clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  reset_reg[10]/C





