$date
	Tue Mar 26 00:19:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dual_port_memory_tb $end
$var wire 32 ! rd_data [31:0] $end
$var reg 1 " clk $end
$var reg 8 # rd_addr [7:0] $end
$var reg 1 $ rd_en $end
$var reg 8 % wr_addr [7:0] $end
$var reg 32 & wr_data [31:0] $end
$var reg 1 ' wr_en $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 8 ( rd_addr [7:0] $end
$var wire 1 $ rd_en $end
$var wire 8 ) wr_addr [7:0] $end
$var wire 32 * wr_data [31:0] $end
$var wire 1 ' wr_en $end
$var reg 32 + rd_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b1010 *
b11 )
b0 (
1'
b1010 &
b11 %
0$
b0 #
0"
bx !
$end
#5
1"
#10
0"
b11 #
b11 (
1$
0'
#15
b1010 !
b1010 +
1"
#20
0"
0$
#25
1"
#30
0"
