<profile>

<section name = "Vitis HLS Report for 'accelerator_360_Pipeline_2'" level="0">
<item name = "Date">Sat Apr 12 12:19:20 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.940 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 6, 50.000 ns, 60.000 ns, 5, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 3, 2, 2, 1, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 221, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 77, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln871_1_fu_143_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln871_fu_153_p2">+, 0, 0, 13, 6, 6</column>
<column name="icmp_ln43_1_fu_194_p2">icmp, 0, 0, 32, 25, 25</column>
<column name="icmp_ln43_fu_188_p2">icmp, 0, 0, 32, 25, 25</column>
<column name="icmp_ln880_fu_148_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="xor_ln880_fu_200_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="UnifiedRetVal_reg_112">14, 3, 2, 6</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_116_p6">14, 3, 2, 6</column>
<column name="ap_return">9, 2, 2, 4</column>
<column name="idx62_reg_100">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_112">2, 0, 2, 0</column>
<column name="add_ln871_reg_225">6, 0, 6, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_return_preg">2, 0, 2, 0</column>
<column name="icmp_ln43_reg_240">1, 0, 1, 0</column>
<column name="icmp_ln880_reg_221">1, 0, 1, 0</column>
<column name="idx62_reg_100">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="ap_return">out, 2, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_2, return value</column>
<column name="p_result_2">in, 64, ap_none, p_result_2, scalar</column>
<column name="add_ln139">in, 64, ap_none, add_ln139, scalar</column>
<column name="p_first_assign_3">in, 6, ap_none, p_first_assign_3, scalar</column>
<column name="result_l3125_address0">out, 4, ap_memory, result_l3125, array</column>
<column name="result_l3125_ce0">out, 1, ap_memory, result_l3125, array</column>
<column name="result_l3125_q0">in, 25, ap_memory, result_l3125, array</column>
<column name="result_l3125_address1">out, 4, ap_memory, result_l3125, array</column>
<column name="result_l3125_ce1">out, 1, ap_memory, result_l3125, array</column>
<column name="result_l3125_q1">in, 25, ap_memory, result_l3125, array</column>
<column name="add_ln871_out">out, 6, ap_vld, add_ln871_out, pointer</column>
<column name="add_ln871_out_ap_vld">out, 1, ap_vld, add_ln871_out, pointer</column>
</table>
</item>
</section>
</profile>
