Time resolution is 1 ps
Note: Read from register file
Time: 10 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 20 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 30 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 40 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 50 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 10 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 20 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 30 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 40 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 50 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
Note: Read from register file
Time: 60 ns  Iteration: 0  Process: /cpu/register_file/line__59  File: D:/Programming/FPGA/case-study-modul9/case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd
