# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab8.ip_user_files/bd/secondTry/ipshared/9859/src/xup_and2.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_0_0/sim/secondTry_xup_and2_0_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_1_0/sim/secondTry_xup_and2_1_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_2_0/sim/secondTry_xup_and2_2_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_3_0/sim/secondTry_xup_and2_3_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_4_0/sim/secondTry_xup_and2_4_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_and2_5_0/sim/secondTry_xup_and2_5_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ipshared/37a5/src/xup_dff_en_reset.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_dff_en_reset_0_0/sim/secondTry_xup_dff_en_reset_0_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_dff_en_reset_1_0/sim/secondTry_xup_dff_en_reset_1_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_dff_en_reset_2_0/sim/secondTry_xup_dff_en_reset_2_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_dff_en_reset_3_0/sim/secondTry_xup_dff_en_reset_3_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_dff_en_reset_4_0/sim/secondTry_xup_dff_en_reset_4_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ipshared/67eb/src/xup_inv.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_inv_0_0/sim/secondTry_xup_inv_0_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ipshared/c3d7/src/xup_or2.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_or2_0_0/sim/secondTry_xup_or2_0_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_or2_1_0/sim/secondTry_xup_or2_1_0.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ipshared/8053/src/xup_or4.v" \
"../../../../lab8.ip_user_files/bd/secondTry/ip/secondTry_xup_or4_0_0/sim/secondTry_xup_or4_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
