Time reading PACKAGE MSR for Socket0: 21
Time reading CORE MSR for Socket0: 13
Time reading DRAM MSR for Socket0: 45
Time reading PACKAGE MSR for Socket0: 17
Time reading CORE MSR for Socket0: 13
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 13
Time reading PACKAGE MSR for Socket0: 10
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 9
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 33
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 47
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 573
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 15
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 15
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 19
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 34
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 35
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 33
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 12
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 10
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 18
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 14
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 13
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 47
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 14
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 11
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 33
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 12
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 84
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 12
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 9
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 12
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 12
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 19
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 12
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 11
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 8
