{
    "DESIGN_NAME": "lab1",
    "VERILOG_FILES": "dir::src/lab1.v",
    "CLOCK_TREE_SYNTH": false,
    "CLOCK_PORT": null,
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "FP_CORE_UTIL": 45
}
