.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* I2C_SCB */
.set I2C_SCB__CTRL, CYREG_SCB0_CTRL
.set I2C_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set I2C_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set I2C_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set I2C_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set I2C_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set I2C_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set I2C_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set I2C_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set I2C_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set I2C_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set I2C_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set I2C_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set I2C_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set I2C_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB0_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB0_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB0_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set I2C_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* I2C_SCB_IRQ */
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x100
.set I2C_SCB_IRQ__INTC_NUMBER, 8
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_SCBCLK */
.set I2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set I2C_SCBCLK__DIV_ID, 0x00000042
.set I2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set I2C_SCBCLK__PA_DIV_ID, 0x000000FF

/* I2C_scl */
.set I2C_scl__0__DR, CYREG_GPIO_PRT4_DR
.set I2C_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_scl__0__HSIOM_SHIFT, 0
.set I2C_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_scl__0__MASK, 0x01
.set I2C_scl__0__PC, CYREG_GPIO_PRT4_PC
.set I2C_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_scl__0__PORT, 4
.set I2C_scl__0__PS, CYREG_GPIO_PRT4_PS
.set I2C_scl__0__SHIFT, 0
.set I2C_scl__DR, CYREG_GPIO_PRT4_DR
.set I2C_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_scl__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_scl__MASK, 0x01
.set I2C_scl__PC, CYREG_GPIO_PRT4_PC
.set I2C_scl__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_scl__PORT, 4
.set I2C_scl__PS, CYREG_GPIO_PRT4_PS
.set I2C_scl__SHIFT, 0

/* I2C_sda */
.set I2C_sda__0__DR, CYREG_GPIO_PRT4_DR
.set I2C_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_sda__0__HSIOM_SHIFT, 4
.set I2C_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_sda__0__MASK, 0x02
.set I2C_sda__0__PC, CYREG_GPIO_PRT4_PC
.set I2C_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_sda__0__PORT, 4
.set I2C_sda__0__PS, CYREG_GPIO_PRT4_PS
.set I2C_sda__0__SHIFT, 1
.set I2C_sda__DR, CYREG_GPIO_PRT4_DR
.set I2C_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set I2C_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set I2C_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set I2C_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_sda__INTR, CYREG_GPIO_PRT4_INTR
.set I2C_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set I2C_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set I2C_sda__MASK, 0x02
.set I2C_sda__PC, CYREG_GPIO_PRT4_PC
.set I2C_sda__PC2, CYREG_GPIO_PRT4_PC2
.set I2C_sda__PORT, 4
.set I2C_sda__PS, CYREG_GPIO_PRT4_PS
.set I2C_sda__SHIFT, 1

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_1__0__HSIOM_MASK, 0x00F00000
.set Pin_1__0__HSIOM_SHIFT, 20
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_1__0__MASK, 0x20
.set Pin_1__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_1__0__PORT, 4
.set Pin_1__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_1__0__SHIFT, 5
.set Pin_1__DR, CYREG_GPIO_PRT4_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_1__MASK, 0x20
.set Pin_1__PC, CYREG_GPIO_PRT4_PC
.set Pin_1__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_1__PORT, 4
.set Pin_1__PS, CYREG_GPIO_PRT4_PS
.set Pin_1__SHIFT, 5

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_2__0__HSIOM_MASK, 0x0F000000
.set Pin_2__0__HSIOM_SHIFT, 24
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_2__0__MASK, 0x40
.set Pin_2__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_2__0__PORT, 4
.set Pin_2__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_2__0__SHIFT, 6
.set Pin_2__DR, CYREG_GPIO_PRT4_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_2__MASK, 0x40
.set Pin_2__PC, CYREG_GPIO_PRT4_PC
.set Pin_2__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_2__PORT, 4
.set Pin_2__PS, CYREG_GPIO_PRT4_PS
.set Pin_2__SHIFT, 6

/* Enc1CW */
.set Enc1CW__0__DR, CYREG_GPIO_PRT1_DR
.set Enc1CW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc1CW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc1CW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc1CW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Enc1CW__0__HSIOM_MASK, 0x000F0000
.set Enc1CW__0__HSIOM_SHIFT, 16
.set Enc1CW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CW__0__INTR, CYREG_GPIO_PRT1_INTR
.set Enc1CW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc1CW__0__MASK, 0x10
.set Enc1CW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc1CW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc1CW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc1CW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc1CW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc1CW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc1CW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc1CW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc1CW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc1CW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc1CW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc1CW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc1CW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc1CW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc1CW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc1CW__0__PC, CYREG_GPIO_PRT1_PC
.set Enc1CW__0__PC2, CYREG_GPIO_PRT1_PC2
.set Enc1CW__0__PORT, 1
.set Enc1CW__0__PS, CYREG_GPIO_PRT1_PS
.set Enc1CW__0__SHIFT, 4
.set Enc1CW__DR, CYREG_GPIO_PRT1_DR
.set Enc1CW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc1CW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc1CW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc1CW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CW__INTR, CYREG_GPIO_PRT1_INTR
.set Enc1CW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc1CW__MASK, 0x10
.set Enc1CW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc1CW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc1CW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc1CW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc1CW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc1CW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc1CW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc1CW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc1CW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc1CW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc1CW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc1CW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc1CW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc1CW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc1CW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc1CW__PC, CYREG_GPIO_PRT1_PC
.set Enc1CW__PC2, CYREG_GPIO_PRT1_PC2
.set Enc1CW__PORT, 1
.set Enc1CW__PS, CYREG_GPIO_PRT1_PS
.set Enc1CW__SHIFT, 4

/* Enc2CW */
.set Enc2CW__0__DR, CYREG_GPIO_PRT1_DR
.set Enc2CW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc2CW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc2CW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc2CW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Enc2CW__0__HSIOM_MASK, 0xF0000000
.set Enc2CW__0__HSIOM_SHIFT, 28
.set Enc2CW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CW__0__INTR, CYREG_GPIO_PRT1_INTR
.set Enc2CW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc2CW__0__MASK, 0x80
.set Enc2CW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc2CW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc2CW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc2CW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc2CW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc2CW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc2CW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc2CW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc2CW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc2CW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc2CW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc2CW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc2CW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc2CW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc2CW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc2CW__0__PC, CYREG_GPIO_PRT1_PC
.set Enc2CW__0__PC2, CYREG_GPIO_PRT1_PC2
.set Enc2CW__0__PORT, 1
.set Enc2CW__0__PS, CYREG_GPIO_PRT1_PS
.set Enc2CW__0__SHIFT, 7
.set Enc2CW__DR, CYREG_GPIO_PRT1_DR
.set Enc2CW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc2CW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc2CW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc2CW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CW__INTR, CYREG_GPIO_PRT1_INTR
.set Enc2CW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc2CW__MASK, 0x80
.set Enc2CW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc2CW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc2CW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc2CW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc2CW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc2CW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc2CW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc2CW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc2CW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc2CW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc2CW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc2CW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc2CW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc2CW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc2CW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc2CW__PC, CYREG_GPIO_PRT1_PC
.set Enc2CW__PC2, CYREG_GPIO_PRT1_PC2
.set Enc2CW__PORT, 1
.set Enc2CW__PS, CYREG_GPIO_PRT1_PS
.set Enc2CW__SHIFT, 7

/* Enc3CW */
.set Enc3CW__0__DR, CYREG_GPIO_PRT2_DR
.set Enc3CW__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc3CW__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc3CW__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc3CW__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Enc3CW__0__HSIOM_MASK, 0x000000F0
.set Enc3CW__0__HSIOM_SHIFT, 4
.set Enc3CW__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CW__0__INTR, CYREG_GPIO_PRT2_INTR
.set Enc3CW__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CW__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc3CW__0__MASK, 0x02
.set Enc3CW__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc3CW__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc3CW__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc3CW__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc3CW__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc3CW__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc3CW__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc3CW__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc3CW__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc3CW__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc3CW__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc3CW__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc3CW__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc3CW__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc3CW__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc3CW__0__PC, CYREG_GPIO_PRT2_PC
.set Enc3CW__0__PC2, CYREG_GPIO_PRT2_PC2
.set Enc3CW__0__PORT, 2
.set Enc3CW__0__PS, CYREG_GPIO_PRT2_PS
.set Enc3CW__0__SHIFT, 1
.set Enc3CW__DR, CYREG_GPIO_PRT2_DR
.set Enc3CW__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc3CW__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc3CW__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc3CW__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CW__INTR, CYREG_GPIO_PRT2_INTR
.set Enc3CW__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CW__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc3CW__MASK, 0x02
.set Enc3CW__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc3CW__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc3CW__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc3CW__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc3CW__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc3CW__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc3CW__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc3CW__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc3CW__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc3CW__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc3CW__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc3CW__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc3CW__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc3CW__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc3CW__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc3CW__PC, CYREG_GPIO_PRT2_PC
.set Enc3CW__PC2, CYREG_GPIO_PRT2_PC2
.set Enc3CW__PORT, 2
.set Enc3CW__PS, CYREG_GPIO_PRT2_PS
.set Enc3CW__SHIFT, 1

/* Enc4CW */
.set Enc4CW__0__DR, CYREG_GPIO_PRT2_DR
.set Enc4CW__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc4CW__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc4CW__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc4CW__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Enc4CW__0__HSIOM_MASK, 0x0000F000
.set Enc4CW__0__HSIOM_SHIFT, 12
.set Enc4CW__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CW__0__INTR, CYREG_GPIO_PRT2_INTR
.set Enc4CW__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CW__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc4CW__0__MASK, 0x08
.set Enc4CW__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc4CW__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc4CW__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc4CW__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc4CW__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc4CW__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc4CW__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc4CW__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc4CW__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc4CW__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc4CW__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc4CW__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc4CW__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc4CW__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc4CW__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc4CW__0__PC, CYREG_GPIO_PRT2_PC
.set Enc4CW__0__PC2, CYREG_GPIO_PRT2_PC2
.set Enc4CW__0__PORT, 2
.set Enc4CW__0__PS, CYREG_GPIO_PRT2_PS
.set Enc4CW__0__SHIFT, 3
.set Enc4CW__DR, CYREG_GPIO_PRT2_DR
.set Enc4CW__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc4CW__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc4CW__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc4CW__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CW__INTR, CYREG_GPIO_PRT2_INTR
.set Enc4CW__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CW__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc4CW__MASK, 0x08
.set Enc4CW__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc4CW__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc4CW__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc4CW__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc4CW__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc4CW__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc4CW__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc4CW__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc4CW__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc4CW__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc4CW__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc4CW__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc4CW__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc4CW__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc4CW__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc4CW__PC, CYREG_GPIO_PRT2_PC
.set Enc4CW__PC2, CYREG_GPIO_PRT2_PC2
.set Enc4CW__PORT, 2
.set Enc4CW__PS, CYREG_GPIO_PRT2_PS
.set Enc4CW__SHIFT, 3

/* QuadD1_cy_m0s8_tcpwm_1 */
.set QuadD1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set QuadD1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set QuadD1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set QuadD1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set QuadD1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set QuadD1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set QuadD1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set QuadD1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set QuadD1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set QuadD1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set QuadD1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set QuadD1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set QuadD1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set QuadD1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set QuadD1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* QuadD2_cy_m0s8_tcpwm_1 */
.set QuadD2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set QuadD2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set QuadD2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set QuadD2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set QuadD2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set QuadD2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set QuadD2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set QuadD2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set QuadD2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set QuadD2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set QuadD2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set QuadD2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set QuadD2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set QuadD2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set QuadD2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* QuadD3_cy_m0s8_tcpwm_1 */
.set QuadD3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set QuadD3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set QuadD3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set QuadD3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set QuadD3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set QuadD3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set QuadD3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set QuadD3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set QuadD3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set QuadD3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set QuadD3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set QuadD3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set QuadD3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set QuadD3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set QuadD3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadD4_cy_m0s8_tcpwm_1 */
.set QuadD4_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set QuadD4_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set QuadD4_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set QuadD4_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set QuadD4_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set QuadD4_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set QuadD4_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set QuadD4_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set QuadD4_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set QuadD4_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set QuadD4_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set QuadD4_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set QuadD4_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set QuadD4_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set QuadD4_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set Clock_2__DIV_ID, 0x00000043
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Enc1CCW */
.set Enc1CCW__0__DR, CYREG_GPIO_PRT1_DR
.set Enc1CCW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc1CCW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc1CCW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc1CCW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Enc1CCW__0__HSIOM_MASK, 0x00F00000
.set Enc1CCW__0__HSIOM_SHIFT, 20
.set Enc1CCW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CCW__0__INTR, CYREG_GPIO_PRT1_INTR
.set Enc1CCW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CCW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc1CCW__0__MASK, 0x20
.set Enc1CCW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc1CCW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc1CCW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc1CCW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc1CCW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc1CCW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc1CCW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc1CCW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc1CCW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc1CCW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc1CCW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc1CCW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc1CCW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc1CCW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc1CCW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc1CCW__0__PC, CYREG_GPIO_PRT1_PC
.set Enc1CCW__0__PC2, CYREG_GPIO_PRT1_PC2
.set Enc1CCW__0__PORT, 1
.set Enc1CCW__0__PS, CYREG_GPIO_PRT1_PS
.set Enc1CCW__0__SHIFT, 5
.set Enc1CCW__DR, CYREG_GPIO_PRT1_DR
.set Enc1CCW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc1CCW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc1CCW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc1CCW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CCW__INTR, CYREG_GPIO_PRT1_INTR
.set Enc1CCW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc1CCW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc1CCW__MASK, 0x20
.set Enc1CCW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc1CCW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc1CCW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc1CCW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc1CCW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc1CCW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc1CCW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc1CCW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc1CCW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc1CCW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc1CCW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc1CCW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc1CCW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc1CCW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc1CCW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc1CCW__PC, CYREG_GPIO_PRT1_PC
.set Enc1CCW__PC2, CYREG_GPIO_PRT1_PC2
.set Enc1CCW__PORT, 1
.set Enc1CCW__PS, CYREG_GPIO_PRT1_PS
.set Enc1CCW__SHIFT, 5

/* Enc2CCW */
.set Enc2CCW__0__DR, CYREG_GPIO_PRT1_DR
.set Enc2CCW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc2CCW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc2CCW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc2CCW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Enc2CCW__0__HSIOM_MASK, 0x0F000000
.set Enc2CCW__0__HSIOM_SHIFT, 24
.set Enc2CCW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CCW__0__INTR, CYREG_GPIO_PRT1_INTR
.set Enc2CCW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CCW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc2CCW__0__MASK, 0x40
.set Enc2CCW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc2CCW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc2CCW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc2CCW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc2CCW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc2CCW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc2CCW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc2CCW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc2CCW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc2CCW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc2CCW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc2CCW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc2CCW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc2CCW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc2CCW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc2CCW__0__PC, CYREG_GPIO_PRT1_PC
.set Enc2CCW__0__PC2, CYREG_GPIO_PRT1_PC2
.set Enc2CCW__0__PORT, 1
.set Enc2CCW__0__PS, CYREG_GPIO_PRT1_PS
.set Enc2CCW__0__SHIFT, 6
.set Enc2CCW__DR, CYREG_GPIO_PRT1_DR
.set Enc2CCW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Enc2CCW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Enc2CCW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Enc2CCW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CCW__INTR, CYREG_GPIO_PRT1_INTR
.set Enc2CCW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Enc2CCW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Enc2CCW__MASK, 0x40
.set Enc2CCW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Enc2CCW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Enc2CCW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Enc2CCW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Enc2CCW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Enc2CCW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Enc2CCW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Enc2CCW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Enc2CCW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Enc2CCW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Enc2CCW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Enc2CCW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Enc2CCW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Enc2CCW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Enc2CCW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Enc2CCW__PC, CYREG_GPIO_PRT1_PC
.set Enc2CCW__PC2, CYREG_GPIO_PRT1_PC2
.set Enc2CCW__PORT, 1
.set Enc2CCW__PS, CYREG_GPIO_PRT1_PS
.set Enc2CCW__SHIFT, 6

/* Enc3CCW */
.set Enc3CCW__0__DR, CYREG_GPIO_PRT2_DR
.set Enc3CCW__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc3CCW__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc3CCW__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc3CCW__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Enc3CCW__0__HSIOM_MASK, 0x0000000F
.set Enc3CCW__0__HSIOM_SHIFT, 0
.set Enc3CCW__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CCW__0__INTR, CYREG_GPIO_PRT2_INTR
.set Enc3CCW__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CCW__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc3CCW__0__MASK, 0x01
.set Enc3CCW__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc3CCW__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc3CCW__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc3CCW__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc3CCW__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc3CCW__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc3CCW__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc3CCW__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc3CCW__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc3CCW__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc3CCW__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc3CCW__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc3CCW__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc3CCW__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc3CCW__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc3CCW__0__PC, CYREG_GPIO_PRT2_PC
.set Enc3CCW__0__PC2, CYREG_GPIO_PRT2_PC2
.set Enc3CCW__0__PORT, 2
.set Enc3CCW__0__PS, CYREG_GPIO_PRT2_PS
.set Enc3CCW__0__SHIFT, 0
.set Enc3CCW__DR, CYREG_GPIO_PRT2_DR
.set Enc3CCW__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc3CCW__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc3CCW__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc3CCW__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CCW__INTR, CYREG_GPIO_PRT2_INTR
.set Enc3CCW__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc3CCW__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc3CCW__MASK, 0x01
.set Enc3CCW__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc3CCW__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc3CCW__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc3CCW__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc3CCW__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc3CCW__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc3CCW__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc3CCW__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc3CCW__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc3CCW__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc3CCW__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc3CCW__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc3CCW__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc3CCW__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc3CCW__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc3CCW__PC, CYREG_GPIO_PRT2_PC
.set Enc3CCW__PC2, CYREG_GPIO_PRT2_PC2
.set Enc3CCW__PORT, 2
.set Enc3CCW__PS, CYREG_GPIO_PRT2_PS
.set Enc3CCW__SHIFT, 0

/* Enc4CCW */
.set Enc4CCW__0__DR, CYREG_GPIO_PRT2_DR
.set Enc4CCW__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc4CCW__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc4CCW__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc4CCW__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Enc4CCW__0__HSIOM_MASK, 0x00000F00
.set Enc4CCW__0__HSIOM_SHIFT, 8
.set Enc4CCW__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CCW__0__INTR, CYREG_GPIO_PRT2_INTR
.set Enc4CCW__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CCW__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc4CCW__0__MASK, 0x04
.set Enc4CCW__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc4CCW__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc4CCW__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc4CCW__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc4CCW__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc4CCW__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc4CCW__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc4CCW__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc4CCW__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc4CCW__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc4CCW__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc4CCW__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc4CCW__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc4CCW__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc4CCW__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc4CCW__0__PC, CYREG_GPIO_PRT2_PC
.set Enc4CCW__0__PC2, CYREG_GPIO_PRT2_PC2
.set Enc4CCW__0__PORT, 2
.set Enc4CCW__0__PS, CYREG_GPIO_PRT2_PS
.set Enc4CCW__0__SHIFT, 2
.set Enc4CCW__DR, CYREG_GPIO_PRT2_DR
.set Enc4CCW__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Enc4CCW__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Enc4CCW__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Enc4CCW__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CCW__INTR, CYREG_GPIO_PRT2_INTR
.set Enc4CCW__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Enc4CCW__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Enc4CCW__MASK, 0x04
.set Enc4CCW__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Enc4CCW__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Enc4CCW__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Enc4CCW__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Enc4CCW__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Enc4CCW__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Enc4CCW__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Enc4CCW__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Enc4CCW__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Enc4CCW__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Enc4CCW__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Enc4CCW__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Enc4CCW__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Enc4CCW__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Enc4CCW__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Enc4CCW__PC, CYREG_GPIO_PRT2_PC
.set Enc4CCW__PC2, CYREG_GPIO_PRT2_PC2
.set Enc4CCW__PORT, 2
.set Enc4CCW__PS, CYREG_GPIO_PRT2_PS
.set Enc4CCW__SHIFT, 2

/* CapSense_Cmod */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 2

/* CapSense_CSD_FFB */
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD0_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD0_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD0_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD0_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD0_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_IDAC2_cy_psoc4_idac */
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x20000
.set CapSense_ISR__INTC_NUMBER, 17
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_SampleClk */
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF

/* CapSense_SenseClk */
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF

/* CapSense_Sns */
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__0__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__0__HSIOM_SHIFT, 0
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__0__MASK, 0x01
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__0__PORT, 0
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__0__SHIFT, 0
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__1__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__1__HSIOM_SHIFT, 4
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__1__MASK, 0x02
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__1__PORT, 0
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__1__SHIFT, 1
.set CapSense_Sns__10__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__10__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__10__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__10__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__10__HSIOM_SHIFT, 8
.set CapSense_Sns__10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__10__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__10__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__10__MASK, 0x04
.set CapSense_Sns__10__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__10__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__10__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__10__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__10__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__10__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__10__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__10__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__10__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__10__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__10__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__10__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__10__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__10__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__10__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__10__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__10__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__10__PORT, 1
.set CapSense_Sns__10__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__10__SHIFT, 2
.set CapSense_Sns__11__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__11__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__11__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__11__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__11__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__11__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__11__HSIOM_SHIFT, 12
.set CapSense_Sns__11__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__11__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__11__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__11__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__11__MASK, 0x08
.set CapSense_Sns__11__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__11__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__11__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__11__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__11__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__11__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__11__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__11__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__11__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__11__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__11__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__11__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__11__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__11__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__11__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__11__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__11__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__11__PORT, 1
.set CapSense_Sns__11__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__11__SHIFT, 3
.set CapSense_Sns__2__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__2__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__2__HSIOM_SHIFT, 8
.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__2__MASK, 0x04
.set CapSense_Sns__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__2__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__2__PORT, 0
.set CapSense_Sns__2__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__2__SHIFT, 2
.set CapSense_Sns__3__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__3__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__3__HSIOM_SHIFT, 12
.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__3__MASK, 0x08
.set CapSense_Sns__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__3__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__3__PORT, 0
.set CapSense_Sns__3__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__3__SHIFT, 3
.set CapSense_Sns__4__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__4__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__4__HSIOM_SHIFT, 16
.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__4__MASK, 0x10
.set CapSense_Sns__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__4__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__4__PORT, 0
.set CapSense_Sns__4__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__4__SHIFT, 4
.set CapSense_Sns__5__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__5__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__5__HSIOM_SHIFT, 20
.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__5__MASK, 0x20
.set CapSense_Sns__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__5__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__5__PORT, 0
.set CapSense_Sns__5__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__5__SHIFT, 5
.set CapSense_Sns__6__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__6__HSIOM_MASK, 0x0F000000
.set CapSense_Sns__6__HSIOM_SHIFT, 24
.set CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__6__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__6__MASK, 0x40
.set CapSense_Sns__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__6__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__6__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__6__PORT, 0
.set CapSense_Sns__6__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__6__SHIFT, 6
.set CapSense_Sns__7__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__7__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__7__HSIOM_SHIFT, 28
.set CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__7__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__7__MASK, 0x80
.set CapSense_Sns__7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__7__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__7__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__7__PORT, 0
.set CapSense_Sns__7__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__7__SHIFT, 7
.set CapSense_Sns__8__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__8__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__8__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__8__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__8__HSIOM_SHIFT, 0
.set CapSense_Sns__8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__8__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__8__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__8__MASK, 0x01
.set CapSense_Sns__8__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__8__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__8__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__8__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__8__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__8__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__8__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__8__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__8__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__8__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__8__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__8__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__8__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__8__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__8__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__8__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__8__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__8__PORT, 1
.set CapSense_Sns__8__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__8__SHIFT, 0
.set CapSense_Sns__9__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__9__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__9__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__9__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__9__HSIOM_SHIFT, 4
.set CapSense_Sns__9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__9__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__9__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__9__MASK, 0x02
.set CapSense_Sns__9__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__9__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__9__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__9__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__9__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__9__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__9__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__9__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__9__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__9__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__9__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__9__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__9__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__9__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__9__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__9__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__9__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__9__PORT, 1
.set CapSense_Sns__9__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__9__SHIFT, 1
.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button1__BTN__MASK, 0x01
.set CapSense_Sns__Button1__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button1__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button1__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button1__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button1__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button1__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button1__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button1__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button1__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button1__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button1__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button1__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button1__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button1__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button1__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button1__BTN__PORT, 0
.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button1__BTN__SHIFT, 0
.set CapSense_Sns__Button10__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button10__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button10__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button10__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button10__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button10__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button10__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button10__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button10__BTN__MASK, 0x02
.set CapSense_Sns__Button10__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button10__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button10__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button10__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button10__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button10__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button10__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button10__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button10__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button10__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button10__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button10__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button10__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button10__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button10__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button10__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button10__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button10__BTN__PORT, 1
.set CapSense_Sns__Button10__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button10__BTN__SHIFT, 1
.set CapSense_Sns__Button11__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button11__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button11__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button11__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button11__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button11__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button11__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button11__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button11__BTN__MASK, 0x04
.set CapSense_Sns__Button11__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button11__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button11__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button11__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button11__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button11__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button11__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button11__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button11__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button11__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button11__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button11__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button11__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button11__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button11__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button11__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button11__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button11__BTN__PORT, 1
.set CapSense_Sns__Button11__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button11__BTN__SHIFT, 2
.set CapSense_Sns__Button12__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button12__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button12__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button12__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button12__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button12__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button12__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button12__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button12__BTN__MASK, 0x08
.set CapSense_Sns__Button12__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button12__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button12__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button12__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button12__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button12__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button12__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button12__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button12__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button12__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button12__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button12__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button12__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button12__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button12__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button12__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button12__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button12__BTN__PORT, 1
.set CapSense_Sns__Button12__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button12__BTN__SHIFT, 3
.set CapSense_Sns__Button2__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button2__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button2__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button2__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button2__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button2__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button2__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button2__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button2__BTN__MASK, 0x02
.set CapSense_Sns__Button2__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button2__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button2__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button2__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button2__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button2__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button2__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button2__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button2__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button2__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button2__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button2__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button2__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button2__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button2__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button2__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button2__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button2__BTN__PORT, 0
.set CapSense_Sns__Button2__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button2__BTN__SHIFT, 1
.set CapSense_Sns__Button3__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button3__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button3__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button3__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button3__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button3__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button3__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button3__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button3__BTN__MASK, 0x04
.set CapSense_Sns__Button3__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button3__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button3__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button3__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button3__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button3__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button3__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button3__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button3__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button3__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button3__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button3__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button3__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button3__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button3__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button3__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button3__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button3__BTN__PORT, 0
.set CapSense_Sns__Button3__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button3__BTN__SHIFT, 2
.set CapSense_Sns__Button4__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button4__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button4__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button4__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button4__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button4__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button4__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button4__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button4__BTN__MASK, 0x08
.set CapSense_Sns__Button4__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button4__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button4__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button4__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button4__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button4__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button4__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button4__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button4__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button4__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button4__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button4__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button4__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button4__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button4__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button4__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button4__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button4__BTN__PORT, 0
.set CapSense_Sns__Button4__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button4__BTN__SHIFT, 3
.set CapSense_Sns__Button5__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button5__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button5__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button5__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button5__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button5__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button5__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button5__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button5__BTN__MASK, 0x10
.set CapSense_Sns__Button5__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button5__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button5__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button5__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button5__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button5__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button5__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button5__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button5__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button5__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button5__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button5__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button5__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button5__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button5__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button5__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button5__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button5__BTN__PORT, 0
.set CapSense_Sns__Button5__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button5__BTN__SHIFT, 4
.set CapSense_Sns__Button6__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button6__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button6__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button6__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button6__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button6__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button6__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button6__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button6__BTN__MASK, 0x20
.set CapSense_Sns__Button6__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button6__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button6__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button6__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button6__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button6__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button6__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button6__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button6__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button6__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button6__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button6__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button6__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button6__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button6__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button6__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button6__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button6__BTN__PORT, 0
.set CapSense_Sns__Button6__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button6__BTN__SHIFT, 5
.set CapSense_Sns__Button7__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button7__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button7__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button7__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button7__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button7__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button7__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button7__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button7__BTN__MASK, 0x40
.set CapSense_Sns__Button7__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button7__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button7__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button7__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button7__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button7__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button7__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button7__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button7__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button7__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button7__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button7__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button7__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button7__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button7__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button7__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button7__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button7__BTN__PORT, 0
.set CapSense_Sns__Button7__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button7__BTN__SHIFT, 6
.set CapSense_Sns__Button8__BTN__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Button8__BTN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Button8__BTN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Button8__BTN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Button8__BTN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button8__BTN__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button8__BTN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Button8__BTN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Button8__BTN__MASK, 0x80
.set CapSense_Sns__Button8__BTN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Button8__BTN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Button8__BTN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Button8__BTN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Button8__BTN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Button8__BTN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Button8__BTN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Button8__BTN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Button8__BTN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Button8__BTN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Button8__BTN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Button8__BTN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Button8__BTN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Button8__BTN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Button8__BTN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Button8__BTN__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Button8__BTN__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Button8__BTN__PORT, 0
.set CapSense_Sns__Button8__BTN__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Button8__BTN__SHIFT, 7
.set CapSense_Sns__Button9__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button9__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button9__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button9__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button9__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button9__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button9__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button9__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button9__BTN__MASK, 0x01
.set CapSense_Sns__Button9__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button9__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button9__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button9__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button9__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button9__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button9__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button9__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button9__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button9__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button9__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button9__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button9__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button9__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button9__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button9__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button9__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button9__BTN__PORT, 1
.set CapSense_Sns__Button9__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button9__BTN__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO, 5
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
