#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 29 21:04:29 2022
# Process ID: 25072
# Current directory: C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1
# Command line: vivado.exe -log ROM_S_I_Q.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_S_I_Q.tcl
# Log file: C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/ROM_S_I_Q.vds
# Journal file: C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ROM_S_I_Q.tcl -notrace
Command: synth_design -top ROM_S_I_Q -part xc7k325tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 468.551 ; gain = 96.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ROM_S_I_Q' [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/new/ROM_S_I_Q.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_320x32_S_I' [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/.Xil/Vivado-25072-LAPTOP-50M5PQTT/realtime/ROM_320x32_S_I_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_320x32_S_I' (1#1) [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/.Xil/Vivado-25072-LAPTOP-50M5PQTT/realtime/ROM_320x32_S_I_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_320x32_S_Q' [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/.Xil/Vivado-25072-LAPTOP-50M5PQTT/realtime/ROM_320x32_S_Q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_320x32_S_Q' (2#1) [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/.Xil/Vivado-25072-LAPTOP-50M5PQTT/realtime/ROM_320x32_S_Q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_S_I_Q' (3#1) [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/new/ROM_S_I_Q.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.379 ; gain = 153.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.379 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.379 ; gain = 153.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_I_1/ROM_320x32_S_I/ROM_320X32_S_I_in_context.xdc] for cell 'ROM_320x32_S_I_inst'
Finished Parsing XDC File [c:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_I_1/ROM_320x32_S_I/ROM_320X32_S_I_in_context.xdc] for cell 'ROM_320x32_S_I_inst'
Parsing XDC File [c:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_Q/ROM_320x32_S_Q/ROM_320x32_S_Q_in_context.xdc] for cell 'ROM_320x32_S_Q_inst'
Finished Parsing XDC File [c:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_Q/ROM_320x32_S_Q/ROM_320x32_S_Q_in_context.xdc] for cell 'ROM_320x32_S_Q_inst'
Parsing XDC File [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.859 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 822.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.859 ; gain = 451.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.859 ; gain = 451.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM_320x32_S_I_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM_320x32_S_Q_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.859 ; gain = 451.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.859 ; gain = 451.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.859 ; gain = 451.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 882.562 ; gain = 510.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 882.562 ; gain = 510.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |ROM_320x32_S_I |         1|
|2     |ROM_320x32_S_Q |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |ROM_320x32_S_I |     1|
|2     |ROM_320x32_S_Q |     1|
|3     |IBUF           |    10|
|4     |OBUF           |    64|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   138|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 892.152 ; gain = 223.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.152 ; gain = 520.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 910.082 ; gain = 549.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/WYHAIRCAS/Desktop/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.runs/synth_1/ROM_S_I_Q.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ROM_S_I_Q_utilization_synth.rpt -pb ROM_S_I_Q_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 21:04:56 2022...
