<stg><name>alignedtoline_per_layer_loop3</name>


<trans_list>

<trans id="375" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp><and_exp><literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="9" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %i_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_offset

]]></Node>
<StgValue><ssdm name="i_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %start_index_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="start_index_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %start_value_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="start_value_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %left_bound_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="left_bound_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %zext_ln84 = zext i3 %i_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:55 %get_radiiradii_addr = getelementptr i32 %get_radiiradii, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="get_radiiradii_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %tmp_17 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:68 %store_ln162 = store i32 0, i32 %start_index_V

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:69 %store_ln731 = store i32 1073741824, i32 %start_value_V

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:70 %store_ln162 = store i32 0, i32 %left_bound_V

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:71 %store_ln731 = store i32 1073741824, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:72 %store_ln731 = store i32 1073741824, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %tmp_17 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:57 %trunc_ln731 = trunc i32 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="5" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:58 %y_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731, i20 0

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:59 %ret_V = add i25 %y_V, i25 28311552

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="70" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:60 %zext_ln1148 = zext i25 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:61 %mul_ln1148 = mul i70 %zext_ln1148, i70 30786216525824

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="141" op_0_bw="70">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:62 %zext_ln1148_1 = zext i70 %mul_ln1148

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="141" op_0_bw="141" op_1_bw="141">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:63 %mul_ln1148_1 = mul i141 %zext_ln1148_1, i141 1888946593147858085479

]]></Node>
<StgValue><ssdm name="mul_ln1148_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="46" op_0_bw="46" op_1_bw="141" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:64 %trunc_ln = partselect i46 @_ssdm_op_PartSelect.i46.i141.i32.i32, i141 %mul_ln1148_1, i32 95, i32 140

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:65 %ret_V_1 = add i46 %trunc_ln, i46 24189364862976

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:66 %projectionToRow_V = partselect i26 @_ssdm_op_PartSelect.i26.i46.i32.i32, i46 %ret_V_1, i32 20, i32 45

]]></Node>
<StgValue><ssdm name="projectionToRow_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="32" op_4_bw="26" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:73 %call_ln325 = call void @_find_boundaries_and_starting_index_and_value4, i32 %num_points, i128 %points, i32 %left_bound_V, i26 %projectionToRow_V, i32 %start_index_V, i32 %start_value_V, i3 %i_offset_read, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="call_ln325"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="32" op_4_bw="26" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:73 %call_ln325 = call void @_find_boundaries_and_starting_index_and_value4, i32 %num_points, i128 %points, i32 %left_bound_V, i26 %projectionToRow_V, i32 %start_index_V, i32 %start_value_V, i3 %i_offset_read, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="call_ln325"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:74 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:75 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_offset_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %zext_ln371 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln371"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %init_patch_addr = getelementptr i96 %init_patch, i64 0, i64 %zext_ln371

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %or_ln371 = or i7 %tmp, i7 1

]]></Node>
<StgValue><ssdm name="or_ln371"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %init_patch_addr_1 = getelementptr i96 %init_patch, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="init_patch_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %or_ln371_1 = or i7 %tmp, i7 2

]]></Node>
<StgValue><ssdm name="or_ln371_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %init_patch_addr_2 = getelementptr i96 %init_patch, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="init_patch_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %or_ln371_2 = or i7 %tmp, i7 3

]]></Node>
<StgValue><ssdm name="or_ln371_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %init_patch_addr_3 = getelementptr i96 %init_patch, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="init_patch_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %or_ln371_3 = or i7 %tmp, i7 4

]]></Node>
<StgValue><ssdm name="or_ln371_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %init_patch_addr_4 = getelementptr i96 %init_patch, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="init_patch_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %or_ln371_4 = or i7 %tmp, i7 5

]]></Node>
<StgValue><ssdm name="or_ln371_4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %init_patch_addr_5 = getelementptr i96 %init_patch, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="init_patch_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %or_ln371_5 = or i7 %tmp, i7 6

]]></Node>
<StgValue><ssdm name="or_ln371_5"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %init_patch_addr_6 = getelementptr i96 %init_patch, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="init_patch_addr_6"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %or_ln371_6 = or i7 %tmp, i7 7

]]></Node>
<StgValue><ssdm name="or_ln371_6"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %init_patch_addr_7 = getelementptr i96 %init_patch, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="init_patch_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %or_ln371_7 = or i7 %tmp, i7 8

]]></Node>
<StgValue><ssdm name="or_ln371_7"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:33 %init_patch_addr_8 = getelementptr i96 %init_patch, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="init_patch_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:34 %or_ln371_8 = or i7 %tmp, i7 9

]]></Node>
<StgValue><ssdm name="or_ln371_8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:36 %init_patch_addr_9 = getelementptr i96 %init_patch, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="init_patch_addr_9"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:37 %or_ln371_9 = or i7 %tmp, i7 10

]]></Node>
<StgValue><ssdm name="or_ln371_9"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:39 %init_patch_addr_10 = getelementptr i96 %init_patch, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="init_patch_addr_10"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:40 %or_ln371_10 = or i7 %tmp, i7 11

]]></Node>
<StgValue><ssdm name="or_ln371_10"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:42 %init_patch_addr_11 = getelementptr i96 %init_patch, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="init_patch_addr_11"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:43 %or_ln371_11 = or i7 %tmp, i7 12

]]></Node>
<StgValue><ssdm name="or_ln371_11"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:45 %init_patch_addr_12 = getelementptr i96 %init_patch, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="init_patch_addr_12"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:46 %or_ln371_12 = or i7 %tmp, i7 13

]]></Node>
<StgValue><ssdm name="or_ln371_12"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:47 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:48 %init_patch_addr_13 = getelementptr i96 %init_patch, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="init_patch_addr_13"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:49 %or_ln371_13 = or i7 %tmp, i7 14

]]></Node>
<StgValue><ssdm name="or_ln371_13"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:50 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:51 %init_patch_addr_14 = getelementptr i96 %init_patch, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="init_patch_addr_14"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:52 %or_ln371_14 = or i7 %tmp, i7 15

]]></Node>
<StgValue><ssdm name="or_ln371_14"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:53 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln371_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:54 %init_patch_addr_15 = getelementptr i96 %init_patch, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="init_patch_addr_15"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:67 %zext_ln708 = zext i26 %projectionToRow_V

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:75 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:76 %add_ln332 = add i32 %num_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:77 %start_index_V_load = load i32 %start_index_V

]]></Node>
<StgValue><ssdm name="start_index_V_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:78 %icmp_ln874 = icmp_eq  i32 %start_index_V_load, i32 %add_ln332

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:79 %br_ln332 = br i1 %icmp_ln874, void, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %p_Val2_s = load i32 %start_value_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln885 = icmp_eq  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %m_5 = select i1 %p_Result_4, i32 %tmp_V, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_5, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:4 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %tmp_19 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:8 %icmp_ln896 = icmp_sgt  i31 %tmp_19, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:11 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %or_ln899_1 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %and_ln899 = and i32 %m_5, i32 %or_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18 %xor_ln899 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_5, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln899_1 = and i1 %p_Result_6, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:26 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:22 %zext_ln909_1 = zext i32 %m_5

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %shl_ln909 = shl i64 %zext_ln909_1, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %lshr_ln908 = lshr i64 %zext_ln909_1, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_2 = add i64 %m, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_6

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 12, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_4, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_2, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_2 = fcmp_olt  i64 %bitcast_ln734, i64 -1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_2 = fcmp_olt  i64 %bitcast_ln734, i64 -1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1506 = and i1 %or_ln1506, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln337 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %trunc_ln339 = trunc i32 %start_index_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %shl_ln339_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln339, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln339_1"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %add_ln339 = add i16 %shl_ln339_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln339, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %trunc_ln339_1 = trunc i32 %start_index_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln339_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln339_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %zext_ln339 = zext i12 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln339

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="128">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %start_index_V_1 = add i32 %start_index_V_load, i32 1

]]></Node>
<StgValue><ssdm name="start_index_V_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %store_ln691 = store i32 %start_index_V_1, i32 %start_index_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %start_value_V_1 = sub i32 %z_bits, i32 %zext_ln708

]]></Node>
<StgValue><ssdm name="start_value_V_1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %store_ln341 = store i32 %start_value_V_1, i32 %start_value_V

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %br_ln346 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:0 %lhs_1 = phi i32 %start_index_V_1, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i32 %start_index_V_load, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %start_index_V_load, void, i32 %start_index_V_load, void %_ifconv

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:1 %sext_ln215 = sext i32 %lhs_1

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:2 %ret_16 = trunc i32 %lhs_1

]]></Node>
<StgValue><ssdm name="ret_16"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:3 %ret = add i33 %sext_ln215, i33 8589934577

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:4 %left_bound_V_load = load i32 %left_bound_V

]]></Node>
<StgValue><ssdm name="left_bound_V_load"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:5 %sext_ln878 = sext i32 %left_bound_V_load

]]></Node>
<StgValue><ssdm name="sext_ln878"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:6 %icmp_ln878 = icmp_slt  i33 %ret, i33 %sext_ln878

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:7 %br_ln354 = br i1 %icmp_ln878, void, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32">
<![CDATA[
:0 %trunc_ln1461 = trunc i32 %lhs_1

]]></Node>
<StgValue><ssdm name="trunc_ln1461"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %add_ln1461 = add i12 %ret_16, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln1461"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
:2 %shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:3 %shl_ln363_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln1461, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %add_ln363 = add i16 %shl_ln363_1, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %add_ln363_16 = add i9 %trunc_ln1461, i9 497

]]></Node>
<StgValue><ssdm name="add_ln363_16"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:7 %tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln1, i9 %add_ln363_16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
:8 %zext_ln363 = zext i12 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %points_addr_1 = getelementptr i128 %points, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="points_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_1 = load i12 %points_addr_1

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12 %ret_2 = add i12 %ret_16, i12 4082

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:13 %shl_ln363_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_2, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_2"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %add_ln363_1 = add i16 %shl_ln363_2, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %lshr_ln363_1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_1, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16 %add_ln363_17 = add i9 %trunc_ln1461, i9 498

]]></Node>
<StgValue><ssdm name="add_ln363_17"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:17 %tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_1, i9 %add_ln363_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
:18 %zext_ln363_1 = zext i12 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %points_addr_2 = getelementptr i128 %points, i64 0, i64 %zext_ln363_1

]]></Node>
<StgValue><ssdm name="points_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %points_load_2 = load i12 %points_addr_2

]]></Node>
<StgValue><ssdm name="points_load_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_1 = load i12 %points_addr_1

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="96" op_0_bw="128">
<![CDATA[
:11 %temp_superpoint_V = trunc i128 %points_load_1

]]></Node>
<StgValue><ssdm name="temp_superpoint_V"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %points_load_2 = load i12 %points_addr_2

]]></Node>
<StgValue><ssdm name="points_load_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="96" op_0_bw="128">
<![CDATA[
:21 %temp_superpoint_V_1 = trunc i128 %points_load_2

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22 %ret_3 = add i12 %ret_16, i12 4083

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:23 %shl_ln363_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_3"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24 %add_ln363_2 = add i16 %shl_ln363_3, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25 %lshr_ln363_2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_2, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26 %add_ln363_18 = add i9 %trunc_ln1461, i9 499

]]></Node>
<StgValue><ssdm name="add_ln363_18"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:27 %tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_2, i9 %add_ln363_18

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
:28 %zext_ln363_2 = zext i12 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln363_2"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %points_addr_3 = getelementptr i128 %points, i64 0, i64 %zext_ln363_2

]]></Node>
<StgValue><ssdm name="points_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:30 %points_load_3 = load i12 %points_addr_3

]]></Node>
<StgValue><ssdm name="points_load_3"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:32 %ret_4 = add i12 %ret_16, i12 4084

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:33 %shl_ln363_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_4, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_4"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34 %add_ln363_3 = add i16 %shl_ln363_4, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35 %lshr_ln363_3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_3, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_3"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:36 %add_ln363_19 = add i9 %trunc_ln1461, i9 500

]]></Node>
<StgValue><ssdm name="add_ln363_19"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:37 %tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_3, i9 %add_ln363_19

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
:38 %zext_ln363_3 = zext i12 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln363_3"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %points_addr_4 = getelementptr i128 %points, i64 0, i64 %zext_ln363_3

]]></Node>
<StgValue><ssdm name="points_addr_4"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %points_load_4 = load i12 %points_addr_4

]]></Node>
<StgValue><ssdm name="points_load_4"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:160 %store_ln371 = store i96 %temp_superpoint_V, i7 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:161 %store_ln371 = store i96 %temp_superpoint_V_1, i7 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:30 %points_load_3 = load i12 %points_addr_3

]]></Node>
<StgValue><ssdm name="points_load_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="96" op_0_bw="128">
<![CDATA[
:31 %temp_superpoint_V_2 = trunc i128 %points_load_3

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %points_load_4 = load i12 %points_addr_4

]]></Node>
<StgValue><ssdm name="points_load_4"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="96" op_0_bw="128">
<![CDATA[
:41 %temp_superpoint_V_3 = trunc i128 %points_load_4

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_3"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:42 %ret_5 = add i12 %ret_16, i12 4085

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:43 %shl_ln363_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_5, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_5"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44 %add_ln363_4 = add i16 %shl_ln363_5, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_4"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %lshr_ln363_4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_4, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46 %add_ln363_20 = add i9 %trunc_ln1461, i9 501

]]></Node>
<StgValue><ssdm name="add_ln363_20"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:47 %tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_4, i9 %add_ln363_20

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="12">
<![CDATA[
:48 %zext_ln363_4 = zext i12 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln363_4"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %points_addr_5 = getelementptr i128 %points, i64 0, i64 %zext_ln363_4

]]></Node>
<StgValue><ssdm name="points_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:50 %points_load_5 = load i12 %points_addr_5

]]></Node>
<StgValue><ssdm name="points_load_5"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:52 %ret_6 = add i12 %ret_16, i12 4086

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:53 %shl_ln363_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_6"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %add_ln363_5 = add i16 %shl_ln363_6, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_5"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55 %lshr_ln363_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_5, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_5"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:56 %add_ln363_21 = add i9 %trunc_ln1461, i9 502

]]></Node>
<StgValue><ssdm name="add_ln363_21"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:57 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_5, i9 %add_ln363_21

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
:58 %zext_ln363_5 = zext i12 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln363_5"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %points_addr_6 = getelementptr i128 %points, i64 0, i64 %zext_ln363_5

]]></Node>
<StgValue><ssdm name="points_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:60 %points_load_6 = load i12 %points_addr_6

]]></Node>
<StgValue><ssdm name="points_load_6"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:162 %store_ln371 = store i96 %temp_superpoint_V_2, i7 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:163 %store_ln371 = store i96 %temp_superpoint_V_3, i7 %init_patch_addr_3

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="249" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:50 %points_load_5 = load i12 %points_addr_5

]]></Node>
<StgValue><ssdm name="points_load_5"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="96" op_0_bw="128">
<![CDATA[
:51 %temp_superpoint_V_4 = trunc i128 %points_load_5

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_4"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:60 %points_load_6 = load i12 %points_addr_6

]]></Node>
<StgValue><ssdm name="points_load_6"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="96" op_0_bw="128">
<![CDATA[
:61 %temp_superpoint_V_5 = trunc i128 %points_load_6

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_5"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:62 %ret_7 = add i12 %ret_16, i12 4087

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:63 %shl_ln363_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_7, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_7"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64 %add_ln363_6 = add i16 %shl_ln363_7, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_6"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65 %lshr_ln363_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_6, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_6"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:66 %add_ln363_22 = add i9 %trunc_ln1461, i9 503

]]></Node>
<StgValue><ssdm name="add_ln363_22"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:67 %tmp_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_6, i9 %add_ln363_22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
:68 %zext_ln363_6 = zext i12 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln363_6"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %points_addr_7 = getelementptr i128 %points, i64 0, i64 %zext_ln363_6

]]></Node>
<StgValue><ssdm name="points_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:70 %points_load_7 = load i12 %points_addr_7

]]></Node>
<StgValue><ssdm name="points_load_7"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:72 %ret_8 = add i12 %ret_16, i12 4088

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:73 %shl_ln363_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_8"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %add_ln363_7 = add i16 %shl_ln363_8, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_7"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75 %lshr_ln363_7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_7, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_7"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:76 %add_ln363_23 = add i9 %trunc_ln1461, i9 504

]]></Node>
<StgValue><ssdm name="add_ln363_23"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:77 %tmp_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_7, i9 %add_ln363_23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
:78 %zext_ln363_7 = zext i12 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln363_7"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %points_addr_8 = getelementptr i128 %points, i64 0, i64 %zext_ln363_7

]]></Node>
<StgValue><ssdm name="points_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:80 %points_load_8 = load i12 %points_addr_8

]]></Node>
<StgValue><ssdm name="points_load_8"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:82 %ret_9 = add i12 %ret_16, i12 4089

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:83 %shl_ln363_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_9, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_9"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84 %add_ln363_8 = add i16 %shl_ln363_9, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_8"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85 %lshr_ln363_8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_8, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_8"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:92 %ret_10 = add i12 %ret_16, i12 4090

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:93 %shl_ln363_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_s"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94 %add_ln363_9 = add i16 %shl_ln363_s, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_9"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95 %lshr_ln363_9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_9, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_9"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:102 %ret_11 = add i12 %ret_16, i12 4091

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:103 %shl_ln363_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_11, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_10"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %add_ln363_10 = add i16 %shl_ln363_10, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_10"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:105 %lshr_ln363_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_10, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_s"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:112 %ret_12 = add i12 %ret_16, i12 4092

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:113 %shl_ln363_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_12, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_11"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114 %add_ln363_11 = add i16 %shl_ln363_11, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_11"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115 %lshr_ln363_10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_11, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_10"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:122 %ret_13 = add i12 %ret_16, i12 4093

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:123 %shl_ln363_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_13, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_12"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124 %add_ln363_12 = add i16 %shl_ln363_12, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_12"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125 %lshr_ln363_11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_12, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_11"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:132 %ret_14 = add i12 %ret_16, i12 4094

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:133 %shl_ln363_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_13"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134 %add_ln363_13 = add i16 %shl_ln363_13, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_13"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:135 %lshr_ln363_12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_13, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_12"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:142 %ret_15 = add i12 %ret_16, i12 4095

]]></Node>
<StgValue><ssdm name="ret_15"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:143 %shl_ln363_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_14"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144 %add_ln363_14 = add i16 %shl_ln363_14, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_14"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:145 %lshr_ln363_13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_14, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_13"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:152 %shl_ln363_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_16, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln363_15"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153 %add_ln363_15 = add i16 %shl_ln363_15, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln363_15"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:154 %lshr_ln363_14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln363_15, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln363_14"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:164 %store_ln371 = store i96 %temp_superpoint_V_4, i7 %init_patch_addr_4

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:165 %store_ln371 = store i96 %temp_superpoint_V_5, i7 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="304" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:70 %points_load_7 = load i12 %points_addr_7

]]></Node>
<StgValue><ssdm name="points_load_7"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="96" op_0_bw="128">
<![CDATA[
:71 %temp_superpoint_V_6 = trunc i128 %points_load_7

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_6"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:80 %points_load_8 = load i12 %points_addr_8

]]></Node>
<StgValue><ssdm name="points_load_8"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="96" op_0_bw="128">
<![CDATA[
:81 %temp_superpoint_V_7 = trunc i128 %points_load_8

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_7"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:86 %add_ln363_24 = add i9 %trunc_ln1461, i9 505

]]></Node>
<StgValue><ssdm name="add_ln363_24"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:87 %tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_8, i9 %add_ln363_24

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
:88 %zext_ln363_8 = zext i12 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln363_8"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %points_addr_9 = getelementptr i128 %points, i64 0, i64 %zext_ln363_8

]]></Node>
<StgValue><ssdm name="points_addr_9"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:90 %points_load_9 = load i12 %points_addr_9

]]></Node>
<StgValue><ssdm name="points_load_9"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:96 %add_ln363_25 = add i9 %trunc_ln1461, i9 506

]]></Node>
<StgValue><ssdm name="add_ln363_25"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:97 %tmp_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_9, i9 %add_ln363_25

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
:98 %zext_ln363_9 = zext i12 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln363_9"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %points_addr_10 = getelementptr i128 %points, i64 0, i64 %zext_ln363_9

]]></Node>
<StgValue><ssdm name="points_addr_10"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:100 %points_load_10 = load i12 %points_addr_10

]]></Node>
<StgValue><ssdm name="points_load_10"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:166 %store_ln371 = store i96 %temp_superpoint_V_6, i7 %init_patch_addr_6

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:167 %store_ln371 = store i96 %temp_superpoint_V_7, i7 %init_patch_addr_7

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="320" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:90 %points_load_9 = load i12 %points_addr_9

]]></Node>
<StgValue><ssdm name="points_load_9"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="96" op_0_bw="128">
<![CDATA[
:91 %temp_superpoint_V_8 = trunc i128 %points_load_9

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_8"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:100 %points_load_10 = load i12 %points_addr_10

]]></Node>
<StgValue><ssdm name="points_load_10"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="96" op_0_bw="128">
<![CDATA[
:101 %temp_superpoint_V_9 = trunc i128 %points_load_10

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_9"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:106 %add_ln363_26 = add i9 %trunc_ln1461, i9 507

]]></Node>
<StgValue><ssdm name="add_ln363_26"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:107 %tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_s, i9 %add_ln363_26

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="12">
<![CDATA[
:108 %zext_ln363_10 = zext i12 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln363_10"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %points_addr_11 = getelementptr i128 %points, i64 0, i64 %zext_ln363_10

]]></Node>
<StgValue><ssdm name="points_addr_11"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:110 %points_load_11 = load i12 %points_addr_11

]]></Node>
<StgValue><ssdm name="points_load_11"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:116 %add_ln363_27 = add i9 %trunc_ln1461, i9 508

]]></Node>
<StgValue><ssdm name="add_ln363_27"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:117 %tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_10, i9 %add_ln363_27

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
:118 %zext_ln363_11 = zext i12 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln363_11"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %points_addr_12 = getelementptr i128 %points, i64 0, i64 %zext_ln363_11

]]></Node>
<StgValue><ssdm name="points_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_12 = load i12 %points_addr_12

]]></Node>
<StgValue><ssdm name="points_load_12"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:168 %store_ln371 = store i96 %temp_superpoint_V_8, i7 %init_patch_addr_8

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:169 %store_ln371 = store i96 %temp_superpoint_V_9, i7 %init_patch_addr_9

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="336" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:110 %points_load_11 = load i12 %points_addr_11

]]></Node>
<StgValue><ssdm name="points_load_11"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="96" op_0_bw="128">
<![CDATA[
:111 %temp_superpoint_V_10 = trunc i128 %points_load_11

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_10"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_12 = load i12 %points_addr_12

]]></Node>
<StgValue><ssdm name="points_load_12"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="96" op_0_bw="128">
<![CDATA[
:121 %temp_superpoint_V_11 = trunc i128 %points_load_12

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_11"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:126 %add_ln363_28 = add i9 %trunc_ln1461, i9 509

]]></Node>
<StgValue><ssdm name="add_ln363_28"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:127 %tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_11, i9 %add_ln363_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
:128 %zext_ln363_12 = zext i12 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln363_12"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %points_addr_13 = getelementptr i128 %points, i64 0, i64 %zext_ln363_12

]]></Node>
<StgValue><ssdm name="points_addr_13"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:130 %points_load_13 = load i12 %points_addr_13

]]></Node>
<StgValue><ssdm name="points_load_13"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:136 %add_ln363_29 = add i9 %trunc_ln1461, i9 510

]]></Node>
<StgValue><ssdm name="add_ln363_29"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:137 %tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_12, i9 %add_ln363_29

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="12">
<![CDATA[
:138 %zext_ln363_13 = zext i12 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln363_13"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %points_addr_14 = getelementptr i128 %points, i64 0, i64 %zext_ln363_13

]]></Node>
<StgValue><ssdm name="points_addr_14"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:140 %points_load_14 = load i12 %points_addr_14

]]></Node>
<StgValue><ssdm name="points_load_14"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:170 %store_ln371 = store i96 %temp_superpoint_V_10, i7 %init_patch_addr_10

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:171 %store_ln371 = store i96 %temp_superpoint_V_11, i7 %init_patch_addr_11

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="352" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:130 %points_load_13 = load i12 %points_addr_13

]]></Node>
<StgValue><ssdm name="points_load_13"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="96" op_0_bw="128">
<![CDATA[
:131 %temp_superpoint_V_12 = trunc i128 %points_load_13

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_12"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:140 %points_load_14 = load i12 %points_addr_14

]]></Node>
<StgValue><ssdm name="points_load_14"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="96" op_0_bw="128">
<![CDATA[
:141 %temp_superpoint_V_13 = trunc i128 %points_load_14

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_13"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:146 %add_ln363_30 = add i9 %trunc_ln1461, i9 511

]]></Node>
<StgValue><ssdm name="add_ln363_30"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:147 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_13, i9 %add_ln363_30

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
:148 %zext_ln363_14 = zext i12 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln363_14"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %points_addr_15 = getelementptr i128 %points, i64 0, i64 %zext_ln363_14

]]></Node>
<StgValue><ssdm name="points_addr_15"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:150 %points_load_15 = load i12 %points_addr_15

]]></Node>
<StgValue><ssdm name="points_load_15"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:155 %tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln363_14, i9 %trunc_ln1461

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="12">
<![CDATA[
:156 %zext_ln363_15 = zext i12 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln363_15"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %points_addr_16 = getelementptr i128 %points, i64 0, i64 %zext_ln363_15

]]></Node>
<StgValue><ssdm name="points_addr_16"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:158 %points_load_16 = load i12 %points_addr_16

]]></Node>
<StgValue><ssdm name="points_load_16"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:172 %store_ln371 = store i96 %temp_superpoint_V_12, i7 %init_patch_addr_12

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:173 %store_ln371 = store i96 %temp_superpoint_V_13, i7 %init_patch_addr_13

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="367" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:150 %points_load_15 = load i12 %points_addr_15

]]></Node>
<StgValue><ssdm name="points_load_15"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="96" op_0_bw="128">
<![CDATA[
:151 %temp_superpoint_V_14 = trunc i128 %points_load_15

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_14"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:158 %points_load_16 = load i12 %points_addr_16

]]></Node>
<StgValue><ssdm name="points_load_16"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="96" op_0_bw="128">
<![CDATA[
:159 %temp_superpoint_V_15 = trunc i128 %points_load_16

]]></Node>
<StgValue><ssdm name="temp_superpoint_V_15"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:174 %store_ln371 = store i96 %temp_superpoint_V_14, i7 %init_patch_addr_14

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:175 %store_ln371 = store i96 %temp_superpoint_V_15, i7 %init_patch_addr_15

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:176 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge:0 %ret_ln376 = ret

]]></Node>
<StgValue><ssdm name="ret_ln376"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
