# "JTAG adapter" for simulation, exposed to OpenOCD through a TCP socket 
# speaking the remote_bitbang protocol. The adapter is implemented as 
# SystemVerilog DPI module.

interface remote_bitbang
remote_bitbang_port 44853
remote_bitbang_host localhost

# Target configuration for the hummingbird E203 chip

if { [info exists CHIPNAME] } {
   set  _CHIPNAME $CHIPNAME
} else {
   set  _CHIPNAME riscv
}

if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x1e200a6d
}

jtag newtap $_CHIPNAME tap -irlen 5 -expected-id $_CPUTAPID
set _TARGETNAME $_CHIPNAME.tap
target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME 

# Configure work area in on-chip SRAM
$_TARGETNAME.0 configure -work-area-phys 0x9000e000 -work-area-size 1000 -work-area-backup 0

riscv expose_csrs 3040-3071

# Be verbose about GDB errors
gdb_report_data_abort enable
gdb_report_register_access_error enable

# Increase timeouts in simulation
riscv set_command_timeout_sec 1200

