Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 09 13:04:28 2017
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clkdiv/clkdiv_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/btn_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segdisp/m13_ms/clk_1s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segdisp/m13_sec/carry_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: segdisp/millisecond/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                 5081        0.120        0.000                      0                 5081        4.600        0.000                       0                  2127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.117        0.000                      0                 3563        0.120        0.000                      0                 3563        4.600        0.000                       0                  2127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.140        0.000                      0                 1518        0.653        0.000                      0                 1518  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 chnest/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/out_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.885ns (22.836%)  route 2.991ns (77.164%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    chnest/clk_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  chnest/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.204     4.602 r  chnest/addr_reg[1]/Q
                         net (fo=1, routed)           0.336     4.938    initialNest/addr_reg[7]_3[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.126     5.064 r  initialNest/data[222][5]_i_3/O
                         net (fo=454, routed)         1.210     6.275    nest/addr_reg[6][1]
    SLICE_X22Y93         LUT6 (Prop_lut6_I2_O)        0.043     6.318 r  nest/out[1]_i_89/O
                         net (fo=1, routed)           0.000     6.318    nest/out[1]_i_89_n_1
    SLICE_X22Y93         MUXF7 (Prop_muxf7_I0_O)      0.115     6.433 r  nest/out_reg[1]_i_49/O
                         net (fo=1, routed)           0.000     6.433    nest/out_reg[1]_i_49_n_1
    SLICE_X22Y93         MUXF8 (Prop_muxf8_I0_O)      0.046     6.479 r  nest/out_reg[1]_i_21/O
                         net (fo=1, routed)           0.915     7.394    nest/out_reg[1]_i_21_n_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I0_O)        0.125     7.519 r  nest/out[1]_i_8/O
                         net (fo=1, routed)           0.000     7.519    nest/out[1]_i_8_n_1
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I1_O)      0.103     7.622 r  nest/out_reg[1]_i_3/O
                         net (fo=1, routed)           0.529     8.151    initialNest/addr_reg[6]_1
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.123     8.274 r  initialNest/out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.274    nest/D[1]
    SLICE_X44Y88         FDCE                                         r  nest/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.268     9.031    nest/clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  nest/out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.359    
                         clock uncertainty           -0.035     9.324    
    SLICE_X44Y88         FDCE (Setup_fdce_C_D)        0.067     9.391    nest/out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 chnest/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[77][3]/CE
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.352ns (10.521%)  route 2.994ns (89.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    chnest/clk_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  chnest/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.223     4.621 f  chnest/addr_reg[4]/Q
                         net (fo=18, routed)          1.042     5.664    initialNest/addr_reg[7]_3[4]
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.043     5.707 f  initialNest/data[223][5]_i_4/O
                         net (fo=92, routed)          0.673     6.380    initialNest/data_reg[207][5][4]
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.043     6.423 f  initialNest/data[77][5]_i_2/O
                         net (fo=6, routed)           0.378     6.801    initialNest/data[77][5]_i_2_n_1
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.043     6.844 r  initialNest/data[77][5]_i_1/O
                         net (fo=6, routed)           0.900     7.744    nest/wen_reg_146[0]
    SLICE_X37Y121        FDCE                                         r  nest/data_reg[77][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.092     8.855    nest/clk_IBUF_BUFG
    SLICE_X37Y121        FDCE                                         r  nest/data_reg[77][3]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.108    
                         clock uncertainty           -0.035     9.073    
    SLICE_X37Y121        FDCE (Setup_fdce_C_CE)      -0.197     8.876    nest/data_reg[77][3]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 chnest/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[77][1]/CE
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.352ns (10.536%)  route 2.989ns (89.464%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    chnest/clk_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  chnest/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.223     4.621 f  chnest/addr_reg[4]/Q
                         net (fo=18, routed)          1.042     5.664    initialNest/addr_reg[7]_3[4]
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.043     5.707 f  initialNest/data[223][5]_i_4/O
                         net (fo=92, routed)          0.673     6.380    initialNest/data_reg[207][5][4]
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.043     6.423 f  initialNest/data[77][5]_i_2/O
                         net (fo=6, routed)           0.378     6.801    initialNest/data[77][5]_i_2_n_1
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.043     6.844 r  initialNest/data[77][5]_i_1/O
                         net (fo=6, routed)           0.895     7.739    nest/wen_reg_146[0]
    SLICE_X37Y120        FDCE                                         r  nest/data_reg[77][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.094     8.857    nest/clk_IBUF_BUFG
    SLICE_X37Y120        FDCE                                         r  nest/data_reg[77][1]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.110    
                         clock uncertainty           -0.035     9.075    
    SLICE_X37Y120        FDCE (Setup_fdce_C_CE)      -0.197     8.878    nest/data_reg[77][1]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 initialNest/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[74][5]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.266ns (7.561%)  route 3.252ns (92.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 8.858 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.396     4.399    initialNest/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  initialNest/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.223     4.622 r  initialNest/done_reg/Q
                         net (fo=123, routed)         0.925     5.547    initialNest/idone
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.043     5.590 r  initialNest/data[127][5]_i_2/O
                         net (fo=64, routed)          2.327     7.917    nest/data_reg[5]_2[5]
    SLICE_X36Y119        FDCE                                         r  nest/data_reg[74][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.095     8.858    nest/clk_IBUF_BUFG
    SLICE_X36Y119        FDCE                                         r  nest/data_reg[74][5]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.111    
                         clock uncertainty           -0.035     9.076    
    SLICE_X36Y119        FDCE (Setup_fdce_C_D)       -0.018     9.058    nest/data_reg[74][5]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 initialNest/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[22][3]/CE
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.413ns (12.370%)  route 2.926ns (87.630%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.398     4.401    initialNest/clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  initialNest/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.204     4.605 f  initialNest/addr_reg[6]/Q
                         net (fo=21, routed)          0.879     5.484    initialNest/iaddr[6]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.123     5.607 f  initialNest/data[63][5]_i_4/O
                         net (fo=35, routed)          0.561     6.168    initialNest/data[63][5]_i_4_n_1
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.043     6.211 f  initialNest/data[30][5]_i_2/O
                         net (fo=2, routed)           0.514     6.725    initialNest/data[30][5]_i_2_n_1
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.043     6.768 r  initialNest/data[22][5]_i_1/O
                         net (fo=6, routed)           0.972     7.740    nest/wen_reg_201[0]
    SLICE_X58Y102        FDCE                                         r  nest/data_reg[22][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.091     8.854    nest/clk_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  nest/data_reg[22][3]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.107    
                         clock uncertainty           -0.035     9.072    
    SLICE_X58Y102        FDCE (Setup_fdce_C_CE)      -0.175     8.897    nest/data_reg[22][3]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 initialNest/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[77][5]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.266ns (7.598%)  route 3.235ns (92.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 8.858 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.396     4.399    initialNest/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  initialNest/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.223     4.622 r  initialNest/done_reg/Q
                         net (fo=123, routed)         0.925     5.547    initialNest/idone
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.043     5.590 r  initialNest/data[127][5]_i_2/O
                         net (fo=64, routed)          2.310     7.900    nest/data_reg[5]_2[5]
    SLICE_X36Y118        FDCE                                         r  nest/data_reg[77][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.095     8.858    nest/clk_IBUF_BUFG
    SLICE_X36Y118        FDCE                                         r  nest/data_reg[77][5]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.111    
                         clock uncertainty           -0.035     9.076    
    SLICE_X36Y118        FDCE (Setup_fdce_C_D)       -0.018     9.058    nest/data_reg[77][5]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 initialNest/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[177][0]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.266ns (6.965%)  route 3.553ns (93.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 9.084 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.396     4.399    initialNest/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  initialNest/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.223     4.622 r  initialNest/done_reg/Q
                         net (fo=123, routed)         0.981     5.604    initialNest/idone
    SLICE_X45Y86         LUT3 (Prop_lut3_I2_O)        0.043     5.647 r  initialNest/data[191][0]_i_1/O
                         net (fo=64, routed)          2.572     8.218    nest/data_reg[5]_1[0]
    SLICE_X12Y90         FDCE                                         r  nest/data_reg[177][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.321     9.084    nest/clk_IBUF_BUFG
    SLICE_X12Y90         FDCE                                         r  nest/data_reg[177][0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.035     9.377    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.001     9.378    nest/data_reg[177][0]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 chnest/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/out_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.831ns (21.849%)  route 2.972ns (78.151%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    chnest/clk_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  chnest/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.223     4.621 r  chnest/addr_reg[2]/Q
                         net (fo=1, routed)           0.573     5.194    initialNest/addr_reg[7]_3[2]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.043     5.237 r  initialNest/data[218][5]_i_4/O
                         net (fo=279, routed)         0.940     6.177    nest/addr_reg[6][2]
    SLICE_X59Y92         MUXF7 (Prop_muxf7_S_O)       0.163     6.340 r  nest/out_reg[4]_i_45/O
                         net (fo=1, routed)           0.000     6.340    nest/out_reg[4]_i_45_n_1
    SLICE_X59Y92         MUXF8 (Prop_muxf8_I0_O)      0.045     6.385 r  nest/out_reg[4]_i_19/O
                         net (fo=1, routed)           0.872     7.257    nest/out_reg[4]_i_19_n_1
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.126     7.383 r  nest/out[4]_i_7/O
                         net (fo=1, routed)           0.000     7.383    nest/out[4]_i_7_n_1
    SLICE_X45Y95         MUXF7 (Prop_muxf7_I0_O)      0.107     7.490 r  nest/out_reg[4]_i_3/O
                         net (fo=1, routed)           0.587     8.078    initialNest/addr_reg[6]_4
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124     8.202 r  initialNest/out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.202    nest/D[4]
    SLICE_X45Y87         FDCE                                         r  nest/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.268     9.031    nest/clk_IBUF_BUFG
    SLICE_X45Y87         FDCE                                         r  nest/out_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.359    
                         clock uncertainty           -0.035     9.324    
    SLICE_X45Y87         FDCE (Setup_fdce_C_D)        0.038     9.362    nest/out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 chnest/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/out_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.840ns (22.114%)  route 2.958ns (77.886%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    chnest/clk_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  chnest/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.223     4.621 r  chnest/addr_reg[2]/Q
                         net (fo=1, routed)           0.573     5.194    initialNest/addr_reg[7]_3[2]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.043     5.237 r  initialNest/data[218][5]_i_4/O
                         net (fo=279, routed)         1.102     6.339    nest/addr_reg[6][2]
    SLICE_X42Y108        MUXF7 (Prop_muxf7_S_O)       0.171     6.510 r  nest/out_reg[0]_i_53/O
                         net (fo=1, routed)           0.000     6.510    nest/out_reg[0]_i_53_n_1
    SLICE_X42Y108        MUXF8 (Prop_muxf8_I0_O)      0.046     6.556 r  nest/out_reg[0]_i_23/O
                         net (fo=1, routed)           0.677     7.233    nest/out_reg[0]_i_23_n_1
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.125     7.358 r  nest/out[0]_i_8/O
                         net (fo=1, routed)           0.000     7.358    nest/out[0]_i_8_n_1
    SLICE_X45Y97         MUXF7 (Prop_muxf7_I1_O)      0.108     7.466 r  nest/out_reg[0]_i_3/O
                         net (fo=1, routed)           0.606     8.073    initialNest/addr_reg[6]_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124     8.197 r  initialNest/out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.197    nest/D[0]
    SLICE_X45Y88         FDCE                                         r  nest/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.268     9.031    nest/clk_IBUF_BUFG
    SLICE_X45Y88         FDCE                                         r  nest/out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.359    
                         clock uncertainty           -0.035     9.324    
    SLICE_X45Y88         FDCE (Setup_fdce_C_D)        0.037     9.361    nest/out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 initialNest/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[187][0]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.266ns (7.011%)  route 3.528ns (92.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 9.084 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.396     4.399    initialNest/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  initialNest/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.223     4.622 r  initialNest/done_reg/Q
                         net (fo=123, routed)         0.981     5.604    initialNest/idone
    SLICE_X45Y86         LUT3 (Prop_lut3_I2_O)        0.043     5.647 r  initialNest/data[191][0]_i_1/O
                         net (fo=64, routed)          2.547     8.193    nest/data_reg[5]_1[0]
    SLICE_X13Y91         FDCE                                         r  nest/data_reg[187][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.321     9.084    nest/clk_IBUF_BUFG
    SLICE_X13Y91         FDCE                                         r  nest/data_reg[187][0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.035     9.377    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)       -0.018     9.359    nest/data_reg[187][0]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mouse/readMouse/return_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/readMouse/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.628     1.862    mouse/readMouse/clk_IBUF_BUFG
    SLICE_X23Y63         FDCE                                         r  mouse/readMouse/return_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDCE (Prop_fdce_C_Q)         0.100     1.962 r  mouse/readMouse/return_reg[1]/Q
                         net (fo=2, routed)           0.090     2.052    mouse/readMouse/return_reg_n_1_[1]
    SLICE_X22Y63         LUT6 (Prop_lut6_I3_O)        0.028     2.080 r  mouse/readMouse/i[1]_i_1/O
                         net (fo=1, routed)           0.000     2.080    mouse/readMouse/i[1]
    SLICE_X22Y63         FDCE                                         r  mouse/readMouse/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.846     2.319    mouse/readMouse/clk_IBUF_BUFG
    SLICE_X22Y63         FDCE                                         r  mouse/readMouse/i_reg[1]/C
                         clock pessimism             -0.446     1.873    
    SLICE_X22Y63         FDCE (Hold_fdce_C_D)         0.087     1.960    mouse/readMouse/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clkdiv/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.079%)  route 0.100ns (43.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.819    clkdiv/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  clkdiv/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  clkdiv/clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.100     2.019    clkdiv/out[0]
    SLICE_X54Y80         LUT6 (Prop_lut6_I2_O)        0.028     2.047 r  clkdiv/clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000     2.047    clkdiv/p_0_in[5]
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.802     2.275    clkdiv/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[5]/C
                         clock pessimism             -0.445     1.830    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.087     1.917    clkdiv/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 segdisp/div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segdisp/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.253ns (72.831%)  route 0.094ns (27.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.718     1.952    segdisp/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  segdisp/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.100     2.052 r  segdisp/div_reg[11]/Q
                         net (fo=1, routed)           0.094     2.146    segdisp/div_reg_n_1_[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.258 r  segdisp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.258    segdisp/div_reg[8]_i_1_n_1
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.299 r  segdisp/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.299    segdisp/div_reg[12]_i_1_n_8
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.886     2.359    segdisp/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[12]/C
                         clock pessimism             -0.267     2.092    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.071     2.163    segdisp/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 initialNest/random/rand_num_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initialNest/y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.965%)  route 0.109ns (46.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.587     1.821    initialNest/random/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  initialNest/random/rand_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDCE (Prop_fdce_C_Q)         0.100     1.921 r  initialNest/random/rand_num_reg[5]/Q
                         net (fo=4, routed)           0.109     2.030    startgame/rand_num_reg[7][1]
    SLICE_X54Y82         LUT6 (Prop_lut6_I1_O)        0.028     2.058 r  startgame/y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.058    initialNest/rand_num_reg[5]_0[1]
    SLICE_X54Y82         FDCE                                         r  initialNest/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.804     2.277    initialNest/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  initialNest/y_reg[1]/C
                         clock pessimism             -0.445     1.832    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.087     1.919    initialNest/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 segdisp/div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segdisp/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.264ns (73.665%)  route 0.094ns (26.335%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.718     1.952    segdisp/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  segdisp/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.100     2.052 r  segdisp/div_reg[11]/Q
                         net (fo=1, routed)           0.094     2.146    segdisp/div_reg_n_1_[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.258 r  segdisp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.258    segdisp/div_reg[8]_i_1_n_1
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.310 r  segdisp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.310    segdisp/div_reg[12]_i_1_n_6
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.886     2.359    segdisp/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[14]/C
                         clock pessimism             -0.267     2.092    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.071     2.163    segdisp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clkdiv/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.130ns (51.003%)  route 0.125ns (48.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.819    clkdiv/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  clkdiv/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  clkdiv/clkdiv_reg[1]/Q
                         net (fo=8, routed)           0.125     2.044    clkdiv/out[1]
    SLICE_X54Y80         LUT5 (Prop_lut5_I2_O)        0.030     2.074 r  clkdiv/clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     2.074    clkdiv/p_0_in[4]
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.802     2.275    clkdiv/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[4]/C
                         clock pessimism             -0.445     1.830    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.096     1.926    clkdiv/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 endgame/btn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endgame/restart_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.801%)  route 0.102ns (41.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.597     1.831    endgame/clk_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  endgame/btn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.118     1.949 r  endgame/btn_reg[1]/Q
                         net (fo=1, routed)           0.102     2.051    endgame/btn[1]
    SLICE_X38Y80         LUT4 (Prop_lut4_I3_O)        0.028     2.079 r  endgame/restart0/O
                         net (fo=1, routed)           0.000     2.079    endgame/restart0_n_1
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.812     2.285    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
                         clock pessimism             -0.444     1.841    
    SLICE_X38Y80         FDCE (Hold_fdce_C_D)         0.087     1.928    endgame/restart_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clkdiv/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.616%)  route 0.125ns (49.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.585     1.819    clkdiv/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  clkdiv/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  clkdiv/clkdiv_reg[1]/Q
                         net (fo=8, routed)           0.125     2.044    clkdiv/out[1]
    SLICE_X54Y80         LUT4 (Prop_lut4_I0_O)        0.028     2.072 r  clkdiv/clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     2.072    clkdiv/p_0_in[3]
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.802     2.275    clkdiv/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  clkdiv/clkdiv_reg[3]/C
                         clock pessimism             -0.445     1.830    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.087     1.917    clkdiv/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 segdisp/P2S/buffer_31/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segdisp/P2S/buffer_30/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.887%)  route 0.106ns (42.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.590     1.824    segdisp/P2S/clk
    SLICE_X44Y77         FDRE                                         r  segdisp/P2S/buffer_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.118     1.942 r  segdisp/P2S/buffer_31/Q
                         net (fo=2, routed)           0.106     2.048    segdisp/P2S/buffer[31]
    SLICE_X44Y76         LUT5 (Prop_lut5_I1_O)        0.028     2.076 r  segdisp/P2S/buffer_30_rstpot/O
                         net (fo=1, routed)           0.000     2.076    segdisp/P2S/buffer_30_rstpot
    SLICE_X44Y76         FDRE                                         r  segdisp/P2S/buffer_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.805     2.278    segdisp/P2S/clk
    SLICE_X44Y76         FDRE                                         r  segdisp/P2S/buffer_30/C
                         clock pessimism             -0.444     1.834    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.087     1.921    segdisp/P2S/buffer_30
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 segdisp/div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segdisp/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.240%)  route 0.094ns (25.760%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.718     1.952    segdisp/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  segdisp/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.100     2.052 r  segdisp/div_reg[11]/Q
                         net (fo=1, routed)           0.094     2.146    segdisp/div_reg_n_1_[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.258 r  segdisp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.258    segdisp/div_reg[8]_i_1_n_1
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.318 r  segdisp/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.318    segdisp/div_reg[12]_i_1_n_7
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.886     2.359    segdisp/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  segdisp/div_reg[13]/C
                         clock pessimism             -0.267     2.092    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.071     2.163    segdisp/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X0Y2   display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X0Y3   display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y9   display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y10  display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y12  display/prompt/overprompt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X1Y23  display/prompt/winprompt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y13  display/prompt/overprompt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X1Y24  display/prompt/winprompt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X0Y18  display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X0Y19  display/startscreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X4Y55   mouse/initMouse/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X4Y55   mouse/initMouse/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X6Y55   mouse/initMouse/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X22Y62  mouse/readMouse/i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X40Y65  chnest/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X38Y85  chnest/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X40Y77  chnest/lbtn_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X41Y77  chnest/return_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X55Y80  clkdiv/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X54Y80  clkdiv/clkdiv_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y87  nest/data_reg[128][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y87  nest/data_reg[132][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X21Y87  nest/data_reg[133][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X21Y86  nest/data_reg[135][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X20Y87  nest/data_reg[138][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X20Y86  nest/data_reg[140][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X21Y88  nest/data_reg[183][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y88  nest/data_reg[185][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X20Y88  nest/data_reg[187][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y88  nest/data_reg[190][3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[104][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.302ns (9.078%)  route 3.025ns (90.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.965     5.622    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.665 f  endgame/data[127][2]_i_2/O
                         net (fo=64, routed)          2.060     7.725    nest/restart_reg_11
    SLICE_X36Y121        FDCE                                         f  nest/data_reg[104][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.092     8.855    nest/clk_IBUF_BUFG
    SLICE_X36Y121        FDCE                                         r  nest/data_reg[104][2]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.108    
                         clock uncertainty           -0.035     9.073    
    SLICE_X36Y121        FDCE (Recov_fdce_C_CLR)     -0.208     8.865    nest/data_reg[104][2]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[81][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.302ns (9.286%)  route 2.950ns (90.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.862     5.520    endgame/restart
    SLICE_X34Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.563 f  endgame/data[127][1]_i_2/O
                         net (fo=64, routed)          2.088     7.650    nest/restart_reg_12
    SLICE_X41Y120        FDCE                                         f  nest/data_reg[81][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.094     8.857    nest/clk_IBUF_BUFG
    SLICE_X41Y120        FDCE                                         r  nest/data_reg[81][1]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.110    
                         clock uncertainty           -0.035     9.075    
    SLICE_X41Y120        FDCE (Recov_fdce_C_CLR)     -0.208     8.867    nest/data_reg[81][1]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[111][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.302ns (9.160%)  route 2.995ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.970     5.627    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.670 f  endgame/data[127][3]_i_2/O
                         net (fo=64, routed)          2.025     7.695    nest/restart_reg_10
    SLICE_X38Y121        FDCE                                         f  nest/data_reg[111][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.092     8.855    nest/clk_IBUF_BUFG
    SLICE_X38Y121        FDCE                                         r  nest/data_reg[111][3]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.108    
                         clock uncertainty           -0.035     9.073    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.151     8.922    nest/data_reg[111][3]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[86][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.302ns (9.337%)  route 2.932ns (90.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 8.858 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.862     5.520    endgame/restart
    SLICE_X34Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.563 f  endgame/data[127][1]_i_2/O
                         net (fo=64, routed)          2.070     7.632    nest/restart_reg_12
    SLICE_X43Y117        FDCE                                         f  nest/data_reg[86][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.095     8.858    nest/clk_IBUF_BUFG
    SLICE_X43Y117        FDCE                                         r  nest/data_reg[86][1]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.111    
                         clock uncertainty           -0.035     9.076    
    SLICE_X43Y117        FDCE (Recov_fdce_C_CLR)     -0.208     8.868    nest/data_reg[86][1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[80][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.302ns (9.368%)  route 2.922ns (90.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 8.860 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.965     5.622    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.665 f  endgame/data[127][2]_i_2/O
                         net (fo=64, routed)          1.957     7.622    nest/restart_reg_11
    SLICE_X39Y116        FDCE                                         f  nest/data_reg[80][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.097     8.860    nest/clk_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  nest/data_reg[80][2]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.113    
                         clock uncertainty           -0.035     9.078    
    SLICE_X39Y116        FDCE (Recov_fdce_C_CLR)     -0.208     8.870    nest/data_reg[80][2]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[90][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.302ns (9.216%)  route 2.975ns (90.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 8.861 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.970     5.627    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.670 f  endgame/data[127][3]_i_2/O
                         net (fo=64, routed)          2.005     7.675    nest/restart_reg_10
    SLICE_X42Y114        FDCE                                         f  nest/data_reg[90][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.098     8.861    nest/clk_IBUF_BUFG
    SLICE_X42Y114        FDCE                                         r  nest/data_reg[90][3]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.114    
                         clock uncertainty           -0.035     9.079    
    SLICE_X42Y114        FDCE (Recov_fdce_C_CLR)     -0.151     8.928    nest/data_reg[90][3]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[101][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.302ns (9.269%)  route 2.956ns (90.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.965     5.622    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.665 f  endgame/data[127][2]_i_2/O
                         net (fo=64, routed)          1.991     7.656    nest/restart_reg_11
    SLICE_X38Y120        FDCE                                         f  nest/data_reg[101][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.094     8.857    nest/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  nest/data_reg[101][2]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.110    
                         clock uncertainty           -0.035     9.075    
    SLICE_X38Y120        FDCE (Recov_fdce_C_CLR)     -0.151     8.924    nest/data_reg[101][2]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[96][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.302ns (9.285%)  route 2.950ns (90.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 8.858 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.965     5.622    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.665 f  endgame/data[127][2]_i_2/O
                         net (fo=64, routed)          1.986     7.651    nest/restart_reg_11
    SLICE_X38Y118        FDCE                                         f  nest/data_reg[96][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.095     8.858    nest/clk_IBUF_BUFG
    SLICE_X38Y118        FDCE                                         r  nest/data_reg[96][2]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.111    
                         clock uncertainty           -0.035     9.076    
    SLICE_X38Y118        FDCE (Recov_fdce_C_CLR)     -0.151     8.925    nest/data_reg[96][2]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[81][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.302ns (9.346%)  route 2.929ns (90.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 8.856 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.965     5.622    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.665 f  endgame/data[127][2]_i_2/O
                         net (fo=64, routed)          1.965     7.629    nest/restart_reg_11
    SLICE_X42Y120        FDCE                                         f  nest/data_reg[81][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.093     8.856    nest/clk_IBUF_BUFG
    SLICE_X42Y120        FDCE                                         r  nest/data_reg[81][2]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.109    
                         clock uncertainty           -0.035     9.074    
    SLICE_X42Y120        FDCE (Recov_fdce_C_CLR)     -0.151     8.923    nest/data_reg[81][2]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nest/data_reg[96][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.302ns (9.356%)  route 2.926ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 8.858 - 5.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.395     4.398    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.259     4.657 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.970     5.627    endgame/restart
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.043     5.670 f  endgame/data[127][3]_i_2/O
                         net (fo=64, routed)          1.956     7.626    nest/restart_reg_10
    SLICE_X40Y118        FDCE                                         f  nest/data_reg[96][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     7.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.095     8.858    nest/clk_IBUF_BUFG
    SLICE_X40Y118        FDCE                                         r  nest/data_reg[96][3]/C  (IS_INVERTED)
                         clock pessimism              0.253     9.111    
                         clock uncertainty           -0.035     9.076    
    SLICE_X40Y118        FDCE (Recov_fdce_C_CLR)     -0.151     8.925    nest/data_reg[96][3]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/cell_buf_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.146ns (23.922%)  route 0.464ns (76.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.313     2.260    endgame/restart
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.028     2.288 f  endgame/cell_buf_i_1/O
                         net (fo=65, routed)          0.151     2.439    chnest/rst
    SLICE_X34Y73         FDCE                                         f  chnest/cell_buf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.809     2.282    chnest/clk_IBUF_BUFG
    SLICE_X34Y73         FDCE                                         r  chnest/cell_buf_reg/C
                         clock pessimism             -0.427     1.855    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.069     1.786    chnest/cell_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/iscell_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.146ns (23.922%)  route 0.464ns (76.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.313     2.260    endgame/restart
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.028     2.288 f  endgame/cell_buf_i_1/O
                         net (fo=65, routed)          0.151     2.439    chnest/rst
    SLICE_X34Y73         FDCE                                         f  chnest/iscell_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.809     2.282    chnest/clk_IBUF_BUFG
    SLICE_X34Y73         FDCE                                         r  chnest/iscell_reg/C
                         clock pessimism             -0.427     1.855    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.069     1.786    chnest/iscell_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.146ns (19.875%)  route 0.589ns (80.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.136     2.563    chnest/restart_reg
    SLICE_X38Y85         FDCE                                         f  chnest/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     2.290    chnest/clk_IBUF_BUFG
    SLICE_X38Y85         FDCE                                         r  chnest/count_reg[3]/C
                         clock pessimism             -0.444     1.846    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.050     1.796    chnest/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.146ns (19.875%)  route 0.589ns (80.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.136     2.563    chnest/restart_reg
    SLICE_X38Y85         FDCE                                         f  chnest/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     2.290    chnest/clk_IBUF_BUFG
    SLICE_X38Y85         FDCE                                         r  chnest/count_reg[4]/C
                         clock pessimism             -0.444     1.846    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.050     1.796    chnest/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.146ns (19.875%)  route 0.589ns (80.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.136     2.563    chnest/restart_reg
    SLICE_X38Y85         FDCE                                         f  chnest/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     2.290    chnest/clk_IBUF_BUFG
    SLICE_X38Y85         FDCE                                         r  chnest/count_reg[6]/C
                         clock pessimism             -0.444     1.846    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.050     1.796    chnest/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.146ns (19.875%)  route 0.589ns (80.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.136     2.563    chnest/restart_reg
    SLICE_X38Y85         FDCE                                         f  chnest/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.817     2.290    chnest/clk_IBUF_BUFG
    SLICE_X38Y85         FDCE                                         r  chnest/count_reg[7]/C
                         clock pessimism             -0.444     1.846    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.050     1.796    chnest/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initialNest/data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.146ns (19.052%)  route 0.620ns (80.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.168     2.595    initialNest/restart_reg
    SLICE_X45Y85         FDCE                                         f  initialNest/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.815     2.288    initialNest/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  initialNest/data_reg[0]/C
                         clock pessimism             -0.427     1.861    
    SLICE_X45Y85         FDCE (Remov_fdce_C_CLR)     -0.069     1.792    initialNest/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initialNest/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.146ns (19.052%)  route 0.620ns (80.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.168     2.595    initialNest/restart_reg
    SLICE_X45Y85         FDCE                                         f  initialNest/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.815     2.288    initialNest/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  initialNest/data_reg[1]/C
                         clock pessimism             -0.427     1.861    
    SLICE_X45Y85         FDCE (Remov_fdce_C_CLR)     -0.069     1.792    initialNest/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initialNest/data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.146ns (19.052%)  route 0.620ns (80.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.168     2.595    initialNest/restart_reg
    SLICE_X45Y85         FDCE                                         f  initialNest/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.815     2.288    initialNest/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  initialNest/data_reg[2]/C
                         clock pessimism             -0.427     1.861    
    SLICE_X45Y85         FDCE (Remov_fdce_C_CLR)     -0.069     1.792    initialNest/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 endgame/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chnest/bcount_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.146ns (18.609%)  route 0.639ns (81.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.595     1.829    endgame/clk_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  endgame/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.118     1.947 f  endgame/restart_reg/Q
                         net (fo=22, routed)          0.453     2.399    endgame/restart
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.028     2.427 f  endgame/out[5]_i_2/O
                         net (fo=112, routed)         0.186     2.613    chnest/restart_reg
    SLICE_X47Y78         FDCE                                         f  chnest/bcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.808     2.281    chnest/clk_IBUF_BUFG
    SLICE_X47Y78         FDCE                                         r  chnest/bcount_reg[0]/C
                         clock pessimism             -0.427     1.854    
    SLICE_X47Y78         FDCE (Remov_fdce_C_CLR)     -0.069     1.785    chnest/bcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.829    





