; source: https://github.com/aman-goel/avr/tree/92362931700b66684418a991d018c9fbdbebc06f/tests
; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clk
3 sort bitvec 3
4 const 3 000
5 state 3 Y
6 init 3 5 4
7 state 3 X
8 init 3 7 4
9 ugt 1 5 7
10 not 1 9
11 not 1 10
12 output 11 prop_neg
13 const 1 1
14 not 1 10
15 and 1 13 14
16 bad 15
17 uext 1 10 0 prop
18 ugt 1 5 7
19 const 3 111
20 neq 1 7 19
21 or 1 18 20
22 ite 3 21 5 7
23 const 3 001
24 add 3 5 23
25 eq 1 5 7
26 ite 3 25 24 22
27 next 3 5 26
28 add 3 7 23
29 eq 1 5 7
30 neq 1 7 19
31 or 1 29 30
32 ite 3 31 28 5
33 ugt 1 5 7
34 ite 3 33 7 32
35 next 3 7 34
; end of yosys output
