119
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "../src/Circuit_A.bde" 0 Circuit_A
~A 1 "./../compile/Circuit_A.v" 30 Circuit_A
~M 1 "../src/Circuit_A_2.v" 11 Circuit_A_2
~A 1 "../src/Circuit_A_2.v" 11 Circuit_A_2
~M 3 "../src/Circuit_Boolean_CA.v" 3 Circuit_Boolean_CA
~A 1 "../src/Circuit_Boolean_CA.v" 3 Circuit_Boolean_CA
~M 1 "../src/UDP_02467.v" 23 Circuit_with_UDP_02467
~A 1 "../src/UDP_02467.v" 23 Circuit_with_UDP_02467
~M 3 "../src/Comparator1.v" 1 Comparator1
~A 1 "../src/Comparator1.v" 1 Comparator1
~M 3 "../src/Comparator2.v" 1 Comparator2
~A 1 "../src/Comparator2.v" 1 Comparator2
~M 3 "../src/Decoder_3X8.v" 1 Decoder_3X8
~A 1 "../src/Decoder_3X8.v" 1 Decoder_3X8
~M 1 "../src/Fig_3_20a_CA.v" 1 Fig_3_20a_CA
~A 1 "../src/Fig_3_20a_CA.v" 1 Fig_3_20a_CA
~M 1 "../src/Fig_3_20a_gates.v" 1 Fig_3_20a_gates
~A 1 "../src/Fig_3_20a_gates.v" 1 Fig_3_20a_gates
~M 3 "../src/Full_Adder.bde" 0 Full_Adder
~A 1 "./../compile/Full_Adder.v" 30 Full_Adder
~M 3 "../src/Full_Adder_2.v" 13 Full_Adder_2
~A 1 "../src/Full_Adder_2.v" 13 Full_Adder_2
~M 3 "../src/Half_Adder.bde" 0 Half_Adder
~A 1 "./../compile/Half_Adder.v" 30 Half_Adder
~M 3 "../src/Half_Adder_2.v" 2 Half_Adder_2
~A 1 "../src/Half_Adder_2.v" 2 Half_Adder_2
~M 1 "../src/Prob_3_34.v" 16 Prob_3_34
~A 1 "../src/Prob_3_34.v" 16 Prob_3_34
~M 1 "../src/Prob_3_39.v" 10 Prob_3_39
~A 1 "../src/Prob_3_39.v" 10 Prob_3_39
~M 1 "../src/Quiz1_A.v" 13 Quiz1_A
~A 1 "../src/Quiz1_A.v" 13 Quiz1_A
~M 1 "../src/Quiz1_B.v" 12 Quiz1_B
~A 1 "../src/Quiz1_B.v" 12 Quiz1_B
~M 1 "../src/Quiz3_A.v" 10 Quiz3_A
~A 1 "../src/Quiz3_A.v" 10 Quiz3_A
~M 1 "../src/Simple_Circuit.v" 24 Simple_Circuit
~A 1 "../src/Simple_Circuit.v" 24 Simple_Circuit
~M 1 "../src/Simple_Circuit_2.v" 2 Simple_Circuit_2
~A 1 "../src/Simple_Circuit_2.v" 2 Simple_Circuit_2
~M 5 "../src/UDP_02467.v" 2 UDP_02467
~A 1 "../src/UDP_02467.v" 2 UDP_02467
~M 3 "../src/Use_Circuit_A.bde" 11 Use_Circuit_A
~A 1 "./../compile/Use_Circuit_A.v" 30 Use_Circuit_A
~M 3 "../src/t_Circuit_A.v" 4 t_Circuit_A
~A 1 "../src/t_Circuit_A.v" 4 t_Circuit_A
~M 3 "../src/t_Circuit_with_UDP_02467.v" 4 t_Circuit_with_UDP_02467
~A 1 "../src/t_Circuit_with_UDP_02467.v" 4 t_Circuit_with_UDP_02467
~M 3 "../src/t_Decoder_3X8.v" 4 t_Decoder_3X8
~A 1 "../src/t_Decoder_3X8.v" 4 t_Decoder_3X8
~M 3 "../src/t_Fig_3_20a_CA.v" 4 t_Fig_3_20a_CA
~A 1 "../src/t_Fig_3_20a_CA.v" 4 t_Fig_3_20a_CA
~M 3 "../src/t_Fig_3_20a_gates.v" 4 t_Fig_3_20a_gates
~A 1 "../src/t_Fig_3_20a_gates.v" 4 t_Fig_3_20a_gates
~M 3 "../src/t_Full_Adder.v" 6 t_Full_Adder
~A 1 "../src/t_Full_Adder.v" 6 t_Full_Adder
~M 3 "../src/t_Half_Adder.v" 4 t_Half_Adder
~A 1 "../src/t_Half_Adder.v" 4 t_Half_Adder
~M 3 "../src/t_Prob_3_34.v" 1 t_Prob_3_34
~A 1 "../src/t_Prob_3_34.v" 1 t_Prob_3_34
~M 3 "../src/t_Prob_3_39.v" 3 t_Prob_3_39
~A 1 "../src/t_Prob_3_39.v" 3 t_Prob_3_39
~M 3 "../src/t_Quiz1_A.v" 6 t_Quiz1_A
~A 1 "../src/t_Quiz1_A.v" 6 t_Quiz1_A
~M 3 "../src/t_Quiz1_B.v" 6 t_Quiz1_B
~A 1 "../src/t_Quiz1_B.v" 6 t_Quiz1_B
~M 3 "../src/t_Quiz3_A.v" 4 t_Quiz3_A
~A 1 "../src/t_Quiz3_A.v" 4 t_Quiz3_A
~M 3 "../src/t_Simple_Circuit.v" 4 t_Simple_Circuit
~A 1 "../src/t_Simple_Circuit.v" 4 t_Simple_Circuit
~M 3 "../src/t_Simple_Circuit_2.v" 5 t_Simple_Circuit_2
~A 1 "../src/t_Simple_Circuit_2.v" 5 t_Simple_Circuit_2
