

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 04:07:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 167
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 113 116 167 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 2 
113 --> 114 
114 --> 115 
115 --> 167 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 112 
167 --> 112 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%state = alloca i32 1" [filt.cpp:20]   --->   Operation 168 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:9]   --->   Operation 169 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 170 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_last_loc = alloca i64 1"   --->   Operation 171 'alloca' 'tmp_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 172 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 173 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_V_data_V"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_keep_V"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_strb_V"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_V_data_V"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_keep_V"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_strb_V"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:22]   --->   Operation 194 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:22]   --->   Operation 195 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [filt.cpp:56]   --->   Operation 196 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln" [filt.cpp:56]   --->   Operation 197 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56" [filt.cpp:56]   --->   Operation 198 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.82ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 199 'store' 'store_ln9' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 0, i32 %state" [filt.cpp:20]   --->   Operation 200 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln22 = br void %while.body" [filt.cpp:22]   --->   Operation 201 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%state_3 = load i32 %state"   --->   Operation 202 'load' 'state_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filt.cpp:22]   --->   Operation 203 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:23]   --->   Operation 204 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 205 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 206 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 207 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 208 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 209 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 210 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 211 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (2.23ns)   --->   "%switch_ln26 = switch i32 %state_3, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %VITIS_LOOP_35_2, i32 2, void %for.inc" [filt.cpp:26]   --->   Operation 212 'switch' 'switch_ln26' <Predicate = true> <Delay = 2.23>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 213 'wait' 'empty_21' <Predicate = (state_3 == 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 214 [8/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 214 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 215 [7/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 215 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 216 [6/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 216 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 217 [5/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 217 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 218 [4/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 218 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 219 [3/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 219 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 220 [2/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 220 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 221 [1/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:56]   --->   Operation 221 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 222 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 222 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 223 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 223 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 224 [1/1] (8.51ns)   --->   "%mul_ln59 = mul i32 %tmp_data, i32 %gmem_addr_read" [filt.cpp:59]   --->   Operation 224 'mul' 'mul_ln59' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 225 [2/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:55]   --->   Operation 225 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_13 : Operation 226 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 226 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 227 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:55]   --->   Operation 227 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 228 [1/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:55]   --->   Operation 228 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 229 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 229 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 230 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:55]   --->   Operation 230 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 231 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:55]   --->   Operation 231 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 232 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:55]   --->   Operation 232 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 233 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 233 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 234 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:55]   --->   Operation 234 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 235 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:55]   --->   Operation 235 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 236 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:55]   --->   Operation 236 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 237 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:55]   --->   Operation 237 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 238 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 238 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 239 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:55]   --->   Operation 239 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 240 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:55]   --->   Operation 240 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 241 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:55]   --->   Operation 241 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 242 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:55]   --->   Operation 242 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 243 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 243 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 244 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:55]   --->   Operation 244 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 245 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:55]   --->   Operation 245 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 246 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:55]   --->   Operation 246 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 247 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:55]   --->   Operation 247 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 248 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 248 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 249 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:55]   --->   Operation 249 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 250 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:55]   --->   Operation 250 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 251 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:55]   --->   Operation 251 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 252 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:55]   --->   Operation 252 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 253 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 253 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 254 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:55]   --->   Operation 254 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 255 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:55]   --->   Operation 255 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 256 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:55]   --->   Operation 256 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 257 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:55]   --->   Operation 257 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 258 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 258 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 259 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:55]   --->   Operation 259 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 260 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:55]   --->   Operation 260 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 261 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:55]   --->   Operation 261 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 262 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:55]   --->   Operation 262 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 263 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 263 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 264 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:55]   --->   Operation 264 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 265 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:55]   --->   Operation 265 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 266 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:55]   --->   Operation 266 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 267 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:55]   --->   Operation 267 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 268 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 268 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 269 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:55]   --->   Operation 269 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 270 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:55]   --->   Operation 270 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 271 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:55]   --->   Operation 271 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 272 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:55]   --->   Operation 272 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 273 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 273 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 274 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:55]   --->   Operation 274 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 275 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:55]   --->   Operation 275 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 276 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:55]   --->   Operation 276 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 277 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:55]   --->   Operation 277 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 278 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 278 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 279 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:55]   --->   Operation 279 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 280 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:55]   --->   Operation 280 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 281 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:55]   --->   Operation 281 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 282 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:55]   --->   Operation 282 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 283 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 283 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 284 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:55]   --->   Operation 284 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 285 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:55]   --->   Operation 285 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 286 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:55]   --->   Operation 286 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 287 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:55]   --->   Operation 287 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 288 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 288 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 289 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:55]   --->   Operation 289 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 290 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:55]   --->   Operation 290 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 291 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:55]   --->   Operation 291 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 292 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:55]   --->   Operation 292 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 293 [1/1] (14.6ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 293 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 294 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:55]   --->   Operation 294 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 295 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:55]   --->   Operation 295 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 296 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:55]   --->   Operation 296 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 297 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:55]   --->   Operation 297 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 298 [1/1] (14.6ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 298 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 299 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:55]   --->   Operation 299 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 300 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:55]   --->   Operation 300 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 301 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:55]   --->   Operation 301 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 302 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:55]   --->   Operation 302 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 303 [1/1] (14.6ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 303 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 304 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:55]   --->   Operation 304 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 305 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:55]   --->   Operation 305 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 306 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:55]   --->   Operation 306 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 307 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:55]   --->   Operation 307 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 308 [1/1] (14.6ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 308 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 309 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:55]   --->   Operation 309 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 310 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:55]   --->   Operation 310 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 311 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:55]   --->   Operation 311 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 312 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:55]   --->   Operation 312 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 313 [1/1] (14.6ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 313 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 314 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:55]   --->   Operation 314 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 315 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:55]   --->   Operation 315 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 316 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:55]   --->   Operation 316 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 317 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:55]   --->   Operation 317 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 318 [1/1] (14.6ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 318 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 319 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:55]   --->   Operation 319 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 320 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:55]   --->   Operation 320 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 321 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:55]   --->   Operation 321 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 322 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:55]   --->   Operation 322 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 323 [1/1] (14.6ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 323 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 324 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:55]   --->   Operation 324 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 325 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:55]   --->   Operation 325 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 326 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:55]   --->   Operation 326 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 327 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:55]   --->   Operation 327 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 328 [1/1] (14.6ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 328 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 329 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:55]   --->   Operation 329 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 330 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:55]   --->   Operation 330 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 331 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:55]   --->   Operation 331 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 332 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:55]   --->   Operation 332 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 333 [1/1] (14.6ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 333 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 334 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:55]   --->   Operation 334 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 335 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:55]   --->   Operation 335 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 336 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:55]   --->   Operation 336 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 337 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:55]   --->   Operation 337 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 338 [1/1] (14.6ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 338 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 339 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:55]   --->   Operation 339 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 340 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:55]   --->   Operation 340 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 341 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:55]   --->   Operation 341 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 342 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:55]   --->   Operation 342 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 343 [1/1] (14.6ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 343 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 344 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:55]   --->   Operation 344 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 345 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:55]   --->   Operation 345 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 346 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:55]   --->   Operation 346 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 347 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:55]   --->   Operation 347 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 348 [1/1] (14.6ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 348 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 349 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:55]   --->   Operation 349 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 350 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:55]   --->   Operation 350 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 351 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:55]   --->   Operation 351 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 352 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:55]   --->   Operation 352 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 353 [1/1] (14.6ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 353 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 354 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:55]   --->   Operation 354 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 355 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:55]   --->   Operation 355 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 356 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:55]   --->   Operation 356 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 357 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:55]   --->   Operation 357 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 358 [1/1] (14.6ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 358 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 359 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:55]   --->   Operation 359 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 360 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:55]   --->   Operation 360 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 361 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:55]   --->   Operation 361 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 362 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:55]   --->   Operation 362 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 363 [1/1] (14.6ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 363 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 364 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:55]   --->   Operation 364 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 365 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:55]   --->   Operation 365 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 366 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:55]   --->   Operation 366 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 367 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:55]   --->   Operation 367 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 368 [1/1] (14.6ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 368 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 369 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:55]   --->   Operation 369 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 370 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:55]   --->   Operation 370 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 371 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:55]   --->   Operation 371 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 372 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:55]   --->   Operation 372 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 373 [1/1] (14.6ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 373 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 374 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:55]   --->   Operation 374 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 375 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:55]   --->   Operation 375 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 376 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:55]   --->   Operation 376 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 377 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:55]   --->   Operation 377 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 378 [1/1] (14.6ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 378 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 379 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:55]   --->   Operation 379 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 380 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:55]   --->   Operation 380 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 381 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:55]   --->   Operation 381 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 382 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:55]   --->   Operation 382 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 383 [1/1] (14.6ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 383 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 384 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:55]   --->   Operation 384 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 385 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:55]   --->   Operation 385 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 386 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:55]   --->   Operation 386 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 387 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:55]   --->   Operation 387 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 388 [1/1] (14.6ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 388 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 389 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:55]   --->   Operation 389 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 390 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:55]   --->   Operation 390 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 391 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:55]   --->   Operation 391 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 392 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:55]   --->   Operation 392 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 393 [1/1] (14.6ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 393 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 394 [1/1] (8.51ns)   --->   "%mul_ln56_62 = mul i32 %signal_shift_reg_load_63, i32 %gmem_addr_read_35" [filt.cpp:56]   --->   Operation 394 'mul' 'mul_ln56_62' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 395 [1/1] (8.51ns)   --->   "%mul_ln56_63 = mul i32 %signal_shift_reg_load_64, i32 %gmem_addr_read_34" [filt.cpp:56]   --->   Operation 395 'mul' 'mul_ln56_63' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 396 [1/1] (8.51ns)   --->   "%mul_ln56_64 = mul i32 %signal_shift_reg_load_65, i32 %gmem_addr_read_33" [filt.cpp:56]   --->   Operation 396 'mul' 'mul_ln56_64' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 397 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:55]   --->   Operation 397 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 398 [1/1] (8.51ns)   --->   "%mul_ln56_65 = mul i32 %signal_shift_reg_load_66, i32 %gmem_addr_read_32" [filt.cpp:56]   --->   Operation 398 'mul' 'mul_ln56_65' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 399 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:55]   --->   Operation 399 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 400 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:55]   --->   Operation 400 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 401 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:55]   --->   Operation 401 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_61 = add i32 %mul_ln56_63, i32 %mul_ln56_64" [filt.cpp:59]   --->   Operation 402 'add' 'add_ln59_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 403 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_62 = add i32 %add_ln59_61, i32 %mul_ln56_62" [filt.cpp:59]   --->   Operation 403 'add' 'add_ln59_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 404 [1/1] (14.6ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 404 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 405 [1/1] (8.51ns)   --->   "%mul_ln56_66 = mul i32 %signal_shift_reg_load_67, i32 %gmem_addr_read_31" [filt.cpp:56]   --->   Operation 405 'mul' 'mul_ln56_66' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 406 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:55]   --->   Operation 406 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 407 [1/1] (8.51ns)   --->   "%mul_ln56_67 = mul i32 %signal_shift_reg_load_68, i32 %gmem_addr_read_30" [filt.cpp:56]   --->   Operation 407 'mul' 'mul_ln56_67' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 408 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:55]   --->   Operation 408 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 409 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:55]   --->   Operation 409 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 410 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:55]   --->   Operation 410 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 411 [1/1] (2.55ns)   --->   "%add_ln59_64 = add i32 %mul_ln56_66, i32 %mul_ln56_67" [filt.cpp:59]   --->   Operation 411 'add' 'add_ln59_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 412 [1/1] (14.6ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 412 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 413 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:55]   --->   Operation 413 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 414 [1/1] (8.51ns)   --->   "%mul_ln56_69 = mul i32 %signal_shift_reg_load_70, i32 %gmem_addr_read_28" [filt.cpp:56]   --->   Operation 414 'mul' 'mul_ln56_69' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 415 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:55]   --->   Operation 415 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 416 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:55]   --->   Operation 416 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 417 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:55]   --->   Operation 417 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 418 [1/1] (14.6ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 418 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 419 [1/1] (8.51ns)   --->   "%mul_ln56_59 = mul i32 %signal_shift_reg_load_60, i32 %gmem_addr_read_38" [filt.cpp:56]   --->   Operation 419 'mul' 'mul_ln56_59' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 420 [1/1] (8.51ns)   --->   "%mul_ln56_60 = mul i32 %signal_shift_reg_load_61, i32 %gmem_addr_read_37" [filt.cpp:56]   --->   Operation 420 'mul' 'mul_ln56_60' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 421 [1/1] (8.51ns)   --->   "%mul_ln56_61 = mul i32 %signal_shift_reg_load_62, i32 %gmem_addr_read_36" [filt.cpp:56]   --->   Operation 421 'mul' 'mul_ln56_61' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 422 [1/1] (8.51ns)   --->   "%mul_ln56_68 = mul i32 %signal_shift_reg_load_69, i32 %gmem_addr_read_29" [filt.cpp:56]   --->   Operation 422 'mul' 'mul_ln56_68' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 423 [1/1] (8.51ns)   --->   "%mul_ln56_70 = mul i32 %signal_shift_reg_load_71, i32 %gmem_addr_read_27" [filt.cpp:56]   --->   Operation 423 'mul' 'mul_ln56_70' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 424 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:55]   --->   Operation 424 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 425 [1/1] (8.51ns)   --->   "%mul_ln56_71 = mul i32 %signal_shift_reg_load_72, i32 %gmem_addr_read_26" [filt.cpp:56]   --->   Operation 425 'mul' 'mul_ln56_71' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 426 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:55]   --->   Operation 426 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 427 [1/1] (8.51ns)   --->   "%mul_ln56_72 = mul i32 %signal_shift_reg_load_73, i32 %gmem_addr_read_25" [filt.cpp:56]   --->   Operation 427 'mul' 'mul_ln56_72' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 428 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:55]   --->   Operation 428 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 429 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:55]   --->   Operation 429 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_59 = add i32 %mul_ln56_60, i32 %mul_ln56_61" [filt.cpp:59]   --->   Operation 430 'add' 'add_ln59_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 431 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_60 = add i32 %add_ln59_59, i32 %mul_ln56_59" [filt.cpp:59]   --->   Operation 431 'add' 'add_ln59_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 432 [1/1] (2.55ns)   --->   "%add_ln59_67 = add i32 %mul_ln56_70, i32 %mul_ln56_71" [filt.cpp:59]   --->   Operation 432 'add' 'add_ln59_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 433 [1/1] (14.6ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 433 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 434 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:55]   --->   Operation 434 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 435 [1/1] (8.51ns)   --->   "%mul_ln56_73 = mul i32 %signal_shift_reg_load_74, i32 %gmem_addr_read_24" [filt.cpp:56]   --->   Operation 435 'mul' 'mul_ln56_73' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 436 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:55]   --->   Operation 436 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 437 [1/1] (8.51ns)   --->   "%mul_ln56_74 = mul i32 %signal_shift_reg_load_75, i32 %gmem_addr_read_23" [filt.cpp:56]   --->   Operation 437 'mul' 'mul_ln56_74' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 438 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:55]   --->   Operation 438 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 439 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:55]   --->   Operation 439 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_63 = add i32 %add_ln59_62, i32 %add_ln59_60" [filt.cpp:59]   --->   Operation 440 'add' 'add_ln59_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_65 = add i32 %add_ln59_64, i32 %mul_ln56_65" [filt.cpp:59]   --->   Operation 441 'add' 'add_ln59_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_66 = add i32 %mul_ln56_68, i32 %mul_ln56_69" [filt.cpp:59]   --->   Operation 442 'add' 'add_ln59_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 443 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_68 = add i32 %add_ln59_67, i32 %add_ln59_66" [filt.cpp:59]   --->   Operation 443 'add' 'add_ln59_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 444 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_69 = add i32 %add_ln59_68, i32 %add_ln59_65" [filt.cpp:59]   --->   Operation 444 'add' 'add_ln59_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 445 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_70 = add i32 %add_ln59_69, i32 %add_ln59_63" [filt.cpp:59]   --->   Operation 445 'add' 'add_ln59_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 446 [1/1] (2.55ns)   --->   "%add_ln59_72 = add i32 %mul_ln56_73, i32 %mul_ln56_74" [filt.cpp:59]   --->   Operation 446 'add' 'add_ln59_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 447 [1/1] (14.6ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 447 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 448 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:55]   --->   Operation 448 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 449 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:55]   --->   Operation 449 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 450 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:55]   --->   Operation 450 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 451 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:55]   --->   Operation 451 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 452 [1/1] (14.6ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 452 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 453 [1/1] (8.51ns)   --->   "%mul_ln56_56 = mul i32 %signal_shift_reg_load_57, i32 %gmem_addr_read_41" [filt.cpp:56]   --->   Operation 453 'mul' 'mul_ln56_56' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 454 [1/1] (8.51ns)   --->   "%mul_ln56_57 = mul i32 %signal_shift_reg_load_58, i32 %gmem_addr_read_40" [filt.cpp:56]   --->   Operation 454 'mul' 'mul_ln56_57' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 455 [1/1] (8.51ns)   --->   "%mul_ln56_58 = mul i32 %signal_shift_reg_load_59, i32 %gmem_addr_read_39" [filt.cpp:56]   --->   Operation 455 'mul' 'mul_ln56_58' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 456 [1/1] (8.51ns)   --->   "%mul_ln56_75 = mul i32 %signal_shift_reg_load_76, i32 %gmem_addr_read_22" [filt.cpp:56]   --->   Operation 456 'mul' 'mul_ln56_75' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 457 [1/1] (8.51ns)   --->   "%mul_ln56_76 = mul i32 %signal_shift_reg_load_77, i32 %gmem_addr_read_21" [filt.cpp:56]   --->   Operation 457 'mul' 'mul_ln56_76' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 458 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:55]   --->   Operation 458 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 459 [1/1] (8.51ns)   --->   "%mul_ln56_77 = mul i32 %signal_shift_reg_load_78, i32 %gmem_addr_read_20" [filt.cpp:56]   --->   Operation 459 'mul' 'mul_ln56_77' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 460 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:55]   --->   Operation 460 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 461 [1/1] (8.51ns)   --->   "%mul_ln56_78 = mul i32 %signal_shift_reg_load_79, i32 %gmem_addr_read_19" [filt.cpp:56]   --->   Operation 461 'mul' 'mul_ln56_78' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 462 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:55]   --->   Operation 462 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 463 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:55]   --->   Operation 463 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_55 = add i32 %mul_ln56_57, i32 %mul_ln56_58" [filt.cpp:59]   --->   Operation 464 'add' 'add_ln59_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 465 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_56 = add i32 %add_ln59_55, i32 %mul_ln56_56" [filt.cpp:59]   --->   Operation 465 'add' 'add_ln59_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 466 [1/1] (14.6ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 466 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 467 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:55]   --->   Operation 467 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 468 [1/1] (8.51ns)   --->   "%mul_ln56_79 = mul i32 %signal_shift_reg_load_80, i32 %gmem_addr_read_18" [filt.cpp:56]   --->   Operation 468 'mul' 'mul_ln56_79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 469 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:55]   --->   Operation 469 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 470 [1/1] (8.51ns)   --->   "%mul_ln56_80 = mul i32 %signal_shift_reg_load_81, i32 %gmem_addr_read_17" [filt.cpp:56]   --->   Operation 470 'mul' 'mul_ln56_80' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 471 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:55]   --->   Operation 471 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 472 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:55]   --->   Operation 472 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_73 = add i32 %add_ln59_72, i32 %mul_ln56_72" [filt.cpp:59]   --->   Operation 473 'add' 'add_ln59_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_74 = add i32 %mul_ln56_76, i32 %mul_ln56_77" [filt.cpp:59]   --->   Operation 474 'add' 'add_ln59_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 475 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_75 = add i32 %add_ln59_74, i32 %mul_ln56_75" [filt.cpp:59]   --->   Operation 475 'add' 'add_ln59_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 476 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_76 = add i32 %add_ln59_75, i32 %add_ln59_73" [filt.cpp:59]   --->   Operation 476 'add' 'add_ln59_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 477 [1/1] (2.55ns)   --->   "%add_ln59_77 = add i32 %mul_ln56_79, i32 %mul_ln56_80" [filt.cpp:59]   --->   Operation 477 'add' 'add_ln59_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 478 [1/1] (14.6ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 478 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 479 [1/1] (8.51ns)   --->   "%mul_ln56_54 = mul i32 %signal_shift_reg_load_55, i32 %gmem_addr_read_43" [filt.cpp:56]   --->   Operation 479 'mul' 'mul_ln56_54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 480 [1/1] (8.51ns)   --->   "%mul_ln56_55 = mul i32 %signal_shift_reg_load_56, i32 %gmem_addr_read_42" [filt.cpp:56]   --->   Operation 480 'mul' 'mul_ln56_55' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 481 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:55]   --->   Operation 481 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 482 [1/1] (8.51ns)   --->   "%mul_ln56_81 = mul i32 %signal_shift_reg_load_82, i32 %gmem_addr_read_16" [filt.cpp:56]   --->   Operation 482 'mul' 'mul_ln56_81' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 483 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:55]   --->   Operation 483 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 484 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:55]   --->   Operation 484 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 485 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:55]   --->   Operation 485 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 486 [1/1] (2.55ns)   --->   "%add_ln59_53 = add i32 %mul_ln56_54, i32 %mul_ln56_55" [filt.cpp:59]   --->   Operation 486 'add' 'add_ln59_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 487 [1/1] (14.6ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 487 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 488 [1/1] (8.51ns)   --->   "%mul_ln56_53 = mul i32 %signal_shift_reg_load_54, i32 %gmem_addr_read_44" [filt.cpp:56]   --->   Operation 488 'mul' 'mul_ln56_53' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 489 [1/1] (8.51ns)   --->   "%mul_ln56_82 = mul i32 %signal_shift_reg_load_83, i32 %gmem_addr_read_15" [filt.cpp:56]   --->   Operation 489 'mul' 'mul_ln56_82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 490 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:55]   --->   Operation 490 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 491 [1/1] (8.51ns)   --->   "%mul_ln56_83 = mul i32 %signal_shift_reg_load_84, i32 %gmem_addr_read_14" [filt.cpp:56]   --->   Operation 491 'mul' 'mul_ln56_83' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 492 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:55]   --->   Operation 492 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 493 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:55]   --->   Operation 493 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 494 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:55]   --->   Operation 494 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_54 = add i32 %add_ln59_53, i32 %mul_ln56_53" [filt.cpp:59]   --->   Operation 495 'add' 'add_ln59_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 496 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_57 = add i32 %add_ln59_56, i32 %add_ln59_54" [filt.cpp:59]   --->   Operation 496 'add' 'add_ln59_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 497 [1/1] (14.6ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 497 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 498 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:55]   --->   Operation 498 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 499 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:55]   --->   Operation 499 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 500 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:55]   --->   Operation 500 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 501 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:55]   --->   Operation 501 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_78 = add i32 %add_ln59_77, i32 %mul_ln56_78" [filt.cpp:59]   --->   Operation 502 'add' 'add_ln59_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_79 = add i32 %mul_ln56_82, i32 %mul_ln56_83" [filt.cpp:59]   --->   Operation 503 'add' 'add_ln59_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 504 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_80 = add i32 %add_ln59_79, i32 %mul_ln56_81" [filt.cpp:59]   --->   Operation 504 'add' 'add_ln59_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 505 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_81 = add i32 %add_ln59_80, i32 %add_ln59_78" [filt.cpp:59]   --->   Operation 505 'add' 'add_ln59_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 506 [1/1] (14.6ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 506 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 507 [1/1] (8.51ns)   --->   "%mul_ln56_84 = mul i32 %signal_shift_reg_load_85, i32 %gmem_addr_read_13" [filt.cpp:56]   --->   Operation 507 'mul' 'mul_ln56_84' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 508 [1/1] (8.51ns)   --->   "%mul_ln56_85 = mul i32 %signal_shift_reg_load_86, i32 %gmem_addr_read_12" [filt.cpp:56]   --->   Operation 508 'mul' 'mul_ln56_85' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 509 [1/1] (8.51ns)   --->   "%mul_ln56_86 = mul i32 %signal_shift_reg_load_87, i32 %gmem_addr_read_11" [filt.cpp:56]   --->   Operation 509 'mul' 'mul_ln56_86' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 510 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:55]   --->   Operation 510 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 511 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:55]   --->   Operation 511 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 512 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:55]   --->   Operation 512 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 513 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:55]   --->   Operation 513 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_83 = add i32 %mul_ln56_85, i32 %mul_ln56_86" [filt.cpp:59]   --->   Operation 514 'add' 'add_ln59_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 515 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_84 = add i32 %add_ln59_83, i32 %mul_ln56_84" [filt.cpp:59]   --->   Operation 515 'add' 'add_ln59_84' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 516 [1/1] (14.6ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 516 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 517 [1/1] (8.51ns)   --->   "%mul_ln56_50 = mul i32 %signal_shift_reg_load_51, i32 %gmem_addr_read_47" [filt.cpp:56]   --->   Operation 517 'mul' 'mul_ln56_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 518 [1/1] (8.51ns)   --->   "%mul_ln56_51 = mul i32 %signal_shift_reg_load_52, i32 %gmem_addr_read_46" [filt.cpp:56]   --->   Operation 518 'mul' 'mul_ln56_51' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 519 [1/1] (8.51ns)   --->   "%mul_ln56_52 = mul i32 %signal_shift_reg_load_53, i32 %gmem_addr_read_45" [filt.cpp:56]   --->   Operation 519 'mul' 'mul_ln56_52' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 520 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:55]   --->   Operation 520 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 521 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:55]   --->   Operation 521 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 522 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:55]   --->   Operation 522 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 523 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:55]   --->   Operation 523 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_50 = add i32 %mul_ln56_51, i32 %mul_ln56_52" [filt.cpp:59]   --->   Operation 524 'add' 'add_ln59_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 525 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_51 = add i32 %add_ln59_50, i32 %mul_ln56_50" [filt.cpp:59]   --->   Operation 525 'add' 'add_ln59_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 526 [1/1] (14.6ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 526 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 527 [1/1] (8.51ns)   --->   "%mul_ln56_49 = mul i32 %signal_shift_reg_load_50, i32 %gmem_addr_read_48" [filt.cpp:56]   --->   Operation 527 'mul' 'mul_ln56_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 528 [1/1] (8.51ns)   --->   "%mul_ln56_87 = mul i32 %signal_shift_reg_load_88, i32 %gmem_addr_read_10" [filt.cpp:56]   --->   Operation 528 'mul' 'mul_ln56_87' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 529 [1/1] (8.51ns)   --->   "%mul_ln56_88 = mul i32 %signal_shift_reg_load_89, i32 %gmem_addr_read_9" [filt.cpp:56]   --->   Operation 529 'mul' 'mul_ln56_88' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 530 [1/1] (8.51ns)   --->   "%mul_ln56_89 = mul i32 %signal_shift_reg_load_90, i32 %gmem_addr_read_8" [filt.cpp:56]   --->   Operation 530 'mul' 'mul_ln56_89' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 531 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:55]   --->   Operation 531 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 532 [1/1] (8.51ns)   --->   "%mul_ln56_91 = mul i32 %signal_shift_reg_load_92, i32 %gmem_addr_read_6" [filt.cpp:56]   --->   Operation 532 'mul' 'mul_ln56_91' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 533 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:55]   --->   Operation 533 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 534 [1/1] (8.51ns)   --->   "%mul_ln56_92 = mul i32 %signal_shift_reg_load_93, i32 %gmem_addr_read_5" [filt.cpp:56]   --->   Operation 534 'mul' 'mul_ln56_92' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 535 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:55]   --->   Operation 535 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 536 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:55]   --->   Operation 536 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_85 = add i32 %mul_ln56_88, i32 %mul_ln56_89" [filt.cpp:59]   --->   Operation 537 'add' 'add_ln59_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 538 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_86 = add i32 %add_ln59_85, i32 %mul_ln56_87" [filt.cpp:59]   --->   Operation 538 'add' 'add_ln59_86' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 539 [1/1] (2.55ns)   --->   "%add_ln59_88 = add i32 %mul_ln56_91, i32 %mul_ln56_92" [filt.cpp:59]   --->   Operation 539 'add' 'add_ln59_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 540 [1/1] (14.6ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 540 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 541 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:55]   --->   Operation 541 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 542 [1/1] (8.51ns)   --->   "%mul_ln56_93 = mul i32 %signal_shift_reg_load_94, i32 %gmem_addr_read_4" [filt.cpp:56]   --->   Operation 542 'mul' 'mul_ln56_93' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 543 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:55]   --->   Operation 543 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 544 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:55]   --->   Operation 544 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 545 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:55]   --->   Operation 545 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 546 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %tmp_data, i32 0" [filt.cpp:60]   --->   Operation 546 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 547 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load, i32 98" [filt.cpp:55]   --->   Operation 547 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 548 [1/1] (14.6ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 548 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_1, i32 97" [filt.cpp:55]   --->   Operation 549 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 550 [1/1] (8.51ns)   --->   "%mul_ln56_47 = mul i32 %signal_shift_reg_load_48, i32 %gmem_addr_read_50" [filt.cpp:56]   --->   Operation 550 'mul' 'mul_ln56_47' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 551 [1/1] (8.51ns)   --->   "%mul_ln56_48 = mul i32 %signal_shift_reg_load_49, i32 %gmem_addr_read_49" [filt.cpp:56]   --->   Operation 551 'mul' 'mul_ln56_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 552 [1/1] (8.51ns)   --->   "%mul_ln56_90 = mul i32 %signal_shift_reg_load_91, i32 %gmem_addr_read_7" [filt.cpp:56]   --->   Operation 552 'mul' 'mul_ln56_90' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 553 [1/1] (8.51ns)   --->   "%mul_ln56_94 = mul i32 %signal_shift_reg_load_95, i32 %gmem_addr_read_3" [filt.cpp:56]   --->   Operation 553 'mul' 'mul_ln56_94' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 554 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:55]   --->   Operation 554 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 555 [1/1] (8.51ns)   --->   "%mul_ln56_95 = mul i32 %signal_shift_reg_load_96, i32 %gmem_addr_read_2" [filt.cpp:56]   --->   Operation 555 'mul' 'mul_ln56_95' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 556 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:55]   --->   Operation 556 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 557 [1/1] (8.51ns)   --->   "%mul_ln56_96 = mul i32 %signal_shift_reg_load_97, i32 %gmem_addr_read_1" [filt.cpp:56]   --->   Operation 557 'mul' 'mul_ln56_96' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_48 = add i32 %mul_ln56_48, i32 %mul_ln56_49" [filt.cpp:59]   --->   Operation 558 'add' 'add_ln59_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 559 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_49 = add i32 %add_ln59_48, i32 %mul_ln56_47" [filt.cpp:59]   --->   Operation 559 'add' 'add_ln59_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 560 [1/1] (2.55ns)   --->   "%add_ln59_91 = add i32 %mul_ln56_95, i32 %mul_ln56_96" [filt.cpp:59]   --->   Operation 560 'add' 'add_ln59_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 561 [1/1] (14.6ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 561 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_2, i32 96" [filt.cpp:55]   --->   Operation 562 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 563 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_3, i32 95" [filt.cpp:55]   --->   Operation 563 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_52 = add i32 %add_ln59_51, i32 %add_ln59_49" [filt.cpp:59]   --->   Operation 564 'add' 'add_ln59_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_58 = add i32 %add_ln59_57, i32 %add_ln59_52" [filt.cpp:59]   --->   Operation 565 'add' 'add_ln59_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_87 = add i32 %add_ln59_86, i32 %add_ln59_84" [filt.cpp:59]   --->   Operation 566 'add' 'add_ln59_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_89 = add i32 %add_ln59_88, i32 %mul_ln56_90" [filt.cpp:59]   --->   Operation 567 'add' 'add_ln59_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_90 = add i32 %mul_ln56_93, i32 %mul_ln56_94" [filt.cpp:59]   --->   Operation 568 'add' 'add_ln59_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 569 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_92 = add i32 %add_ln59_91, i32 %add_ln59_90" [filt.cpp:59]   --->   Operation 569 'add' 'add_ln59_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 570 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_93 = add i32 %add_ln59_92, i32 %add_ln59_89" [filt.cpp:59]   --->   Operation 570 'add' 'add_ln59_93' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 571 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_94 = add i32 %add_ln59_93, i32 %add_ln59_87" [filt.cpp:59]   --->   Operation 571 'add' 'add_ln59_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 572 [1/1] (14.6ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 572 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_4, i32 94" [filt.cpp:55]   --->   Operation 573 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_5, i32 93" [filt.cpp:55]   --->   Operation 574 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 575 [1/1] (8.51ns)   --->   "%mul_ln56_45 = mul i32 %signal_shift_reg_load_46, i32 %gmem_addr_read_52" [filt.cpp:56]   --->   Operation 575 'mul' 'mul_ln56_45' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 576 [1/1] (8.51ns)   --->   "%mul_ln56_46 = mul i32 %signal_shift_reg_load_47, i32 %gmem_addr_read_51" [filt.cpp:56]   --->   Operation 576 'mul' 'mul_ln56_46' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 577 [1/1] (2.55ns)   --->   "%add_ln59_42 = add i32 %mul_ln56_45, i32 %mul_ln56_46" [filt.cpp:59]   --->   Operation 577 'add' 'add_ln59_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_71 = add i32 %add_ln59_70, i32 %add_ln59_58" [filt.cpp:59]   --->   Operation 578 'add' 'add_ln59_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_82 = add i32 %add_ln59_81, i32 %add_ln59_76" [filt.cpp:59]   --->   Operation 579 'add' 'add_ln59_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 580 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_95 = add i32 %add_ln59_94, i32 %add_ln59_82" [filt.cpp:59]   --->   Operation 580 'add' 'add_ln59_95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 581 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_96 = add i32 %add_ln59_95, i32 %add_ln59_71" [filt.cpp:59]   --->   Operation 581 'add' 'add_ln59_96' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 582 [1/1] (14.6ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 582 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_6, i32 92" [filt.cpp:55]   --->   Operation 583 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_65 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_7, i32 91" [filt.cpp:55]   --->   Operation 584 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 585 [1/1] (14.6ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 585 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_8, i32 90" [filt.cpp:55]   --->   Operation 586 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_9, i32 89" [filt.cpp:55]   --->   Operation 587 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 588 [1/1] (8.51ns)   --->   "%mul_ln56_43 = mul i32 %signal_shift_reg_load_44, i32 %gmem_addr_read_54" [filt.cpp:56]   --->   Operation 588 'mul' 'mul_ln56_43' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 589 [1/1] (8.51ns)   --->   "%mul_ln56_44 = mul i32 %signal_shift_reg_load_45, i32 %gmem_addr_read_53" [filt.cpp:56]   --->   Operation 589 'mul' 'mul_ln56_44' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_41 = add i32 %mul_ln56_43, i32 %mul_ln56_44" [filt.cpp:59]   --->   Operation 590 'add' 'add_ln59_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 591 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_43 = add i32 %add_ln59_42, i32 %add_ln59_41" [filt.cpp:59]   --->   Operation 591 'add' 'add_ln59_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 592 [1/1] (14.6ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 592 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_10, i32 88" [filt.cpp:55]   --->   Operation 593 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_67 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_11, i32 87" [filt.cpp:55]   --->   Operation 594 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 595 [1/1] (14.6ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 595 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_12, i32 86" [filt.cpp:55]   --->   Operation 596 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 597 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_13, i32 85" [filt.cpp:55]   --->   Operation 597 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 598 [1/1] (8.51ns)   --->   "%mul_ln56_41 = mul i32 %signal_shift_reg_load_42, i32 %gmem_addr_read_56" [filt.cpp:56]   --->   Operation 598 'mul' 'mul_ln56_41' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 599 [1/1] (8.51ns)   --->   "%mul_ln56_42 = mul i32 %signal_shift_reg_load_43, i32 %gmem_addr_read_55" [filt.cpp:56]   --->   Operation 599 'mul' 'mul_ln56_42' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 600 [1/1] (2.55ns)   --->   "%add_ln59_39 = add i32 %mul_ln56_41, i32 %mul_ln56_42" [filt.cpp:59]   --->   Operation 600 'add' 'add_ln59_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 601 [1/1] (14.6ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 601 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_14, i32 84" [filt.cpp:55]   --->   Operation 602 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 603 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_15, i32 83" [filt.cpp:55]   --->   Operation 603 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 604 [1/1] (8.51ns)   --->   "%mul_ln56_40 = mul i32 %signal_shift_reg_load_41, i32 %gmem_addr_read_57" [filt.cpp:56]   --->   Operation 604 'mul' 'mul_ln56_40' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_40 = add i32 %add_ln59_39, i32 %mul_ln56_40" [filt.cpp:59]   --->   Operation 605 'add' 'add_ln59_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 606 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_44 = add i32 %add_ln59_43, i32 %add_ln59_40" [filt.cpp:59]   --->   Operation 606 'add' 'add_ln59_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 607 [1/1] (14.6ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 607 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_16, i32 82" [filt.cpp:55]   --->   Operation 608 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_70 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_17, i32 81" [filt.cpp:55]   --->   Operation 609 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_70 : Operation 610 [1/1] (8.51ns)   --->   "%mul_ln56_39 = mul i32 %signal_shift_reg_load_40, i32 %gmem_addr_read_58" [filt.cpp:56]   --->   Operation 610 'mul' 'mul_ln56_39' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 611 [1/1] (14.6ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 611 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 612 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_18, i32 80" [filt.cpp:55]   --->   Operation 612 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_71 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_19, i32 79" [filt.cpp:55]   --->   Operation 613 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 614 [1/1] (14.6ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 614 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_20, i32 78" [filt.cpp:55]   --->   Operation 615 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_72 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_21, i32 77" [filt.cpp:55]   --->   Operation 616 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_72 : Operation 617 [1/1] (8.51ns)   --->   "%mul_ln56_37 = mul i32 %signal_shift_reg_load_38, i32 %gmem_addr_read_60" [filt.cpp:56]   --->   Operation 617 'mul' 'mul_ln56_37' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 618 [1/1] (8.51ns)   --->   "%mul_ln56_38 = mul i32 %signal_shift_reg_load_39, i32 %gmem_addr_read_59" [filt.cpp:56]   --->   Operation 618 'mul' 'mul_ln56_38' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_36 = add i32 %mul_ln56_38, i32 %mul_ln56_39" [filt.cpp:59]   --->   Operation 619 'add' 'add_ln59_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 620 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_37 = add i32 %add_ln59_36, i32 %mul_ln56_37" [filt.cpp:59]   --->   Operation 620 'add' 'add_ln59_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 621 [1/1] (14.6ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 621 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 622 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_22, i32 76" [filt.cpp:55]   --->   Operation 622 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_73 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_23, i32 75" [filt.cpp:55]   --->   Operation 623 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 624 [1/1] (14.6ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 624 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_24, i32 74" [filt.cpp:55]   --->   Operation 625 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_74 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_25, i32 73" [filt.cpp:55]   --->   Operation 626 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 627 [1/1] (14.6ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 627 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 628 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_26, i32 72" [filt.cpp:55]   --->   Operation 628 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_27, i32 71" [filt.cpp:55]   --->   Operation 629 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 630 [1/1] (8.51ns)   --->   "%mul_ln56_34 = mul i32 %signal_shift_reg_load_35, i32 %gmem_addr_read_63" [filt.cpp:56]   --->   Operation 630 'mul' 'mul_ln56_34' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 631 [1/1] (8.51ns)   --->   "%mul_ln56_35 = mul i32 %signal_shift_reg_load_36, i32 %gmem_addr_read_62" [filt.cpp:56]   --->   Operation 631 'mul' 'mul_ln56_35' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 632 [1/1] (8.51ns)   --->   "%mul_ln56_36 = mul i32 %signal_shift_reg_load_37, i32 %gmem_addr_read_61" [filt.cpp:56]   --->   Operation 632 'mul' 'mul_ln56_36' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_34 = add i32 %mul_ln56_35, i32 %mul_ln56_36" [filt.cpp:59]   --->   Operation 633 'add' 'add_ln59_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 634 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_35 = add i32 %add_ln59_34, i32 %mul_ln56_34" [filt.cpp:59]   --->   Operation 634 'add' 'add_ln59_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 635 [1/1] (14.6ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 635 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 636 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_28, i32 70" [filt.cpp:55]   --->   Operation 636 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_76 : Operation 637 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_29, i32 69" [filt.cpp:55]   --->   Operation 637 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_76 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_38 = add i32 %add_ln59_37, i32 %add_ln59_35" [filt.cpp:59]   --->   Operation 638 'add' 'add_ln59_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 639 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_45 = add i32 %add_ln59_44, i32 %add_ln59_38" [filt.cpp:59]   --->   Operation 639 'add' 'add_ln59_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 640 [1/1] (14.6ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 640 'read' 'gmem_addr_read_66' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_30, i32 68" [filt.cpp:55]   --->   Operation 641 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 642 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_31, i32 67" [filt.cpp:55]   --->   Operation 642 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 643 [1/1] (8.51ns)   --->   "%mul_ln56_32 = mul i32 %signal_shift_reg_load_33, i32 %gmem_addr_read_65" [filt.cpp:56]   --->   Operation 643 'mul' 'mul_ln56_32' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 644 [1/1] (14.6ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 644 'read' 'gmem_addr_read_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 645 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_32, i32 66" [filt.cpp:55]   --->   Operation 645 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 646 [1/1] (8.51ns)   --->   "%mul_ln56_31 = mul i32 %signal_shift_reg_load_32, i32 %gmem_addr_read_66" [filt.cpp:56]   --->   Operation 646 'mul' 'mul_ln56_31' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 647 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_33, i32 65" [filt.cpp:55]   --->   Operation 647 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 648 [1/1] (8.51ns)   --->   "%mul_ln56_33 = mul i32 %signal_shift_reg_load_34, i32 %gmem_addr_read_64" [filt.cpp:56]   --->   Operation 648 'mul' 'mul_ln56_33' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_30 = add i32 %mul_ln56_32, i32 %mul_ln56_33" [filt.cpp:59]   --->   Operation 649 'add' 'add_ln59_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 650 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_31 = add i32 %add_ln59_30, i32 %mul_ln56_31" [filt.cpp:59]   --->   Operation 650 'add' 'add_ln59_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 651 [1/1] (14.6ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 651 'read' 'gmem_addr_read_68' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 652 [1/1] (8.51ns)   --->   "%mul_ln56_30 = mul i32 %signal_shift_reg_load_31, i32 %gmem_addr_read_67" [filt.cpp:56]   --->   Operation 652 'mul' 'mul_ln56_30' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 653 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_34, i32 64" [filt.cpp:55]   --->   Operation 653 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_79 : Operation 654 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_35, i32 63" [filt.cpp:55]   --->   Operation 654 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 655 [1/1] (14.6ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 655 'read' 'gmem_addr_read_69' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 656 [1/1] (8.51ns)   --->   "%mul_ln56_29 = mul i32 %signal_shift_reg_load_30, i32 %gmem_addr_read_68" [filt.cpp:56]   --->   Operation 656 'mul' 'mul_ln56_29' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 657 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_36, i32 62" [filt.cpp:55]   --->   Operation 657 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 658 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_37, i32 61" [filt.cpp:55]   --->   Operation 658 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 659 [1/1] (2.55ns)   --->   "%add_ln59_28 = add i32 %mul_ln56_29, i32 %mul_ln56_30" [filt.cpp:59]   --->   Operation 659 'add' 'add_ln59_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 660 [1/1] (14.6ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 660 'read' 'gmem_addr_read_70' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 661 [1/1] (8.51ns)   --->   "%mul_ln56_28 = mul i32 %signal_shift_reg_load_29, i32 %gmem_addr_read_69" [filt.cpp:56]   --->   Operation 661 'mul' 'mul_ln56_28' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_38, i32 60" [filt.cpp:55]   --->   Operation 662 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_81 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_39, i32 59" [filt.cpp:55]   --->   Operation 663 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_81 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_29 = add i32 %add_ln59_28, i32 %mul_ln56_28" [filt.cpp:59]   --->   Operation 664 'add' 'add_ln59_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 665 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_32 = add i32 %add_ln59_31, i32 %add_ln59_29" [filt.cpp:59]   --->   Operation 665 'add' 'add_ln59_32' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 666 [1/1] (14.6ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 666 'read' 'gmem_addr_read_71' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 667 [1/1] (8.51ns)   --->   "%mul_ln56_27 = mul i32 %signal_shift_reg_load_28, i32 %gmem_addr_read_70" [filt.cpp:56]   --->   Operation 667 'mul' 'mul_ln56_27' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 668 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_40, i32 58" [filt.cpp:55]   --->   Operation 668 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_82 : Operation 669 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_41, i32 57" [filt.cpp:55]   --->   Operation 669 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 670 [1/1] (14.6ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 670 'read' 'gmem_addr_read_72' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 671 [1/1] (8.51ns)   --->   "%mul_ln56_26 = mul i32 %signal_shift_reg_load_27, i32 %gmem_addr_read_71" [filt.cpp:56]   --->   Operation 671 'mul' 'mul_ln56_26' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 672 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_42, i32 56" [filt.cpp:55]   --->   Operation 672 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_83 : Operation 673 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_43, i32 55" [filt.cpp:55]   --->   Operation 673 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 84 <SV = 83> <Delay = 14.6>
ST_84 : Operation 674 [1/1] (14.6ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 674 'read' 'gmem_addr_read_73' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 675 [1/1] (8.51ns)   --->   "%mul_ln56_25 = mul i32 %signal_shift_reg_load_26, i32 %gmem_addr_read_72" [filt.cpp:56]   --->   Operation 675 'mul' 'mul_ln56_25' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 676 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_44, i32 54" [filt.cpp:55]   --->   Operation 676 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_84 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_45, i32 53" [filt.cpp:55]   --->   Operation 677 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_84 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_25 = add i32 %mul_ln56_26, i32 %mul_ln56_27" [filt.cpp:59]   --->   Operation 678 'add' 'add_ln59_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 679 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_26 = add i32 %add_ln59_25, i32 %mul_ln56_25" [filt.cpp:59]   --->   Operation 679 'add' 'add_ln59_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 14.6>
ST_85 : Operation 680 [1/1] (14.6ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 680 'read' 'gmem_addr_read_74' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 681 [1/1] (8.51ns)   --->   "%mul_ln56_24 = mul i32 %signal_shift_reg_load_25, i32 %gmem_addr_read_73" [filt.cpp:56]   --->   Operation 681 'mul' 'mul_ln56_24' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 682 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_46, i32 52" [filt.cpp:55]   --->   Operation 682 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_85 : Operation 683 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_47, i32 51" [filt.cpp:55]   --->   Operation 683 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 86 <SV = 85> <Delay = 14.6>
ST_86 : Operation 684 [1/1] (14.6ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 684 'read' 'gmem_addr_read_75' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 685 [1/1] (8.51ns)   --->   "%mul_ln56_23 = mul i32 %signal_shift_reg_load_24, i32 %gmem_addr_read_74" [filt.cpp:56]   --->   Operation 685 'mul' 'mul_ln56_23' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_48, i32 50" [filt.cpp:55]   --->   Operation 686 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 687 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_49, i32 49" [filt.cpp:55]   --->   Operation 687 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 688 [1/1] (2.55ns)   --->   "%add_ln59_23 = add i32 %mul_ln56_23, i32 %mul_ln56_24" [filt.cpp:59]   --->   Operation 688 'add' 'add_ln59_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 14.6>
ST_87 : Operation 689 [1/1] (14.6ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 689 'read' 'gmem_addr_read_76' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 690 [1/1] (8.51ns)   --->   "%mul_ln56_22 = mul i32 %signal_shift_reg_load_23, i32 %gmem_addr_read_75" [filt.cpp:56]   --->   Operation 690 'mul' 'mul_ln56_22' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 691 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_50, i32 48" [filt.cpp:55]   --->   Operation 691 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_87 : Operation 692 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_51, i32 47" [filt.cpp:55]   --->   Operation 692 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_87 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_24 = add i32 %add_ln59_23, i32 %mul_ln56_22" [filt.cpp:59]   --->   Operation 693 'add' 'add_ln59_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 694 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_27 = add i32 %add_ln59_26, i32 %add_ln59_24" [filt.cpp:59]   --->   Operation 694 'add' 'add_ln59_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 14.6>
ST_88 : Operation 695 [1/1] (14.6ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 695 'read' 'gmem_addr_read_77' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 696 [1/1] (8.51ns)   --->   "%mul_ln56_21 = mul i32 %signal_shift_reg_load_22, i32 %gmem_addr_read_76" [filt.cpp:56]   --->   Operation 696 'mul' 'mul_ln56_21' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_52, i32 46" [filt.cpp:55]   --->   Operation 697 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 698 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_53, i32 45" [filt.cpp:55]   --->   Operation 698 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_33 = add i32 %add_ln59_32, i32 %add_ln59_27" [filt.cpp:59]   --->   Operation 699 'add' 'add_ln59_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 700 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_46 = add i32 %add_ln59_45, i32 %add_ln59_33" [filt.cpp:59]   --->   Operation 700 'add' 'add_ln59_46' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 14.6>
ST_89 : Operation 701 [1/1] (14.6ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 701 'read' 'gmem_addr_read_78' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 702 [1/1] (8.51ns)   --->   "%mul_ln56_20 = mul i32 %signal_shift_reg_load_21, i32 %gmem_addr_read_77" [filt.cpp:56]   --->   Operation 702 'mul' 'mul_ln56_20' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 703 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_54, i32 44" [filt.cpp:55]   --->   Operation 703 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_89 : Operation 704 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_55, i32 43" [filt.cpp:55]   --->   Operation 704 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 90 <SV = 89> <Delay = 14.6>
ST_90 : Operation 705 [1/1] (14.6ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 705 'read' 'gmem_addr_read_79' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 706 [1/1] (8.51ns)   --->   "%mul_ln56_19 = mul i32 %signal_shift_reg_load_20, i32 %gmem_addr_read_78" [filt.cpp:56]   --->   Operation 706 'mul' 'mul_ln56_19' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 707 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_56, i32 42" [filt.cpp:55]   --->   Operation 707 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 708 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_57, i32 41" [filt.cpp:55]   --->   Operation 708 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_18 = add i32 %mul_ln56_20, i32 %mul_ln56_21" [filt.cpp:59]   --->   Operation 709 'add' 'add_ln59_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 710 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_19 = add i32 %add_ln59_18, i32 %mul_ln56_19" [filt.cpp:59]   --->   Operation 710 'add' 'add_ln59_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 14.6>
ST_91 : Operation 711 [1/1] (14.6ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 711 'read' 'gmem_addr_read_80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 712 [1/1] (8.51ns)   --->   "%mul_ln56_18 = mul i32 %signal_shift_reg_load_19, i32 %gmem_addr_read_79" [filt.cpp:56]   --->   Operation 712 'mul' 'mul_ln56_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 713 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_58, i32 40" [filt.cpp:55]   --->   Operation 713 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_91 : Operation 714 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_59, i32 39" [filt.cpp:55]   --->   Operation 714 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 92 <SV = 91> <Delay = 14.6>
ST_92 : Operation 715 [1/1] (14.6ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 715 'read' 'gmem_addr_read_81' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 716 [1/1] (8.51ns)   --->   "%mul_ln56_17 = mul i32 %signal_shift_reg_load_18, i32 %gmem_addr_read_80" [filt.cpp:56]   --->   Operation 716 'mul' 'mul_ln56_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 717 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_60, i32 38" [filt.cpp:55]   --->   Operation 717 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 718 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_61, i32 37" [filt.cpp:55]   --->   Operation 718 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 719 [1/1] (2.55ns)   --->   "%add_ln59_16 = add i32 %mul_ln56_17, i32 %mul_ln56_18" [filt.cpp:59]   --->   Operation 719 'add' 'add_ln59_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 14.6>
ST_93 : Operation 720 [1/1] (14.6ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 720 'read' 'gmem_addr_read_82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 721 [1/1] (8.51ns)   --->   "%mul_ln56_16 = mul i32 %signal_shift_reg_load_17, i32 %gmem_addr_read_81" [filt.cpp:56]   --->   Operation 721 'mul' 'mul_ln56_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_62, i32 36" [filt.cpp:55]   --->   Operation 722 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_93 : Operation 723 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_63, i32 35" [filt.cpp:55]   --->   Operation 723 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_93 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_17 = add i32 %add_ln59_16, i32 %mul_ln56_16" [filt.cpp:59]   --->   Operation 724 'add' 'add_ln59_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 725 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_20 = add i32 %add_ln59_19, i32 %add_ln59_17" [filt.cpp:59]   --->   Operation 725 'add' 'add_ln59_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 14.6>
ST_94 : Operation 726 [1/1] (14.6ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 726 'read' 'gmem_addr_read_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 727 [1/1] (8.51ns)   --->   "%mul_ln56_15 = mul i32 %signal_shift_reg_load_16, i32 %gmem_addr_read_82" [filt.cpp:56]   --->   Operation 727 'mul' 'mul_ln56_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 728 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_64, i32 34" [filt.cpp:55]   --->   Operation 728 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_94 : Operation 729 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_65, i32 33" [filt.cpp:55]   --->   Operation 729 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 95 <SV = 94> <Delay = 14.6>
ST_95 : Operation 730 [1/1] (14.6ns)   --->   "%gmem_addr_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 730 'read' 'gmem_addr_read_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 731 [1/1] (8.51ns)   --->   "%mul_ln56_14 = mul i32 %signal_shift_reg_load_15, i32 %gmem_addr_read_83" [filt.cpp:56]   --->   Operation 731 'mul' 'mul_ln56_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 732 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_66, i32 32" [filt.cpp:55]   --->   Operation 732 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_95 : Operation 733 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_67, i32 31" [filt.cpp:55]   --->   Operation 733 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 96 <SV = 95> <Delay = 14.6>
ST_96 : Operation 734 [1/1] (14.6ns)   --->   "%gmem_addr_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 734 'read' 'gmem_addr_read_85' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 735 [1/1] (8.51ns)   --->   "%mul_ln56_13 = mul i32 %signal_shift_reg_load_14, i32 %gmem_addr_read_84" [filt.cpp:56]   --->   Operation 735 'mul' 'mul_ln56_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 736 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_68, i32 30" [filt.cpp:55]   --->   Operation 736 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_96 : Operation 737 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_69, i32 29" [filt.cpp:55]   --->   Operation 737 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_96 : Operation 738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_13 = add i32 %mul_ln56_14, i32 %mul_ln56_15" [filt.cpp:59]   --->   Operation 738 'add' 'add_ln59_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 739 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_14 = add i32 %add_ln59_13, i32 %mul_ln56_13" [filt.cpp:59]   --->   Operation 739 'add' 'add_ln59_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 14.6>
ST_97 : Operation 740 [1/1] (14.6ns)   --->   "%gmem_addr_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 740 'read' 'gmem_addr_read_86' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 741 [1/1] (8.51ns)   --->   "%mul_ln56_12 = mul i32 %signal_shift_reg_load_13, i32 %gmem_addr_read_85" [filt.cpp:56]   --->   Operation 741 'mul' 'mul_ln56_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 742 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_70, i32 28" [filt.cpp:55]   --->   Operation 742 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_97 : Operation 743 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_71, i32 27" [filt.cpp:55]   --->   Operation 743 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 98 <SV = 97> <Delay = 14.6>
ST_98 : Operation 744 [1/1] (14.6ns)   --->   "%gmem_addr_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 744 'read' 'gmem_addr_read_87' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 745 [1/1] (8.51ns)   --->   "%mul_ln56_11 = mul i32 %signal_shift_reg_load_12, i32 %gmem_addr_read_86" [filt.cpp:56]   --->   Operation 745 'mul' 'mul_ln56_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 746 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_72, i32 26" [filt.cpp:55]   --->   Operation 746 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_98 : Operation 747 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_73, i32 25" [filt.cpp:55]   --->   Operation 747 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 99 <SV = 98> <Delay = 14.6>
ST_99 : Operation 748 [1/1] (14.6ns)   --->   "%gmem_addr_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 748 'read' 'gmem_addr_read_88' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 749 [1/1] (8.51ns)   --->   "%mul_ln56_10 = mul i32 %signal_shift_reg_load_11, i32 %gmem_addr_read_87" [filt.cpp:56]   --->   Operation 749 'mul' 'mul_ln56_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 750 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_74, i32 24" [filt.cpp:55]   --->   Operation 750 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_99 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_75, i32 23" [filt.cpp:55]   --->   Operation 751 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_99 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_11 = add i32 %mul_ln56_11, i32 %mul_ln56_12" [filt.cpp:59]   --->   Operation 752 'add' 'add_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 753 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_12 = add i32 %add_ln59_11, i32 %mul_ln56_10" [filt.cpp:59]   --->   Operation 753 'add' 'add_ln59_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 14.6>
ST_100 : Operation 754 [1/1] (14.6ns)   --->   "%gmem_addr_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 754 'read' 'gmem_addr_read_89' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 755 [1/1] (8.51ns)   --->   "%mul_ln56_9 = mul i32 %signal_shift_reg_load_10, i32 %gmem_addr_read_88" [filt.cpp:56]   --->   Operation 755 'mul' 'mul_ln56_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 756 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_76, i32 22" [filt.cpp:55]   --->   Operation 756 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_100 : Operation 757 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_77, i32 21" [filt.cpp:55]   --->   Operation 757 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_100 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_15 = add i32 %add_ln59_14, i32 %add_ln59_12" [filt.cpp:59]   --->   Operation 758 'add' 'add_ln59_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 759 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_21 = add i32 %add_ln59_20, i32 %add_ln59_15" [filt.cpp:59]   --->   Operation 759 'add' 'add_ln59_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 14.6>
ST_101 : Operation 760 [1/1] (14.6ns)   --->   "%gmem_addr_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 760 'read' 'gmem_addr_read_90' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 761 [1/1] (8.51ns)   --->   "%mul_ln56_8 = mul i32 %signal_shift_reg_load_9, i32 %gmem_addr_read_89" [filt.cpp:56]   --->   Operation 761 'mul' 'mul_ln56_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 762 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_78, i32 20" [filt.cpp:55]   --->   Operation 762 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_101 : Operation 763 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_79, i32 19" [filt.cpp:55]   --->   Operation 763 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 102 <SV = 101> <Delay = 14.6>
ST_102 : Operation 764 [1/1] (14.6ns)   --->   "%gmem_addr_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 764 'read' 'gmem_addr_read_91' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 765 [1/1] (8.51ns)   --->   "%mul_ln56_7 = mul i32 %signal_shift_reg_load_8, i32 %gmem_addr_read_90" [filt.cpp:56]   --->   Operation 765 'mul' 'mul_ln56_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 766 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_80, i32 18" [filt.cpp:55]   --->   Operation 766 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 767 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_81, i32 17" [filt.cpp:55]   --->   Operation 767 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_7 = add i32 %mul_ln56_8, i32 %mul_ln56_9" [filt.cpp:59]   --->   Operation 768 'add' 'add_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 769 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_8 = add i32 %add_ln59_7, i32 %mul_ln56_7" [filt.cpp:59]   --->   Operation 769 'add' 'add_ln59_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 14.6>
ST_103 : Operation 770 [1/1] (14.6ns)   --->   "%gmem_addr_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 770 'read' 'gmem_addr_read_92' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 771 [1/1] (8.51ns)   --->   "%mul_ln56_6 = mul i32 %signal_shift_reg_load_7, i32 %gmem_addr_read_91" [filt.cpp:56]   --->   Operation 771 'mul' 'mul_ln56_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 772 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_82, i32 16" [filt.cpp:55]   --->   Operation 772 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_103 : Operation 773 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_83, i32 15" [filt.cpp:55]   --->   Operation 773 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 104 <SV = 103> <Delay = 14.6>
ST_104 : Operation 774 [1/1] (14.6ns)   --->   "%gmem_addr_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 774 'read' 'gmem_addr_read_93' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 775 [1/1] (8.51ns)   --->   "%mul_ln56_5 = mul i32 %signal_shift_reg_load_6, i32 %gmem_addr_read_92" [filt.cpp:56]   --->   Operation 775 'mul' 'mul_ln56_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 776 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_84, i32 14" [filt.cpp:55]   --->   Operation 776 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 777 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_85, i32 13" [filt.cpp:55]   --->   Operation 777 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 778 [1/1] (2.55ns)   --->   "%add_ln59_5 = add i32 %mul_ln56_5, i32 %mul_ln56_6" [filt.cpp:59]   --->   Operation 778 'add' 'add_ln59_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 14.6>
ST_105 : Operation 779 [1/1] (14.6ns)   --->   "%gmem_addr_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 779 'read' 'gmem_addr_read_94' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 780 [1/1] (8.51ns)   --->   "%mul_ln56_4 = mul i32 %signal_shift_reg_load_5, i32 %gmem_addr_read_93" [filt.cpp:56]   --->   Operation 780 'mul' 'mul_ln56_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 781 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_86, i32 12" [filt.cpp:55]   --->   Operation 781 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_105 : Operation 782 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_87, i32 11" [filt.cpp:55]   --->   Operation 782 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_105 : Operation 783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_6 = add i32 %add_ln59_5, i32 %mul_ln56_4" [filt.cpp:59]   --->   Operation 783 'add' 'add_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 784 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_9 = add i32 %add_ln59_8, i32 %add_ln59_6" [filt.cpp:59]   --->   Operation 784 'add' 'add_ln59_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 14.6>
ST_106 : Operation 785 [1/1] (14.6ns)   --->   "%gmem_addr_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 785 'read' 'gmem_addr_read_95' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 786 [1/1] (8.51ns)   --->   "%mul_ln56_3 = mul i32 %signal_shift_reg_load_4, i32 %gmem_addr_read_94" [filt.cpp:56]   --->   Operation 786 'mul' 'mul_ln56_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 787 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_88, i32 10" [filt.cpp:55]   --->   Operation 787 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_106 : Operation 788 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_89, i32 9" [filt.cpp:55]   --->   Operation 788 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 107 <SV = 106> <Delay = 14.6>
ST_107 : Operation 789 [1/1] (14.6ns)   --->   "%gmem_addr_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 789 'read' 'gmem_addr_read_96' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 790 [1/1] (8.51ns)   --->   "%mul_ln56_2 = mul i32 %signal_shift_reg_load_3, i32 %gmem_addr_read_95" [filt.cpp:56]   --->   Operation 790 'mul' 'mul_ln56_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 791 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_90, i32 8" [filt.cpp:55]   --->   Operation 791 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_107 : Operation 792 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_91, i32 7" [filt.cpp:55]   --->   Operation 792 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 108 <SV = 107> <Delay = 14.6>
ST_108 : Operation 793 [1/1] (14.6ns)   --->   "%gmem_addr_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 793 'read' 'gmem_addr_read_97' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 794 [1/1] (8.51ns)   --->   "%mul_ln56_1 = mul i32 %signal_shift_reg_load_2, i32 %gmem_addr_read_96" [filt.cpp:56]   --->   Operation 794 'mul' 'mul_ln56_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 795 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_92, i32 6" [filt.cpp:55]   --->   Operation 795 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_108 : Operation 796 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_93, i32 5" [filt.cpp:55]   --->   Operation 796 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_108 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_2 = add i32 %mul_ln56_2, i32 %mul_ln56_3" [filt.cpp:59]   --->   Operation 797 'add' 'add_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 798 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_3 = add i32 %add_ln59_2, i32 %mul_ln56_1" [filt.cpp:59]   --->   Operation 798 'add' 'add_ln59_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 14.6>
ST_109 : Operation 799 [1/1] (14.6ns)   --->   "%gmem_addr_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:56]   --->   Operation 799 'read' 'gmem_addr_read_98' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 800 [1/1] (8.51ns)   --->   "%mul_ln56 = mul i32 %signal_shift_reg_load_1, i32 %gmem_addr_read_97" [filt.cpp:56]   --->   Operation 800 'mul' 'mul_ln56' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 801 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_94, i32 4" [filt.cpp:55]   --->   Operation 801 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_109 : Operation 802 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_95, i32 3" [filt.cpp:55]   --->   Operation 802 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_109 : Operation 803 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %mul_ln59, i32 %mul_ln56" [filt.cpp:59]   --->   Operation 803 'add' 'add_ln59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 12.8>
ST_110 : Operation 804 [1/1] (8.51ns)   --->   "%accumulate = mul i32 %signal_shift_reg_load, i32 %gmem_addr_read_98" [filt.cpp:56]   --->   Operation 804 'mul' 'accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 805 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_96, i32 2" [filt.cpp:55]   --->   Operation 805 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_110 : Operation 806 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %signal_shift_reg_load_97, i32 1" [filt.cpp:55]   --->   Operation 806 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_110 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_1 = add i32 %add_ln59, i32 %accumulate" [filt.cpp:59]   --->   Operation 807 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 808 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_4 = add i32 %add_ln59_3, i32 %add_ln59_1" [filt.cpp:59]   --->   Operation 808 'add' 'add_ln59_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 9.74>
ST_111 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_10 = add i32 %add_ln59_9, i32 %add_ln59_4" [filt.cpp:59]   --->   Operation 809 'add' 'add_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 810 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59_22 = add i32 %add_ln59_21, i32 %add_ln59_10" [filt.cpp:59]   --->   Operation 810 'add' 'add_ln59_22' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_47 = add i32 %add_ln59_46, i32 %add_ln59_22" [filt.cpp:59]   --->   Operation 811 'add' 'add_ln59_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 812 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln59_96, i32 %add_ln59_47" [filt.cpp:59]   --->   Operation 812 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 813 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:70]   --->   Operation 813 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 112 <SV = 111> <Delay = 3.29>
ST_112 : Operation 814 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:70]   --->   Operation 814 'write' 'write_ln70' <Predicate = (state_3 == 2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_112 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last, void %for.inc.if.end43_crit_edge, void %while.end44" [filt.cpp:77]   --->   Operation 815 'br' 'br_ln77' <Predicate = (state_3 == 2)> <Delay = 0.00>
ST_112 : Operation 816 [1/1] (1.82ns)   --->   "%store_ln9 = store i32 1, i32 %i" [filt.cpp:9]   --->   Operation 816 'store' 'store_ln9' <Predicate = (state_3 == 2 & !tmp_last)> <Delay = 1.82>
ST_112 : Operation 817 [1/1] (1.70ns)   --->   "%br_ln77 = br void %if.end43" [filt.cpp:77]   --->   Operation 817 'br' 'br_ln77' <Predicate = (state_3 == 2 & !tmp_last)> <Delay = 1.70>
ST_112 : Operation 818 [1/1] (0.00ns)   --->   "%state_3212 = phi i32 %zext_ln28, void %sw.bb.if.end43_crit_edge, i32 2, void %for.inc.if.end43_crit_edge, i32 %state_2, void %sw.epilog.if.end43_crit_edge"   --->   Operation 818 'phi' 'state_3212' <Predicate = (state_3 == 2 & !tmp_last) | (state_3 != 0 & state_3 != 2 & !tmp_last_1) | (state_3 == 1 & !tmp_last_1) | (state_3 == 0 & !tmp_last)> <Delay = 0.00>
ST_112 : Operation 819 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %state_3212, i32 %state" [filt.cpp:20]   --->   Operation 819 'store' 'store_ln20' <Predicate = (state_3 == 2 & !tmp_last) | (state_3 != 0 & state_3 != 2 & !tmp_last_1) | (state_3 == 1 & !tmp_last_1) | (state_3 == 0 & !tmp_last)> <Delay = 1.58>
ST_112 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln22 = br void %while.body" [filt.cpp:22]   --->   Operation 820 'br' 'br_ln22' <Predicate = (state_3 == 2 & !tmp_last) | (state_3 != 0 & state_3 != 2 & !tmp_last_1) | (state_3 == 1 & !tmp_last_1) | (state_3 == 0 & !tmp_last)> <Delay = 0.00>
ST_112 : Operation 821 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [filt.cpp:233]   --->   Operation 821 'ret' 'ret_ln233' <Predicate = (state_3 == 2 & tmp_last) | (state_3 != 0 & state_3 != 2 & tmp_last_1) | (state_3 == 1 & tmp_last_1) | (state_3 == 0 & tmp_last)> <Delay = 0.00>

State 113 <SV = 2> <Delay = 2.58>
ST_113 : Operation 822 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i"   --->   Operation 822 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 823 [2/2] (2.58ns)   --->   "%call_ln23 = call void @filt_Pipeline_VITIS_LOOP_35_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, i1 %tmp_last_loc" [filt.cpp:23]   --->   Operation 823 'call' 'call_ln23' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 824 [1/1] (1.82ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 824 'store' 'store_ln9' <Predicate = true> <Delay = 1.82>

State 114 <SV = 3> <Delay = 0.00>
ST_114 : Operation 825 [1/2] (0.00ns)   --->   "%call_ln23 = call void @filt_Pipeline_VITIS_LOOP_35_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, i1 %tmp_last_loc" [filt.cpp:23]   --->   Operation 825 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 4> <Delay = 1.58>
ST_115 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_last_loc_load = load i1 %tmp_last_loc"   --->   Operation 826 'load' 'tmp_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 827 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 827 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 116 <SV = 60> <Delay = 2.55>
ST_116 : Operation 828 [1/1] (2.55ns)   --->   "%state_4 = icmp_eq  i32 %tmp_data, i32 48879" [filt.cpp:28]   --->   Operation 828 'icmp' 'state_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 61> <Delay = 0.00>

State 118 <SV = 62> <Delay = 0.00>

State 119 <SV = 63> <Delay = 0.00>

State 120 <SV = 64> <Delay = 0.00>

State 121 <SV = 65> <Delay = 0.00>

State 122 <SV = 66> <Delay = 0.00>

State 123 <SV = 67> <Delay = 0.00>

State 124 <SV = 68> <Delay = 0.00>

State 125 <SV = 69> <Delay = 0.00>

State 126 <SV = 70> <Delay = 0.00>

State 127 <SV = 71> <Delay = 0.00>

State 128 <SV = 72> <Delay = 0.00>

State 129 <SV = 73> <Delay = 0.00>

State 130 <SV = 74> <Delay = 0.00>

State 131 <SV = 75> <Delay = 0.00>

State 132 <SV = 76> <Delay = 0.00>

State 133 <SV = 77> <Delay = 0.00>

State 134 <SV = 78> <Delay = 0.00>

State 135 <SV = 79> <Delay = 0.00>

State 136 <SV = 80> <Delay = 0.00>

State 137 <SV = 81> <Delay = 0.00>

State 138 <SV = 82> <Delay = 0.00>

State 139 <SV = 83> <Delay = 0.00>

State 140 <SV = 84> <Delay = 0.00>

State 141 <SV = 85> <Delay = 0.00>

State 142 <SV = 86> <Delay = 0.00>

State 143 <SV = 87> <Delay = 0.00>

State 144 <SV = 88> <Delay = 0.00>

State 145 <SV = 89> <Delay = 0.00>

State 146 <SV = 90> <Delay = 0.00>

State 147 <SV = 91> <Delay = 0.00>

State 148 <SV = 92> <Delay = 0.00>

State 149 <SV = 93> <Delay = 0.00>

State 150 <SV = 94> <Delay = 0.00>

State 151 <SV = 95> <Delay = 0.00>

State 152 <SV = 96> <Delay = 0.00>

State 153 <SV = 97> <Delay = 0.00>

State 154 <SV = 98> <Delay = 0.00>

State 155 <SV = 99> <Delay = 0.00>

State 156 <SV = 100> <Delay = 0.00>

State 157 <SV = 101> <Delay = 0.00>

State 158 <SV = 102> <Delay = 0.00>

State 159 <SV = 103> <Delay = 0.00>

State 160 <SV = 104> <Delay = 0.00>

State 161 <SV = 105> <Delay = 0.00>

State 162 <SV = 106> <Delay = 0.00>

State 163 <SV = 107> <Delay = 0.00>

State 164 <SV = 108> <Delay = 0.00>

State 165 <SV = 109> <Delay = 0.00>

State 166 <SV = 110> <Delay = 6.93>
ST_166 : Operation 829 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [filt.cpp:30]   --->   Operation 829 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 830 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %i_load, i32 4294967295" [filt.cpp:30]   --->   Operation 830 'add' 'add_ln30' <Predicate = (state_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln74)   --->   "%i_1 = select i1 %state_4, i32 %add_ln30, i32 %i_load" [filt.cpp:28]   --->   Operation 831 'select' 'i_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i1 %state_4" [filt.cpp:28]   --->   Operation 832 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 833 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln74 = add i32 %i_1, i32 1" [filt.cpp:74]   --->   Operation 833 'add' 'add_ln74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last, void %sw.bb.if.end43_crit_edge, void %while.end44" [filt.cpp:77]   --->   Operation 834 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 835 [1/1] (1.82ns)   --->   "%store_ln9 = store i32 %add_ln74, i32 %i" [filt.cpp:9]   --->   Operation 835 'store' 'store_ln9' <Predicate = (!tmp_last)> <Delay = 1.82>
ST_166 : Operation 836 [1/1] (1.70ns)   --->   "%br_ln77 = br void %if.end43" [filt.cpp:77]   --->   Operation 836 'br' 'br_ln77' <Predicate = (!tmp_last)> <Delay = 1.70>

State 167 <SV = 5> <Delay = 4.37>
ST_167 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_last_1 = phi i1 %tmp_last_loc_load, void %VITIS_LOOP_35_2, i1 %tmp_last, void %while.body"   --->   Operation 837 'phi' 'tmp_last_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 838 [1/1] (0.00ns)   --->   "%state_2 = phi i32 2, void %VITIS_LOOP_35_2, i32 %state_3, void %while.body"   --->   Operation 838 'phi' 'state_2' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 839 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [filt.cpp:74]   --->   Operation 839 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 840 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [filt.cpp:74]   --->   Operation 840 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last_1, void %sw.epilog.if.end43_crit_edge, void %while.end44" [filt.cpp:77]   --->   Operation 841 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 842 [1/1] (1.82ns)   --->   "%store_ln9 = store i32 %i_5, i32 %i" [filt.cpp:9]   --->   Operation 842 'store' 'store_ln9' <Predicate = (!tmp_last_1)> <Delay = 1.82>
ST_167 : Operation 843 [1/1] (1.70ns)   --->   "%br_ln77 = br void %if.end43" [filt.cpp:77]   --->   Operation 843 'br' 'br_ln77' <Predicate = (!tmp_last_1)> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 1.827ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', filt.cpp:9) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of constant 0 on local variable 'i', filt.cpp:9 [48]  (1.827 ns)

 <State 2>: 3.236ns
The critical path consists of the following:
	axis read operation ('empty', filt.cpp:23) on port 'x_V_data_V' (filt.cpp:23) [54]  (1.000 ns)
	multiplexor before 'phi' operation 1 bit ('tmp.last') with incoming values : ('tmp.last', filt.cpp:23) ('tmp_last_loc_load') [582]  (2.236 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [66]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', filt.cpp:56) on port 'gmem' (filt.cpp:56) [67]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', filt.cpp:56) on port 'gmem' (filt.cpp:56) [68]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', filt.cpp:56) on port 'gmem' (filt.cpp:56) [69]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', filt.cpp:56) on port 'gmem' (filt.cpp:56) [70]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', filt.cpp:56) on port 'gmem' (filt.cpp:56) [71]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', filt.cpp:56) on port 'gmem' (filt.cpp:56) [72]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', filt.cpp:56) on port 'gmem' (filt.cpp:56) [73]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', filt.cpp:56) on port 'gmem' (filt.cpp:56) [74]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', filt.cpp:56) on port 'gmem' (filt.cpp:56) [75]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', filt.cpp:56) on port 'gmem' (filt.cpp:56) [76]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', filt.cpp:56) on port 'gmem' (filt.cpp:56) [77]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', filt.cpp:56) on port 'gmem' (filt.cpp:56) [78]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', filt.cpp:56) on port 'gmem' (filt.cpp:56) [79]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', filt.cpp:56) on port 'gmem' (filt.cpp:56) [80]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', filt.cpp:56) on port 'gmem' (filt.cpp:56) [81]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', filt.cpp:56) on port 'gmem' (filt.cpp:56) [82]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', filt.cpp:56) on port 'gmem' (filt.cpp:56) [83]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', filt.cpp:56) on port 'gmem' (filt.cpp:56) [84]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', filt.cpp:56) on port 'gmem' (filt.cpp:56) [85]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', filt.cpp:56) on port 'gmem' (filt.cpp:56) [86]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', filt.cpp:56) on port 'gmem' (filt.cpp:56) [87]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', filt.cpp:56) on port 'gmem' (filt.cpp:56) [88]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', filt.cpp:56) on port 'gmem' (filt.cpp:56) [89]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', filt.cpp:56) on port 'gmem' (filt.cpp:56) [90]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', filt.cpp:56) on port 'gmem' (filt.cpp:56) [91]  (14.600 ns)

 <State 36>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', filt.cpp:56) on port 'gmem' (filt.cpp:56) [92]  (14.600 ns)

 <State 37>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', filt.cpp:56) on port 'gmem' (filt.cpp:56) [93]  (14.600 ns)

 <State 38>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', filt.cpp:56) on port 'gmem' (filt.cpp:56) [94]  (14.600 ns)

 <State 39>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', filt.cpp:56) on port 'gmem' (filt.cpp:56) [95]  (14.600 ns)

 <State 40>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', filt.cpp:56) on port 'gmem' (filt.cpp:56) [96]  (14.600 ns)

 <State 41>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', filt.cpp:56) on port 'gmem' (filt.cpp:56) [97]  (14.600 ns)

 <State 42>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', filt.cpp:56) on port 'gmem' (filt.cpp:56) [98]  (14.600 ns)

 <State 43>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32', filt.cpp:56) on port 'gmem' (filt.cpp:56) [99]  (14.600 ns)

 <State 44>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_33', filt.cpp:56) on port 'gmem' (filt.cpp:56) [100]  (14.600 ns)

 <State 45>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_34', filt.cpp:56) on port 'gmem' (filt.cpp:56) [101]  (14.600 ns)

 <State 46>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_35', filt.cpp:56) on port 'gmem' (filt.cpp:56) [102]  (14.600 ns)

 <State 47>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_36', filt.cpp:56) on port 'gmem' (filt.cpp:56) [103]  (14.600 ns)

 <State 48>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_37', filt.cpp:56) on port 'gmem' (filt.cpp:56) [104]  (14.600 ns)

 <State 49>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_38', filt.cpp:56) on port 'gmem' (filt.cpp:56) [105]  (14.600 ns)

 <State 50>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_39', filt.cpp:56) on port 'gmem' (filt.cpp:56) [106]  (14.600 ns)

 <State 51>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_40', filt.cpp:56) on port 'gmem' (filt.cpp:56) [107]  (14.600 ns)

 <State 52>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_41', filt.cpp:56) on port 'gmem' (filt.cpp:56) [108]  (14.600 ns)

 <State 53>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_42', filt.cpp:56) on port 'gmem' (filt.cpp:56) [109]  (14.600 ns)

 <State 54>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_43', filt.cpp:56) on port 'gmem' (filt.cpp:56) [110]  (14.600 ns)

 <State 55>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_44', filt.cpp:56) on port 'gmem' (filt.cpp:56) [111]  (14.600 ns)

 <State 56>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_45', filt.cpp:56) on port 'gmem' (filt.cpp:56) [112]  (14.600 ns)

 <State 57>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_46', filt.cpp:56) on port 'gmem' (filt.cpp:56) [113]  (14.600 ns)

 <State 58>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_47', filt.cpp:56) on port 'gmem' (filt.cpp:56) [114]  (14.600 ns)

 <State 59>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_48', filt.cpp:56) on port 'gmem' (filt.cpp:56) [115]  (14.600 ns)

 <State 60>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_49', filt.cpp:56) on port 'gmem' (filt.cpp:56) [116]  (14.600 ns)

 <State 61>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_50', filt.cpp:56) on port 'gmem' (filt.cpp:56) [117]  (14.600 ns)

 <State 62>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_51', filt.cpp:56) on port 'gmem' (filt.cpp:56) [118]  (14.600 ns)

 <State 63>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_52', filt.cpp:56) on port 'gmem' (filt.cpp:56) [119]  (14.600 ns)

 <State 64>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_53', filt.cpp:56) on port 'gmem' (filt.cpp:56) [120]  (14.600 ns)

 <State 65>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_54', filt.cpp:56) on port 'gmem' (filt.cpp:56) [121]  (14.600 ns)

 <State 66>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_55', filt.cpp:56) on port 'gmem' (filt.cpp:56) [122]  (14.600 ns)

 <State 67>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_56', filt.cpp:56) on port 'gmem' (filt.cpp:56) [123]  (14.600 ns)

 <State 68>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_57', filt.cpp:56) on port 'gmem' (filt.cpp:56) [124]  (14.600 ns)

 <State 69>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_58', filt.cpp:56) on port 'gmem' (filt.cpp:56) [125]  (14.600 ns)

 <State 70>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_59', filt.cpp:56) on port 'gmem' (filt.cpp:56) [126]  (14.600 ns)

 <State 71>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_60', filt.cpp:56) on port 'gmem' (filt.cpp:56) [127]  (14.600 ns)

 <State 72>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_61', filt.cpp:56) on port 'gmem' (filt.cpp:56) [128]  (14.600 ns)

 <State 73>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_62', filt.cpp:56) on port 'gmem' (filt.cpp:56) [129]  (14.600 ns)

 <State 74>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_63', filt.cpp:56) on port 'gmem' (filt.cpp:56) [130]  (14.600 ns)

 <State 75>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_64', filt.cpp:56) on port 'gmem' (filt.cpp:56) [131]  (14.600 ns)

 <State 76>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_65', filt.cpp:56) on port 'gmem' (filt.cpp:56) [132]  (14.600 ns)

 <State 77>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_66', filt.cpp:56) on port 'gmem' (filt.cpp:56) [133]  (14.600 ns)

 <State 78>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_67', filt.cpp:56) on port 'gmem' (filt.cpp:56) [134]  (14.600 ns)

 <State 79>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_68', filt.cpp:56) on port 'gmem' (filt.cpp:56) [135]  (14.600 ns)

 <State 80>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_69', filt.cpp:56) on port 'gmem' (filt.cpp:56) [136]  (14.600 ns)

 <State 81>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_70', filt.cpp:56) on port 'gmem' (filt.cpp:56) [137]  (14.600 ns)

 <State 82>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_71', filt.cpp:56) on port 'gmem' (filt.cpp:56) [138]  (14.600 ns)

 <State 83>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_72', filt.cpp:56) on port 'gmem' (filt.cpp:56) [139]  (14.600 ns)

 <State 84>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_73', filt.cpp:56) on port 'gmem' (filt.cpp:56) [140]  (14.600 ns)

 <State 85>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_74', filt.cpp:56) on port 'gmem' (filt.cpp:56) [141]  (14.600 ns)

 <State 86>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_75', filt.cpp:56) on port 'gmem' (filt.cpp:56) [142]  (14.600 ns)

 <State 87>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_76', filt.cpp:56) on port 'gmem' (filt.cpp:56) [143]  (14.600 ns)

 <State 88>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_77', filt.cpp:56) on port 'gmem' (filt.cpp:56) [144]  (14.600 ns)

 <State 89>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_78', filt.cpp:56) on port 'gmem' (filt.cpp:56) [145]  (14.600 ns)

 <State 90>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_79', filt.cpp:56) on port 'gmem' (filt.cpp:56) [146]  (14.600 ns)

 <State 91>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_80', filt.cpp:56) on port 'gmem' (filt.cpp:56) [147]  (14.600 ns)

 <State 92>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_81', filt.cpp:56) on port 'gmem' (filt.cpp:56) [148]  (14.600 ns)

 <State 93>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_82', filt.cpp:56) on port 'gmem' (filt.cpp:56) [149]  (14.600 ns)

 <State 94>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_83', filt.cpp:56) on port 'gmem' (filt.cpp:56) [150]  (14.600 ns)

 <State 95>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_84', filt.cpp:56) on port 'gmem' (filt.cpp:56) [151]  (14.600 ns)

 <State 96>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_85', filt.cpp:56) on port 'gmem' (filt.cpp:56) [152]  (14.600 ns)

 <State 97>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_86', filt.cpp:56) on port 'gmem' (filt.cpp:56) [153]  (14.600 ns)

 <State 98>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_87', filt.cpp:56) on port 'gmem' (filt.cpp:56) [154]  (14.600 ns)

 <State 99>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_88', filt.cpp:56) on port 'gmem' (filt.cpp:56) [155]  (14.600 ns)

 <State 100>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_89', filt.cpp:56) on port 'gmem' (filt.cpp:56) [156]  (14.600 ns)

 <State 101>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_90', filt.cpp:56) on port 'gmem' (filt.cpp:56) [157]  (14.600 ns)

 <State 102>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_91', filt.cpp:56) on port 'gmem' (filt.cpp:56) [158]  (14.600 ns)

 <State 103>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_92', filt.cpp:56) on port 'gmem' (filt.cpp:56) [159]  (14.600 ns)

 <State 104>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_93', filt.cpp:56) on port 'gmem' (filt.cpp:56) [160]  (14.600 ns)

 <State 105>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_94', filt.cpp:56) on port 'gmem' (filt.cpp:56) [161]  (14.600 ns)

 <State 106>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_95', filt.cpp:56) on port 'gmem' (filt.cpp:56) [162]  (14.600 ns)

 <State 107>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_96', filt.cpp:56) on port 'gmem' (filt.cpp:56) [163]  (14.600 ns)

 <State 108>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_97', filt.cpp:56) on port 'gmem' (filt.cpp:56) [164]  (14.600 ns)

 <State 109>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_98', filt.cpp:56) on port 'gmem' (filt.cpp:56) [165]  (14.600 ns)

 <State 110>: 12.881ns
The critical path consists of the following:
	'mul' operation 32 bit ('accumulate', filt.cpp:56) [166]  (8.510 ns)
	'add' operation 32 bit ('add_ln59_1', filt.cpp:59) [460]  (0.000 ns)
	'add' operation 32 bit ('add_ln59_4', filt.cpp:59) [463]  (4.371 ns)

 <State 111>: 9.742ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln59_10', filt.cpp:59) [469]  (0.000 ns)
	'add' operation 32 bit ('add_ln59_22', filt.cpp:59) [481]  (4.371 ns)
	'add' operation 32 bit ('add_ln59_47', filt.cpp:59) [506]  (0.000 ns)
	'add' operation 32 bit ('accumulate', filt.cpp:59) [556]  (4.371 ns)
	axis write operation ('write_ln70', filt.cpp:70) on port 'y_V_data_V' (filt.cpp:70) [558]  (1.000 ns)

 <State 112>: 3.295ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('state') with incoming values : ('state') ('zext_ln28', filt.cpp:28) [591]  (1.707 ns)
	'phi' operation 32 bit ('state') with incoming values : ('state') ('zext_ln28', filt.cpp:28) [591]  (0.000 ns)
	'store' operation 0 bit ('store_ln20', filt.cpp:20) of variable 'state' on local variable 'state', filt.cpp:20 [592]  (1.588 ns)

 <State 113>: 2.588ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load_1') on local variable 'i', filt.cpp:9 [564]  (0.000 ns)
	'call' operation 0 bit ('call_ln23', filt.cpp:23) to 'filt_Pipeline_VITIS_LOOP_35_2' [566]  (2.588 ns)

 <State 114>: 0.000ns
The critical path consists of the following:

 <State 115>: 1.588ns
The critical path consists of the following:
	'load' operation 1 bit ('tmp_last_loc_load') on local variable 'tmp_last_loc' [567]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('tmp.last') with incoming values : ('tmp.last', filt.cpp:23) ('tmp_last_loc_load') [582]  (1.588 ns)

 <State 116>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('state', filt.cpp:28) [572]  (2.552 ns)

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 0.000ns
The critical path consists of the following:

 <State 119>: 0.000ns
The critical path consists of the following:

 <State 120>: 0.000ns
The critical path consists of the following:

 <State 121>: 0.000ns
The critical path consists of the following:

 <State 122>: 0.000ns
The critical path consists of the following:

 <State 123>: 0.000ns
The critical path consists of the following:

 <State 124>: 0.000ns
The critical path consists of the following:

 <State 125>: 0.000ns
The critical path consists of the following:

 <State 126>: 0.000ns
The critical path consists of the following:

 <State 127>: 0.000ns
The critical path consists of the following:

 <State 128>: 0.000ns
The critical path consists of the following:

 <State 129>: 0.000ns
The critical path consists of the following:

 <State 130>: 0.000ns
The critical path consists of the following:

 <State 131>: 0.000ns
The critical path consists of the following:

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 0.000ns
The critical path consists of the following:

 <State 134>: 0.000ns
The critical path consists of the following:

 <State 135>: 0.000ns
The critical path consists of the following:

 <State 136>: 0.000ns
The critical path consists of the following:

 <State 137>: 0.000ns
The critical path consists of the following:

 <State 138>: 0.000ns
The critical path consists of the following:

 <State 139>: 0.000ns
The critical path consists of the following:

 <State 140>: 0.000ns
The critical path consists of the following:

 <State 141>: 0.000ns
The critical path consists of the following:

 <State 142>: 0.000ns
The critical path consists of the following:

 <State 143>: 0.000ns
The critical path consists of the following:

 <State 144>: 0.000ns
The critical path consists of the following:

 <State 145>: 0.000ns
The critical path consists of the following:

 <State 146>: 0.000ns
The critical path consists of the following:

 <State 147>: 0.000ns
The critical path consists of the following:

 <State 148>: 0.000ns
The critical path consists of the following:

 <State 149>: 0.000ns
The critical path consists of the following:

 <State 150>: 0.000ns
The critical path consists of the following:

 <State 151>: 0.000ns
The critical path consists of the following:

 <State 152>: 0.000ns
The critical path consists of the following:

 <State 153>: 0.000ns
The critical path consists of the following:

 <State 154>: 0.000ns
The critical path consists of the following:

 <State 155>: 0.000ns
The critical path consists of the following:

 <State 156>: 0.000ns
The critical path consists of the following:

 <State 157>: 0.000ns
The critical path consists of the following:

 <State 158>: 0.000ns
The critical path consists of the following:

 <State 159>: 0.000ns
The critical path consists of the following:

 <State 160>: 0.000ns
The critical path consists of the following:

 <State 161>: 0.000ns
The critical path consists of the following:

 <State 162>: 0.000ns
The critical path consists of the following:

 <State 163>: 0.000ns
The critical path consists of the following:

 <State 164>: 0.000ns
The critical path consists of the following:

 <State 165>: 0.000ns
The critical path consists of the following:

 <State 166>: 6.931ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load', filt.cpp:30) on local variable 'i', filt.cpp:9 [571]  (0.000 ns)
	'add' operation 32 bit ('add_ln30', filt.cpp:30) [573]  (2.552 ns)
	'select' operation 32 bit ('i', filt.cpp:28) [574]  (0.000 ns)
	'add' operation 32 bit ('add_ln74', filt.cpp:74) [576]  (2.552 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of variable 'add_ln74', filt.cpp:74 on local variable 'i', filt.cpp:9 [579]  (1.827 ns)

 <State 167>: 4.379ns
The critical path consists of the following:
	'load' operation 32 bit ('i', filt.cpp:74) on local variable 'i', filt.cpp:9 [584]  (0.000 ns)
	'add' operation 32 bit ('i', filt.cpp:74) [585]  (2.552 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of variable 'i', filt.cpp:74 on local variable 'i', filt.cpp:9 [588]  (1.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
