TimeQuest Timing Analyzer report for DE2_D5M
Wed Oct 21 20:04:18 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'N/C'
 13. Slow Model Setup: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 14. Slow Model Setup: 'GPIO_1[0]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'GPIO_1[0]'
 17. Slow Model Hold: 'CLOCK_50'
 18. Slow Model Hold: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 19. Slow Model Hold: 'N/C'
 20. Slow Model Recovery: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 21. Slow Model Recovery: 'GPIO_1[0]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Removal: 'GPIO_1[0]'
 24. Slow Model Removal: 'CLOCK_50'
 25. Slow Model Removal: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 26. Slow Model Minimum Pulse Width: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'GPIO_1[0]'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'GPIO_1[16]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'N/C'
 42. Fast Model Setup: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 43. Fast Model Setup: 'GPIO_1[0]'
 44. Fast Model Setup: 'CLOCK_50'
 45. Fast Model Hold: 'GPIO_1[0]'
 46. Fast Model Hold: 'CLOCK_50'
 47. Fast Model Hold: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 48. Fast Model Hold: 'N/C'
 49. Fast Model Recovery: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 50. Fast Model Recovery: 'GPIO_1[0]'
 51. Fast Model Recovery: 'CLOCK_50'
 52. Fast Model Removal: 'GPIO_1[0]'
 53. Fast Model Removal: 'CLOCK_50'
 54. Fast Model Removal: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 55. Fast Model Minimum Pulse Width: 'sdram_pll:u8|altpll:altpll_component|_clk0'
 56. Fast Model Minimum Pulse Width: 'GPIO_1[0]'
 57. Fast Model Minimum Pulse Width: 'CLOCK_50'
 58. Fast Model Minimum Pulse Width: 'GPIO_1[16]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_D5M                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Wed Oct 21 20:04:15 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                        ;
+--------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; Clock Name                                 ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                            ;
+--------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; CLOCK_50                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                       ;
; GPIO_1[0]                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { GPIO_1[0] }                      ;
; GPIO_1[16]                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { GPIO_1[16] }                     ;
; N/C                                        ; Virtual   ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { }                                ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; Generated ; 8.000  ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u8|altpll_component|pll|inclk[0] ; { u8|altpll_component|pll|clk[0] } ;
; sdram_pll:u8|altpll:altpll_component|_clk1 ; Generated ; 8.000  ; 125.0 MHz ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; CLOCK_50 ; u8|altpll_component|pll|inclk[0] ; { u8|altpll_component|pll|clk[1] } ;
+--------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 113.17 MHz ; 113.17 MHz      ; GPIO_1[0]                                  ;      ;
; 159.82 MHz ; 159.82 MHz      ; sdram_pll:u8|altpll:altpll_component|_clk0 ;      ;
; 182.05 MHz ; 182.05 MHz      ; CLOCK_50                                   ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; N/C                                        ; -4.568 ; -70.428       ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; -1.728 ; -95.000       ;
; GPIO_1[0]                                  ; 5.582  ; 0.000         ;
; CLOCK_50                                   ; 14.507 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; GPIO_1[0]                                  ; 0.149 ; 0.000         ;
; CLOCK_50                                   ; 0.391 ; 0.000         ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.391 ; 0.000         ;
; N/C                                        ; 2.604 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u8|altpll:altpll_component|_clk0 ; -1.427 ; -272.548      ;
; GPIO_1[0]                                  ; 8.813  ; 0.000         ;
; CLOCK_50                                   ; 15.296 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow Model Removal Summary                                         ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; GPIO_1[0]                                  ; 0.133 ; 0.000         ;
; CLOCK_50                                   ; 2.139 ; 0.000         ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.792 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.620  ; 0.000         ;
; GPIO_1[0]                                  ; 7.620  ; 0.000         ;
; CLOCK_50                                   ; 9.000  ; 0.000         ;
; GPIO_1[16]                                 ; 17.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -4.568 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.276      ;
; -4.497 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.205      ;
; -4.467 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 5.138      ;
; -4.421 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.129      ;
; -4.420 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.128      ;
; -4.419 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.127      ;
; -4.407 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.115      ;
; -4.406 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.114      ;
; -4.404 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 5.082      ;
; -4.399 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.107      ;
; -4.399 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 5.063      ;
; -4.386 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 5.045      ;
; -4.382 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.090      ;
; -4.381 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.089      ;
; -4.380 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.088      ;
; -4.370 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.078      ;
; -4.369 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.077      ;
; -4.326 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.034      ;
; -4.314 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.985      ;
; -4.312 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.020      ;
; -4.311 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.292     ; 5.019      ;
; -4.299 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.958      ;
; -4.291 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.969      ;
; -4.290 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.949      ;
; -4.281 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.940      ;
; -4.278 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.942      ;
; -4.276 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.954      ;
; -4.274 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.938      ;
; -4.273 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.937      ;
; -4.272 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.931      ;
; -4.272 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.936      ;
; -4.269 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.947      ;
; -4.261 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.932      ;
; -4.256 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.915      ;
; -4.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.927      ;
; -4.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.341     ; 4.908      ;
; -4.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.912      ;
; -4.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.336     ; 4.912      ;
; -4.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.919      ;
; -4.246 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.917      ;
; -4.245 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.923      ;
; -4.245 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.916      ;
; -4.234 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.905      ;
; -4.231 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.909      ;
; -4.218 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.889      ;
; -4.217 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.895      ;
; -4.216 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.322     ; 4.894      ;
; -4.149 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.329     ; 4.820      ;
; -1.663 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.152     ; 2.511      ;
; -1.663 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.152     ; 2.511      ;
; -1.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.147     ; 2.511      ;
; -1.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.147     ; 2.511      ;
; -1.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.147     ; 2.511      ;
; -1.653 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.152     ; 2.501      ;
; -1.653 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.152     ; 2.501      ;
; -1.637 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.156     ; 2.481      ;
; -1.634 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.501      ;
; -1.634 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.501      ;
; -1.628 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.147     ; 2.481      ;
; -1.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.481      ;
; -1.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.481      ;
; -1.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.481      ;
; -1.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.481      ;
; -1.604 ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.133     ; 2.471      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.728 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                          ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.383     ; 3.381      ;
; -1.728 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                          ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.383     ; 3.381      ;
; -1.728 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.383     ; 3.381      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[13]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[15]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.710 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[21]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 3.368      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mRD                                                                                                               ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                        ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                        ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[10]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[18]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[22]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                         ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 3.165      ;
; -1.300 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|WR_MASK[1]                                                                                                        ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.385     ; 2.951      ;
; -1.300 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|mWR                                                                                                               ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.385     ; 2.951      ;
; -1.300 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                        ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.385     ; 2.951      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[9]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[10]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[11]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[12]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[13]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[14]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[15]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[16]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[17]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[18]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[19]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[20]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[21]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.230 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR1_ADDR[8]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.379     ; 2.887      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[9]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[10]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[11]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[12]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[13]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[14]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[15]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[16]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[17]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[18]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[19]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[20]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[21]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -1.112 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD1_ADDR[8]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.381     ; 2.767      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[9]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[10]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[11]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[12]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[13]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[14]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[15]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[16]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[17]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[18]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[19]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[20]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[21]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.898 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rRD2_ADDR[8]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.378     ; 2.556      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[9]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[10]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[11]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[12]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[13]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[14]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[15]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[16]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[17]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[18]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[19]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[20]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[21]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[22]                                                                                                     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.722 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u9|rWR2_ADDR[8]                                                                                                      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.374     ; 2.384      ;
; -0.192 ; DRAM_DQ[2]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[2]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.113      ; 1.229      ;
; -0.192 ; DRAM_DQ[1]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[1]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.113      ; 1.229      ;
; -0.188 ; DRAM_DQ[7]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[7]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.127      ; 1.239      ;
; -0.188 ; DRAM_DQ[10]                                                                                                                              ; Sdram_Control_4Port:u9|mDATAOUT[10]                                                                                                      ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.127      ; 1.239      ;
; -0.188 ; DRAM_DQ[9]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[9]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.127      ; 1.239      ;
; -0.183 ; DRAM_DQ[14]                                                                                                                              ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                      ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.132      ; 1.239      ;
; -0.183 ; DRAM_DQ[13]                                                                                                                              ; Sdram_Control_4Port:u9|mDATAOUT[13]                                                                                                      ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.132      ; 1.239      ;
; -0.173 ; DRAM_DQ[12]                                                                                                                              ; Sdram_Control_4Port:u9|mDATAOUT[12]                                                                                                      ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.132      ; 1.229      ;
; -0.173 ; DRAM_DQ[11]                                                                                                                              ; Sdram_Control_4Port:u9|mDATAOUT[11]                                                                                                      ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.132      ; 1.229      ;
; -0.164 ; DRAM_DQ[6]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[6]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.121      ; 1.209      ;
; -0.164 ; DRAM_DQ[5]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[5]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.121      ; 1.209      ;
; -0.164 ; DRAM_DQ[4]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[4]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.121      ; 1.209      ;
; -0.164 ; DRAM_DQ[3]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[3]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.121      ; 1.209      ;
; -0.162 ; DRAM_DQ[0]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[0]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.113      ; 1.199      ;
; -0.158 ; DRAM_DQ[8]                                                                                                                               ; Sdram_Control_4Port:u9|mDATAOUT[8]                                                                                                       ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; 0.127      ; 1.209      ;
; 1.743  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; -0.003     ; 6.290      ;
; 1.746  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; -0.003     ; 6.287      ;
; 1.798  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]           ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; -0.001     ; 6.237      ;
; 1.798  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]           ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; -0.001     ; 6.237      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.582 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.712      ; 6.166      ;
; 5.585 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.712      ; 6.163      ;
; 5.754 ; GPIO_1[22]            ; rCCD_FVAL                                                                                                                                                                               ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 2.552      ;
; 5.796 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.731      ; 5.971      ;
; 5.939 ; GPIO_1[21]            ; rCCD_LVAL                                                                                                                                                                               ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 2.367      ;
; 5.946 ; GPIO_1[8]             ; rCCD_DATA[5]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 2.294      ;
; 5.947 ; GPIO_1[9]             ; rCCD_DATA[4]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 2.293      ;
; 5.955 ; GPIO_1[10]            ; rCCD_DATA[3]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 2.285      ;
; 6.062 ; GPIO_1[12]            ; rCCD_DATA[1]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 2.244      ;
; 6.072 ; GPIO_1[13]            ; rCCD_DATA[0]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 2.234      ;
; 6.074 ; GPIO_1[11]            ; rCCD_DATA[2]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 2.232      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.845      ; 5.707      ;
; 6.103 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.861      ; 5.723      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.735      ; 5.555      ;
; 6.145 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.751      ; 5.571      ;
; 6.223 ; GPIO_1[1]             ; rCCD_DATA[11]                                                                                                                                                                           ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 2.017      ;
; 6.255 ; GPIO_1[6]             ; rCCD_DATA[7]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 1.985      ;
; 6.265 ; GPIO_1[3]             ; rCCD_DATA[10]                                                                                                                                                                           ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.204      ; 1.975      ;
; 6.332 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.575      ; 5.279      ;
; 6.335 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.575      ; 5.276      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.856      ; 5.391      ;
; 6.430 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.872      ; 5.407      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.737      ; 5.267      ;
; 6.435 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.753      ; 5.283      ;
; 6.507 ; GPIO_1[5]             ; rCCD_DATA[8]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 1.799      ;
; 6.527 ; GPIO_1[4]             ; rCCD_DATA[9]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 1.779      ;
; 6.556 ; GPIO_1[7]             ; rCCD_DATA[6]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 4.270      ; 1.750      ;
; 6.558 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.709      ; 5.187      ;
; 6.560 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.709      ; 5.185      ;
; 6.755 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.559      ; 4.840      ;
; 6.756 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.559      ; 4.839      ;
; 6.819 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.709      ; 4.926      ;
; 6.821 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.709      ; 4.924      ;
; 6.982 ; RAW2RGB:u4|mCCD_B[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.192      ; 4.175      ;
; 7.215 ; RAW2RGB:u4|mCCD_B[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.192      ; 3.942      ;
; 7.258 ; RAW2RGB:u4|mCCD_G[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.458      ; 4.165      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 14.507 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.517      ;
; 14.592 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.431      ;
; 14.610 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.413      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.667 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.370      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.752 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.284      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.770 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.266      ;
; 14.842 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.181      ;
; 14.846 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.177      ;
; 14.872 ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.151      ;
; 14.877 ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.146      ;
; 14.941 ; Reset_Delay:u2|Cont[3]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.082      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.083      ;
; 14.954 ; Reset_Delay:u2|Cont[4]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.069      ;
; 14.985 ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.038      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.002 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.034      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
; 15.006 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.030      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.404      ; 1.819      ;
; 0.391 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.417 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.558      ; 1.241      ;
; 0.516 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.788      ;
; 0.528 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.404      ; 2.206      ;
; 0.536 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.802      ;
; 0.539 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.805      ;
; 0.551 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.817      ;
; 0.554 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.820      ;
; 0.557 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.006     ; 0.817      ;
; 0.557 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.823      ;
; 0.557 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.823      ;
; 0.559 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.825      ;
; 0.559 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.825      ;
; 0.561 ; RGB2GRAY:u5|oDATA[8]                                                                                                                                         ; BinaryImage:u6|oDATA[0]                                                                                                                                      ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.989      ; 1.816      ;
; 0.565 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.006     ; 0.825      ;
; 0.607 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.404      ; 2.277      ;
; 0.642 ; rCCD_DATA[6]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.908      ;
; 0.648 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.906      ;
; 0.648 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.906      ;
; 0.648 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.906      ;
; 0.648 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.906      ;
; 0.648 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.906      ;
; 0.649 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.907      ;
; 0.653 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.920      ;
; 0.658 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.916      ;
; 0.658 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.916      ;
; 0.658 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.024      ; 0.916      ;
; 0.658 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.926      ;
; 0.663 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.004      ; 0.934      ;
; 0.665 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; RAW2RGB:u4|mDVAL                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.931      ;
; 0.678 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.404      ; 2.348      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.684 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 2.587      ;
; 0.686 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.952      ;
; 0.686 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.952      ;
; 0.710 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.012     ; 0.964      ;
; 0.710 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.012     ; 0.964      ;
; 0.749 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.404      ; 2.419      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u2|Cont[0]                    ; Reset_Delay:u2|Cont[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_2                     ; Reset_Delay:u2|oRST_2                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                     ; Reset_Delay:u2|oRST_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u10|senosr_exposure[2]     ; I2C_CCD_Config:u10|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                   ; rClk[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.531 ; Reset_Delay:u2|Cont[31]                   ; Reset_Delay:u2|Cont[31]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.543 ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.683 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.266      ;
; 0.788 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.788 ; I2C_CCD_Config:u10|senosr_exposure[3]     ; I2C_CCD_Config:u10|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; Reset_Delay:u2|Cont[16]                   ; Reset_Delay:u2|Cont[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; I2C_CCD_Config:u10|combo_cnt[12]          ; I2C_CCD_Config:u10|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.381      ;
; 0.801 ; I2C_CCD_Config:u10|senosr_exposure[5]     ; I2C_CCD_Config:u10|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; I2C_CCD_Config:u10|senosr_exposure[10]    ; I2C_CCD_Config:u10|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; Reset_Delay:u2|Cont[1]                    ; Reset_Delay:u2|Cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Reset_Delay:u2|Cont[17]                   ; Reset_Delay:u2|Cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u10|combo_cnt[7]           ; I2C_CCD_Config:u10|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u2|Cont[2]                    ; Reset_Delay:u2|Cont[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[13]                   ; Reset_Delay:u2|Cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[14]                   ; Reset_Delay:u2|Cont[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[15]                   ; Reset_Delay:u2|Cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[18]                   ; Reset_Delay:u2|Cont[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[20]                   ; Reset_Delay:u2|Cont[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[25]                   ; Reset_Delay:u2|Cont[25]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[27]                   ; Reset_Delay:u2|Cont[27]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[29]                   ; Reset_Delay:u2|Cont[29]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[30]                   ; Reset_Delay:u2|Cont[30]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[23]                   ; Reset_Delay:u2|Cont[23]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; Reset_Delay:u2|Cont[9]                    ; Reset_Delay:u2|Cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; Reset_Delay:u2|Cont[11]                   ; Reset_Delay:u2|Cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; I2C_CCD_Config:u10|senosr_exposure[4]     ; I2C_CCD_Config:u10|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Reset_Delay:u2|Cont[4]                    ; Reset_Delay:u2|Cont[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u2|Cont[7]                    ; Reset_Delay:u2|Cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u10|combo_cnt[3]           ; I2C_CCD_Config:u10|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u10|combo_cnt[10]          ; I2C_CCD_Config:u10|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u10|combo_cnt[13]          ; I2C_CCD_Config:u10|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; I2C_CCD_Config:u10|senosr_exposure[12]    ; I2C_CCD_Config:u10|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; I2C_CCD_Config:u10|combo_cnt[14]          ; I2C_CCD_Config:u10|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; I2C_CCD_Config:u10|combo_cnt[11]          ; I2C_CCD_Config:u10|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u10|combo_cnt[16]          ; I2C_CCD_Config:u10|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u10|combo_cnt[19]          ; I2C_CCD_Config:u10|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u10|combo_cnt[21]          ; I2C_CCD_Config:u10|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; I2C_CCD_Config:u10|combo_cnt[23]          ; I2C_CCD_Config:u10|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.838 ; Reset_Delay:u2|Cont[8]                    ; Reset_Delay:u2|Cont[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[10]                   ; Reset_Delay:u2|Cont[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[12]                   ; Reset_Delay:u2|Cont[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[19]                   ; Reset_Delay:u2|Cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[24]                   ; Reset_Delay:u2|Cont[24]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[26]                   ; Reset_Delay:u2|Cont[26]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[28]                   ; Reset_Delay:u2|Cont[28]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Reset_Delay:u2|Cont[3]                    ; Reset_Delay:u2|Cont[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[21]                   ; Reset_Delay:u2|Cont[21]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[22]                   ; Reset_Delay:u2|Cont[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; I2C_CCD_Config:u10|combo_cnt[20]          ; I2C_CCD_Config:u10|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u10|combo_cnt[2]           ; I2C_CCD_Config:u10|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u10|combo_cnt[22]          ; I2C_CCD_Config:u10|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Reset_Delay:u2|Cont[5]                    ; Reset_Delay:u2|Cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Reset_Delay:u2|Cont[6]                    ; Reset_Delay:u2|Cont[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; I2C_CCD_Config:u10|senosr_exposure[6]     ; I2C_CCD_Config:u10|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; I2C_CCD_Config:u10|combo_cnt[4]           ; I2C_CCD_Config:u10|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; I2C_CCD_Config:u10|combo_cnt[6]           ; I2C_CCD_Config:u10|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u10|combo_cnt[15]          ; I2C_CCD_Config:u10|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; I2C_CCD_Config:u10|combo_cnt[8]           ; I2C_CCD_Config:u10|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u10|combo_cnt[17]          ; I2C_CCD_Config:u10|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u10|senosr_exposure[8]     ; I2C_CCD_Config:u10|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Reset_Delay:u2|Cont[24]                   ; Reset_Delay:u2|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.112      ;
; 0.847 ; I2C_CCD_Config:u10|combo_cnt[18]          ; I2C_CCD_Config:u10|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.852 ; I2C_CCD_Config:u10|senosr_exposure[9]     ; I2C_CCD_Config:u10|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.118      ;
; 0.854 ; I2C_CCD_Config:u10|senosr_exposure[15]    ; I2C_CCD_Config:u10|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.859 ; I2C_CCD_Config:u10|senosr_exposure[11]    ; I2C_CCD_Config:u10|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.861 ; I2C_CCD_Config:u10|senosr_exposure[13]    ; I2C_CCD_Config:u10|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.888 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.471      ;
; 0.979 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
; 0.979 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
; 0.979 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
; 0.979 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[0]                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Read                                                                                                                                  ; Sdram_Control_4Port:u9|Read                                                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[14]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[11]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u9|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u9|BA[0]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u9|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u9|SA[4]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u9|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u9|BA[1]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[17]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Sdram_Control_4Port:u9|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; Sdram_Control_4Port:u9|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u9|command:command1|rw_shift[0]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u9|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rWR2_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; Sdram_Control_4Port:u9|command:command1|command_delay[7]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.803      ;
; 0.540 ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; Sdram_Control_4Port:u9|Write                                                                                                                                 ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[15]                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; Sdram_Control_4Port:u9|Write                                                                                                                                 ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.818      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 2.604 ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.471      ;
; 2.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.481      ;
; 2.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.481      ;
; 2.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.481      ;
; 2.622 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.481      ;
; 2.628 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.147     ; 2.481      ;
; 2.634 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.501      ;
; 2.634 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.133     ; 2.501      ;
; 2.637 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.156     ; 2.481      ;
; 2.653 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.152     ; 2.501      ;
; 2.653 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.152     ; 2.501      ;
; 2.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.147     ; 2.511      ;
; 2.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.147     ; 2.511      ;
; 2.658 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.147     ; 2.511      ;
; 2.663 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.152     ; 2.511      ;
; 2.663 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.152     ; 2.511      ;
; 5.149 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.820      ;
; 5.216 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.894      ;
; 5.217 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.895      ;
; 5.218 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.889      ;
; 5.231 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.909      ;
; 5.234 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.905      ;
; 5.245 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.923      ;
; 5.245 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.916      ;
; 5.246 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.917      ;
; 5.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.912      ;
; 5.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.912      ;
; 5.248 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.919      ;
; 5.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.927      ;
; 5.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.908      ;
; 5.256 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.915      ;
; 5.261 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.932      ;
; 5.269 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.947      ;
; 5.272 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.936      ;
; 5.272 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.931      ;
; 5.273 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.937      ;
; 5.274 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.938      ;
; 5.276 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.954      ;
; 5.278 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 4.942      ;
; 5.281 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.940      ;
; 5.290 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.949      ;
; 5.291 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 4.969      ;
; 5.299 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 4.958      ;
; 5.311 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.019      ;
; 5.312 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.020      ;
; 5.314 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 4.985      ;
; 5.326 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.034      ;
; 5.369 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.077      ;
; 5.370 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.078      ;
; 5.380 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.088      ;
; 5.381 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.089      ;
; 5.382 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.090      ;
; 5.386 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.341     ; 5.045      ;
; 5.399 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.107      ;
; 5.399 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.336     ; 5.063      ;
; 5.404 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.322     ; 5.082      ;
; 5.406 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.114      ;
; 5.407 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.115      ;
; 5.419 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.127      ;
; 5.420 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.128      ;
; 5.421 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.129      ;
; 5.467 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.329     ; 5.138      ;
; 5.497 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.205      ;
; 5.568 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.292     ; 5.276      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.348     ; 3.044      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.355     ; 3.037      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.341     ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.336     ; 3.056      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.400     ; 2.658      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.392     ; 2.666      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.393     ; 2.665      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.387     ; 2.671      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.372     ; 2.686      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.367     ; 2.691      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.367     ; 2.691      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.371     ; 2.687      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
; -1.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -2.370     ; 2.688      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.813  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.468      ; 2.691      ;
; 8.813  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.468      ; 2.691      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.814  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.458      ; 2.680      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.842  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.484      ; 2.678      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.971  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.618      ; 2.683      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.976  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.617      ; 2.677      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.978  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.621      ; 2.679      ;
; 8.982  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.627      ; 2.681      ;
; 8.982  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.627      ; 2.681      ;
; 8.982  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.627      ; 2.681      ;
; 8.982  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.627      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.988  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.633      ; 2.681      ;
; 8.999  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.640      ; 2.677      ;
; 8.999  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.640      ; 2.677      ;
; 8.999  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.640      ; 2.677      ;
; 8.999  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.640      ; 2.677      ;
; 8.999  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.640      ; 2.677      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.682      ; 2.678      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.682      ; 2.678      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 9.040  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 1.679      ; 2.675      ;
; 15.220 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.103     ; 4.713      ;
; 15.220 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.103     ; 4.713      ;
; 15.220 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.103     ; 4.713      ;
; 15.220 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.103     ; 4.713      ;
; 15.220 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.103     ; 4.713      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
; 15.582 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; 0.261      ; 4.715      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                             ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.728      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.728      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.728      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.728      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.296 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.723      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.728      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.297 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 4.724      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.717 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.313      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.818 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.227      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.850 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.195      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
; 15.934 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.111      ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'GPIO_1[0]'                                                                                                     ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.133 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[0]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.651      ; 2.050      ;
; 0.133 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[1]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.651      ; 2.050      ;
; 0.133 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.651      ; 2.050      ;
; 0.133 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDVAL             ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.651      ; 2.050      ;
; 0.133 ; Reset_Delay:u2|oRST_1 ; BinaryImage:u6|oDATA[0]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.651      ; 2.050      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 0.865 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.662      ; 1.793      ;
; 2.871 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.581      ; 4.718      ;
; 2.871 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.581      ; 4.718      ;
; 2.871 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.581      ; 4.718      ;
; 2.933 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.515      ; 4.714      ;
; 2.933 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.515      ; 4.714      ;
; 2.933 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.515      ; 4.714      ;
; 2.933 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.515      ; 4.714      ;
; 2.933 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.515      ; 4.714      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[16] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[17] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[18] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[19] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[20] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[21] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[22] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[23] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[24] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[25] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[26] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[27] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[28] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[29] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[30] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 2.942 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[31] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.534      ; 4.742      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.155 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.301      ; 4.722      ;
; 3.226 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.222      ; 4.714      ;
; 3.226 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.222      ; 4.714      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.247 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.174      ; 3.687      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.250 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.158      ; 3.674      ;
; 3.296 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.173      ; 3.735      ;
; 3.296 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.173      ; 3.735      ;
; 3.296 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.173      ; 3.735      ;
; 3.296 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.173      ; 3.735      ;
; 3.296 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.173      ; 3.735      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.442      ; 4.030      ;
; 3.358 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.098      ; 4.722      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
; 3.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.175      ; 3.998      ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.139 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.323      ; 2.728      ;
; 2.411 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.323      ; 3.000      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.451 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.723      ;
; 2.676 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.268      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.723 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.995      ;
; 2.771 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.359      ;
; 2.874 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.462      ;
; 2.904 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.492      ;
; 2.916 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.504      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 2.988 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 3.263      ;
; 3.011 ; I2C_CCD_Config:u10|combo_cnt[8]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.599      ;
; 3.020 ; I2C_CCD_Config:u10|combo_cnt[3]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.608      ;
; 3.051 ; I2C_CCD_Config:u10|combo_cnt[2]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.639      ;
; 3.057 ; I2C_CCD_Config:u10|combo_cnt[4]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.645      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.083 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.354      ;
; 3.084 ; I2C_CCD_Config:u10|combo_cnt[12]          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.676      ;
; 3.122 ; I2C_CCD_Config:u10|combo_cnt[10]          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.710      ;
; 3.163 ; I2C_CCD_Config:u10|combo_cnt[7]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.751      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.186 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.457      ;
; 3.204 ; I2C_CCD_Config:u10|combo_cnt[6]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 3.792      ;
; 3.216 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.487      ;
; 3.216 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.487      ;
; 3.216 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.487      ;
; 3.216 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.487      ;
; 3.216 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.487      ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.400     ; 2.658      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.392     ; 2.666      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.393     ; 2.665      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.387     ; 2.671      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.372     ; 2.686      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.367     ; 2.691      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.367     ; 2.691      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.367     ; 2.691      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.367     ; 2.691      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.372     ; 2.686      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.370     ; 2.688      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.371     ; 2.687      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.379     ; 2.679      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.375     ; 2.683      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.381     ; 2.677      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.382     ; 2.676      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.382     ; 2.676      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.375     ; 2.683      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.369     ; 2.689      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -2.375     ; 2.683      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                                                        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                                                        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                                                       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                                                       ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[16]'                                              ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; GPIO_1[16] ; Rise       ; GPIO_1[16] ;
+--------+--------------+----------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 5.120  ; 5.120  ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; 5.120  ; 5.120  ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 2.254  ; 2.254  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 2.254  ; 2.254  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; -1.754 ; -1.754 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; -2.223 ; -2.223 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; -2.265 ; -2.265 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; -2.527 ; -2.527 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; -2.507 ; -2.507 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; -2.255 ; -2.255 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; -2.556 ; -2.556 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; -1.946 ; -1.946 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; -1.947 ; -1.947 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; -1.955 ; -1.955 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; -2.074 ; -2.074 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; -2.062 ; -2.062 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; -2.072 ; -2.072 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; -1.939 ; -1.939 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; -1.754 ; -1.754 ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; 2.879  ; 2.879  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; 2.011  ; 2.011  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; 2.879  ; 2.879  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -3.670 ; -3.670 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; -3.670 ; -3.670 ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 0.001  ; 0.001  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 0.001  ; 0.001  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; 2.786  ; 2.786  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; 2.453  ; 2.453  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; 2.495  ; 2.495  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; 2.757  ; 2.757  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; 2.737  ; 2.737  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; 2.485  ; 2.485  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; 2.786  ; 2.786  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; 2.176  ; 2.176  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; 2.177  ; 2.177  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; 2.185  ; 2.185  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; 2.304  ; 2.304  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; 2.292  ; 2.292  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; 2.302  ; 2.302  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; 2.169  ; 2.169  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; 1.984  ; 1.984  ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; -1.781 ; -1.781 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; -1.781 ; -1.781 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; -2.649 ; -2.649 ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.849  ; 6.849  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 11.282 ; 11.282 ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 11.284 ; 11.284 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 11.284 ; 11.284 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 11.259 ; 11.259 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 11.266 ; 11.266 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 11.036 ; 11.036 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 11.034 ; 11.034 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 11.009 ; 11.009 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 11.019 ; 11.019 ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 9.969  ; 9.969  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 9.842  ; 9.842  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 9.969  ; 9.969  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 9.561  ; 9.561  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 9.519  ; 9.519  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 9.551  ; 9.551  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 9.806  ; 9.806  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 9.832  ; 9.832  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 9.577  ; 9.577  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 9.577  ; 9.577  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 9.573  ; 9.573  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 9.496  ; 9.496  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 9.569  ; 9.569  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 9.323  ; 9.323  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 9.252  ; 9.252  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 9.311  ; 9.311  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 9.318  ; 9.318  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 9.224  ; 9.224  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 9.275  ; 9.275  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 9.279  ; 9.279  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 9.318  ; 9.318  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 9.305  ; 9.305  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 9.269  ; 9.269  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 9.242  ; 9.242  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 13.565 ; 13.565 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 13.260 ; 13.260 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 13.283 ; 13.283 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 13.273 ; 13.273 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 13.531 ; 13.531 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 13.435 ; 13.435 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 13.558 ; 13.558 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 13.565 ; 13.565 ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 13.257 ; 13.257 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 13.257 ; 13.257 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 13.217 ; 13.217 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 13.227 ; 13.227 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 13.228 ; 13.228 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 13.092 ; 13.092 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 13.232 ; 13.232 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 12.937 ; 12.937 ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 12.726 ; 12.726 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 12.192 ; 12.192 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 12.205 ; 12.205 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 12.192 ; 12.192 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 12.726 ; 12.726 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 12.725 ; 12.725 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 12.677 ; 12.677 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 12.701 ; 12.701 ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 13.452 ; 13.452 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 13.171 ; 13.171 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 13.214 ; 13.214 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 13.171 ; 13.171 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 13.180 ; 13.180 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 13.137 ; 13.137 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 13.452 ; 13.452 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 13.373 ; 13.373 ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 9.781  ; 9.781  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 8.453  ; 8.453  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 8.452  ; 8.452  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 8.671  ; 8.671  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 8.635  ; 8.635  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 8.731  ; 8.731  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 8.935  ; 8.935  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 8.628  ; 8.628  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 7.908  ; 7.908  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 9.781  ; 9.781  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.648  ; 3.648  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.670  ; 3.670  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.668  ; 3.668  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.028  ; 4.028  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.047  ; 4.047  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.988  ; 3.988  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.970  ; 3.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 4.335  ; 4.335  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.421  ; 5.421  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.406  ; 5.406  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.369  ; 5.369  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.381  ; 5.381  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.382  ; 5.382  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.312  ; 5.312  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.311  ; 5.311  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.386  ; 5.386  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.399  ; 5.399  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.419  ; 5.419  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.407  ; 5.407  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.420  ; 5.420  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.497  ; 5.497  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 4.323  ; 4.323  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 6.849  ; 6.849  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.849  ; 6.849  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 11.282 ; 11.282 ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 10.214 ; 10.214 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 10.492 ; 10.492 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 10.467 ; 10.467 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 10.448 ; 10.448 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 10.246 ; 10.246 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 10.243 ; 10.243 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 10.214 ; 10.214 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 10.228 ; 10.228 ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 9.195  ; 9.195  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 9.542  ; 9.542  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 9.644  ; 9.644  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 9.235  ; 9.235  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 9.195  ; 9.195  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 9.257  ; 9.257  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 9.480  ; 9.480  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 9.505  ; 9.505  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 8.934  ; 8.934  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 9.234  ; 9.234  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 9.230  ; 9.230  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 9.152  ; 9.152  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 9.226  ; 9.226  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 8.980  ; 8.980  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 8.934  ; 8.934  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 8.968  ; 8.968  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 8.914  ; 8.914  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 8.927  ; 8.927  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 8.947  ; 8.947  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 8.951  ; 8.951  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 8.992  ; 8.992  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 9.001  ; 9.001  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 8.940  ; 8.940  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 8.914  ; 8.914  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 11.668 ; 11.668 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 11.668 ; 11.668 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 11.719 ; 11.719 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 11.703 ; 11.703 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 11.971 ; 11.971 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 11.846 ; 11.846 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 11.968 ; 11.968 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 12.005 ; 12.005 ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 10.356 ; 10.356 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 10.676 ; 10.676 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 10.633 ; 10.633 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 10.641 ; 10.641 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 10.644 ; 10.644 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 10.511 ; 10.511 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 10.646 ; 10.646 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 10.356 ; 10.356 ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 10.601 ; 10.601 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 10.601 ; 10.601 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 10.612 ; 10.612 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 10.604 ; 10.604 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 11.139 ; 11.139 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 11.133 ; 11.133 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 11.118 ; 11.118 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 11.110 ; 11.110 ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 10.960 ; 10.960 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 10.990 ; 10.990 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 11.002 ; 11.002 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 10.963 ; 10.963 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 10.971 ; 10.971 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 10.960 ; 10.960 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 11.246 ; 11.246 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 11.156 ; 11.156 ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 7.908  ; 7.908  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 8.453  ; 8.453  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 8.452  ; 8.452  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 8.671  ; 8.671  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 8.635  ; 8.635  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 8.731  ; 8.731  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 8.935  ; 8.935  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 8.628  ; 8.628  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 7.908  ; 7.908  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 9.781  ; 9.781  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.648  ; 3.648  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.648  ; 3.648  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.670  ; 3.670  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.668  ; 3.668  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.028  ; 4.028  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.047  ; 4.047  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.988  ; 3.988  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.970  ; 3.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 4.335  ; 4.335  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 4.323  ; 4.323  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.679 ;    ;    ; 5.679 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.279 ;    ;    ; 6.279 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.673 ;    ;    ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 5.847 ;    ;    ; 5.847 ;
; SW[12]     ; LEDR[12]    ; 5.697 ;    ;    ; 5.697 ;
; SW[13]     ; LEDR[13]    ; 9.601 ;    ;    ; 9.601 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.405 ;    ;    ; 9.405 ;
; SW[16]     ; LEDR[16]    ; 9.827 ;    ;    ; 9.827 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.679 ;    ;    ; 5.679 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.279 ;    ;    ; 6.279 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.673 ;    ;    ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 5.847 ;    ;    ; 5.847 ;
; SW[12]     ; LEDR[12]    ; 5.697 ;    ;    ; 5.697 ;
; SW[13]     ; LEDR[13]    ; 9.601 ;    ;    ; 9.601 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.405 ;    ;    ; 9.405 ;
; SW[16]     ; LEDR[16]    ; 9.827 ;    ;    ; 9.827 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; N/C                                        ; -1.728 ; -26.596       ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.140  ; 0.000         ;
; GPIO_1[0]                                  ; 4.923  ; 0.000         ;
; CLOCK_50                                   ; 17.503 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; GPIO_1[0]                                  ; 0.010 ; 0.000         ;
; CLOCK_50                                   ; 0.215 ; 0.000         ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; N/C                                        ; 1.228 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.509  ; 0.000         ;
; GPIO_1[0]                                  ; 8.935  ; 0.000         ;
; CLOCK_50                                   ; 17.334 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Removal Summary                                         ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; GPIO_1[0]                                  ; 0.297 ; 0.000         ;
; CLOCK_50                                   ; 1.206 ; 0.000         ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 3.088 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.620  ; 0.000         ;
; GPIO_1[0]                                  ; 7.620  ; 0.000         ;
; CLOCK_50                                   ; 9.000  ; 0.000         ;
; GPIO_1[16]                                 ; 17.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.728 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.679      ;
; -1.702 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.653      ;
; -1.685 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.636      ;
; -1.680 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.631      ;
; -1.677 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.580      ;
; -1.676 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.627      ;
; -1.672 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.623      ;
; -1.662 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.613      ;
; -1.658 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.550      ;
; -1.654 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.605      ;
; -1.649 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.546      ;
; -1.648 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.599      ;
; -1.647 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.598      ;
; -1.645 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.555      ;
; -1.644 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.595      ;
; -1.643 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.594      ;
; -1.640 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.591      ;
; -1.634 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.585      ;
; -1.634 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.526      ;
; -1.633 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.584      ;
; -1.629 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.049     ; 2.580      ;
; -1.620 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.523      ;
; -1.620 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.530      ;
; -1.616 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.513      ;
; -1.612 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.509      ;
; -1.611 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.503      ;
; -1.608 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.505      ;
; -1.608 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.518      ;
; -1.607 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.499      ;
; -1.605 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.502      ;
; -1.603 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.495      ;
; -1.603 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.500      ;
; -1.596 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.103     ; 2.493      ;
; -1.590 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.493      ;
; -1.588 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.480      ;
; -1.588 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.108     ; 2.480      ;
; -1.586 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.489      ;
; -1.586 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.489      ;
; -1.585 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.495      ;
; -1.580 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.490      ;
; -1.573 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.476      ;
; -1.572 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.482      ;
; -1.567 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.470      ;
; -1.565 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.475      ;
; -1.560 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.470      ;
; -1.558 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.461      ;
; -1.555 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.090     ; 2.465      ;
; -1.538 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.097     ; 2.441      ;
; -0.286 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.086      ; 1.372      ;
; -0.286 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.086      ; 1.372      ;
; -0.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.091      ; 1.372      ;
; -0.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.091      ; 1.372      ;
; -0.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.091      ; 1.372      ;
; -0.276 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.086      ; 1.362      ;
; -0.276 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.086      ; 1.362      ;
; -0.260 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.082      ; 1.342      ;
; -0.258 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.104      ; 1.362      ;
; -0.258 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.104      ; 1.362      ;
; -0.251 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.091      ; 1.342      ;
; -0.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.097      ; 1.342      ;
; -0.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.097      ; 1.342      ;
; -0.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.097      ; 1.342      ;
; -0.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.097      ; 1.342      ;
; -0.228 ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.104      ; 1.332      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.140 ; DRAM_DQ[2]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[2]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.114     ; 0.711      ;
; 0.140 ; DRAM_DQ[1]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[1]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.114     ; 0.711      ;
; 0.143 ; DRAM_DQ[7]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[7]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.101     ; 0.721      ;
; 0.143 ; DRAM_DQ[10]                                                                                                                    ; Sdram_Control_4Port:u9|mDATAOUT[10]  ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.101     ; 0.721      ;
; 0.143 ; DRAM_DQ[9]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[9]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.101     ; 0.721      ;
; 0.148 ; DRAM_DQ[14]                                                                                                                    ; Sdram_Control_4Port:u9|mDATAOUT[14]  ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.096     ; 0.721      ;
; 0.148 ; DRAM_DQ[13]                                                                                                                    ; Sdram_Control_4Port:u9|mDATAOUT[13]  ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.096     ; 0.721      ;
; 0.158 ; DRAM_DQ[12]                                                                                                                    ; Sdram_Control_4Port:u9|mDATAOUT[12]  ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.096     ; 0.711      ;
; 0.158 ; DRAM_DQ[11]                                                                                                                    ; Sdram_Control_4Port:u9|mDATAOUT[11]  ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.096     ; 0.711      ;
; 0.167 ; DRAM_DQ[6]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[6]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.107     ; 0.691      ;
; 0.167 ; DRAM_DQ[5]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[5]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.107     ; 0.691      ;
; 0.167 ; DRAM_DQ[4]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[4]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.107     ; 0.691      ;
; 0.167 ; DRAM_DQ[3]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[3]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.107     ; 0.691      ;
; 0.170 ; DRAM_DQ[0]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[0]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.114     ; 0.681      ;
; 0.173 ; DRAM_DQ[8]                                                                                                                     ; Sdram_Control_4Port:u9|mDATAOUT[8]   ; n/a                                        ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 1.000        ; -0.101     ; 0.691      ;
; 0.845 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[8]      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.606     ; 1.581      ;
; 0.845 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[9]      ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.606     ; 1.581      ;
; 0.845 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[11]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.606     ; 1.581      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[13]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[14]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[15]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[16]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[17]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.856 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[21]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.575      ;
; 0.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mRD           ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.488      ;
; 0.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|RD_MASK[0]    ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.488      ;
; 0.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|RD_MASK[1]    ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.488      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[10]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[12]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[18]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[19]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[22]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 0.941 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mADDR[20]     ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.487      ;
; 1.037 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|WR_MASK[1]    ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.605     ; 1.390      ;
; 1.037 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|mWR           ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.605     ; 1.390      ;
; 1.037 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|WR_MASK[0]    ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.605     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.040 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR1_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.602     ; 1.390      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.089 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD1_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.604     ; 1.339      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.170 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rRD2_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.601     ; 1.261      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 1.264 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u9|rWR2_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.598     ; 1.170      ;
; 5.107 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u9|mADDR[8]      ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; 0.000      ; 2.925      ;
; 5.107 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u9|mADDR[9]      ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; 0.000      ; 2.925      ;
; 5.107 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u9|mADDR[11]     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; 0.000      ; 2.925      ;
; 5.118 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u9|mADDR[13]     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 8.000        ; 0.005      ; 2.919      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.923 ; GPIO_1[22]            ; rCCD_FVAL                                                                                                                                                                               ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 1.322      ;
; 5.051 ; GPIO_1[21]            ; rCCD_LVAL                                                                                                                                                                               ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 1.194      ;
; 5.071 ; GPIO_1[12]            ; rCCD_DATA[1]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 1.174      ;
; 5.077 ; GPIO_1[13]            ; rCCD_DATA[0]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 1.168      ;
; 5.082 ; GPIO_1[11]            ; rCCD_DATA[2]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 1.163      ;
; 5.104 ; GPIO_1[8]             ; rCCD_DATA[5]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.160      ;
; 5.107 ; GPIO_1[9]             ; rCCD_DATA[4]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.157      ;
; 5.110 ; GPIO_1[10]            ; rCCD_DATA[3]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.154      ;
; 5.227 ; GPIO_1[1]             ; rCCD_DATA[11]                                                                                                                                                                           ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.037      ;
; 5.258 ; GPIO_1[6]             ; rCCD_DATA[7]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.006      ;
; 5.262 ; GPIO_1[3]             ; rCCD_DATA[10]                                                                                                                                                                           ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.232      ; 1.002      ;
; 5.299 ; GPIO_1[5]             ; rCCD_DATA[8]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 0.946      ;
; 5.318 ; GPIO_1[4]             ; rCCD_DATA[9]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 0.927      ;
; 5.347 ; GPIO_1[7]             ; rCCD_DATA[6]                                                                                                                                                                            ; n/a          ; GPIO_1[0]   ; 4.000        ; 2.213      ; 0.898      ;
; 8.025 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.867      ; 2.874      ;
; 8.028 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.867      ; 2.871      ;
; 8.121 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.911      ; 2.822      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.027      ; 2.821      ;
; 8.205 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.029      ; 2.823      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.741      ;
; 8.218 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.743      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.960      ; 2.608      ;
; 8.351 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.962      ; 2.610      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.035      ; 2.673      ;
; 8.361 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 1.037      ; 2.675      ;
; 8.373 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.818      ; 2.477      ;
; 8.375 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.818      ; 2.475      ;
; 8.441 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.866      ; 2.457      ;
; 8.443 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.866      ; 2.455      ;
; 8.521 ; RAW2RGB:u4|mCCD_B[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.663      ; 2.141      ;
; 8.541 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.823      ; 2.314      ;
; 8.542 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.823      ; 2.313      ;
; 8.571 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.866      ; 2.327      ;
; 8.573 ; RAW2RGB:u4|mDVAL      ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.866      ; 2.325      ;
; 8.638 ; RAW2RGB:u4|mCCD_B[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.663      ; 2.024      ;
; 8.777 ; RAW2RGB:u4|mCCD_G[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 10.000       ; 0.789      ; 2.011      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.503 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.521      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.535 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.554 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.470      ;
; 17.559 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.465      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.586 ; Reset_Delay:u2|Cont[5]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.446      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.591 ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.441      ;
; 17.663 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.361      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.664 ; Reset_Delay:u2|Cont[0]  ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.369      ;
; 17.673 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.351      ;
; 17.676 ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.348      ;
; 17.689 ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.335      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.695 ; Reset_Delay:u2|Cont[6]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.337      ;
; 17.699 ; Reset_Delay:u2|Cont[3]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.325      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.705 ; Reset_Delay:u2|Cont[7]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.327      ;
; 17.706 ; Reset_Delay:u2|Cont[4]  ; Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.318      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.010 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 0.851      ;
; 0.150 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 0.991      ;
; 0.185 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 1.026      ;
; 0.215 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.220 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 1.061      ;
; 0.237 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; RGB2GRAY:u5|oDATA[8]                                                                                                                                         ; BinaryImage:u6|oDATA[0]                                                                                                                                      ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.464      ; 0.854      ;
; 0.238 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.402      ;
; 0.255 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 1.096      ;
; 0.257 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.005     ; 0.409      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.254      ; 0.673      ;
; 0.267 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.005     ; 0.414      ;
; 0.288 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.440      ;
; 0.290 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 1.131      ;
; 0.290 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.443      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.300 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.453      ;
; 0.304 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.457      ;
; 0.304 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.457      ;
; 0.305 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.458      ;
; 0.309 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.461      ;
; 0.312 ; rCCD_DATA[6]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.464      ;
; 0.312 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.002      ; 0.466      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.316 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.855      ; 1.323      ;
; 0.323 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; RAW2RGB:u4|mDVAL                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.689      ; 1.166      ;
; 0.325 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.481      ;
; 0.336 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.008     ; 0.480      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u2|Cont[0]                    ; Reset_Delay:u2|Cont[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_2                     ; Reset_Delay:u2|oRST_2                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                     ; Reset_Delay:u2|oRST_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u10|senosr_exposure[2]     ; I2C_CCD_Config:u10|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                   ; rClk[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; Reset_Delay:u2|Cont[31]                   ; Reset_Delay:u2|Cont[31]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.353 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u2|Cont[16]                   ; Reset_Delay:u2|Cont[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_CCD_Config:u10|combo_cnt[12]          ; I2C_CCD_Config:u10|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; I2C_CCD_Config:u10|senosr_exposure[5]     ; I2C_CCD_Config:u10|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; I2C_CCD_Config:u10|senosr_exposure[10]    ; I2C_CCD_Config:u10|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Reset_Delay:u2|Cont[17]                   ; Reset_Delay:u2|Cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Reset_Delay:u2|Cont[18]                   ; Reset_Delay:u2|Cont[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[25]                   ; Reset_Delay:u2|Cont[25]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[27]                   ; Reset_Delay:u2|Cont[27]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u2|Cont[13]                   ; Reset_Delay:u2|Cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[14]                   ; Reset_Delay:u2|Cont[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[15]                   ; Reset_Delay:u2|Cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[20]                   ; Reset_Delay:u2|Cont[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[29]                   ; Reset_Delay:u2|Cont[29]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[30]                   ; Reset_Delay:u2|Cont[30]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[23]                   ; Reset_Delay:u2|Cont[23]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u10|senosr_exposure[4]     ; I2C_CCD_Config:u10|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u2|Cont[9]                    ; Reset_Delay:u2|Cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u2|Cont[11]                   ; Reset_Delay:u2|Cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u10|combo_cnt[7]           ; I2C_CCD_Config:u10|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Reset_Delay:u2|Cont[2]                    ; Reset_Delay:u2|Cont[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:u2|Cont[4]                    ; Reset_Delay:u2|Cont[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:u2|Cont[7]                    ; Reset_Delay:u2|Cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; Reset_Delay:u2|Cont[1]                    ; Reset_Delay:u2|Cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u10|combo_cnt[3]           ; I2C_CCD_Config:u10|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u10|combo_cnt[10]          ; I2C_CCD_Config:u10|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u10|combo_cnt[11]          ; I2C_CCD_Config:u10|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u10|combo_cnt[13]          ; I2C_CCD_Config:u10|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u10|combo_cnt[0]           ; I2C_CCD_Config:u10|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; I2C_CCD_Config:u10|senosr_exposure[12]    ; I2C_CCD_Config:u10|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; I2C_CCD_Config:u10|combo_cnt[14]          ; I2C_CCD_Config:u10|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u10|combo_cnt[21]          ; I2C_CCD_Config:u10|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u10|combo_cnt[23]          ; I2C_CCD_Config:u10|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; I2C_CCD_Config:u10|combo_cnt[16]          ; I2C_CCD_Config:u10|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u10|combo_cnt[19]          ; I2C_CCD_Config:u10|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Reset_Delay:u2|Cont[8]                    ; Reset_Delay:u2|Cont[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[10]                   ; Reset_Delay:u2|Cont[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[19]                   ; Reset_Delay:u2|Cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[24]                   ; Reset_Delay:u2|Cont[24]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[26]                   ; Reset_Delay:u2|Cont[26]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u2|Cont[12]                   ; Reset_Delay:u2|Cont[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[21]                   ; Reset_Delay:u2|Cont[21]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[22]                   ; Reset_Delay:u2|Cont[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[28]                   ; Reset_Delay:u2|Cont[28]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; Reset_Delay:u2|Cont[3]                    ; Reset_Delay:u2|Cont[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:u2|Cont[5]                    ; Reset_Delay:u2|Cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:u2|Cont[6]                    ; Reset_Delay:u2|Cont[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; I2C_CCD_Config:u10|senosr_exposure[3]     ; I2C_CCD_Config:u10|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; I2C_CCD_Config:u10|combo_cnt[20]          ; I2C_CCD_Config:u10|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; I2C_CCD_Config:u10|senosr_exposure[6]     ; I2C_CCD_Config:u10|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u10|combo_cnt[2]           ; I2C_CCD_Config:u10|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u10|combo_cnt[22]          ; I2C_CCD_Config:u10|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u10|senosr_exposure[8]     ; I2C_CCD_Config:u10|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; I2C_CCD_Config:u10|combo_cnt[4]           ; I2C_CCD_Config:u10|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u10|combo_cnt[6]           ; I2C_CCD_Config:u10|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u10|combo_cnt[15]          ; I2C_CCD_Config:u10|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; I2C_CCD_Config:u10|combo_cnt[8]           ; I2C_CCD_Config:u10|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u10|combo_cnt[17]          ; I2C_CCD_Config:u10|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u10|combo_cnt[18]          ; I2C_CCD_Config:u10|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; I2C_CCD_Config:u10|senosr_exposure[9]     ; I2C_CCD_Config:u10|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; I2C_CCD_Config:u10|senosr_exposure[15]    ; I2C_CCD_Config:u10|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; I2C_CCD_Config:u10|senosr_exposure[11]    ; I2C_CCD_Config:u10|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; I2C_CCD_Config:u10|senosr_exposure[13]    ; I2C_CCD_Config:u10|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.394 ; Reset_Delay:u2|Cont[24]                   ; Reset_Delay:u2|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.545      ;
; 0.449 ; I2C_CCD_Config:u10|senosr_exposure[7]     ; I2C_CCD_Config:u10|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.453 ; I2C_CCD_Config:u10|senosr_exposure[14]    ; I2C_CCD_Config:u10|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.470 ; Reset_Delay:u2|Cont[24]                   ; Reset_Delay:u2|oRST_2                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.621      ;
; 0.473 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 0.601      ;
; 0.491 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u2|Cont[16]                   ; Reset_Delay:u2|Cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[0]                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Read                                                                                                                                  ; Sdram_Control_4Port:u9|Read                                                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[14]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u9|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u9|SA[4]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[11]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u9|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u9|BA[0]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u9|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u9|BA[1]                                                                                                                                 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[17]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rWR2_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u9|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u9|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u9|command:command1|rw_shift[0]                                                                                                          ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                         ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Sdram_Control_4Port:u9|command:command1|command_delay[7]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|init_timer[15]                                                                                             ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u9|Write                                                                                                                                 ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u9|Write                                                                                                                                 ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                              ; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.228 ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.104      ; 1.332      ;
; 1.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.097      ; 1.342      ;
; 1.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.097      ; 1.342      ;
; 1.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.097      ; 1.342      ;
; 1.245 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.097      ; 1.342      ;
; 1.251 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.091      ; 1.342      ;
; 1.258 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.104      ; 1.362      ;
; 1.258 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.104      ; 1.362      ;
; 1.260 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.082      ; 1.342      ;
; 1.276 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.086      ; 1.362      ;
; 1.276 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.086      ; 1.362      ;
; 1.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.091      ; 1.372      ;
; 1.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.091      ; 1.372      ;
; 1.281 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.091      ; 1.372      ;
; 1.286 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.086      ; 1.372      ;
; 1.286 ; Sdram_Control_4Port:u9|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.086      ; 1.372      ;
; 2.538 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.441      ;
; 2.555 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.465      ;
; 2.558 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.461      ;
; 2.560 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.470      ;
; 2.565 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.475      ;
; 2.567 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.470      ;
; 2.572 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.482      ;
; 2.573 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.476      ;
; 2.580 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.490      ;
; 2.585 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.495      ;
; 2.586 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.489      ;
; 2.586 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.489      ;
; 2.588 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.480      ;
; 2.588 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.480      ;
; 2.590 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.493      ;
; 2.596 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.493      ;
; 2.603 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.495      ;
; 2.603 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.500      ;
; 2.605 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.502      ;
; 2.607 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.499      ;
; 2.608 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.518      ;
; 2.608 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.505      ;
; 2.611 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.503      ;
; 2.612 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.509      ;
; 2.616 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.513      ;
; 2.620 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.530      ;
; 2.620 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.523      ;
; 2.629 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[0]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.580      ;
; 2.633 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.584      ;
; 2.634 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[7]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.585      ;
; 2.634 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.526      ;
; 2.640 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.591      ;
; 2.643 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[3]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.594      ;
; 2.644 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[5]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.595      ;
; 2.645 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.090     ; 2.555      ;
; 2.647 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[4]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.598      ;
; 2.648 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[6]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.599      ;
; 2.649 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.103     ; 2.546      ;
; 2.654 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[2]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.605      ;
; 2.658 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.108     ; 2.550      ;
; 2.662 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[1]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.613      ;
; 2.672 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[11] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.623      ;
; 2.676 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[12] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.627      ;
; 2.677 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.097     ; 2.580      ;
; 2.680 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[13] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.631      ;
; 2.685 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[14] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.636      ;
; 2.702 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[15] ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.653      ;
; 2.728 ; Sdram_Control_4Port:u9|WR_MASK[0]                                                                                                                              ; DRAM_DQ[8]  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.679      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.557     ; 1.933      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.564     ; 1.926      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.551     ; 1.939      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.546     ; 1.944      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.614     ; 1.626      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.622     ; 1.618      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.613     ; 1.627      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.607     ; 1.633      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.594     ; 1.646      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.590     ; 1.650      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.590     ; 1.650      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.593     ; 1.647      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.592     ; 1.648      ;
; 0.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 4.000        ; -1.594     ; 1.646      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.935  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.542      ; 1.639      ;
; 8.946  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.564      ; 1.650      ;
; 8.946  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.564      ; 1.650      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.954  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.559      ; 1.637      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 8.998  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.607      ; 1.641      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.606      ; 1.636      ;
; 9.002  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.608      ; 1.638      ;
; 9.004  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.611      ; 1.639      ;
; 9.004  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.611      ; 1.639      ;
; 9.004  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.611      ; 1.639      ;
; 9.004  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.611      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.616      ; 1.639      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.038  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.640      ; 1.634      ;
; 9.048  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.652      ; 1.636      ;
; 9.048  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.652      ; 1.636      ;
; 9.048  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.652      ; 1.636      ;
; 9.048  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.652      ; 1.636      ;
; 9.048  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.652      ; 1.636      ;
; 9.072  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.679      ; 1.639      ;
; 9.072  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 10.000       ; 0.679      ; 1.639      ;
; 17.089 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.267     ; 2.676      ;
; 17.089 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.267     ; 2.676      ;
; 17.089 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.267     ; 2.676      ;
; 17.089 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.267     ; 2.676      ;
; 17.089 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.267     ; 2.676      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
; 17.264 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 20.000       ; -0.090     ; 2.678      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                             ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.691      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.691      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.691      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.691      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.688      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.334 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 2.687      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.335 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.691      ;
; 17.872 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.135      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.899 ; Reset_Delay:u2|oRST_2            ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.132      ;
; 17.988 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.029      ;
; 18.000 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.017      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.015 ; I2C_CCD_Config:u10|combo_cnt[18] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.026      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.027 ; I2C_CCD_Config:u10|combo_cnt[19] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.014      ;
; 18.033 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 1.984      ;
; 18.045 ; I2C_CCD_Config:u10|combo_cnt[23] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 1.972      ;
; 18.047 ; I2C_CCD_Config:u10|combo_cnt[16] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 1.970      ;
; 18.060 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.981      ;
; 18.060 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.981      ;
; 18.060 ; I2C_CCD_Config:u10|combo_cnt[20] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 1.981      ;
+--------+----------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'GPIO_1[0]'                                                                                                     ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[0]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.636      ; 1.085      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[1]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.636      ; 1.085      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.636      ; 1.085      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDVAL             ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.636      ; 1.085      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; BinaryImage:u6|oDATA[0]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.636      ; 1.085      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 0.644 ; Reset_Delay:u2|oRST_1 ; RGB2GRAY:u5|oDATA[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.172      ; 0.968      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.836      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.114     ; 1.826      ;
; 1.795 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.851      ;
; 1.795 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.851      ;
; 1.795 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.851      ;
; 1.795 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.851      ;
; 1.795 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.096     ; 1.851      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.030      ; 1.996      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]          ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]       ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.930 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]         ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.095     ; 1.987      ;
; 1.955 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.570      ; 2.677      ;
; 1.955 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.570      ; 2.677      ;
; 1.955 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.570      ; 2.677      ;
; 1.955 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.570      ; 2.677      ;
; 1.955 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.570      ; 2.677      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[16] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[17] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[18] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[19] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[20] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[21] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[22] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[23] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[24] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[25] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[26] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[27] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[28] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[29] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[30] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.963 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[31] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.588      ; 2.703      ;
; 1.977 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.551      ; 2.680      ;
; 1.977 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.551      ; 2.680      ;
; 1.977 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]   ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.551      ; 2.680      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
; 2.110 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10] ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.422      ; 2.684      ;
+-------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.206 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.364      ;
; 1.233 ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 1.367      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.324 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.482      ;
; 1.351 ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 1.485      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.433 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.594      ;
; 1.460 ; I2C_CCD_Config:u10|combo_cnt[24]          ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.597      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.647      ;
; 1.517 ; I2C_CCD_Config:u10|combo_cnt[1]           ; I2C_CCD_Config:u10|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.650      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.531 ; I2C_CCD_Config:u10|combo_cnt[9]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.688      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
; 1.551 ; I2C_CCD_Config:u10|combo_cnt[5]           ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.708      ;
+-------+-------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.614     ; 1.626      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.622     ; 1.618      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.613     ; 1.627      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.607     ; 1.633      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.590     ; 1.650      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.590     ; 1.650      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.592     ; 1.648      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.590     ; 1.650      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.590     ; 1.650      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.594     ; 1.646      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.593     ; 1.647      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.602     ; 1.638      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.596     ; 1.644      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.604     ; 1.636      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.606     ; 1.634      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.606     ; 1.634      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.596     ; 1.644      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.591     ; 1.649      ;
; 3.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0.000        ; -1.596     ; 1.644      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u8|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                                                        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                                                        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                                                       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                                                       ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u10|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[16]'                                              ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; GPIO_1[16] ; Rise       ; GPIO_1[16] ;
+--------+--------------+----------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 2.738  ; 2.738  ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; 2.738  ; 2.738  ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 0.724  ; 0.724  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 0.724  ; 0.724  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; -0.923 ; -0.923 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; -1.227 ; -1.227 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; -1.262 ; -1.262 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; -1.318 ; -1.318 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; -1.299 ; -1.299 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; -1.258 ; -1.258 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; -1.347 ; -1.347 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; -1.104 ; -1.104 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; -1.107 ; -1.107 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; -1.110 ; -1.110 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; -1.082 ; -1.082 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; -1.071 ; -1.071 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; -1.077 ; -1.077 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; -1.051 ; -1.051 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; -0.923 ; -0.923 ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; 1.811  ; 1.811  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; 1.372  ; 1.372  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; 1.811  ; 1.811  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.830  ; 0.830  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.827  ; 0.827  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.842  ; 0.842  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.842  ; 0.842  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.852  ; 0.852  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.852  ; 0.852  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; 1.467  ; 1.467  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; 1.347  ; 1.347  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; 1.382  ; 1.382  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; 1.438  ; 1.438  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; 1.419  ; 1.419  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; 1.378  ; 1.378  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; 1.467  ; 1.467  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; 1.224  ; 1.224  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; 1.227  ; 1.227  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; 1.230  ; 1.230  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; 1.202  ; 1.202  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; 1.191  ; 1.191  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; 1.197  ; 1.197  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; 1.171  ; 1.171  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; 1.043  ; 1.043  ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; -1.252 ; -1.252 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; -1.252 ; -1.252 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; -1.691 ; -1.691 ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 4.595  ; 4.595  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.595  ; 4.595  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.462  ; 4.462  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 5.791  ; 5.791  ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 5.841  ; 5.841  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 5.841  ; 5.841  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 5.815  ; 5.815  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 5.824  ; 5.824  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 5.724  ; 5.724  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 5.723  ; 5.723  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 5.703  ; 5.703  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 5.705  ; 5.705  ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 5.125  ; 5.125  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 5.073  ; 5.073  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 5.125  ; 5.125  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 4.897  ; 4.897  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 4.868  ; 4.868  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 4.912  ; 4.912  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 5.000  ; 5.000  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 5.024  ; 5.024  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 4.918  ; 4.918  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 4.918  ; 4.918  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 4.899  ; 4.899  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 4.886  ; 4.886  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 4.915  ; 4.915  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 4.804  ; 4.804  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 4.777  ; 4.777  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 4.794  ; 4.794  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 4.798  ; 4.798  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 4.751  ; 4.751  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 4.770  ; 4.770  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 4.781  ; 4.781  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 4.794  ; 4.794  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 4.798  ; 4.798  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 4.749  ; 4.749  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 4.742  ; 4.742  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 7.023  ; 7.023  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 6.879  ; 6.879  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 6.893  ; 6.893  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 6.891  ; 6.891  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 6.994  ; 6.994  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 6.958  ; 6.958  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 7.013  ; 7.013  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 7.023  ; 7.023  ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 6.804  ; 6.804  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 6.804  ; 6.804  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 6.773  ; 6.773  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 6.783  ; 6.783  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 6.789  ; 6.789  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 6.717  ; 6.717  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 6.783  ; 6.783  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 6.660  ; 6.660  ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 6.594  ; 6.594  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 6.311  ; 6.311  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 6.318  ; 6.318  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 6.312  ; 6.312  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 6.594  ; 6.594  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 6.591  ; 6.591  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 6.575  ; 6.575  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 6.567  ; 6.567  ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 6.867  ; 6.867  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 6.743  ; 6.743  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 6.749  ; 6.749  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 6.712  ; 6.712  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 6.714  ; 6.714  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 6.710  ; 6.710  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 6.867  ; 6.867  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 6.818  ; 6.818  ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 4.419  ; 4.419  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 4.422  ; 4.422  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 4.522  ; 4.522  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 4.507  ; 4.507  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 4.573  ; 4.573  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 4.656  ; 4.656  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 4.511  ; 4.511  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 4.173  ; 4.173  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.141  ; 2.141  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.819  ; 1.819  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.833  ; 1.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.839  ; 1.839  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.030  ; 2.030  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.038  ; 2.038  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.996  ; 1.996  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.007  ; 2.007  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.111  ; 2.111  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.977  ; 1.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.141  ; 2.141  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.986  ; 1.986  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.970  ; 1.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.629  ; 2.629  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.654  ; 2.654  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.643  ; 2.643  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.647  ; 2.647  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.648  ; 2.648  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.672  ; 2.672  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.676  ; 2.676  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.685  ; 2.685  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.702  ; 2.702  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.280  ; 2.280  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.149  ; 2.149  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.595  ; 4.595  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.462  ; 4.462  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 5.791  ; 5.791  ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 5.258  ; 5.258  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 5.394  ; 5.394  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 5.368  ; 5.368  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 5.380  ; 5.380  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 5.276  ; 5.276  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 5.276  ; 5.276  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 5.261  ; 5.261  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 5.258  ; 5.258  ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 4.731  ; 4.731  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 4.936  ; 4.936  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 4.988  ; 4.988  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 4.752  ; 4.752  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 4.731  ; 4.731  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 4.775  ; 4.775  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 4.861  ; 4.861  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 4.887  ; 4.887  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 4.623  ; 4.623  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 4.763  ; 4.763  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 4.745  ; 4.745  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 4.725  ; 4.725  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 4.761  ; 4.761  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 4.650  ; 4.650  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 4.623  ; 4.623  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 4.640  ; 4.640  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 4.602  ; 4.602  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 4.612  ; 4.612  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 4.630  ; 4.630  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 4.634  ; 4.634  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 4.655  ; 4.655  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 4.658  ; 4.658  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 4.608  ; 4.608  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 4.602  ; 4.602  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 6.046  ; 6.046  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 6.046  ; 6.046  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 6.059  ; 6.059  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 6.058  ; 6.058  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 6.162  ; 6.162  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 6.133  ; 6.133  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 6.184  ; 6.184  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 6.193  ; 6.193  ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 5.385  ; 5.385  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 5.532  ; 5.532  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 5.499  ; 5.499  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 5.505  ; 5.505  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 5.515  ; 5.515  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 5.445  ; 5.445  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 5.508  ; 5.508  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 5.385  ; 5.385  ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 5.486  ; 5.486  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 5.487  ; 5.487  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 5.492  ; 5.492  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 5.486  ; 5.486  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 5.770  ; 5.770  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 5.768  ; 5.768  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 5.753  ; 5.753  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 5.745  ; 5.745  ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 5.702  ; 5.702  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 5.730  ; 5.730  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 5.734  ; 5.734  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 5.710  ; 5.710  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 5.706  ; 5.706  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 5.702  ; 5.702  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 5.855  ; 5.855  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 5.801  ; 5.801  ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 4.173  ; 4.173  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 4.419  ; 4.419  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 4.422  ; 4.422  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 4.522  ; 4.522  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 4.507  ; 4.507  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 4.573  ; 4.573  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 4.656  ; 4.656  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 4.511  ; 4.511  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 4.173  ; 4.173  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.819  ; 1.819  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.819  ; 1.819  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.833  ; 1.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.839  ; 1.839  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.030  ; 2.030  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.038  ; 2.038  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.996  ; 1.996  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.007  ; 2.007  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.111  ; 2.111  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.977  ; 1.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.141  ; 2.141  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.986  ; 1.986  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.970  ; 1.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.228  ; 1.228  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.228  ; 1.228  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.251  ; 1.251  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.280  ; 2.280  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.149  ; 2.149  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.027 ;    ;    ; 3.027 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.431 ;    ;    ; 3.431 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.086 ;    ;    ; 3.086 ;
; SW[11]     ; LEDR[11]    ; 3.158 ;    ;    ; 3.158 ;
; SW[12]     ; LEDR[12]    ; 3.109 ;    ;    ; 3.109 ;
; SW[13]     ; LEDR[13]    ; 5.495 ;    ;    ; 5.495 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.444 ;    ;    ; 5.444 ;
; SW[16]     ; LEDR[16]    ; 5.604 ;    ;    ; 5.604 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.027 ;    ;    ; 3.027 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.431 ;    ;    ; 3.431 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.086 ;    ;    ; 3.086 ;
; SW[11]     ; LEDR[11]    ; 3.158 ;    ;    ; 3.158 ;
; SW[12]     ; LEDR[12]    ; 3.109 ;    ;    ; 3.109 ;
; SW[13]     ; LEDR[13]    ; 5.495 ;    ;    ; 5.495 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.444 ;    ;    ; 5.444 ;
; SW[16]     ; LEDR[16]    ; 5.604 ;    ;    ; 5.604 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -4.568   ; 0.010 ; -1.427   ; 0.133   ; 1.620               ;
;  CLOCK_50                                   ; 14.507   ; 0.215 ; 15.296   ; 1.206   ; 9.000               ;
;  GPIO_1[0]                                  ; 4.923    ; 0.010 ; 8.813    ; 0.133   ; 7.620               ;
;  GPIO_1[16]                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  N/C                                        ; -4.568   ; 1.228 ; N/A      ; N/A     ; N/A                 ;
;  sdram_pll:u8|altpll:altpll_component|_clk0 ; -1.728   ; 0.215 ; -1.427   ; 3.088   ; 1.620               ;
; Design-wide TNS                             ; -165.428 ; 0.0   ; -272.548 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  GPIO_1[0]                                  ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  GPIO_1[16]                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  N/C                                        ; -70.428  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  sdram_pll:u8|altpll:altpll_component|_clk0 ; -95.000  ; 0.000 ; -272.548 ; 0.000   ; 0.000               ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 5.120  ; 5.120  ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; 5.120  ; 5.120  ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 2.254  ; 2.254  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 2.254  ; 2.254  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; -0.923 ; -0.923 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; -1.227 ; -1.227 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; -1.262 ; -1.262 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; -1.318 ; -1.318 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; -1.299 ; -1.299 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; -1.258 ; -1.258 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; -1.347 ; -1.347 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; -1.104 ; -1.104 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; -1.107 ; -1.107 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; -1.110 ; -1.110 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; -1.082 ; -1.082 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; -1.071 ; -1.071 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; -1.077 ; -1.077 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; -1.051 ; -1.051 ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; -0.923 ; -0.923 ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; 2.879  ; 2.879  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; 2.011  ; 2.011  ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; 2.879  ; 2.879  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]      ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50                                   ;
; SW[*]        ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50                                   ;
;  SW[0]       ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50                                   ;
; GPIO_1[*]    ; GPIO_1[0]  ; 2.786  ; 2.786  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[1]   ; GPIO_1[0]  ; 2.453  ; 2.453  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[3]   ; GPIO_1[0]  ; 2.495  ; 2.495  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[4]   ; GPIO_1[0]  ; 2.757  ; 2.757  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[5]   ; GPIO_1[0]  ; 2.737  ; 2.737  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[6]   ; GPIO_1[0]  ; 2.485  ; 2.485  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[7]   ; GPIO_1[0]  ; 2.786  ; 2.786  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[8]   ; GPIO_1[0]  ; 2.176  ; 2.176  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[9]   ; GPIO_1[0]  ; 2.177  ; 2.177  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[10]  ; GPIO_1[0]  ; 2.185  ; 2.185  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[11]  ; GPIO_1[0]  ; 2.304  ; 2.304  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[12]  ; GPIO_1[0]  ; 2.292  ; 2.292  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[13]  ; GPIO_1[0]  ; 2.302  ; 2.302  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[21]  ; GPIO_1[0]  ; 2.169  ; 2.169  ; Rise       ; GPIO_1[0]                                  ;
;  GPIO_1[22]  ; GPIO_1[0]  ; 1.984  ; 1.984  ; Rise       ; GPIO_1[0]                                  ;
; KEY[*]       ; GPIO_1[0]  ; -1.252 ; -1.252 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[2]      ; GPIO_1[0]  ; -1.252 ; -1.252 ; Rise       ; GPIO_1[0]                                  ;
;  KEY[3]      ; GPIO_1[0]  ; -1.691 ; -1.691 ; Rise       ; GPIO_1[0]                                  ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 6.849  ; 6.849  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 11.282 ; 11.282 ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 11.284 ; 11.284 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 11.284 ; 11.284 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 11.259 ; 11.259 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 11.266 ; 11.266 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 11.036 ; 11.036 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 11.034 ; 11.034 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 11.009 ; 11.009 ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 11.019 ; 11.019 ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 9.969  ; 9.969  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 9.842  ; 9.842  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 9.969  ; 9.969  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 9.561  ; 9.561  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 9.519  ; 9.519  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 9.551  ; 9.551  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 9.806  ; 9.806  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 9.832  ; 9.832  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 9.577  ; 9.577  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 9.577  ; 9.577  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 9.573  ; 9.573  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 9.496  ; 9.496  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 9.569  ; 9.569  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 9.323  ; 9.323  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 9.252  ; 9.252  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 9.311  ; 9.311  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 9.318  ; 9.318  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 9.224  ; 9.224  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 9.275  ; 9.275  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 9.279  ; 9.279  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 9.318  ; 9.318  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 9.305  ; 9.305  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 9.269  ; 9.269  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 9.242  ; 9.242  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 13.565 ; 13.565 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 13.260 ; 13.260 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 13.283 ; 13.283 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 13.273 ; 13.273 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 13.531 ; 13.531 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 13.435 ; 13.435 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 13.558 ; 13.558 ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 13.565 ; 13.565 ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 13.257 ; 13.257 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 13.257 ; 13.257 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 13.217 ; 13.217 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 13.227 ; 13.227 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 13.228 ; 13.228 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 13.092 ; 13.092 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 13.232 ; 13.232 ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 12.937 ; 12.937 ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 12.726 ; 12.726 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 12.192 ; 12.192 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 12.205 ; 12.205 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 12.192 ; 12.192 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 12.726 ; 12.726 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 12.725 ; 12.725 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 12.677 ; 12.677 ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 12.701 ; 12.701 ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 13.452 ; 13.452 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 13.171 ; 13.171 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 13.214 ; 13.214 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 13.171 ; 13.171 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 13.180 ; 13.180 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 13.137 ; 13.137 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 13.452 ; 13.452 ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 13.373 ; 13.373 ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 9.781  ; 9.781  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 8.453  ; 8.453  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 8.452  ; 8.452  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 8.671  ; 8.671  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 8.635  ; 8.635  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 8.731  ; 8.731  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 8.935  ; 8.935  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 8.628  ; 8.628  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 7.908  ; 7.908  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 9.781  ; 9.781  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.648  ; 3.648  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.670  ; 3.670  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.668  ; 3.668  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.028  ; 4.028  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.047  ; 4.047  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.988  ; 3.988  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.970  ; 3.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 4.335  ; 4.335  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.421  ; 5.421  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.406  ; 5.406  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.369  ; 5.369  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.381  ; 5.381  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.382  ; 5.382  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.312  ; 5.312  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.311  ; 5.311  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.386  ; 5.386  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.399  ; 5.399  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.419  ; 5.419  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.407  ; 5.407  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.420  ; 5.420  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.497  ; 5.497  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 4.544  ; 4.544  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 4.323  ; 4.323  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.595  ; 4.595  ; Rise       ; CLOCK_50                                   ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.462  ; 4.462  ; Rise       ; CLOCK_50                                   ;
; VGA_CLK        ; CLOCK_50   ; 5.791  ; 5.791  ; Rise       ; CLOCK_50                                   ;
; HEX0[*]        ; GPIO_1[0]  ; 5.258  ; 5.258  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[0]       ; GPIO_1[0]  ; 5.394  ; 5.394  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[1]       ; GPIO_1[0]  ; 5.368  ; 5.368  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[2]       ; GPIO_1[0]  ; 5.380  ; 5.380  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[3]       ; GPIO_1[0]  ; 5.276  ; 5.276  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[4]       ; GPIO_1[0]  ; 5.276  ; 5.276  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[5]       ; GPIO_1[0]  ; 5.261  ; 5.261  ; Rise       ; GPIO_1[0]                                  ;
;  HEX0[6]       ; GPIO_1[0]  ; 5.258  ; 5.258  ; Rise       ; GPIO_1[0]                                  ;
; HEX1[*]        ; GPIO_1[0]  ; 4.731  ; 4.731  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[0]       ; GPIO_1[0]  ; 4.936  ; 4.936  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[1]       ; GPIO_1[0]  ; 4.988  ; 4.988  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[2]       ; GPIO_1[0]  ; 4.752  ; 4.752  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[3]       ; GPIO_1[0]  ; 4.731  ; 4.731  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[4]       ; GPIO_1[0]  ; 4.775  ; 4.775  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[5]       ; GPIO_1[0]  ; 4.861  ; 4.861  ; Rise       ; GPIO_1[0]                                  ;
;  HEX1[6]       ; GPIO_1[0]  ; 4.887  ; 4.887  ; Rise       ; GPIO_1[0]                                  ;
; HEX2[*]        ; GPIO_1[0]  ; 4.623  ; 4.623  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[0]       ; GPIO_1[0]  ; 4.763  ; 4.763  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[1]       ; GPIO_1[0]  ; 4.745  ; 4.745  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[2]       ; GPIO_1[0]  ; 4.725  ; 4.725  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[3]       ; GPIO_1[0]  ; 4.761  ; 4.761  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[4]       ; GPIO_1[0]  ; 4.650  ; 4.650  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[5]       ; GPIO_1[0]  ; 4.623  ; 4.623  ; Rise       ; GPIO_1[0]                                  ;
;  HEX2[6]       ; GPIO_1[0]  ; 4.640  ; 4.640  ; Rise       ; GPIO_1[0]                                  ;
; HEX3[*]        ; GPIO_1[0]  ; 4.602  ; 4.602  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[0]       ; GPIO_1[0]  ; 4.612  ; 4.612  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[1]       ; GPIO_1[0]  ; 4.630  ; 4.630  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[2]       ; GPIO_1[0]  ; 4.634  ; 4.634  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[3]       ; GPIO_1[0]  ; 4.655  ; 4.655  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[4]       ; GPIO_1[0]  ; 4.658  ; 4.658  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[5]       ; GPIO_1[0]  ; 4.608  ; 4.608  ; Rise       ; GPIO_1[0]                                  ;
;  HEX3[6]       ; GPIO_1[0]  ; 4.602  ; 4.602  ; Rise       ; GPIO_1[0]                                  ;
; HEX4[*]        ; GPIO_1[0]  ; 6.046  ; 6.046  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[0]       ; GPIO_1[0]  ; 6.046  ; 6.046  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[1]       ; GPIO_1[0]  ; 6.059  ; 6.059  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[2]       ; GPIO_1[0]  ; 6.058  ; 6.058  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[3]       ; GPIO_1[0]  ; 6.162  ; 6.162  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[4]       ; GPIO_1[0]  ; 6.133  ; 6.133  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[5]       ; GPIO_1[0]  ; 6.184  ; 6.184  ; Rise       ; GPIO_1[0]                                  ;
;  HEX4[6]       ; GPIO_1[0]  ; 6.193  ; 6.193  ; Rise       ; GPIO_1[0]                                  ;
; HEX5[*]        ; GPIO_1[0]  ; 5.385  ; 5.385  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[0]       ; GPIO_1[0]  ; 5.532  ; 5.532  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[1]       ; GPIO_1[0]  ; 5.499  ; 5.499  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[2]       ; GPIO_1[0]  ; 5.505  ; 5.505  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[3]       ; GPIO_1[0]  ; 5.515  ; 5.515  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[4]       ; GPIO_1[0]  ; 5.445  ; 5.445  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[5]       ; GPIO_1[0]  ; 5.508  ; 5.508  ; Rise       ; GPIO_1[0]                                  ;
;  HEX5[6]       ; GPIO_1[0]  ; 5.385  ; 5.385  ; Rise       ; GPIO_1[0]                                  ;
; HEX6[*]        ; GPIO_1[0]  ; 5.486  ; 5.486  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[0]       ; GPIO_1[0]  ; 5.487  ; 5.487  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[1]       ; GPIO_1[0]  ; 5.492  ; 5.492  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[2]       ; GPIO_1[0]  ; 5.486  ; 5.486  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[3]       ; GPIO_1[0]  ; 5.770  ; 5.770  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[4]       ; GPIO_1[0]  ; 5.768  ; 5.768  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[5]       ; GPIO_1[0]  ; 5.753  ; 5.753  ; Rise       ; GPIO_1[0]                                  ;
;  HEX6[6]       ; GPIO_1[0]  ; 5.745  ; 5.745  ; Rise       ; GPIO_1[0]                                  ;
; HEX7[*]        ; GPIO_1[0]  ; 5.702  ; 5.702  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[0]       ; GPIO_1[0]  ; 5.730  ; 5.730  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[1]       ; GPIO_1[0]  ; 5.734  ; 5.734  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[2]       ; GPIO_1[0]  ; 5.710  ; 5.710  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[3]       ; GPIO_1[0]  ; 5.706  ; 5.706  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[4]       ; GPIO_1[0]  ; 5.702  ; 5.702  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[5]       ; GPIO_1[0]  ; 5.855  ; 5.855  ; Rise       ; GPIO_1[0]                                  ;
;  HEX7[6]       ; GPIO_1[0]  ; 5.801  ; 5.801  ; Rise       ; GPIO_1[0]                                  ;
; LEDG[*]        ; GPIO_1[0]  ; 4.173  ; 4.173  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[0]       ; GPIO_1[0]  ; 4.419  ; 4.419  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[1]       ; GPIO_1[0]  ; 4.422  ; 4.422  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[2]       ; GPIO_1[0]  ; 4.522  ; 4.522  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[3]       ; GPIO_1[0]  ; 4.507  ; 4.507  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[4]       ; GPIO_1[0]  ; 4.573  ; 4.573  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[5]       ; GPIO_1[0]  ; 4.656  ; 4.656  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[6]       ; GPIO_1[0]  ; 4.511  ; 4.511  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[7]       ; GPIO_1[0]  ; 4.173  ; 4.173  ; Rise       ; GPIO_1[0]                                  ;
;  LEDG[8]       ; GPIO_1[0]  ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                                  ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.819  ; 1.819  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.819  ; 1.819  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.833  ; 1.833  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.839  ; 1.839  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.030  ; 2.030  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.038  ; 2.038  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.996  ; 1.996  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.007  ; 2.007  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.111  ; 2.111  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.977  ; 1.977  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.141  ; 2.141  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.986  ; 1.986  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.970  ; 1.970  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.228  ; 1.228  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.228  ; 1.228  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.251  ; 1.251  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.280  ; 2.280  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.149  ; 2.149  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; sdram_pll:u8|altpll:altpll_component|_clk1 ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.679 ;    ;    ; 5.679 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.279 ;    ;    ; 6.279 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.673 ;    ;    ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 5.847 ;    ;    ; 5.847 ;
; SW[12]     ; LEDR[12]    ; 5.697 ;    ;    ; 5.697 ;
; SW[13]     ; LEDR[13]    ; 9.601 ;    ;    ; 9.601 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.405 ;    ;    ; 9.405 ;
; SW[16]     ; LEDR[16]    ; 9.827 ;    ;    ; 9.827 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.027 ;    ;    ; 3.027 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.431 ;    ;    ; 3.431 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.086 ;    ;    ; 3.086 ;
; SW[11]     ; LEDR[11]    ; 3.158 ;    ;    ; 3.158 ;
; SW[12]     ; LEDR[12]    ; 3.109 ;    ;    ; 3.109 ;
; SW[13]     ; LEDR[13]    ; 5.495 ;    ;    ; 5.495 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.444 ;    ;    ; 5.444 ;
; SW[16]     ; LEDR[16]    ; 5.604 ;    ;    ; 5.604 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 3186     ; 0        ; 0        ; 0        ;
; GPIO_1[0]                                  ; GPIO_1[0]                                  ; 3376     ; 0        ; 134      ; 2346     ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; GPIO_1[0]                                  ; 0        ; 0        ; 20       ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C                                        ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 141      ; 0        ; 0        ; 0        ;
; GPIO_1[0]                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0        ; 20       ; 0        ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 13860    ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 3186     ; 0        ; 0        ; 0        ;
; GPIO_1[0]                                  ; GPIO_1[0]                                  ; 3376     ; 0        ; 134      ; 2346     ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; GPIO_1[0]                                  ; 0        ; 0        ; 20       ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; N/C                                        ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 141      ; 0        ; 0        ; 0        ;
; GPIO_1[0]                                  ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0        ; 20       ; 0        ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 13860    ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; GPIO_1[0]                                  ; 140      ; 0        ; 88       ; 0        ;
; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 252      ; 0        ; 2        ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; GPIO_1[0]                                  ; 140      ; 0        ; 88       ; 0        ;
; CLOCK_50                                   ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 252      ; 0        ; 2        ; 0        ;
; sdram_pll:u8|altpll:altpll_component|_clk0 ; sdram_pll:u8|altpll:altpll_component|_clk0 ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 24    ; 53   ;
; Unconstrained Input Port Paths  ; 159   ; 188  ;
; Unconstrained Output Ports      ; 143   ; 143  ;
; Unconstrained Output Port Paths ; 317   ; 317  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 21 20:04:13 2015
Info: Command: quartus_sta DE2_D5M -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'DE2_D5M.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u8|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {sdram_pll:u8|altpll:altpll_component|_clk0} {u8|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u8|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {sdram_pll:u8|altpll:altpll_component|_clk1} {u8|altpll_component|pll|clk[1]}
Warning (332174): Ignored filter at DE2_D5M.sdc(75): Sdram_Control_4Port:u6|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(75): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(76): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332174): Ignored filter at DE2_D5M.sdc(78): Sdram_Control_4Port:u11|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(78): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(79): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332174): Ignored filter at DE2_D5M.sdc(81): CCD_Capture:u3|mCCD_DATA[*] could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(81): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|mCCD_DATA[*]}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(82): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|mCCD_DATA[*]}]
Warning (332174): Ignored filter at DE2_D5M.sdc(84): CCD_Capture:u3|Pre_FVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(84): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(85): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332174): Ignored filter at DE2_D5M.sdc(87): CCD_Capture:u3|mCCD_LVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(87): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(88): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332174): Ignored filter at DE2_D5M.sdc(90): oVGA_BLANK_N could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(90): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_BLANK_N}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(91): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_BLANK}] -to [get_ports {oVGA_BLANK_N}]
Warning (332174): Ignored filter at DE2_D5M.sdc(93): oVGA_G could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(93): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_G}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(94): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_G[*]}] -to [get_ports {oVGA_G}]
Warning (332174): Ignored filter at DE2_D5M.sdc(96): oVGA_HS could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(96): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_HS}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(97): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_H_SYNC}] -to [get_ports {oVGA_HS}]
Warning (332174): Ignored filter at DE2_D5M.sdc(99): oVGA_R could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(99): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_R}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(100): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_R[*]}] -to [get_ports {oVGA_R}]
Warning (332174): Ignored filter at DE2_D5M.sdc(102): oVGA_VS could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(102): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_VS}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(103): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_V_SYNC}] -to [get_ports {oVGA_VS}]
Warning (332174): Ignored filter at DE2_D5M.sdc(105): oVGA_B could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_D5M.sdc(105): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {oVGA_B}]
Warning (332049): Ignored set_max_delay at DE2_D5M.sdc(106): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers {VGA_Controller:u1|oVGA_B[*]}] -to [get_ports {oVGA_B}]
Warning (332060): Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.568       -70.428 N/C 
    Info (332119):    -1.728       -95.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     5.582         0.000 GPIO_1[0] 
    Info (332119):    14.507         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.149         0.000 GPIO_1[0] 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     2.604         0.000 N/C 
Info (332146): Worst-case recovery slack is -1.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.427      -272.548 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     8.813         0.000 GPIO_1[0] 
    Info (332119):    15.296         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.133         0.000 GPIO_1[0] 
    Info (332119):     2.139         0.000 CLOCK_50 
    Info (332119):     4.792         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 1.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.620         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     7.620         0.000 GPIO_1[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.223         0.000 GPIO_1[16] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.728       -26.596 N/C 
    Info (332119):     0.140         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     4.923         0.000 GPIO_1[0] 
    Info (332119):    17.503         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.010         0.000 GPIO_1[0] 
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     1.228         0.000 N/C 
Info (332146): Worst-case recovery slack is 0.509
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.509         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     8.935         0.000 GPIO_1[0] 
    Info (332119):    17.334         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.297         0.000 GPIO_1[0] 
    Info (332119):     1.206         0.000 CLOCK_50 
    Info (332119):     3.088         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 1.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.620         0.000 sdram_pll:u8|altpll:altpll_component|_clk0 
    Info (332119):     7.620         0.000 GPIO_1[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.223         0.000 GPIO_1[16] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 445 megabytes
    Info: Processing ended: Wed Oct 21 20:04:18 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


