Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 17:35:33 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HC_SR04_top_timing_summary_routed.rpt -pb HC_SR04_top_timing_summary_routed.pb -rpx HC_SR04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : HC_SR04_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.513        0.000                      0                  167        0.152        0.000                      0                  167        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.513        0.000                      0                  167        0.152        0.000                      0                  167        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/distance_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.484ns  (logic 1.338ns (29.839%)  route 3.146ns (70.161%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617    10.138    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.422    10.560 r  HC_SR04_cntr_0/distance_reg[9]/Q
                         net (fo=12, routed)          1.088    11.649    HC_SR04_cntr_0/distance_reg_n_0_[9]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.299    11.948 r  HC_SR04_cntr_0/hex_value[0]_i_7/O
                         net (fo=2, routed)           0.445    12.393    HC_SR04_cntr_0/hex_value[0]_i_7_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.124    12.517 r  HC_SR04_cntr_0/hex_value[0]_i_4/O
                         net (fo=10, routed)          0.791    13.307    HC_SR04_cntr_0/hex_value[0]_i_4_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124    13.431 r  HC_SR04_cntr_0/hex_value[3]_i_12/O
                         net (fo=3, routed)           0.822    14.253    HC_SR04_cntr_0/hex_value[3]_i_12_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.377 r  HC_SR04_cntr_0/hex_value[3]_i_5/O
                         net (fo=1, routed)           0.000    14.377    HC_SR04_cntr_0/hex_value[3]_i_5_n_0
    SLICE_X5Y21          MUXF7 (Prop_muxf7_I1_O)      0.245    14.622 r  HC_SR04_cntr_0/hex_value_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.622    fnd/D[2]
    SLICE_X5Y21          FDRE                                         r  fnd/hex_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.505    14.846    fnd/CLK
    SLICE_X5Y21          FDRE                                         r  fnd/hex_value_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.064    15.135    fnd/hex_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/distance_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.348ns  (logic 1.169ns (26.884%)  route 3.179ns (73.116%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617    10.138    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.459    10.597 r  HC_SR04_cntr_0/distance_reg[10]/Q
                         net (fo=12, routed)          1.096    11.694    HC_SR04_cntr_0/distance_reg_n_0_[10]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.818 r  HC_SR04_cntr_0/hex_value[0]_i_9/O
                         net (fo=4, routed)           0.785    12.602    HC_SR04_cntr_0/hex_value[0]_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  HC_SR04_cntr_0/hex_value[3]_i_26/O
                         net (fo=5, routed)           0.469    13.196    HC_SR04_cntr_0/hex_value[3]_i_26_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.320 r  HC_SR04_cntr_0/hex_value[3]_i_13/O
                         net (fo=4, routed)           0.829    14.149    HC_SR04_cntr_0/hex_value[3]_i_13_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I1_O)        0.124    14.273 r  HC_SR04_cntr_0/hex_value[2]_i_3/O
                         net (fo=1, routed)           0.000    14.273    HC_SR04_cntr_0/hex_value[2]_i_3_n_0
    SLICE_X6Y23          MUXF7 (Prop_muxf7_I1_O)      0.214    14.487 r  HC_SR04_cntr_0/hex_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.487    fnd/D[1]
    SLICE_X6Y23          FDRE                                         r  fnd/hex_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.502    14.843    fnd/CLK
    SLICE_X6Y23          FDRE                                         r  fnd/hex_value_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)        0.113    15.181    fnd/hex_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/distance_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.278ns  (logic 1.172ns (27.396%)  route 3.106ns (72.604%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617    10.138    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.459    10.597 r  HC_SR04_cntr_0/distance_reg[10]/Q
                         net (fo=12, routed)          1.096    11.694    HC_SR04_cntr_0/distance_reg_n_0_[10]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.818 r  HC_SR04_cntr_0/hex_value[0]_i_9/O
                         net (fo=4, routed)           0.529    12.347    HC_SR04_cntr_0/hex_value[0]_i_9_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.471 r  HC_SR04_cntr_0/hex_value[3]_i_22/O
                         net (fo=7, routed)           0.803    13.274    HC_SR04_cntr_0/hex_value[3]_i_22_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124    13.398 r  HC_SR04_cntr_0/hex_value[3]_i_14/O
                         net (fo=3, routed)           0.677    14.075    HC_SR04_cntr_0/hex_value[3]_i_14_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.199 r  HC_SR04_cntr_0/hex_value[1]_i_3/O
                         net (fo=1, routed)           0.000    14.199    HC_SR04_cntr_0/hex_value[1]_i_3_n_0
    SLICE_X7Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    14.416 r  HC_SR04_cntr_0/hex_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.416    fnd/D[0]
    SLICE_X7Y24          FDRE                                         r  fnd/hex_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500    14.841    fnd/CLK
    SLICE_X7Y24          FDRE                                         r  fnd/hex_value_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.064    15.130    fnd/hex_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/distance_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.307ns  (logic 1.164ns (27.025%)  route 3.143ns (72.975%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.617    10.138    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.459    10.597 r  HC_SR04_cntr_0/distance_reg[10]/Q
                         net (fo=12, routed)          1.096    11.694    HC_SR04_cntr_0/distance_reg_n_0_[10]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.818 r  HC_SR04_cntr_0/hex_value[0]_i_9/O
                         net (fo=4, routed)           0.785    12.602    HC_SR04_cntr_0/hex_value[0]_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.726 r  HC_SR04_cntr_0/hex_value[3]_i_26/O
                         net (fo=5, routed)           0.469    13.196    HC_SR04_cntr_0/hex_value[3]_i_26_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.320 f  HC_SR04_cntr_0/hex_value[3]_i_13/O
                         net (fo=4, routed)           0.793    14.112    HC_SR04_cntr_0/hex_value[3]_i_13_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.124    14.236 r  HC_SR04_cntr_0/hex_value[0]_i_2/O
                         net (fo=1, routed)           0.000    14.236    fnd/rc/hex_value_reg[0]
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    14.445 r  fnd/rc/hex_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.445    fnd/hex_value_0[0]
    SLICE_X6Y25          FDRE                                         r  fnd/hex_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500    14.841    fnd/CLK
    SLICE_X6Y25          FDRE                                         r  fnd/hex_value_reg[0]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.113    15.192    fnd/hex_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/counter_usec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/next_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.952ns (24.909%)  route 2.870ns (75.091%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    HC_SR04_cntr_0/CLK
    SLICE_X3Y23          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  HC_SR04_cntr_0/counter_usec_reg[14]/Q
                         net (fo=3, routed)           1.161     6.758    HC_SR04_cntr_0/counter_usec_reg[14]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.882 f  HC_SR04_cntr_0/hc_sr04_trig_i_4/O
                         net (fo=1, routed)           0.494     7.376    HC_SR04_cntr_0/hc_sr04_trig_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.500 f  HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=3, routed)           0.421     7.921    HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  HC_SR04_cntr_0/next_state[3]_i_3/O
                         net (fo=1, routed)           0.415     8.460    HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.584 r  HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.963    HC_SR04_cntr_0/next_state__0
    SLICE_X0Y23          FDPE                                         r  HC_SR04_cntr_0/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504     9.845    HC_SR04_cntr_0/CLK
    SLICE_X0Y23          FDPE                                         r  HC_SR04_cntr_0/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_CE)      -0.202     9.882    HC_SR04_cntr_0/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/counter_usec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/next_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.952ns (24.909%)  route 2.870ns (75.091%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    HC_SR04_cntr_0/CLK
    SLICE_X3Y23          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  HC_SR04_cntr_0/counter_usec_reg[14]/Q
                         net (fo=3, routed)           1.161     6.758    HC_SR04_cntr_0/counter_usec_reg[14]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.882 f  HC_SR04_cntr_0/hc_sr04_trig_i_4/O
                         net (fo=1, routed)           0.494     7.376    HC_SR04_cntr_0/hc_sr04_trig_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.500 f  HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=3, routed)           0.421     7.921    HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  HC_SR04_cntr_0/next_state[3]_i_3/O
                         net (fo=1, routed)           0.415     8.460    HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.584 r  HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.963    HC_SR04_cntr_0/next_state__0
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504     9.845    HC_SR04_cntr_0/CLK
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.202     9.882    HC_SR04_cntr_0/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/counter_usec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.952ns (24.909%)  route 2.870ns (75.091%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    HC_SR04_cntr_0/CLK
    SLICE_X3Y23          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  HC_SR04_cntr_0/counter_usec_reg[14]/Q
                         net (fo=3, routed)           1.161     6.758    HC_SR04_cntr_0/counter_usec_reg[14]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.882 f  HC_SR04_cntr_0/hc_sr04_trig_i_4/O
                         net (fo=1, routed)           0.494     7.376    HC_SR04_cntr_0/hc_sr04_trig_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.500 f  HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=3, routed)           0.421     7.921    HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  HC_SR04_cntr_0/next_state[3]_i_3/O
                         net (fo=1, routed)           0.415     8.460    HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.584 r  HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.963    HC_SR04_cntr_0/next_state__0
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504     9.845    HC_SR04_cntr_0/CLK
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.202     9.882    HC_SR04_cntr_0/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/counter_usec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.952ns (24.909%)  route 2.870ns (75.091%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    HC_SR04_cntr_0/CLK
    SLICE_X3Y23          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  HC_SR04_cntr_0/counter_usec_reg[14]/Q
                         net (fo=3, routed)           1.161     6.758    HC_SR04_cntr_0/counter_usec_reg[14]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.882 f  HC_SR04_cntr_0/hc_sr04_trig_i_4/O
                         net (fo=1, routed)           0.494     7.376    HC_SR04_cntr_0/hc_sr04_trig_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.500 f  HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=3, routed)           0.421     7.921    HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  HC_SR04_cntr_0/next_state[3]_i_3/O
                         net (fo=1, routed)           0.415     8.460    HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.584 r  HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.963    HC_SR04_cntr_0/next_state__0
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504     9.845    HC_SR04_cntr_0/CLK
    SLICE_X0Y23          FDCE                                         r  HC_SR04_cntr_0/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.202     9.882    HC_SR04_cntr_0/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/counter_usec_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.793ns  (logic 1.905ns (50.224%)  route 1.888ns (49.775%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.625    10.146    HC_SR04_cntr_0/usec_clk/ed/CLK
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.459    10.605 r  HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/Q
                         net (fo=46, routed)          1.879    12.484    HC_SR04_cntr_0/usec_clk/ed/p_0_in[1]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124    12.608 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec[0]_i_7/O
                         net (fo=1, routed)           0.000    12.608    HC_SR04_cntr_0/usec_clk/ed/counter_usec[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.140 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.140    HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[0]_i_2_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.254 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.254    HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.368 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.605    HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.939 r  HC_SR04_cntr_0/usec_clk/ed/counter_usec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.939    HC_SR04_cntr_0/usec_clk_n_29
    SLICE_X3Y25          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.502    14.843    HC_SR04_cntr_0/CLK
    SLICE_X3Y25          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y25          FDCE (Setup_fdce_C_D)        0.062    15.144    HC_SR04_cntr_0/counter_usec_reg[21]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 HC_SR04_cntr_0/counter_usec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/hc_sr04_trig_reg/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.720%)  route 2.663ns (76.280%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.620     5.141    HC_SR04_cntr_0/CLK
    SLICE_X3Y23          FDCE                                         r  HC_SR04_cntr_0/counter_usec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  HC_SR04_cntr_0/counter_usec_reg[14]/Q
                         net (fo=3, routed)           1.161     6.758    HC_SR04_cntr_0/counter_usec_reg[14]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  HC_SR04_cntr_0/hc_sr04_trig_i_4/O
                         net (fo=1, routed)           0.494     7.376    HC_SR04_cntr_0/hc_sr04_trig_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.500 r  HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=3, routed)           0.459     7.959    HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  HC_SR04_cntr_0/hc_sr04_trig_i_1/O
                         net (fo=1, routed)           0.549     8.632    HC_SR04_cntr_0/hc_sr04_trig1_out
    SLICE_X1Y21          FDRE                                         r  HC_SR04_cntr_0/hc_sr04_trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507     9.848    HC_SR04_cntr_0/CLK
    SLICE_X1Y21          FDRE                                         r  HC_SR04_cntr_0/hc_sr04_trig_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_CE)      -0.202     9.885    HC_SR04_cntr_0/hc_sr04_trig_reg
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.264ns  (logic 0.191ns (72.367%)  route 0.073ns (27.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     6.469    HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X0Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     6.615 r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.073     6.688    HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg_1[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.045     6.733 r  HC_SR04_cntr_0/usec_clk/ed/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.733    HC_SR04_cntr_0/usec_clk/ed/p_0_out
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     6.982    HC_SR04_cntr_0/usec_clk/ed/CLK
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.482    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.099     6.581    HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.234%)  route 0.097ns (33.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     6.469    HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X0Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     6.615 r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.097     6.712    HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.045     6.757 r  HC_SR04_cntr_0/usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.757    HC_SR04_cntr_0/usec_clk/p_0_in[6]
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     6.982    HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.482    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.099     6.581    HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (66.005%)  route 0.098ns (33.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.586     6.469    HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X0Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.146     6.615 r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.098     6.713    HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     6.758 r  HC_SR04_cntr_0/usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.758    HC_SR04_cntr_0/usec_clk/p_0_in[5]
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.855     6.982    HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X1Y29          FDCE                                         r  HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.482    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.098     6.580    HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.580     1.463    fnd/rc/CLK
    SLICE_X4Y25          FDRE                                         r  fnd/rc/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fnd/rc/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.128     1.732    fnd/rc/ed/S[0]
    SLICE_X5Y26          FDCE                                         r  fnd/rc/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    fnd/rc/ed/CLK
    SLICE_X5Y26          FDCE                                         r  fnd/rc/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.070     1.547    fnd/rc/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cm_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/distance_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.167ns (49.227%)  route 0.172ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     6.465    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X2Y25          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cm_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167     6.632 r  HC_SR04_cntr_0/clk_div_58/cm_reg[5]/Q
                         net (fo=2, routed)           0.172     6.804    HC_SR04_cntr_0/cm_reg[5]
    SLICE_X5Y25          FDRE                                         r  HC_SR04_cntr_0/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.848     6.975    HC_SR04_cntr_0/CLK
    SLICE_X5Y25          FDRE                                         r  HC_SR04_cntr_0/distance_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.497    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.073     6.570    HC_SR04_cntr_0/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.804    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cm_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/distance_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.167ns (47.730%)  route 0.183ns (52.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     6.466    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X2Y26          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cm_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.167     6.633 r  HC_SR04_cntr_0/clk_div_58/cm_reg[8]/Q
                         net (fo=2, routed)           0.183     6.816    HC_SR04_cntr_0/cm_reg[8]
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     6.976    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.498    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.079     6.577    HC_SR04_cntr_0/distance_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cm_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/distance_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.167ns (48.117%)  route 0.180ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     6.465    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X2Y24          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.167     6.632 r  HC_SR04_cntr_0/clk_div_58/cm_reg[1]/Q
                         net (fo=2, routed)           0.180     6.812    HC_SR04_cntr_0/cm_reg[1]
    SLICE_X5Y24          FDRE                                         r  HC_SR04_cntr_0/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.848     6.975    HC_SR04_cntr_0/CLK
    SLICE_X5Y24          FDRE                                         r  HC_SR04_cntr_0/distance_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.497    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.073     6.570    HC_SR04_cntr_0/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cm_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/distance_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.354ns  (logic 0.167ns (47.235%)  route 0.187ns (52.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     6.465    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X2Y25          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cm_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167     6.632 r  HC_SR04_cntr_0/clk_div_58/cm_reg[6]/Q
                         net (fo=2, routed)           0.187     6.819    HC_SR04_cntr_0/cm_reg[6]
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     6.976    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.498    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.077     6.575    HC_SR04_cntr_0/distance_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/clk_div_58/cnt_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.232ns (67.351%)  route 0.112ns (32.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     6.466    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X5Y22          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.133     6.599 r  HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/Q
                         net (fo=6, routed)           0.112     6.712    HC_SR04_cntr_0/clk_div_58/Q[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.099     6.811 r  HC_SR04_cntr_0/clk_div_58/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.811    HC_SR04_cntr_0/clk_div_58/cnt[3]_i_1_n_0
    SLICE_X5Y22          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     6.978    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X5Y22          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.099     6.565    HC_SR04_cntr_0/clk_div_58/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.565    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 HC_SR04_cntr_0/clk_div_58/cm_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04_cntr_0/distance_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.167ns (47.616%)  route 0.184ns (52.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     6.466    HC_SR04_cntr_0/clk_div_58/CLK
    SLICE_X2Y26          FDCE                                         r  HC_SR04_cntr_0/clk_div_58/cm_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.167     6.633 r  HC_SR04_cntr_0/clk_div_58/cm_reg[11]/Q
                         net (fo=2, routed)           0.184     6.817    HC_SR04_cntr_0/cm_reg[11]
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     6.976    HC_SR04_cntr_0/CLK
    SLICE_X4Y26          FDRE                                         r  HC_SR04_cntr_0/distance_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.498    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.073     6.571    HC_SR04_cntr_0/distance_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.571    
                         arrival time                           6.817    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    HC_SR04_cntr_0/clk_div_58/cm_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    HC_SR04_cntr_0/clk_div_58/cm_reg[7]/C



