<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 23.10-p003_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID linrack12.bioeelocal)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu May 29 17:34:34 2025</TD></TR>
<TR><TD>#  Design:          /TD><TD>TOP</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>fsm_sync_inst/sh_en_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>fsm_sync_inst/state_neg_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[28]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/timeout_counter_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/avg_interval_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/sh_en_done_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/first_pulse_flag_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[14]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[15]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[16]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[17]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[18]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[19]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[20]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[21]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[22]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[23]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[24]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[25]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[26]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[27]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[29]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[30]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/interval_sum_reg[31]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/sh_en_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_gen_count_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_gen_count_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_gen_count_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_gen_count_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_gen_count_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/fsm_rst_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_count_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_count_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_count_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/rfin_edge_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/rfin_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/rfin_sync2_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/rfin_sync1_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[14]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/state_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/state_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_pack_count_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/state_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/pulse_count_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/tx_rdy_p_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/tx_rdy_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/pkt_rec_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/sync_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/sync_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/sync_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/sync_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[23]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[22]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[21]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[20]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[19]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[18]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[17]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[16]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[15]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[14]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>shift_buf_inst/shift_reg_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[16]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[8]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[17]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[9]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[18]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[10]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[19]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[20]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[12]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[21]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[13]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[22]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[14]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/dout_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[23]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[15]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_reg_inst/pkt_reg_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/OUT_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_REG_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SHIFT_IN_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SPI_OUT_RDY_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SS_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SCK_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SS_sync_1_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SS_sync_0_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SCK_sync_1_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/SCK_sync_0_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/MOSI_sync_1_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_slave_inst/MOSI_sync_0_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/dout_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[7]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[6]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[5]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[4]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_buf_inst/buffer_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>TX_SH_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter3_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_state_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>tx_state_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter3_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter3_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter3_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>TX_EN_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>rx_state_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>rx_state_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>rx_state_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>PKT_EN_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>PKT_RST_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter_reg[0]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter_reg[1]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter_reg[2]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>counter_reg[3]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>SPI_LD_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>pkt_rec_prev_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>sh_sync_inst/counter_reg[11]<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>TX_LD_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>PKT_LD_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>fsm_sync_inst/state_pos_reg<BR></TD>
    <TR>
    <TD>rfin<BR></TD>
    <TD>U1182<BR></TD>
    <TR>
    <TD>rfin<BR></TD>
    <TD>U1859<BR></TD>
    <TR>
    <TD>rfin<BR></TD>
    <TD>U1863<BR></TD>
    <TR>
    <TD>rst<BR></TD>
    <TD>SPI_LD_reg<BR></TD>
    <TR>
    <TD>rst<BR></TD>
    <TD>U1089<BR></TD>
    <TR>
    <TD>rst<BR></TD>
    <TD>U1090<BR></TD>
    <TR>
    <TD>rst<BR></TD>
    <TD>U1100<BR></TD>
    <TR>
    <TD>MOSI<BR></TD>
    <TD>SPI_slave_inst/MOSI_sync_0_reg<BR></TD>
    <TR>
    <TD>CS<BR></TD>
    <TD>SPI_slave_inst/SS_sync_0_reg<BR></TD>
    <TR>
    <TD>SCK<BR></TD>
    <TD>SPI_slave_inst/SCK_sync_0_reg<BR></TD>
    <TR>
    <TD>TX_BY<BR></TD>
    <TD>U1167<BR></TD>
    <TR>
    <TD>RX<BR></TD>
    <TD>U1037<BR></TD>
    <TR>
    <TD>RX<BR></TD>
    <TD>U1163<BR></TD>
    <TR>
    <TD>RX<BR></TD>
    <TD>U1205<BR></TD>
    <TR>
    <TD>RX<BR></TD>
    <TD>U1326<BR></TD>
    <TR>
    <TD>pkt_rec<BR></TD>
    <TD>shift_buf_inst/pkt_rec_reg<BR></TD>
    <TR>
    <TD>pkt_rec<BR></TD>
    <TD>U1162<BR></TD>
    <TR>
    <TD>MISO<BR></TD>
    <TD>U1177<BR></TD>
    <TR>
    <TD>TX_OUT<BR></TD>
    <TD>U1167<BR></TD>
    <TR>
    <TD>sh_en<BR></TD>
    <TD>fsm_sync_inst/sh_en_prev_reg<BR></TD>
    <TR>
    <TD>sh_en<BR></TD>
    <TD>U929<BR></TD>
    <TR>
    <TD>sh_en<BR></TD>
    <TD>U1077<BR></TD>
    <TR>
    <TD>sh_en<BR></TD>
    <TD>U1282<BR></TD>
    <TR>
    <TD>sh_en<BR></TD>
    <TD>U1455<BR></TD>
</TABLE>

</BODY>
</HTML>
