// Seed: 2745487093
module module_0 (
    input id_0,
    input id_1
);
  always @(posedge 1) begin
    id_2 <= id_1;
  end
  logic id_3, id_4, id_5;
  initial begin
    SystemTFIdentifier;
  end
  logic id_6;
  type_9(
      1, 1, id_4, 1
  );
endmodule
