{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511133838777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511133838778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 15:23:58 2017 " "Processing started: Sun Nov 19 15:23:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511133838778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511133838778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off red -c red " "Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511133838778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511133839450 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "red.sv(72) " "Verilog HDL information at red.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511133839487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "red.sv(189) " "Verilog HDL information at red.sv(189): always construct contains both blocking and non-blocking assignments" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511133839488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.sv 3 3 " "Found 3 design units, including 3 entities, in source file red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511133839489 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga " "Found entity 2: vga" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511133839489 ""} { "Info" "ISGN_ENTITY_NAME" "3 pixelGenerator " "Found entity 3: pixelGenerator" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511133839489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511133839489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "red " "Elaborating entity \"red\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511133839691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 red.sv(13) " "Verilog HDL assignment warning at red.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133839692 "|red"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 red.sv(19) " "Verilog HDL assignment warning at red.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133839693 "|red"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator pixelGenerator:gen " "Elaborating entity \"pixelGenerator\" for hierarchy \"pixelGenerator:gen\"" {  } { { "red.sv" "gen" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133839711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pallete red.sv(143) " "Verilog HDL or VHDL warning at red.sv(143): object \"pallete\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133839712 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row red.sv(151) " "Verilog HDL or VHDL warning at red.sv(151): object \"row\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133839713 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div red.sv(182) " "Verilog HDL or VHDL warning at red.sv(182): object \"div\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133839729 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(158) " "Verilog HDL assignment warning at red.sv(158): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133839734 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(159) " "Verilog HDL assignment warning at red.sv(159): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133839734 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 red.sv(198) " "Verilog HDL assignment warning at red.sv(198): truncated value with size 16 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840183 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(238) " "Verilog HDL assignment warning at red.sv(238): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840185 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(244) " "Verilog HDL assignment warning at red.sv(244): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840185 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.data_a 0 red.sv(152) " "Net \"p.data_a\" at red.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.waddr_a 0 red.sv(152) " "Net \"p.waddr_a\" at red.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nametableROM.data_a 0 red.sv(165) " "Net \"nametableROM.data_a\" at red.sv(165) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nametableROM.waddr_a 0 red.sv(165) " "Net \"nametableROM.waddr_a\" at red.sv(165) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 red.sv(179) " "Net \"ROM.data_a\" at red.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 red.sv(179) " "Net \"ROM.waddr_a\" at red.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840230 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.we_a 0 red.sv(152) " "Net \"p.we_a\" at red.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840231 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nametableROM.we_a 0 red.sv(165) " "Net \"nametableROM.we_a\" at red.sv(165) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840231 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 red.sv(179) " "Net \"ROM.we_a\" at red.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511133840231 "|red|pixelGenerator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:hello " "Elaborating entity \"vga\" for hierarchy \"vga:hello\"" {  } { { "red.sv" "hello" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133840259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waitForClock red.sv(32) " "Verilog HDL or VHDL warning at red.sv(32): object \"waitForClock\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waitForBuffer red.sv(33) " "Verilog HDL or VHDL warning at red.sv(33): object \"waitForBuffer\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getPixel red.sv(34) " "Verilog HDL or VHDL warning at red.sv(34): object \"getPixel\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter red.sv(38) " "Verilog HDL or VHDL warning at red.sv(38): object \"counter\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colorful red.sv(60) " "Verilog HDL or VHDL warning at red.sv(60): object \"colorful\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row red.sv(61) " "Verilog HDL or VHDL warning at red.sv(61): object \"row\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511133840262 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(120) " "Verilog HDL assignment warning at red.sv(120): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840449 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(121) " "Verilog HDL assignment warning at red.sv(121): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840449 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(131) " "Verilog HDL assignment warning at red.sv(131): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511133840449 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG red.sv(24) " "Output port \"LEDG\" at red.sv(24) has no driver" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511133840456 "|red|vga:hello"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 640 C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram1_vga_1e55f.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (640) in the Memory Initialization File \"C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram1_vga_1e55f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1511133840619 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram1_vga_1e55f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram1_vga_1e55f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1511133840621 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "vga:hello\|buffer2_rtl_0 " "Inferred RAM node \"vga:hello\|buffer2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511133840622 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 640 C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram0_vga_1e55f.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (640) in the Memory Initialization File \"C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/red.ram0_vga_1e55f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1511133840627 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "vga:hello\|buffer1_rtl_0 " "Inferred RAM node \"vga:hello\|buffer1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511133840629 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pixelGenerator:gen\|p " "RAM logic \"pixelGenerator:gen\|p\" is uninferred due to inappropriate RAM size" {  } { { "red.sv" "p" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 152 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511133840629 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pixelGenerator:gen\|ROM " "RAM logic \"pixelGenerator:gen\|ROM\" is uninferred due to asynchronous read logic" {  } { { "red.sv" "ROM" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 179 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511133840629 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pixelGenerator:gen\|nametableROM " "RAM logic \"pixelGenerator:gen\|nametableROM\" is uninferred due to asynchronous read logic" {  } { { "red.sv" "nametableROM" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 165 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511133840629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1511133840629 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:hello\|buffer2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:hello\|buffer2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/red.ram1_vga_1e55f.hdl.mif " "Parameter INIT_FILE set to db/red.ram1_vga_1e55f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:hello\|buffer1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:hello\|buffer1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/red.ram0_vga_1e55f.hdl.mif " "Parameter INIT_FILE set to db/red.ram0_vga_1e55f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511133843910 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511133843910 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511133843910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:hello\|altsyncram:buffer2_rtl_0 " "Elaborated megafunction instantiation \"vga:hello\|altsyncram:buffer2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:hello\|altsyncram:buffer2_rtl_0 " "Instantiated megafunction \"vga:hello\|altsyncram:buffer2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/red.ram1_vga_1e55f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/red.ram1_vga_1e55f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133843956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511133843956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgk1 " "Found entity 1: altsyncram_fgk1" {  } { { "db/altsyncram_fgk1.tdf" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/altsyncram_fgk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511133844014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511133844014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:hello\|altsyncram:buffer1_rtl_0 " "Elaborated megafunction instantiation \"vga:hello\|altsyncram:buffer1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:hello\|altsyncram:buffer1_rtl_0 " "Instantiated megafunction \"vga:hello\|altsyncram:buffer1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/red.ram0_vga_1e55f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/red.ram0_vga_1e55f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511133844353 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511133844353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egk1 " "Found entity 1: altsyncram_egk1" {  } { { "db/altsyncram_egk1.tdf" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/db/altsyncram_egk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511133844412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511133844412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511133851431 "|red|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511133851431 ""}
