
---------- Begin Simulation Statistics ----------
final_tick                               15805883406815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                      5                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737280                       # Number of bytes of host memory used
host_op_rate                                        5                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51161.85                       # Real time elapsed on the host
host_tick_rate                           308938832656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      260595                       # Number of instructions simulated
sim_ops                                        261100                       # Number of ops (including micro ops) simulated
sim_seconds                              15805.883407                       # Number of seconds simulated
sim_ticks                                15805883406815000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.333966                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  35237                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               54772                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            11330                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            49682                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5873                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           9340                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3467                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  71748                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2355                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             7192                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                     53504                       # Number of branches committed
system.cpu0.commit.bw_lim_events                10573                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          47072                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              242247                       # Number of instructions committed
system.cpu0.commit.committedOps                242432                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       546962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.443234                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.337534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       445424     81.44%     81.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        57543     10.52%     91.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        15263      2.79%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         9686      1.77%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4177      0.76%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2478      0.45%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1103      0.20%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          715      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        10573      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       546962                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        31                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                9749                       # Number of function calls committed.
system.cpu0.commit.int_insts                   237327                       # Number of committed integer instructions.
system.cpu0.commit.loads                        61940                       # Number of loads committed
system.cpu0.commit.membars                        486                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          489      0.20%      0.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          140588     57.99%     58.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            362      0.15%     58.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             288      0.12%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             4      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          62143     25.63%     84.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         38531     15.89%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           19      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           242432                       # Class of committed instruction
system.cpu0.commit.refs                        100697                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     242247                       # Number of Instructions Simulated
system.cpu0.committedOps                       242432                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.289395                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.289395                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                44557                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 4204                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               34171                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                307857                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  299594                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   205312                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  7331                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8694                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 1384                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                      71748                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    55546                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       242676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 4385                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        329397                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  22946                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.055995                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            303867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             41110                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.257072                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            558178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.973846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  335383     60.09%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  165269     29.61%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   29487      5.28%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   16940      3.03%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    6245      1.12%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    2357      0.42%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     682      0.12%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     742      0.13%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1073      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              558178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       28                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu0.idleCycles                         723162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                7433                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                   59716                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.217309                       # Inst execution rate
system.cpu0.iew.exec_refs                      117432                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     44478                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   8151                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                73850                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               597                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             4694                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               46152                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             289471                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                72954                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5436                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               278447                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 6890                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  7331                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 6939                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5070                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        11910                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         7395                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            70                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3567                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          3866                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   109822                       # num instructions consuming a value
system.cpu0.iew.wb_count                       273914                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847854                       # average fanout of values written-back
system.cpu0.iew.wb_producers                    93113                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.213772                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        274205                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  335520                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 175948                       # number of integer regfile writes
system.cpu0.ipc                              0.189058                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.189058                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              578      0.20%      0.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               163230     57.50%     57.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 371      0.13%     57.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  290      0.10%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  4      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               74673     26.30%     84.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              44710     15.75%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              4      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                283883                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 65                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           31                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                31                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1662                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005855                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    182     10.95%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   844     50.78%     61.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  633     38.09%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                284933                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           1127743                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       273883                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           336547                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    288322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   283883                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1149                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          47038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              202                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           144                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        15852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       558178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.508589                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.838888                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             357531     64.05%     64.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             144924     25.96%     90.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              38640      6.92%     96.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              10440      1.87%     98.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               4201      0.75%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1359      0.24%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                900      0.16%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                104      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 79      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         558178                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.221552                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             2302                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1447                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads               73850                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              46152                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu0.numCycles                         1281340                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  15232                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               154930                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   352                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  308005                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  5968                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups               362126                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                300675                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             194932                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   198073                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  7966                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  7331                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                14577                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   40002                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               28                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          362098                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         14960                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               377                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     4342                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           376                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                      824827                       # The number of ROB reads
system.cpu0.rob.rob_writes                     590232                       # The number of ROB writes
system.cpu0.timesIdled                          11735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   85                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            43.915630                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    812                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                1849                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              285                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             1221                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               236                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            372                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             136                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   2151                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                            70                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              207                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      1416                       # Number of branches committed
system.cpu1.commit.bw_lim_events                   54                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            633                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6126                       # Number of instructions committed
system.cpu1.commit.committedOps                  6232                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        17709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.351911                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.991689                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        14409     81.37%     81.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2046     11.55%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          565      3.19%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          281      1.59%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          147      0.83%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           75      0.42%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          106      0.60%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           26      0.15%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           54      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17709                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 471                       # Number of function calls committed.
system.cpu1.commit.int_insts                     5955                       # Number of committed integer instructions.
system.cpu1.commit.loads                         1161                       # Number of loads committed
system.cpu1.commit.membars                        149                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          149      2.39%      2.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            3894     62.48%     64.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              8      0.13%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              16      0.26%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1231     19.75%     85.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           922     14.79%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6232                       # Class of committed instruction
system.cpu1.commit.refs                          2165                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6126                       # Number of Instructions Simulated
system.cpu1.committedOps                         6232                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.300196                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.300196                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 4134                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   79                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 716                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  7804                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    8633                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     4898                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   252                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                   61                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       2151                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     1500                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         7253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  137                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                          8960                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    660                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055733                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             10394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              1048                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.232154                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             17978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.511403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   11484     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4938     27.47%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     948      5.27%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     349      1.94%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      90      0.50%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     123      0.68%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      14      0.08%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      30      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          20617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 210                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    1472                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171007                       # Inst execution rate
system.cpu1.iew.exec_refs                        2300                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      1010                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     17                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 1373                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               211                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              187                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                1067                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               6866                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 1290                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              120                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 6600                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    9                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   252                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          212                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           63                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     2101                       # num instructions consuming a value
system.cpu1.iew.wb_count                         6442                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822941                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     1729                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.166913                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          6487                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                    7687                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4336                       # number of integer regfile writes
system.cpu1.ipc                              0.158725                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158725                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              194      2.89%      2.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4145     61.68%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   9      0.13%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   16      0.24%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1402     20.86%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                942     14.02%     99.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  6720                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         55                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008185                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     16     29.09%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    30     54.55%     83.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    6     10.91%     94.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     94.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      5.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  6566                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             31447                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         6430                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             7487                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      6505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     6720                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                361                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            23                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        17978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.373790                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.757456                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              13084     72.78%     72.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3746     20.84%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                798      4.44%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                175      0.97%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 81      0.45%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 44      0.24%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 41      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  9      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17978                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174116                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              175                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              35                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                1373                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1067                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     45                       # number of misc regfile reads
system.cpu1.numCycles                           38595                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1245021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                     26                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4047                       # Number of HB maps that are committed
system.cpu1.rename.IdleCycles                    8921                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                 7750                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  7180                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               4730                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     4670                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   132                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   252                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                  212                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     683                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups            7738                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          3897                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               154                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                      543                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           154                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       24260                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13999                       # The number of ROB writes
system.cpu1.timesIdled                            328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            43.823845                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    816                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                1862                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              281                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             1268                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               235                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            365                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             130                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   2216                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           83                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                            75                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              213                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      1426                       # Number of branches committed
system.cpu2.commit.bw_lim_events                   64                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            682                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                5967                       # Number of instructions committed
system.cpu2.commit.committedOps                  6075                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        17569                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.345779                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.995733                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        14356     81.71%     81.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1998     11.37%     93.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          570      3.24%     96.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          268      1.53%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          118      0.67%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           49      0.28%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          118      0.67%     99.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           28      0.16%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           64      0.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        17569                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 466                       # Number of function calls committed.
system.cpu2.commit.int_insts                     5793                       # Number of committed integer instructions.
system.cpu2.commit.loads                         1082                       # Number of loads committed
system.cpu2.commit.membars                        147                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          147      2.42%      2.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            3916     64.46%     66.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              7      0.12%     67.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              14      0.23%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1157     19.05%     86.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           822     13.53%     99.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             6075                       # Class of committed instruction
system.cpu2.commit.refs                          1991                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       5967                       # Number of Instructions Simulated
system.cpu2.committedOps                         6075                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.763198                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.763198                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 4300                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   69                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 683                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  7673                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    8391                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     4839                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   267                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                   56                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       2216                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     1516                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         7180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  138                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                          8971                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    670                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.064439                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             10317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              1051                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.260868                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             17853                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.516552                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.898388                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   11430     64.02%     64.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    4788     26.82%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1008      5.65%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     371      2.08%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      80      0.45%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     131      0.73%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      14      0.08%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      29      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               17853                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          16536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 216                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    1487                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.187618                       # Inst execution rate
system.cpu2.iew.exec_refs                        2089                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       919                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                     38                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 1274                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               246                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              155                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 984                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               6758                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 1170                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              108                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 6452                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   267                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          192                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           75                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          175                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            41                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     1959                       # num instructions consuming a value
system.cpu2.iew.wb_count                         6322                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.843287                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     1652                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.183838                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          6376                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                    7494                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   4324                       # number of integer regfile writes
system.cpu2.ipc                              0.173515                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173515                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              201      3.06%      3.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4206     64.12%     67.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   7      0.11%     67.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   14      0.21%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                1273     19.41%     86.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                847     12.91%     99.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  6560                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         58                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008841                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     14     24.14%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    29     50.00%     74.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   12     20.69%     94.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     94.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      5.17%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  6402                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             31010                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         6310                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             7428                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      6365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     6560                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                393                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            39                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        17853                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.367445                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.746399                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              13055     73.12%     73.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3670     20.56%     93.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                789      4.42%     98.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                180      1.01%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 84      0.47%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 24      0.13%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 41      0.23%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 10      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          17853                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.190759                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              204                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                1274                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                984                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     54                       # number of misc regfile reads
system.cpu2.numCycles                           34389                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1246470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                     40                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 3987                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                     4                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    8688                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                     8                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                 7451                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  7042                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               4657                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     4598                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                    40                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   267                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                  132                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     670                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups            7439                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          4128                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               178                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                      581                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           176                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       23976                       # The number of ROB reads
system.cpu2.rob.rob_writes                      13798                       # The number of ROB writes
system.cpu2.timesIdled                            304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            43.099671                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    787                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                1826                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              292                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             1279                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               238                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            389                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             151                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   2238                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           83                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                            70                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              226                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      1465                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   91                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            345                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            762                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                6255                       # Number of instructions committed
system.cpu3.commit.committedOps                  6361                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        18089                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.351650                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.033178                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        14817     81.91%     81.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2032     11.23%     93.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          548      3.03%     96.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          279      1.54%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          118      0.65%     98.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           59      0.33%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.63%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           31      0.17%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           91      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        18089                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 476                       # Number of function calls committed.
system.cpu3.commit.int_insts                     6079                       # Number of committed integer instructions.
system.cpu3.commit.loads                         1177                       # Number of loads committed
system.cpu3.commit.membars                        148                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          148      2.33%      2.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4007     62.99%     65.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              8      0.13%     65.45% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              16      0.25%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1247     19.60%     85.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           923     14.51%     99.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             6361                       # Class of committed instruction
system.cpu3.commit.refs                          2182                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       6255                       # Number of Instructions Simulated
system.cpu3.committedOps                         6361                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.573141                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.573141                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 4605                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   67                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 691                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  8145                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    8412                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     5024                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   274                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  120                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                   68                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       2238                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     1511                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         7894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  140                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          9316                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    680                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064200                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             10148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              1025                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.267240                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             18383                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.519774                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.898583                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   11686     63.57%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    5062     27.54%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     988      5.37%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     358      1.95%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     102      0.55%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     143      0.78%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      15      0.08%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       2      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      27      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               18383                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          16477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 229                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    1516                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.194464                       # Inst execution rate
system.cpu3.iew.exec_refs                        2327                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      1020                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                     20                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 1431                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               229                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              213                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                1084                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               7124                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 1307                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              154                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 6779                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   274                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          254                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           79                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            36                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     2191                       # num instructions consuming a value
system.cpu3.iew.wb_count                         6605                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.815153                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     1786                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.189472                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          6657                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                    7905                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   4463                       # number of integer regfile writes
system.cpu3.ipc                              0.179432                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179432                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              196      2.83%      2.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 4313     62.21%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   8      0.12%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   16      0.23%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                1432     20.65%     86.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                956     13.79%     99.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  6933                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         75                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010818                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     16     21.33%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    31     41.33%     62.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   25     33.33%     96.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     96.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      4.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  6797                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             32304                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         6593                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             7874                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      6747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     6933                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                377                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            32                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        18383                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.377142                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.775336                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              13420     73.00%     73.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               3754     20.42%     93.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                812      4.42%     97.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                211      1.15%     98.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 83      0.45%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 45      0.24%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 42      0.23%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 15      0.08%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          18383                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.198881                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              178                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              33                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                1431                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1084                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     48                       # number of misc regfile reads
system.cpu3.numCycles                           34860                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1248757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                     23                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 4136                       # Number of HB maps that are committed
system.cpu3.rename.IdleCycles                    8725                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                 8082                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  7505                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               4955                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     4779                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   172                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   274                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                  254                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     819                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups            8070                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          4328                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               167                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                      556                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           165                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       24822                       # The number of ROB reads
system.cpu3.rob.rob_writes                      14540                       # The number of ROB writes
system.cpu3.timesIdled                            303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          639                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        22819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        47510                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12631                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1612                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              203                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            106                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1195                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9501                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        31819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       787200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  787200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              283                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11020                       # Request fanout histogram
system.membus.respLayer1.occupancy           56725750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            29939000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 63                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    493933843211515.625000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2794111720453775                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           31     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      3.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 15805882766385500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      424046500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 15805882982768500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         1101                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1101                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         1101                       # number of overall hits
system.cpu2.icache.overall_hits::total           1101                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          415                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           415                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          415                       # number of overall misses
system.cpu2.icache.overall_misses::total          415                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     17926000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     17926000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     17926000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     17926000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         1516                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1516                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         1516                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1516                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.273747                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.273747                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.273747                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.273747                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 43195.180723                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43195.180723                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 43195.180723                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43195.180723                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          351                       # number of writebacks
system.cpu2.icache.writebacks::total              351                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           33                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          382                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          382                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     16052000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16052000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     16052000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16052000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.251979                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.251979                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.251979                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.251979                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 42020.942408                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42020.942408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 42020.942408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42020.942408                       # average overall mshr miss latency
system.cpu2.icache.replacements                   351                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         1101                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1101                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     17926000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     17926000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         1516                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1516                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.273747                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.273747                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 43195.180723                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43195.180723                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           33                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          382                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     16052000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16052000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.251979                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.251979                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 42020.942408                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42020.942408                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1483                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              382                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.882199                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        406882000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             3414                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            3414                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         1355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         1355                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1355                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          459                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           459                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          459                       # number of overall misses
system.cpu2.dcache.overall_misses::total          459                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     15286500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     15286500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     15286500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     15286500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data         1814                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1814                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data         1814                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1814                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.253032                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.253032                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.253032                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.253032                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 33303.921569                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33303.921569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 33303.921569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33303.921569                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu2.dcache.writebacks::total               24                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          243                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          243                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          216                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      5124000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5124000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      5124000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5124000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.119074                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.119074                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.119074                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.119074                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 23722.222222                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23722.222222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 23722.222222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23722.222222                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    24                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data          762                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            762                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          296                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          296                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      7073500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7073500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         1058                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1058                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.279773                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.279773                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 23896.959459                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23896.959459                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          137                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          159                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      3286000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3286000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.150284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.150284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 20666.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20666.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data          593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data      8213000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8213000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.215608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.215608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 50386.503067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50386.503067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          106                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           57                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      1838000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1838000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.075397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.075397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 32245.614035                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32245.614035                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           64                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           64                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           43                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       451000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       451000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.401869                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.401869                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 10488.372093                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10488.372093                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           19                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.177570                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.177570                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6342.105263                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6342.105263                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           43                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           29                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       154500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       154500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.402778                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.402778                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5327.586207                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5327.586207                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           29                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       132500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       132500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.402778                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.402778                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4568.965517                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4568.965517                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        84500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        84500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           19                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             19                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           56                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           56                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       287000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       287000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           75                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           75                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.746667                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.746667                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         5125                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         5125                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           56                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           56                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       231000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       231000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.746667                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.746667                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         4125                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         4125                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           18.000000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               1829                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.316000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        406893500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    18.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.562500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.562500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4386                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4386                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 49                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    632235319011820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3161176551248891.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 15805882765006500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      431519500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 15805882975295500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         1090                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1090                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         1090                       # number of overall hits
system.cpu3.icache.overall_hits::total           1090                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          421                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           421                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          421                       # number of overall misses
system.cpu3.icache.overall_misses::total          421                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     17247500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17247500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     17247500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17247500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         1511                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1511                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         1511                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1511                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.278623                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.278623                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.278623                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.278623                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 40967.933492                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40967.933492                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 40967.933492                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40967.933492                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          362                       # number of writebacks
system.cpu3.icache.writebacks::total              362                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           28                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           28                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          393                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          393                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     15775500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15775500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     15775500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15775500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.260093                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.260093                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.260093                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.260093                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 40141.221374                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40141.221374                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 40141.221374                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40141.221374                       # average overall mshr miss latency
system.cpu3.icache.replacements                   362                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         1090                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1090                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          421                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          421                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     17247500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17247500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         1511                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1511                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.278623                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.278623                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 40967.933492                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40967.933492                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           28                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          393                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     15775500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15775500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.260093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.260093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 40141.221374                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40141.221374                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1483                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.773537                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        414116000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.968750                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             3415                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            3415                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         1423                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1423                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         1423                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1423                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          621                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          621                       # number of overall misses
system.cpu3.dcache.overall_misses::total          621                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     20039998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     20039998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     20039998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     20039998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         2044                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2044                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         2044                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2044                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.303816                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.303816                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.303816                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.303816                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 32270.528180                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32270.528180                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 32270.528180                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32270.528180                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    34.200000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           35                       # number of writebacks
system.cpu3.dcache.writebacks::total               35                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          369                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          369                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          252                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      5560500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      5560500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      5560500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      5560500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.123288                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.123288                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.123288                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.123288                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 22065.476190                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22065.476190                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 22065.476190                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22065.476190                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    35                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data          815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      8394500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      8394500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         1188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.313973                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.313973                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 22505.361930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22505.361930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          197                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          176                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      3241000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      3241000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.148148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 18414.772727                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18414.772727                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data          608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     11645498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11645498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.289720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.289720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 46957.653226                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46957.653226                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          172                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           76                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      2319500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2319500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.088785                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.088785                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 30519.736842                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30519.736842                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           58                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       524000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       524000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.431373                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.431373                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 11909.090909                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11909.090909                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.196078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.196078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         7225                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7225                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           40                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           33                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       244500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       244500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.452055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.452055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7409.090909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7409.090909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           33                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       217500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       217500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452055                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452055                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6590.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6590.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        63000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        63000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           17                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             17                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           53                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           53                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       319500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       319500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           70                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           70                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.757143                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.757143                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6028.301887                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6028.301887                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           53                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           53                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       266500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       266500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.757143                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.757143                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5028.301887                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5028.301887                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           23.999999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               1927                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              265                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.271698                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        414127500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    23.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.750000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.750000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             4843                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            4843                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  7                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3951470691536750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7902941382935167                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3     75.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        48500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 15805882765939500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      640668000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 15805882766147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        42085                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           42085                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        42085                       # number of overall hits
system.cpu0.icache.overall_hits::total          42085                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13460                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13460                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13460                       # number of overall misses
system.cpu0.icache.overall_misses::total        13460                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    642810497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    642810497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    642810497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    642810497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        55545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        55545                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        55545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        55545                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.242326                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.242326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.242326                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.242326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 47757.094874                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47757.094874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 47757.094874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47757.094874                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2614                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.088889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        12074                       # number of writebacks
system.cpu0.icache.writebacks::total            12074                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1354                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        12106                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12106                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        12106                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12106                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    584303498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    584303498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    584303498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    584303498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.217949                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.217949                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.217949                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.217949                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 48265.611928                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48265.611928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 48265.611928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48265.611928                       # average overall mshr miss latency
system.cpu0.icache.replacements                 12074                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        42085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          42085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13460                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13460                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    642810497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    642810497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        55545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        55545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.242326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.242326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 47757.094874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47757.094874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        12106                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12106                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    584303498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    584303498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.217949                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.217949                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 48265.611928                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48265.611928                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              54191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.476375                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           123196                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          123196                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        85206                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           85206                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        85206                       # number of overall hits
system.cpu0.dcache.overall_hits::total          85206                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        18656                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18656                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        18656                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18656                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    784614837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    784614837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    784614837                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    784614837                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       103862                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       103862                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       103862                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       103862                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.179623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.179623                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179623                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 42056.970251                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42056.970251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 42056.970251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42056.970251                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        17294                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          263                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              434                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.847926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   131.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         9893                       # number of writebacks
system.cpu0.dcache.writebacks::total             9893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8615                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        10041                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10041                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        10041                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10041                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    396087455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    396087455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    396087455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    396087455                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.096676                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.096676                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.096676                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.096676                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 39447.012748                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39447.012748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 39447.012748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39447.012748                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  9893                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        53368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          53368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        12168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    473243000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    473243000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        65536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        65536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.185669                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.185669                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 38892.422748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38892.422748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         4331                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4331                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         7837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    293573500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    293573500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 37459.933648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37459.933648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        31838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         31838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         6488                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6488                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    311371837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    311371837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        38326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        38326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.169285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.169285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47991.960080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47991.960080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         4284                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4284                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         2204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    102513955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    102513955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057507                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057507                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46512.683757                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46512.683757                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           40                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1134500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1134500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.163934                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.163934                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28362.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28362.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       797000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       797000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.073770                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073770                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          179                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          179                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           45                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       289500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       289500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200893                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200893                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6433.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6433.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           44                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       245500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       245500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5579.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5579.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          188                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            188                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           19                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           19                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       185500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       185500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.091787                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.091787                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  9763.157895                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  9763.157895                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           19                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           19                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       166500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       166500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.091787                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.091787                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  8763.157895                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  8763.157895                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              95923                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            10024                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.569334                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.968750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           219098                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          219098                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5896                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                5873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  16                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5896                       # number of overall hits
system.l2.overall_hits::.cpu0.data               5873                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                171                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 35                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                214                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 24                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                226                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 16                       # number of overall hits
system.l2.overall_hits::total                   12455                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                49                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                64                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10895                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6210                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3965                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              201                       # number of overall misses
system.l2.overall_misses::.cpu1.data               71                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              168                       # number of overall misses
system.l2.overall_misses::.cpu2.data               49                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              167                       # number of overall misses
system.l2.overall_misses::.cpu3.data               64                       # number of overall misses
system.l2.overall_misses::total                 10895                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    501595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    309020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     15790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      4943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     12886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      3464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     12508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      4233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        864441000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    501595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    309020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     15790500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      4943000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     12886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      3464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     12508500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      4233500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       864441000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           12106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            9838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data              73                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              80                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          12106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           9838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data             73                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             80                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.512969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.403029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.540323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.669811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.439791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.671233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.424936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.466595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.512969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.403029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.540323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.669811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.439791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.671233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.424936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.466595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80772.141707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77936.948298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78559.701493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 69619.718310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 76702.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 70704.081633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 74901.197605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 66148.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79342.909592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80772.141707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77936.948298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78559.701493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 69619.718310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 76702.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 70704.081633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 74901.197605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 66148.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79342.909592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1612                       # number of writebacks
system.l2.writebacks::total                      1612                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 207                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                207                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    439331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    269370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     11488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      3946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      7630000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      1944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      8061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      3110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    744882000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    439331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    269370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     11488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      3946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      7630000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      1944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      8061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      3110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    744882000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.512225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.403029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.435484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.584906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.282723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.369863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.279898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.662500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.457730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.512225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.403029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.435484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.584906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.282723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.369863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.279898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.662500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.457730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70848.492179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67936.948298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 63653.225806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 70648.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        72000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 73286.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 58679.245283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69693.300898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70848.492179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67936.948298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 63653.225806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 70648.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        72000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 73286.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 58679.245283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69693.300898                       # average overall mshr miss latency
system.l2.replacements                          22652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18692                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.437500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.531915                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       502500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.531915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20100                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.409091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     83894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      1698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data       961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      1707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      88260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.541368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.758621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.875000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.549537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74111.307420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77181.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data        80125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 81285.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74355.939343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     72574000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data       841500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     76390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.541368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.758621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.875000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.549537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64111.307420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67181.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data        70125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 71285.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64355.939343                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    501595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     15790500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     12886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     12508500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    542780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        12106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.512969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.540323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.439791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.424936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80772.141707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78559.701493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 76702.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 74901.197605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80459.531574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    439331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     11488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      7630000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      8061500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    466511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.512225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.435484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.282723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.279898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.496567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70848.492179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 70648.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 73286.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70887.631059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    225126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      3245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      2503000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      2526500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    233400500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         7747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           77                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.365690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.636364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.649123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.767857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.373189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79465.584186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 66224.489796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 67648.648649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 58755.813953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78798.278190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           22                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           42                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    196796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      2468500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      1102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      1613000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.365690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.519481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.263158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69465.584186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 61712.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 50406.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69171.232877                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       172500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       287500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                       45122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.986091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.171875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204227                       # Number of tag accesses
system.l2.tags.data_accesses                   204227                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        396864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        253760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       396864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        421184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       103168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          103168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           3965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               16                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                    43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           25                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               27                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks              7                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                    7                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks              7                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              16                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                   50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      3233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145148250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          4059968244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1612                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   303                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    125102250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   49555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               310933500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12622.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31372.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.417000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.710507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.168103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          966     35.09%     35.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          851     30.91%     66.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          302     10.97%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          182      6.61%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          103      3.74%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           81      2.94%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      1.93%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.20%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          182      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2753                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.923077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.174618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.549235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      1.28%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12     15.38%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22     28.21%     44.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16     20.51%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8     10.26%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      6.41%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      6.41%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      6.41%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      2.56%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.529079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     70.51%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.85%     74.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     25.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 634304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  684032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               103168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     641798000                       # Total gap between requests
system.mem_ctrls.avgGap                      52178.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       396864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       206912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        10368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         6912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         7040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        82624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25.108625047106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 13.090821605756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 0.655958274090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 0.174112381394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 0.437305516060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 0.085031628123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.445403766357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 0.133621129907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5.227420566975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         3965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    183496250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    112585750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      4740250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      1548000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      3102500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       878500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      3471000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      1111250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16026997500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29591.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28394.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29260.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24967.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     28726.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     32537.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     31554.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     20966.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9942306.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7197120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3825360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26960640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2698740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1247703089056320.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     227946032075670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     5877504674984640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       7353153836798490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216252                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 15278089616752000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 527793184620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    605443000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12459300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6622275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            43803900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4040280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1247703089056320.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227946038777160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     5877504669341280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7353153864100515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216254                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 15278089602196500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 527793184620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    619998500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 49                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    632235319525680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3161176551141942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 15805882765007000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      418673000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 15805882988142000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         1085                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         1085                       # number of overall hits
system.cpu1.icache.overall_hits::total           1085                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          415                       # number of overall misses
system.cpu1.icache.overall_misses::total          415                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     20547500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20547500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     20547500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20547500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         1500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         1500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1500                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.276667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.276667                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.276667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.276667                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49512.048193                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49512.048193                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49512.048193                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49512.048193                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          342                       # number of writebacks
system.cpu1.icache.writebacks::total              342                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           43                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          372                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          372                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     18407000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18407000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     18407000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18407000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.248000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.248000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.248000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.248000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49481.182796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49481.182796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49481.182796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49481.182796                       # average overall mshr miss latency
system.cpu1.icache.replacements                   342                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         1085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     20547500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20547500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         1500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.276667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.276667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49512.048193                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49512.048193                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          372                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     18407000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18407000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.248000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.248000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49481.182796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49481.182796                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1457                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              372                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.916667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        399402000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.937500                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3372                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3372                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         1521                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1521                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         1521                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1521                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          519                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           519                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          519                       # number of overall misses
system.cpu1.dcache.overall_misses::total          519                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     19490998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     19490998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     19490998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     19490998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         2040                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2040                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         2040                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2040                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254412                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254412                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254412                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254412                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 37554.909441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37554.909441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 37554.909441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37554.909441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           30                       # number of writebacks
system.cpu1.dcache.writebacks::total               30                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          277                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          242                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      6513000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6513000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      6513000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6513000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.118627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.118627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.118627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.118627                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 26913.223140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26913.223140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 26913.223140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26913.223140                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    30                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data          896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      8022000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8022000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         1180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 28246.478873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28246.478873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          110                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      4062000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4062000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23344.827586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23344.827586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data          625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          235                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     11468998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11468998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273256                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273256                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48804.246809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48804.246809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           68                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      2451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.079070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.079070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 36044.117647                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36044.117647                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           49                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           43                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       534000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       534000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.467391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.467391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 12418.604651                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12418.604651                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.217391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           40                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.402985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.402985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.402985                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.402985                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5537.037037                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5537.037037                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           19                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             19                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           51                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           51                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       271000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       271000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data           70                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total           70                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.728571                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.728571                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5313.725490                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5313.725490                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           51                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           51                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.728571                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.728571                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4313.725490                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4313.725490                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           22.999999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               1993                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              263                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.577947                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        399413500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    22.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.718750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.718750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             4801                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            4801                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 15805883406815000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19863                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21040                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             225                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13253                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8421                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        36286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        29881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1547520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1262784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        45696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        46912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         6208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        48320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         7360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2973504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23614                       # Total snoops (count)
system.tol2bus.snoopTraffic                    147136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.642806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31924     67.85%     67.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13326     28.32%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    932      1.98%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    661      1.40%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    208      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           46868495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            420969                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            603417                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            450980                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            619922                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15077491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18175963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            439484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            580447                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
