Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov  6 14:41:09 2022
| Host         : fuck running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file d_reg8file_control_sets_placed.rpt
| Design       : d_reg8file
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             144 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d[0][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | d[3][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | d[1][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | d[2][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | d[4][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | d               |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | d[5][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | d[6][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | p_0_in          |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | we              |                  |                9 |             64 |         7.11 |
+----------------+-----------------+------------------+------------------+----------------+--------------+


