INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework_5/Homework_5.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework_5/Homework_5.srcs/sources_1/new/HW5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework_5/Homework_5.srcs/sim_1/new/TB_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework_5/Homework_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
