
ITI20_SLAVE.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b04  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012c  00800060  00003b04  00003b98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  0080018c  0080018c  00003cc4  2**0
                  ALLOC
  3 .stab         00003be8  00000000  00000000  00003cc4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000184d  00000000  00000000  000078ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  000090f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d3  00000000  00000000  00009279  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000200f  00000000  00000000  0000944c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  0000b45b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001001  00000000  00000000  0000c5cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000d5cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c1  00000000  00000000  0000d76c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ae  00000000  00000000  0000da2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000e2db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 c9 07 	jmp	0xf92	; 0xf92 <__vector_10>
      2c:	0c 94 f6 07 	jmp	0xfec	; 0xfec <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 19 10 	jmp	0x2032	; 0x2032 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e0       	ldi	r30, 0x04	; 4
      68:	fb e3       	ldi	r31, 0x3B	; 59
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 38       	cpi	r26, 0x8C	; 140
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e8       	ldi	r26, 0x8C	; 140
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 39       	cpi	r26, 0x95	; 149
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <main>
      8a:	0c 94 80 1d 	jmp	0x3b00	; 0x3b00 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 49 1d 	jmp	0x3a92	; 0x3a92 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 65 1d 	jmp	0x3aca	; 0x3aca <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 71 1d 	jmp	0x3ae2	; 0x3ae2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 71 1d 	jmp	0x3ae2	; 0x3ae2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 49 1d 	jmp	0x3a92	; 0x3a92 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 65 1d 	jmp	0x3aca	; 0x3aca <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 71 1d 	jmp	0x3ae2	; 0x3ae2 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 71 1d 	jmp	0x3ae2	; 0x3ae2 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 71 1d 	jmp	0x3ae2	; 0x3ae2 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 59 1d 	jmp	0x3ab2	; 0x3ab2 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 75 1d 	jmp	0x3aea	; 0x3aea <__epilogue_restores__+0x20>

000007fa <__floatunsisf>:
     7fa:	a8 e0       	ldi	r26, 0x08	; 8
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	e3 e0       	ldi	r30, 0x03	; 3
     800:	f4 e0       	ldi	r31, 0x04	; 4
     802:	0c 94 51 1d 	jmp	0x3aa2	; 0x3aa2 <__prologue_saves__+0x10>
     806:	7b 01       	movw	r14, r22
     808:	8c 01       	movw	r16, r24
     80a:	61 15       	cp	r22, r1
     80c:	71 05       	cpc	r23, r1
     80e:	81 05       	cpc	r24, r1
     810:	91 05       	cpc	r25, r1
     812:	19 f4       	brne	.+6      	; 0x81a <__floatunsisf+0x20>
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	89 83       	std	Y+1, r24	; 0x01
     818:	60 c0       	rjmp	.+192    	; 0x8da <__stack+0x7b>
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	89 83       	std	Y+1, r24	; 0x01
     81e:	8e e1       	ldi	r24, 0x1E	; 30
     820:	c8 2e       	mov	r12, r24
     822:	d1 2c       	mov	r13, r1
     824:	dc 82       	std	Y+4, r13	; 0x04
     826:	cb 82       	std	Y+3, r12	; 0x03
     828:	ed 82       	std	Y+5, r14	; 0x05
     82a:	fe 82       	std	Y+6, r15	; 0x06
     82c:	0f 83       	std	Y+7, r16	; 0x07
     82e:	18 87       	std	Y+8, r17	; 0x08
     830:	c8 01       	movw	r24, r16
     832:	b7 01       	movw	r22, r14
     834:	0e 94 76 04 	call	0x8ec	; 0x8ec <__clzsi2>
     838:	fc 01       	movw	r30, r24
     83a:	31 97       	sbiw	r30, 0x01	; 1
     83c:	f7 ff       	sbrs	r31, 7
     83e:	3b c0       	rjmp	.+118    	; 0x8b6 <__stack+0x57>
     840:	22 27       	eor	r18, r18
     842:	33 27       	eor	r19, r19
     844:	2e 1b       	sub	r18, r30
     846:	3f 0b       	sbc	r19, r31
     848:	57 01       	movw	r10, r14
     84a:	68 01       	movw	r12, r16
     84c:	02 2e       	mov	r0, r18
     84e:	04 c0       	rjmp	.+8      	; 0x858 <__floatunsisf+0x5e>
     850:	d6 94       	lsr	r13
     852:	c7 94       	ror	r12
     854:	b7 94       	ror	r11
     856:	a7 94       	ror	r10
     858:	0a 94       	dec	r0
     85a:	d2 f7       	brpl	.-12     	; 0x850 <__floatunsisf+0x56>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	50 e0       	ldi	r21, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
     872:	aa 1f       	adc	r26, r26
     874:	bb 1f       	adc	r27, r27
     876:	2a 95       	dec	r18
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	01 97       	sbiw	r24, 0x01	; 1
     87c:	a1 09       	sbc	r26, r1
     87e:	b1 09       	sbc	r27, r1
     880:	8e 21       	and	r24, r14
     882:	9f 21       	and	r25, r15
     884:	a0 23       	and	r26, r16
     886:	b1 23       	and	r27, r17
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	a1 05       	cpc	r26, r1
     88c:	b1 05       	cpc	r27, r1
     88e:	21 f0       	breq	.+8      	; 0x898 <__stack+0x39>
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	4a 29       	or	r20, r10
     89a:	5b 29       	or	r21, r11
     89c:	6c 29       	or	r22, r12
     89e:	7d 29       	or	r23, r13
     8a0:	4d 83       	std	Y+5, r20	; 0x05
     8a2:	5e 83       	std	Y+6, r21	; 0x06
     8a4:	6f 83       	std	Y+7, r22	; 0x07
     8a6:	78 87       	std	Y+8, r23	; 0x08
     8a8:	8e e1       	ldi	r24, 0x1E	; 30
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	8e 1b       	sub	r24, r30
     8ae:	9f 0b       	sbc	r25, r31
     8b0:	9c 83       	std	Y+4, r25	; 0x04
     8b2:	8b 83       	std	Y+3, r24	; 0x03
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__stack+0x7b>
     8b6:	30 97       	sbiw	r30, 0x00	; 0
     8b8:	81 f0       	breq	.+32     	; 0x8da <__stack+0x7b>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__stack+0x67>
     8be:	ee 0c       	add	r14, r14
     8c0:	ff 1c       	adc	r15, r15
     8c2:	00 1f       	adc	r16, r16
     8c4:	11 1f       	adc	r17, r17
     8c6:	0a 94       	dec	r0
     8c8:	d2 f7       	brpl	.-12     	; 0x8be <__stack+0x5f>
     8ca:	ed 82       	std	Y+5, r14	; 0x05
     8cc:	fe 82       	std	Y+6, r15	; 0x06
     8ce:	0f 83       	std	Y+7, r16	; 0x07
     8d0:	18 87       	std	Y+8, r17	; 0x08
     8d2:	ce 1a       	sub	r12, r30
     8d4:	df 0a       	sbc	r13, r31
     8d6:	dc 82       	std	Y+4, r13	; 0x04
     8d8:	cb 82       	std	Y+3, r12	; 0x03
     8da:	1a 82       	std	Y+2, r1	; 0x02
     8dc:	ce 01       	movw	r24, r28
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     8e4:	28 96       	adiw	r28, 0x08	; 8
     8e6:	ea e0       	ldi	r30, 0x0A	; 10
     8e8:	0c 94 6d 1d 	jmp	0x3ada	; 0x3ada <__epilogue_restores__+0x10>

000008ec <__clzsi2>:
     8ec:	ef 92       	push	r14
     8ee:	ff 92       	push	r15
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	7b 01       	movw	r14, r22
     8f6:	8c 01       	movw	r16, r24
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	e8 16       	cp	r14, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	f8 06       	cpc	r15, r24
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 07       	cpc	r16, r24
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	18 07       	cpc	r17, r24
     908:	88 f4       	brcc	.+34     	; 0x92c <__clzsi2+0x40>
     90a:	8f ef       	ldi	r24, 0xFF	; 255
     90c:	e8 16       	cp	r14, r24
     90e:	f1 04       	cpc	r15, r1
     910:	01 05       	cpc	r16, r1
     912:	11 05       	cpc	r17, r1
     914:	31 f0       	breq	.+12     	; 0x922 <__clzsi2+0x36>
     916:	28 f0       	brcs	.+10     	; 0x922 <__clzsi2+0x36>
     918:	88 e0       	ldi	r24, 0x08	; 8
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	a0 e0       	ldi	r26, 0x00	; 0
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	17 c0       	rjmp	.+46     	; 0x950 <__clzsi2+0x64>
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	a0 e0       	ldi	r26, 0x00	; 0
     928:	b0 e0       	ldi	r27, 0x00	; 0
     92a:	12 c0       	rjmp	.+36     	; 0x950 <__clzsi2+0x64>
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	e8 16       	cp	r14, r24
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	f8 06       	cpc	r15, r24
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 07       	cpc	r16, r24
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	18 07       	cpc	r17, r24
     93c:	28 f0       	brcs	.+10     	; 0x948 <__clzsi2+0x5c>
     93e:	88 e1       	ldi	r24, 0x18	; 24
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	04 c0       	rjmp	.+8      	; 0x950 <__clzsi2+0x64>
     948:	80 e1       	ldi	r24, 0x10	; 16
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	a0 e0       	ldi	r26, 0x00	; 0
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	20 e2       	ldi	r18, 0x20	; 32
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	28 1b       	sub	r18, r24
     95a:	39 0b       	sbc	r19, r25
     95c:	4a 0b       	sbc	r20, r26
     95e:	5b 0b       	sbc	r21, r27
     960:	04 c0       	rjmp	.+8      	; 0x96a <__clzsi2+0x7e>
     962:	16 95       	lsr	r17
     964:	07 95       	ror	r16
     966:	f7 94       	ror	r15
     968:	e7 94       	ror	r14
     96a:	8a 95       	dec	r24
     96c:	d2 f7       	brpl	.-12     	; 0x962 <__clzsi2+0x76>
     96e:	f7 01       	movw	r30, r14
     970:	e8 59       	subi	r30, 0x98	; 152
     972:	ff 4f       	sbci	r31, 0xFF	; 255
     974:	80 81       	ld	r24, Z
     976:	28 1b       	sub	r18, r24
     978:	31 09       	sbc	r19, r1
     97a:	41 09       	sbc	r20, r1
     97c:	51 09       	sbc	r21, r1
     97e:	c9 01       	movw	r24, r18
     980:	1f 91       	pop	r17
     982:	0f 91       	pop	r16
     984:	ff 90       	pop	r15
     986:	ef 90       	pop	r14
     988:	08 95       	ret

0000098a <__pack_f>:
     98a:	df 92       	push	r13
     98c:	ef 92       	push	r14
     98e:	ff 92       	push	r15
     990:	0f 93       	push	r16
     992:	1f 93       	push	r17
     994:	fc 01       	movw	r30, r24
     996:	e4 80       	ldd	r14, Z+4	; 0x04
     998:	f5 80       	ldd	r15, Z+5	; 0x05
     99a:	06 81       	ldd	r16, Z+6	; 0x06
     99c:	17 81       	ldd	r17, Z+7	; 0x07
     99e:	d1 80       	ldd	r13, Z+1	; 0x01
     9a0:	80 81       	ld	r24, Z
     9a2:	82 30       	cpi	r24, 0x02	; 2
     9a4:	48 f4       	brcc	.+18     	; 0x9b8 <__pack_f+0x2e>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	a0 e1       	ldi	r26, 0x10	; 16
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 2a       	or	r14, r24
     9b0:	f9 2a       	or	r15, r25
     9b2:	0a 2b       	or	r16, r26
     9b4:	1b 2b       	or	r17, r27
     9b6:	a5 c0       	rjmp	.+330    	; 0xb02 <__pack_f+0x178>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	09 f4       	brne	.+2      	; 0x9be <__pack_f+0x34>
     9bc:	9f c0       	rjmp	.+318    	; 0xafc <__pack_f+0x172>
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	21 f4       	brne	.+8      	; 0x9ca <__pack_f+0x40>
     9c2:	ee 24       	eor	r14, r14
     9c4:	ff 24       	eor	r15, r15
     9c6:	87 01       	movw	r16, r14
     9c8:	05 c0       	rjmp	.+10     	; 0x9d4 <__pack_f+0x4a>
     9ca:	e1 14       	cp	r14, r1
     9cc:	f1 04       	cpc	r15, r1
     9ce:	01 05       	cpc	r16, r1
     9d0:	11 05       	cpc	r17, r1
     9d2:	19 f4       	brne	.+6      	; 0x9da <__pack_f+0x50>
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	96 c0       	rjmp	.+300    	; 0xb06 <__pack_f+0x17c>
     9da:	62 81       	ldd	r22, Z+2	; 0x02
     9dc:	73 81       	ldd	r23, Z+3	; 0x03
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	62 38       	cpi	r22, 0x82	; 130
     9e2:	79 07       	cpc	r23, r25
     9e4:	0c f0       	brlt	.+2      	; 0x9e8 <__pack_f+0x5e>
     9e6:	5b c0       	rjmp	.+182    	; 0xa9e <__pack_f+0x114>
     9e8:	22 e8       	ldi	r18, 0x82	; 130
     9ea:	3f ef       	ldi	r19, 0xFF	; 255
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	2a 31       	cpi	r18, 0x1A	; 26
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f0       	brlt	.+10     	; 0xa00 <__pack_f+0x76>
     9f6:	20 e0       	ldi	r18, 0x00	; 0
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	2a c0       	rjmp	.+84     	; 0xa54 <__pack_f+0xca>
     a00:	b8 01       	movw	r22, r16
     a02:	a7 01       	movw	r20, r14
     a04:	02 2e       	mov	r0, r18
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <__pack_f+0x86>
     a08:	76 95       	lsr	r23
     a0a:	67 95       	ror	r22
     a0c:	57 95       	ror	r21
     a0e:	47 95       	ror	r20
     a10:	0a 94       	dec	r0
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <__pack_f+0x7e>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	a0 e0       	ldi	r26, 0x00	; 0
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__pack_f+0x9c>
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	2a 95       	dec	r18
     a28:	d2 f7       	brpl	.-12     	; 0xa1e <__pack_f+0x94>
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	a1 09       	sbc	r26, r1
     a2e:	b1 09       	sbc	r27, r1
     a30:	8e 21       	and	r24, r14
     a32:	9f 21       	and	r25, r15
     a34:	a0 23       	and	r26, r16
     a36:	b1 23       	and	r27, r17
     a38:	00 97       	sbiw	r24, 0x00	; 0
     a3a:	a1 05       	cpc	r26, r1
     a3c:	b1 05       	cpc	r27, r1
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__pack_f+0xbe>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	a0 e0       	ldi	r26, 0x00	; 0
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	9a 01       	movw	r18, r20
     a4a:	ab 01       	movw	r20, r22
     a4c:	28 2b       	or	r18, r24
     a4e:	39 2b       	or	r19, r25
     a50:	4a 2b       	or	r20, r26
     a52:	5b 2b       	or	r21, r27
     a54:	da 01       	movw	r26, r20
     a56:	c9 01       	movw	r24, r18
     a58:	8f 77       	andi	r24, 0x7F	; 127
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	a0 70       	andi	r26, 0x00	; 0
     a5e:	b0 70       	andi	r27, 0x00	; 0
     a60:	80 34       	cpi	r24, 0x40	; 64
     a62:	91 05       	cpc	r25, r1
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	39 f4       	brne	.+14     	; 0xa78 <__pack_f+0xee>
     a6a:	27 ff       	sbrs	r18, 7
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <__pack_f+0xf6>
     a6e:	20 5c       	subi	r18, 0xC0	; 192
     a70:	3f 4f       	sbci	r19, 0xFF	; 255
     a72:	4f 4f       	sbci	r20, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	04 c0       	rjmp	.+8      	; 0xa80 <__pack_f+0xf6>
     a78:	21 5c       	subi	r18, 0xC1	; 193
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
     a7c:	4f 4f       	sbci	r20, 0xFF	; 255
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	e0 e0       	ldi	r30, 0x00	; 0
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	20 30       	cpi	r18, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	3a 07       	cpc	r19, r26
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	4a 07       	cpc	r20, r26
     a8e:	a0 e4       	ldi	r26, 0x40	; 64
     a90:	5a 07       	cpc	r21, r26
     a92:	10 f0       	brcs	.+4      	; 0xa98 <__pack_f+0x10e>
     a94:	e1 e0       	ldi	r30, 0x01	; 1
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	79 01       	movw	r14, r18
     a9a:	8a 01       	movw	r16, r20
     a9c:	27 c0       	rjmp	.+78     	; 0xaec <__pack_f+0x162>
     a9e:	60 38       	cpi	r22, 0x80	; 128
     aa0:	71 05       	cpc	r23, r1
     aa2:	64 f5       	brge	.+88     	; 0xafc <__pack_f+0x172>
     aa4:	fb 01       	movw	r30, r22
     aa6:	e1 58       	subi	r30, 0x81	; 129
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	d8 01       	movw	r26, r16
     aac:	c7 01       	movw	r24, r14
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	90 70       	andi	r25, 0x00	; 0
     ab2:	a0 70       	andi	r26, 0x00	; 0
     ab4:	b0 70       	andi	r27, 0x00	; 0
     ab6:	80 34       	cpi	r24, 0x40	; 64
     ab8:	91 05       	cpc	r25, r1
     aba:	a1 05       	cpc	r26, r1
     abc:	b1 05       	cpc	r27, r1
     abe:	39 f4       	brne	.+14     	; 0xace <__pack_f+0x144>
     ac0:	e7 fe       	sbrs	r14, 7
     ac2:	0d c0       	rjmp	.+26     	; 0xade <__pack_f+0x154>
     ac4:	80 e4       	ldi	r24, 0x40	; 64
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <__pack_f+0x14c>
     ace:	8f e3       	ldi	r24, 0x3F	; 63
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 0e       	add	r14, r24
     ad8:	f9 1e       	adc	r15, r25
     ada:	0a 1f       	adc	r16, r26
     adc:	1b 1f       	adc	r17, r27
     ade:	17 ff       	sbrs	r17, 7
     ae0:	05 c0       	rjmp	.+10     	; 0xaec <__pack_f+0x162>
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	f7 94       	ror	r15
     ae8:	e7 94       	ror	r14
     aea:	31 96       	adiw	r30, 0x01	; 1
     aec:	87 e0       	ldi	r24, 0x07	; 7
     aee:	16 95       	lsr	r17
     af0:	07 95       	ror	r16
     af2:	f7 94       	ror	r15
     af4:	e7 94       	ror	r14
     af6:	8a 95       	dec	r24
     af8:	d1 f7       	brne	.-12     	; 0xaee <__pack_f+0x164>
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <__pack_f+0x17c>
     afc:	ee 24       	eor	r14, r14
     afe:	ff 24       	eor	r15, r15
     b00:	87 01       	movw	r16, r14
     b02:	ef ef       	ldi	r30, 0xFF	; 255
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	6e 2f       	mov	r22, r30
     b08:	67 95       	ror	r22
     b0a:	66 27       	eor	r22, r22
     b0c:	67 95       	ror	r22
     b0e:	90 2f       	mov	r25, r16
     b10:	9f 77       	andi	r25, 0x7F	; 127
     b12:	d7 94       	ror	r13
     b14:	dd 24       	eor	r13, r13
     b16:	d7 94       	ror	r13
     b18:	8e 2f       	mov	r24, r30
     b1a:	86 95       	lsr	r24
     b1c:	49 2f       	mov	r20, r25
     b1e:	46 2b       	or	r20, r22
     b20:	58 2f       	mov	r21, r24
     b22:	5d 29       	or	r21, r13
     b24:	b7 01       	movw	r22, r14
     b26:	ca 01       	movw	r24, r20
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <__unpack_f>:
     b34:	fc 01       	movw	r30, r24
     b36:	db 01       	movw	r26, r22
     b38:	40 81       	ld	r20, Z
     b3a:	51 81       	ldd	r21, Z+1	; 0x01
     b3c:	22 81       	ldd	r18, Z+2	; 0x02
     b3e:	62 2f       	mov	r22, r18
     b40:	6f 77       	andi	r22, 0x7F	; 127
     b42:	70 e0       	ldi	r23, 0x00	; 0
     b44:	22 1f       	adc	r18, r18
     b46:	22 27       	eor	r18, r18
     b48:	22 1f       	adc	r18, r18
     b4a:	93 81       	ldd	r25, Z+3	; 0x03
     b4c:	89 2f       	mov	r24, r25
     b4e:	88 0f       	add	r24, r24
     b50:	82 2b       	or	r24, r18
     b52:	28 2f       	mov	r18, r24
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	99 1f       	adc	r25, r25
     b58:	99 27       	eor	r25, r25
     b5a:	99 1f       	adc	r25, r25
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	21 15       	cp	r18, r1
     b64:	31 05       	cpc	r19, r1
     b66:	a9 f5       	brne	.+106    	; 0xbd2 <__unpack_f+0x9e>
     b68:	41 15       	cp	r20, r1
     b6a:	51 05       	cpc	r21, r1
     b6c:	61 05       	cpc	r22, r1
     b6e:	71 05       	cpc	r23, r1
     b70:	11 f4       	brne	.+4      	; 0xb76 <__unpack_f+0x42>
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	37 c0       	rjmp	.+110    	; 0xbe4 <__unpack_f+0xb0>
     b76:	82 e8       	ldi	r24, 0x82	; 130
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	9a 01       	movw	r18, r20
     b84:	ab 01       	movw	r20, r22
     b86:	67 e0       	ldi	r22, 0x07	; 7
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	6a 95       	dec	r22
     b92:	d1 f7       	brne	.-12     	; 0xb88 <__unpack_f+0x54>
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	8c 93       	st	X, r24
     b98:	0d c0       	rjmp	.+26     	; 0xbb4 <__unpack_f+0x80>
     b9a:	22 0f       	add	r18, r18
     b9c:	33 1f       	adc	r19, r19
     b9e:	44 1f       	adc	r20, r20
     ba0:	55 1f       	adc	r21, r21
     ba2:	12 96       	adiw	r26, 0x02	; 2
     ba4:	8d 91       	ld	r24, X+
     ba6:	9c 91       	ld	r25, X
     ba8:	13 97       	sbiw	r26, 0x03	; 3
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	13 96       	adiw	r26, 0x03	; 3
     bae:	9c 93       	st	X, r25
     bb0:	8e 93       	st	-X, r24
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	20 30       	cpi	r18, 0x00	; 0
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	38 07       	cpc	r19, r24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	48 07       	cpc	r20, r24
     bbe:	80 e4       	ldi	r24, 0x40	; 64
     bc0:	58 07       	cpc	r21, r24
     bc2:	58 f3       	brcs	.-42     	; 0xb9a <__unpack_f+0x66>
     bc4:	14 96       	adiw	r26, 0x04	; 4
     bc6:	2d 93       	st	X+, r18
     bc8:	3d 93       	st	X+, r19
     bca:	4d 93       	st	X+, r20
     bcc:	5c 93       	st	X, r21
     bce:	17 97       	sbiw	r26, 0x07	; 7
     bd0:	08 95       	ret
     bd2:	2f 3f       	cpi	r18, 0xFF	; 255
     bd4:	31 05       	cpc	r19, r1
     bd6:	79 f4       	brne	.+30     	; 0xbf6 <__unpack_f+0xc2>
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	61 05       	cpc	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__unpack_f+0xb4>
     be2:	84 e0       	ldi	r24, 0x04	; 4
     be4:	8c 93       	st	X, r24
     be6:	08 95       	ret
     be8:	64 ff       	sbrs	r22, 4
     bea:	03 c0       	rjmp	.+6      	; 0xbf2 <__unpack_f+0xbe>
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	8c 93       	st	X, r24
     bf0:	12 c0       	rjmp	.+36     	; 0xc16 <__unpack_f+0xe2>
     bf2:	1c 92       	st	X, r1
     bf4:	10 c0       	rjmp	.+32     	; 0xc16 <__unpack_f+0xe2>
     bf6:	2f 57       	subi	r18, 0x7F	; 127
     bf8:	30 40       	sbci	r19, 0x00	; 0
     bfa:	13 96       	adiw	r26, 0x03	; 3
     bfc:	3c 93       	st	X, r19
     bfe:	2e 93       	st	-X, r18
     c00:	12 97       	sbiw	r26, 0x02	; 2
     c02:	83 e0       	ldi	r24, 0x03	; 3
     c04:	8c 93       	st	X, r24
     c06:	87 e0       	ldi	r24, 0x07	; 7
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	66 1f       	adc	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	8a 95       	dec	r24
     c12:	d1 f7       	brne	.-12     	; 0xc08 <__unpack_f+0xd4>
     c14:	70 64       	ori	r23, 0x40	; 64
     c16:	14 96       	adiw	r26, 0x04	; 4
     c18:	4d 93       	st	X+, r20
     c1a:	5d 93       	st	X+, r21
     c1c:	6d 93       	st	X+, r22
     c1e:	7c 93       	st	X, r23
     c20:	17 97       	sbiw	r26, 0x07	; 7
     c22:	08 95       	ret

00000c24 <__fpcmp_parts_f>:
     c24:	1f 93       	push	r17
     c26:	dc 01       	movw	r26, r24
     c28:	fb 01       	movw	r30, r22
     c2a:	9c 91       	ld	r25, X
     c2c:	92 30       	cpi	r25, 0x02	; 2
     c2e:	08 f4       	brcc	.+2      	; 0xc32 <__fpcmp_parts_f+0xe>
     c30:	47 c0       	rjmp	.+142    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c32:	80 81       	ld	r24, Z
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	08 f4       	brcc	.+2      	; 0xc3a <__fpcmp_parts_f+0x16>
     c38:	43 c0       	rjmp	.+134    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c3a:	94 30       	cpi	r25, 0x04	; 4
     c3c:	51 f4       	brne	.+20     	; 0xc52 <__fpcmp_parts_f+0x2e>
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	1c 91       	ld	r17, X
     c42:	84 30       	cpi	r24, 0x04	; 4
     c44:	99 f5       	brne	.+102    	; 0xcac <__fpcmp_parts_f+0x88>
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	68 2f       	mov	r22, r24
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	61 1b       	sub	r22, r17
     c4e:	71 09       	sbc	r23, r1
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <__fpcmp_parts_f+0xac>
     c52:	84 30       	cpi	r24, 0x04	; 4
     c54:	21 f0       	breq	.+8      	; 0xc5e <__fpcmp_parts_f+0x3a>
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	31 f4       	brne	.+12     	; 0xc66 <__fpcmp_parts_f+0x42>
     c5a:	82 30       	cpi	r24, 0x02	; 2
     c5c:	b9 f1       	breq	.+110    	; 0xccc <__fpcmp_parts_f+0xa8>
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	88 23       	and	r24, r24
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     c64:	2d c0       	rjmp	.+90     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c66:	11 96       	adiw	r26, 0x01	; 1
     c68:	1c 91       	ld	r17, X
     c6a:	11 97       	sbiw	r26, 0x01	; 1
     c6c:	82 30       	cpi	r24, 0x02	; 2
     c6e:	f1 f0       	breq	.+60     	; 0xcac <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	18 17       	cp	r17, r24
     c74:	d9 f4       	brne	.+54     	; 0xcac <__fpcmp_parts_f+0x88>
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	2d 91       	ld	r18, X+
     c7a:	3c 91       	ld	r19, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	82 81       	ldd	r24, Z+2	; 0x02
     c80:	93 81       	ldd	r25, Z+3	; 0x03
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	94 f0       	brlt	.+36     	; 0xcac <__fpcmp_parts_f+0x88>
     c88:	28 17       	cp	r18, r24
     c8a:	39 07       	cpc	r19, r25
     c8c:	bc f0       	brlt	.+46     	; 0xcbc <__fpcmp_parts_f+0x98>
     c8e:	14 96       	adiw	r26, 0x04	; 4
     c90:	8d 91       	ld	r24, X+
     c92:	9d 91       	ld	r25, X+
     c94:	0d 90       	ld	r0, X+
     c96:	bc 91       	ld	r27, X
     c98:	a0 2d       	mov	r26, r0
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	35 81       	ldd	r19, Z+5	; 0x05
     c9e:	46 81       	ldd	r20, Z+6	; 0x06
     ca0:	57 81       	ldd	r21, Z+7	; 0x07
     ca2:	28 17       	cp	r18, r24
     ca4:	39 07       	cpc	r19, r25
     ca6:	4a 07       	cpc	r20, r26
     ca8:	5b 07       	cpc	r21, r27
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <__fpcmp_parts_f+0x8e>
     cac:	11 23       	and	r17, r17
     cae:	41 f0       	breq	.+16     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cb2:	82 17       	cp	r24, r18
     cb4:	93 07       	cpc	r25, r19
     cb6:	a4 07       	cpc	r26, r20
     cb8:	b5 07       	cpc	r27, r21
     cba:	40 f4       	brcc	.+16     	; 0xccc <__fpcmp_parts_f+0xa8>
     cbc:	11 23       	and	r17, r17
     cbe:	19 f0       	breq	.+6      	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__fpcmp_parts_f+0xac>
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <__fpcmp_parts_f+0xac>
     ccc:	60 e0       	ldi	r22, 0x00	; 0
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	cb 01       	movw	r24, r22
     cd2:	1f 91       	pop	r17
     cd4:	08 95       	ret

00000cd6 <main>:

#define F_CPU 8000000UL


void main(void)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	0f 92       	push	r0
     cdc:	cd b7       	in	r28, 0x3d	; 61
     cde:	de b7       	in	r29, 0x3e	; 62

	// Slave
	MDIO_vSetPinDir(DIO_PORTB , PIN4 , DIO_INPUT);
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	64 e0       	ldi	r22, 0x04	; 4
     ce4:	40 e0       	ldi	r20, 0x00	; 0
     ce6:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>
	MDIO_vSetPinDir(DIO_PORTB , PIN5 , DIO_INPUT);
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	65 e0       	ldi	r22, 0x05	; 5
     cee:	40 e0       	ldi	r20, 0x00	; 0
     cf0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>
	MDIO_vSetPinDir(DIO_PORTB , PIN6 , DIO_OUTPUT);
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	66 e0       	ldi	r22, 0x06	; 6
     cf8:	41 e0       	ldi	r20, 0x01	; 1
     cfa:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>
	MDIO_vSetPinDir(DIO_PORTB , PIN7 , DIO_INPUT);
     cfe:	81 e0       	ldi	r24, 0x01	; 1
     d00:	67 e0       	ldi	r22, 0x07	; 7
     d02:	40 e0       	ldi	r20, 0x00	; 0
     d04:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>

	// Init
	LCD_InitPortDir();
     d08:	0e 94 d9 16 	call	0x2db2	; 0x2db2 <LCD_InitPortDir>
	LCD_Init();
     d0c:	0e 94 2f 18 	call	0x305e	; 0x305e <LCD_Init>
	SPI_vInit(SPI_SLAVE_MODE);
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <SPI_vInit>

	while(1)
	{
		u8 Data = SPI_u8DataSendReceive ('A');
     d16:	81 e4       	ldi	r24, 0x41	; 65
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	0e 94 cc 09 	call	0x1398	; 0x1398 <SPI_u8DataSendReceive>
     d1e:	89 83       	std	Y+1, r24	; 0x01
		LCD_SendData(Data);
     d20:	89 81       	ldd	r24, Y+1	; 0x01
     d22:	0e 94 91 17 	call	0x2f22	; 0x2f22 <LCD_SendData>
     d26:	f7 cf       	rjmp	.-18     	; 0xd16 <main+0x40>

00000d28 <WDT_vEnable>:
#include "MCAL/WDT/WDT_Interface.h"
#include "MCAL/WDT/WDT_Private.h"
#include "MCAL/WDT/WDT_Cfg.h"

void WDT_vEnable(void)
{
     d28:	df 93       	push	r29
     d2a:	cf 93       	push	r28
     d2c:	cd b7       	in	r28, 0x3d	; 61
     d2e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(WDTCR , WDTCR_WDE);
     d30:	a1 e4       	ldi	r26, 0x41	; 65
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e1 e4       	ldi	r30, 0x41	; 65
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	88 60       	ori	r24, 0x08	; 8
     d3c:	8c 93       	st	X, r24
}
     d3e:	cf 91       	pop	r28
     d40:	df 91       	pop	r29
     d42:	08 95       	ret

00000d44 <WDT_vDisable>:

void WDT_vDisable(void)
{
     d44:	df 93       	push	r29
     d46:	cf 93       	push	r28
     d48:	cd b7       	in	r28, 0x3d	; 61
     d4a:	de b7       	in	r29, 0x3e	; 62
	WDTCR = 0b00011000;
     d4c:	e1 e4       	ldi	r30, 0x41	; 65
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	88 e1       	ldi	r24, 0x18	; 24
     d52:	80 83       	st	Z, r24
	WDTCR = 0;
     d54:	e1 e4       	ldi	r30, 0x41	; 65
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	10 82       	st	Z, r1
}
     d5a:	cf 91       	pop	r28
     d5c:	df 91       	pop	r29
     d5e:	08 95       	ret

00000d60 <WDT_vSleep>:

void WDT_vSleep(u8 Copy_u8SleepCycle)
{
     d60:	df 93       	push	r29
     d62:	cf 93       	push	r28
     d64:	0f 92       	push	r0
     d66:	cd b7       	in	r28, 0x3d	; 61
     d68:	de b7       	in	r29, 0x3e	; 62
     d6a:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8SleepCycle < 8)
     d6c:	89 81       	ldd	r24, Y+1	; 0x01
     d6e:	88 30       	cpi	r24, 0x08	; 8
     d70:	78 f4       	brcc	.+30     	; 0xd90 <WDT_vSleep+0x30>
	{
		WDTCR &=11111000;
     d72:	a1 e4       	ldi	r26, 0x41	; 65
     d74:	b0 e0       	ldi	r27, 0x00	; 0
     d76:	e1 e4       	ldi	r30, 0x41	; 65
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 81       	ld	r24, Z
     d7c:	88 75       	andi	r24, 0x58	; 88
     d7e:	8c 93       	st	X, r24
		WDTCR |= Copy_u8SleepCycle;
     d80:	a1 e4       	ldi	r26, 0x41	; 65
     d82:	b0 e0       	ldi	r27, 0x00	; 0
     d84:	e1 e4       	ldi	r30, 0x41	; 65
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	90 81       	ld	r25, Z
     d8a:	89 81       	ldd	r24, Y+1	; 0x01
     d8c:	89 2b       	or	r24, r25
     d8e:	8c 93       	st	X, r24

	}
}
     d90:	0f 90       	pop	r0
     d92:	cf 91       	pop	r28
     d94:	df 91       	pop	r29
     d96:	08 95       	ret

00000d98 <USART_vInit>:
#include "MCAL/UART/UART_Private.h"
#include "MCAL/UART/UART_Cfg.h"


void USART_vInit(void)
{
     d98:	df 93       	push	r29
     d9a:	cf 93       	push	r28
     d9c:	0f 92       	push	r0
     d9e:	cd b7       	in	r28, 0x3d	; 61
     da0:	de b7       	in	r29, 0x3e	; 62

	u8 Local_UCSRC=0;
     da2:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(Local_UCSRC , UCSRC_UBRRH_URSEL);
     da4:	89 81       	ldd	r24, Y+1	; 0x01
     da6:	80 68       	ori	r24, 0x80	; 128
     da8:	89 83       	std	Y+1, r24	; 0x01

#if USART_MODE == Asynchronous
	CLR_BIT(Local_UCSRC , UCSRC_UBRRH_UMSEL);
     daa:	89 81       	ldd	r24, Y+1	; 0x01
     dac:	8f 7b       	andi	r24, 0xBF	; 191
     dae:	89 83       	std	Y+1, r24	; 0x01
#else
#warning "Wrong Config of UART_MODE"
#endif

#if USART_PARITY_MODE == EVEN_PARITY
	SET_BIT(Local_UCSRC , UCSRC_UBRRH_UPM1);
     db0:	89 81       	ldd	r24, Y+1	; 0x01
     db2:	80 62       	ori	r24, 0x20	; 32
     db4:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_UCSRC , UCSRC_UBRRH_UMP0);
     db6:	89 81       	ldd	r24, Y+1	; 0x01
     db8:	8f 7e       	andi	r24, 0xEF	; 239
     dba:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_UCSRC , UCSRC_UBRRH_UMP0);
#else
#endif

#if USART_STOP_MODE == STOP_1BIT
	CLR_BIT(Local_UCSRC , UCSRC_UBRRH_USBS);
     dbc:	89 81       	ldd	r24, Y+1	; 0x01
     dbe:	87 7f       	andi	r24, 0xF7	; 247
     dc0:	89 83       	std	Y+1, r24	; 0x01

#else
#endif

	// Set Character Frame Size to 8 bit
	SET_BIT(Local_UCSRC , UCSRC_UBRRH_UCSZ0);
     dc2:	89 81       	ldd	r24, Y+1	; 0x01
     dc4:	82 60       	ori	r24, 0x02	; 2
     dc6:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_UCSRC , UCSRC_UBRRH_UCSZ1);
     dc8:	89 81       	ldd	r24, Y+1	; 0x01
     dca:	84 60       	ori	r24, 0x04	; 4
     dcc:	89 83       	std	Y+1, r24	; 0x01

	UCSRC_UBRRH = Local_UCSRC;
     dce:	e0 e4       	ldi	r30, 0x40	; 64
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	89 81       	ldd	r24, Y+1	; 0x01
     dd4:	80 83       	st	Z, r24

	// Set Baud Rate 9600
	UBRRL = BAUD_RATE_9600;
     dd6:	e9 e2       	ldi	r30, 0x29	; 41
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	83 e3       	ldi	r24, 0x33	; 51
     ddc:	80 83       	st	Z, r24

	SET_BIT(UCSRB , UCSRB_RXEN);
     dde:	aa e2       	ldi	r26, 0x2A	; 42
     de0:	b0 e0       	ldi	r27, 0x00	; 0
     de2:	ea e2       	ldi	r30, 0x2A	; 42
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	80 61       	ori	r24, 0x10	; 16
     dea:	8c 93       	st	X, r24
	SET_BIT(UCSRB , UCSRB_TXEN);
     dec:	aa e2       	ldi	r26, 0x2A	; 42
     dee:	b0 e0       	ldi	r27, 0x00	; 0
     df0:	ea e2       	ldi	r30, 0x2A	; 42
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	80 81       	ld	r24, Z
     df6:	88 60       	ori	r24, 0x08	; 8
     df8:	8c 93       	st	X, r24

}
     dfa:	0f 90       	pop	r0
     dfc:	cf 91       	pop	r28
     dfe:	df 91       	pop	r29
     e00:	08 95       	ret

00000e02 <USART_POLL_vSendData>:
void USART_POLL_vSendData(const u8 Data)
{
     e02:	df 93       	push	r29
     e04:	cf 93       	push	r28
     e06:	0f 92       	push	r0
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	89 83       	std	Y+1, r24	; 0x01
	// Send 1 Byte of data == 8 Bit
	while(GET_BIT(UCSRA , UCSRA_UDRE) == 0);
     e0e:	eb e2       	ldi	r30, 0x2B	; 43
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	82 95       	swap	r24
     e16:	86 95       	lsr	r24
     e18:	87 70       	andi	r24, 0x07	; 7
     e1a:	88 2f       	mov	r24, r24
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	81 70       	andi	r24, 0x01	; 1
     e20:	90 70       	andi	r25, 0x00	; 0
     e22:	00 97       	sbiw	r24, 0x00	; 0
     e24:	a1 f3       	breq	.-24     	; 0xe0e <USART_POLL_vSendData+0xc>
	UDR = Data;
     e26:	ec e2       	ldi	r30, 0x2C	; 44
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	89 81       	ldd	r24, Y+1	; 0x01
     e2c:	80 83       	st	Z, r24

}
     e2e:	0f 90       	pop	r0
     e30:	cf 91       	pop	r28
     e32:	df 91       	pop	r29
     e34:	08 95       	ret

00000e36 <USART_POLL_vSendString>:
void USART_POLL_vSendString(const u8* Data)
{
     e36:	df 93       	push	r29
     e38:	cf 93       	push	r28
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <USART_POLL_vSendString+0x6>
     e3c:	cd b7       	in	r28, 0x3d	; 61
     e3e:	de b7       	in	r29, 0x3e	; 62
     e40:	9a 83       	std	Y+2, r25	; 0x02
     e42:	89 83       	std	Y+1, r24	; 0x01
     e44:	0b c0       	rjmp	.+22     	; 0xe5c <USART_POLL_vSendString+0x26>
	//		USART_POLL_vSendData(Data[Counter++]);
	//	}

	while(*Data != '\0')
	{
		USART_POLL_vSendData(*Data++);
     e46:	e9 81       	ldd	r30, Y+1	; 0x01
     e48:	fa 81       	ldd	r31, Y+2	; 0x02
     e4a:	20 81       	ld	r18, Z
     e4c:	89 81       	ldd	r24, Y+1	; 0x01
     e4e:	9a 81       	ldd	r25, Y+2	; 0x02
     e50:	01 96       	adiw	r24, 0x01	; 1
     e52:	9a 83       	std	Y+2, r25	; 0x02
     e54:	89 83       	std	Y+1, r24	; 0x01
     e56:	82 2f       	mov	r24, r18
     e58:	0e 94 01 07 	call	0xe02	; 0xe02 <USART_POLL_vSendData>
	//	while(Data[Counter] != '\0')
	//	{
	//		USART_POLL_vSendData(Data[Counter++]);
	//	}

	while(*Data != '\0')
     e5c:	e9 81       	ldd	r30, Y+1	; 0x01
     e5e:	fa 81       	ldd	r31, Y+2	; 0x02
     e60:	80 81       	ld	r24, Z
     e62:	88 23       	and	r24, r24
     e64:	81 f7       	brne	.-32     	; 0xe46 <USART_POLL_vSendString+0x10>
	{
		USART_POLL_vSendData(*Data++);
	}
}
     e66:	0f 90       	pop	r0
     e68:	0f 90       	pop	r0
     e6a:	cf 91       	pop	r28
     e6c:	df 91       	pop	r29
     e6e:	08 95       	ret

00000e70 <USART_POLL_vReceiveData>:
u8 USART_POLL_vReceiveData(void)
{
     e70:	df 93       	push	r29
     e72:	cf 93       	push	r28
     e74:	cd b7       	in	r28, 0x3d	; 61
     e76:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA , UCSRA_RXC) == 0);
     e78:	eb e2       	ldi	r30, 0x2B	; 43
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	88 23       	and	r24, r24
     e80:	dc f7       	brge	.-10     	; 0xe78 <USART_POLL_vReceiveData+0x8>
	return UDR;
     e82:	ec e2       	ldi	r30, 0x2C	; 44
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z

}
     e88:	cf 91       	pop	r28
     e8a:	df 91       	pop	r29
     e8c:	08 95       	ret

00000e8e <USART_POLL_vReceiveString>:
void USART_POLL_vReceiveString(u8 Counter , u8* Data)
{
     e8e:	0f 93       	push	r16
     e90:	1f 93       	push	r17
     e92:	df 93       	push	r29
     e94:	cf 93       	push	r28
     e96:	00 d0       	rcall	.+0      	; 0xe98 <USART_POLL_vReceiveString+0xa>
     e98:	00 d0       	rcall	.+0      	; 0xe9a <USART_POLL_vReceiveString+0xc>
     e9a:	cd b7       	in	r28, 0x3d	; 61
     e9c:	de b7       	in	r29, 0x3e	; 62
     e9e:	8a 83       	std	Y+2, r24	; 0x02
     ea0:	7c 83       	std	Y+4, r23	; 0x04
     ea2:	6b 83       	std	Y+3, r22	; 0x03
	//	{
	//		*Data = USART_POLL_vReceiveData();
	//		Data++;
	//	}

	u8 i=0;
     ea4:	19 82       	std	Y+1, r1	; 0x01
	for(i=0 ;i < Counter;i++)
     ea6:	19 82       	std	Y+1, r1	; 0x01
     ea8:	0f c0       	rjmp	.+30     	; 0xec8 <USART_POLL_vReceiveString+0x3a>
	{
		Data[i] = USART_POLL_vReceiveData();
     eaa:	89 81       	ldd	r24, Y+1	; 0x01
     eac:	28 2f       	mov	r18, r24
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	9c 81       	ldd	r25, Y+4	; 0x04
     eb4:	8c 01       	movw	r16, r24
     eb6:	02 0f       	add	r16, r18
     eb8:	13 1f       	adc	r17, r19
     eba:	0e 94 38 07 	call	0xe70	; 0xe70 <USART_POLL_vReceiveData>
     ebe:	f8 01       	movw	r30, r16
     ec0:	80 83       	st	Z, r24
	//		*Data = USART_POLL_vReceiveData();
	//		Data++;
	//	}

	u8 i=0;
	for(i=0 ;i < Counter;i++)
     ec2:	89 81       	ldd	r24, Y+1	; 0x01
     ec4:	8f 5f       	subi	r24, 0xFF	; 255
     ec6:	89 83       	std	Y+1, r24	; 0x01
     ec8:	99 81       	ldd	r25, Y+1	; 0x01
     eca:	8a 81       	ldd	r24, Y+2	; 0x02
     ecc:	98 17       	cp	r25, r24
     ece:	68 f3       	brcs	.-38     	; 0xeaa <USART_POLL_vReceiveString+0x1c>
	{
		Data[i] = USART_POLL_vReceiveData();
	}
}
     ed0:	0f 90       	pop	r0
     ed2:	0f 90       	pop	r0
     ed4:	0f 90       	pop	r0
     ed6:	0f 90       	pop	r0
     ed8:	cf 91       	pop	r28
     eda:	df 91       	pop	r29
     edc:	1f 91       	pop	r17
     ede:	0f 91       	pop	r16
     ee0:	08 95       	ret

00000ee2 <TIMER0_vInit>:

static void(*Global_pvOVFIntFunc)(void)= NULL;
static void(*Global_pvCTCIntFunc)(void)= NULL;

void TIMER0_vInit(void)
{
     ee2:	df 93       	push	r29
     ee4:	cf 93       	push	r28
     ee6:	cd b7       	in	r28, 0x3d	; 61
     ee8:	de b7       	in	r29, 0x3e	; 62
#elif TIMER0_MODE == CTC_MODE
	CLR_BIT(TCCR0 , TCCR0_WGM00);
	SET_BIT(TCCR0 , TCCR0_WGM01);

#elif TIMER0_MODE == FAST_PWM_MODE
	SET_BIT(TCCR0 , TCCR0_WGM00);
     eea:	a3 e5       	ldi	r26, 0x53	; 83
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e3 e5       	ldi	r30, 0x53	; 83
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	80 64       	ori	r24, 0x40	; 64
     ef6:	8c 93       	st	X, r24
	SET_BIT(TCCR0 , TCCR0_WGM01);
     ef8:	a3 e5       	ldi	r26, 0x53	; 83
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e3 e5       	ldi	r30, 0x53	; 83
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	88 60       	ori	r24, 0x08	; 8
     f04:	8c 93       	st	X, r24

	// clear on compare set on top
	CLR_BIT(TCCR0 , TCCR0_COM00);
     f06:	a3 e5       	ldi	r26, 0x53	; 83
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e3 e5       	ldi	r30, 0x53	; 83
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	8f 7e       	andi	r24, 0xEF	; 239
     f12:	8c 93       	st	X, r24
	SET_BIT(TCCR0 , TCCR0_COM01);
     f14:	a3 e5       	ldi	r26, 0x53	; 83
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e3 e5       	ldi	r30, 0x53	; 83
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	80 62       	ori	r24, 0x20	; 32
     f20:	8c 93       	st	X, r24

#error "Select The Timer Mode "

#endif
	// Set Prescaler
	TCCR0 &=0b11111000; //Bit Clearing
     f22:	a3 e5       	ldi	r26, 0x53	; 83
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	e3 e5       	ldi	r30, 0x53	; 83
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	88 7f       	andi	r24, 0xF8	; 248
     f2e:	8c 93       	st	X, r24
	TCCR0 |=TIMER0_PRESCALER;
     f30:	a3 e5       	ldi	r26, 0x53	; 83
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	e3 e5       	ldi	r30, 0x53	; 83
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	82 60       	ori	r24, 0x02	; 2
     f3c:	8c 93       	st	X, r24

}
     f3e:	cf 91       	pop	r28
     f40:	df 91       	pop	r29
     f42:	08 95       	ret

00000f44 <TIMER0_vDeinit>:

void TIMER0_vDeinit(void)
{
     f44:	df 93       	push	r29
     f46:	cf 93       	push	r28
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0;
     f4c:	e3 e5       	ldi	r30, 0x53	; 83
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	10 82       	st	Z, r1
}
     f52:	cf 91       	pop	r28
     f54:	df 91       	pop	r29
     f56:	08 95       	ret

00000f58 <TIMER0_u8SetOVFCallBack>:

u8 TIMER0_u8SetOVFCallBack(void (*pvCallBackFunc)(void))
{
     f58:	df 93       	push	r29
     f5a:	cf 93       	push	r28
     f5c:	00 d0       	rcall	.+0      	; 0xf5e <TIMER0_u8SetOVFCallBack+0x6>
     f5e:	0f 92       	push	r0
     f60:	cd b7       	in	r28, 0x3d	; 61
     f62:	de b7       	in	r29, 0x3e	; 62
     f64:	9b 83       	std	Y+3, r25	; 0x03
     f66:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_Status = OK;
     f68:	19 82       	std	Y+1, r1	; 0x01
	if(pvCallBackFunc != NULL)
     f6a:	8a 81       	ldd	r24, Y+2	; 0x02
     f6c:	9b 81       	ldd	r25, Y+3	; 0x03
     f6e:	00 97       	sbiw	r24, 0x00	; 0
     f70:	39 f0       	breq	.+14     	; 0xf80 <TIMER0_u8SetOVFCallBack+0x28>
	{
		Global_pvOVFIntFunc=pvCallBackFunc;
     f72:	8a 81       	ldd	r24, Y+2	; 0x02
     f74:	9b 81       	ldd	r25, Y+3	; 0x03
     f76:	90 93 8d 01 	sts	0x018D, r25
     f7a:	80 93 8c 01 	sts	0x018C, r24
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <TIMER0_u8SetOVFCallBack+0x2c>
	}
	else
	{
		Local_Status = NOK;
     f80:	81 e0       	ldi	r24, 0x01	; 1
     f82:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_Status;
     f84:	89 81       	ldd	r24, Y+1	; 0x01
}
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	0f 90       	pop	r0
     f8c:	cf 91       	pop	r28
     f8e:	df 91       	pop	r29
     f90:	08 95       	ret

00000f92 <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
     f92:	1f 92       	push	r1
     f94:	0f 92       	push	r0
     f96:	0f b6       	in	r0, 0x3f	; 63
     f98:	0f 92       	push	r0
     f9a:	11 24       	eor	r1, r1
     f9c:	2f 93       	push	r18
     f9e:	3f 93       	push	r19
     fa0:	4f 93       	push	r20
     fa2:	5f 93       	push	r21
     fa4:	6f 93       	push	r22
     fa6:	7f 93       	push	r23
     fa8:	8f 93       	push	r24
     faa:	9f 93       	push	r25
     fac:	af 93       	push	r26
     fae:	bf 93       	push	r27
     fb0:	ef 93       	push	r30
     fb2:	ff 93       	push	r31
     fb4:	df 93       	push	r29
     fb6:	cf 93       	push	r28
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
	Global_pvCTCIntFunc();
     fbc:	e0 91 8e 01 	lds	r30, 0x018E
     fc0:	f0 91 8f 01 	lds	r31, 0x018F
     fc4:	09 95       	icall
}
     fc6:	cf 91       	pop	r28
     fc8:	df 91       	pop	r29
     fca:	ff 91       	pop	r31
     fcc:	ef 91       	pop	r30
     fce:	bf 91       	pop	r27
     fd0:	af 91       	pop	r26
     fd2:	9f 91       	pop	r25
     fd4:	8f 91       	pop	r24
     fd6:	7f 91       	pop	r23
     fd8:	6f 91       	pop	r22
     fda:	5f 91       	pop	r21
     fdc:	4f 91       	pop	r20
     fde:	3f 91       	pop	r19
     fe0:	2f 91       	pop	r18
     fe2:	0f 90       	pop	r0
     fe4:	0f be       	out	0x3f, r0	; 63
     fe6:	0f 90       	pop	r0
     fe8:	1f 90       	pop	r1
     fea:	18 95       	reti

00000fec <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
     fec:	1f 92       	push	r1
     fee:	0f 92       	push	r0
     ff0:	0f b6       	in	r0, 0x3f	; 63
     ff2:	0f 92       	push	r0
     ff4:	11 24       	eor	r1, r1
     ff6:	2f 93       	push	r18
     ff8:	3f 93       	push	r19
     ffa:	4f 93       	push	r20
     ffc:	5f 93       	push	r21
     ffe:	6f 93       	push	r22
    1000:	7f 93       	push	r23
    1002:	8f 93       	push	r24
    1004:	9f 93       	push	r25
    1006:	af 93       	push	r26
    1008:	bf 93       	push	r27
    100a:	ef 93       	push	r30
    100c:	ff 93       	push	r31
    100e:	df 93       	push	r29
    1010:	cf 93       	push	r28
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
	Global_pvOVFIntFunc();
    1016:	e0 91 8c 01 	lds	r30, 0x018C
    101a:	f0 91 8d 01 	lds	r31, 0x018D
    101e:	09 95       	icall
}
    1020:	cf 91       	pop	r28
    1022:	df 91       	pop	r29
    1024:	ff 91       	pop	r31
    1026:	ef 91       	pop	r30
    1028:	bf 91       	pop	r27
    102a:	af 91       	pop	r26
    102c:	9f 91       	pop	r25
    102e:	8f 91       	pop	r24
    1030:	7f 91       	pop	r23
    1032:	6f 91       	pop	r22
    1034:	5f 91       	pop	r21
    1036:	4f 91       	pop	r20
    1038:	3f 91       	pop	r19
    103a:	2f 91       	pop	r18
    103c:	0f 90       	pop	r0
    103e:	0f be       	out	0x3f, r0	; 63
    1040:	0f 90       	pop	r0
    1042:	1f 90       	pop	r1
    1044:	18 95       	reti

00001046 <TIMER0_vSetTimerValue>:

void TIMER0_vSetTimerValue(u8 Copy_u8Value)
{
    1046:	df 93       	push	r29
    1048:	cf 93       	push	r28
    104a:	0f 92       	push	r0
    104c:	cd b7       	in	r28, 0x3d	; 61
    104e:	de b7       	in	r29, 0x3e	; 62
    1050:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Value;
    1052:	e2 e5       	ldi	r30, 0x52	; 82
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	89 81       	ldd	r24, Y+1	; 0x01
    1058:	80 83       	st	Z, r24
}
    105a:	0f 90       	pop	r0
    105c:	cf 91       	pop	r28
    105e:	df 91       	pop	r29
    1060:	08 95       	ret

00001062 <TIMER0_vCTCTimerValue>:


void TIMER0_vCTCTimerValue(u8 Copy_u8Value)
{
    1062:	df 93       	push	r29
    1064:	cf 93       	push	r28
    1066:	0f 92       	push	r0
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
    106c:	89 83       	std	Y+1, r24	; 0x01

	OCR0 = Copy_u8Value;
    106e:	ec e5       	ldi	r30, 0x5C	; 92
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	80 83       	st	Z, r24
}
    1076:	0f 90       	pop	r0
    1078:	cf 91       	pop	r28
    107a:	df 91       	pop	r29
    107c:	08 95       	ret

0000107e <TIMER0_vOVFIntEnableDisable>:

void TIMER0_vOVFIntEnableDisable(u8 Copy_u8TIMER0_INT_e )
{
    107e:	df 93       	push	r29
    1080:	cf 93       	push	r28
    1082:	0f 92       	push	r0
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
    1088:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8TIMER0_INT_e == ENABLE)
    108a:	89 81       	ldd	r24, Y+1	; 0x01
    108c:	81 30       	cpi	r24, 0x01	; 1
    108e:	41 f4       	brne	.+16     	; 0x10a0 <TIMER0_vOVFIntEnableDisable+0x22>
	{
		SET_BIT(TIMSK , TIMSK_TOIE0);
    1090:	a9 e5       	ldi	r26, 0x59	; 89
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	e9 e5       	ldi	r30, 0x59	; 89
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	81 60       	ori	r24, 0x01	; 1
    109c:	8c 93       	st	X, r24
    109e:	07 c0       	rjmp	.+14     	; 0x10ae <TIMER0_vOVFIntEnableDisable+0x30>
	}
	else
	{
		CLR_BIT(TIMSK , TIMSK_TOIE0);
    10a0:	a9 e5       	ldi	r26, 0x59	; 89
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	e9 e5       	ldi	r30, 0x59	; 89
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	8e 7f       	andi	r24, 0xFE	; 254
    10ac:	8c 93       	st	X, r24
	}
}
    10ae:	0f 90       	pop	r0
    10b0:	cf 91       	pop	r28
    10b2:	df 91       	pop	r29
    10b4:	08 95       	ret

000010b6 <TIMER0_vCTCIntEnableDisable>:
void TIMER0_vCTCIntEnableDisable(u8 Copy_u8TIMER0_INT_e )
{
    10b6:	df 93       	push	r29
    10b8:	cf 93       	push	r28
    10ba:	0f 92       	push	r0
    10bc:	cd b7       	in	r28, 0x3d	; 61
    10be:	de b7       	in	r29, 0x3e	; 62
    10c0:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8TIMER0_INT_e == ENABLE)
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
    10c4:	81 30       	cpi	r24, 0x01	; 1
    10c6:	41 f4       	brne	.+16     	; 0x10d8 <TIMER0_vCTCIntEnableDisable+0x22>
	{
		SET_BIT(TIMSK , TIMSK_OCIE0);
    10c8:	a9 e5       	ldi	r26, 0x59	; 89
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	e9 e5       	ldi	r30, 0x59	; 89
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	82 60       	ori	r24, 0x02	; 2
    10d4:	8c 93       	st	X, r24
    10d6:	07 c0       	rjmp	.+14     	; 0x10e6 <TIMER0_vCTCIntEnableDisable+0x30>
	}
	else
	{
		CLR_BIT(TIMSK , TIMSK_OCIE0);
    10d8:	a9 e5       	ldi	r26, 0x59	; 89
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	e9 e5       	ldi	r30, 0x59	; 89
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8d 7f       	andi	r24, 0xFD	; 253
    10e4:	8c 93       	st	X, r24
	}
}
    10e6:	0f 90       	pop	r0
    10e8:	cf 91       	pop	r28
    10ea:	df 91       	pop	r29
    10ec:	08 95       	ret

000010ee <TIMER0_u8SetCTCCallBack>:
u8 TIMER0_u8SetCTCCallBack(void (*pvCallBackFunc)(void))
{
    10ee:	df 93       	push	r29
    10f0:	cf 93       	push	r28
    10f2:	00 d0       	rcall	.+0      	; 0x10f4 <TIMER0_u8SetCTCCallBack+0x6>
    10f4:	0f 92       	push	r0
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	9b 83       	std	Y+3, r25	; 0x03
    10fc:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_Status=OK;
    10fe:	19 82       	std	Y+1, r1	; 0x01
	if(pvCallBackFunc != NULL)
    1100:	8a 81       	ldd	r24, Y+2	; 0x02
    1102:	9b 81       	ldd	r25, Y+3	; 0x03
    1104:	00 97       	sbiw	r24, 0x00	; 0
    1106:	41 f0       	breq	.+16     	; 0x1118 <TIMER0_u8SetCTCCallBack+0x2a>
	{
		Global_pvCTCIntFunc = pvCallBackFunc;
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	9b 81       	ldd	r25, Y+3	; 0x03
    110c:	90 93 8f 01 	sts	0x018F, r25
    1110:	80 93 8e 01 	sts	0x018E, r24
		Local_Status=OK;
    1114:	19 82       	std	Y+1, r1	; 0x01
    1116:	02 c0       	rjmp	.+4      	; 0x111c <TIMER0_u8SetCTCCallBack+0x2e>
	}
	else
	{
		Local_Status =NOK;
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_Status;
    111c:	89 81       	ldd	r24, Y+1	; 0x01
}
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	cf 91       	pop	r28
    1126:	df 91       	pop	r29
    1128:	08 95       	ret

0000112a <TIMER1_vInit>:

void TIMER1_vInit(void)
{
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	cd b7       	in	r28, 0x3d	; 61
    1130:	de b7       	in	r29, 0x3e	; 62
	// Fast PWM Mode
	CLR_BIT(TCCR1A , TCCR1A_WGM10);
    1132:	af e4       	ldi	r26, 0x4F	; 79
    1134:	b0 e0       	ldi	r27, 0x00	; 0
    1136:	ef e4       	ldi	r30, 0x4F	; 79
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	80 81       	ld	r24, Z
    113c:	8e 7f       	andi	r24, 0xFE	; 254
    113e:	8c 93       	st	X, r24
	SET_BIT(TCCR1A , TCCR1A_WGM11);
    1140:	af e4       	ldi	r26, 0x4F	; 79
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	ef e4       	ldi	r30, 0x4F	; 79
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	82 60       	ori	r24, 0x02	; 2
    114c:	8c 93       	st	X, r24
	SET_BIT(TCCR1B , TCCR1B_WGM12);
    114e:	ae e4       	ldi	r26, 0x4E	; 78
    1150:	b0 e0       	ldi	r27, 0x00	; 0
    1152:	ee e4       	ldi	r30, 0x4E	; 78
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	80 81       	ld	r24, Z
    1158:	88 60       	ori	r24, 0x08	; 8
    115a:	8c 93       	st	X, r24
	SET_BIT(TCCR1B , TCCR1B_WGM13);
    115c:	ae e4       	ldi	r26, 0x4E	; 78
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	ee e4       	ldi	r30, 0x4E	; 78
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	80 61       	ori	r24, 0x10	; 16
    1168:	8c 93       	st	X, r24

	// Set on Top , Clear on CTC
	CLR_BIT(TCCR1A , TCCR1A_COM1A0);
    116a:	af e4       	ldi	r26, 0x4F	; 79
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	ef e4       	ldi	r30, 0x4F	; 79
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	8f 7b       	andi	r24, 0xBF	; 191
    1176:	8c 93       	st	X, r24
	SET_BIT(TCCR1A , TCCR1A_COM1A1);
    1178:	af e4       	ldi	r26, 0x4F	; 79
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	ef e4       	ldi	r30, 0x4F	; 79
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	80 68       	ori	r24, 0x80	; 128
    1184:	8c 93       	st	X, r24

	// Set Prescaler ->  8
	TCCR1B &=0b11111000;
    1186:	ae e4       	ldi	r26, 0x4E	; 78
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	ee e4       	ldi	r30, 0x4E	; 78
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	88 7f       	andi	r24, 0xF8	; 248
    1192:	8c 93       	st	X, r24
	TCCR1B|= TIMER1_PRESCALER;
    1194:	ae e4       	ldi	r26, 0x4E	; 78
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	ee e4       	ldi	r30, 0x4E	; 78
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	82 60       	ori	r24, 0x02	; 2
    11a0:	8c 93       	st	X, r24

	// Disable INT
	TIMSK &=0b110000011;
    11a2:	a9 e5       	ldi	r26, 0x59	; 89
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	e9 e5       	ldi	r30, 0x59	; 89
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 81       	ld	r24, Z
    11ac:	83 78       	andi	r24, 0x83	; 131
    11ae:	8c 93       	st	X, r24
}
    11b0:	cf 91       	pop	r28
    11b2:	df 91       	pop	r29
    11b4:	08 95       	ret

000011b6 <TIMER1_vICUInit>:

void TIMER1_vICUInit(void)
{
    11b6:	df 93       	push	r29
    11b8:	cf 93       	push	r28
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
	// Normal Mode
	CLR_BIT(TCCR1A , TCCR1A_WGM10);
    11be:	af e4       	ldi	r26, 0x4F	; 79
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	ef e4       	ldi	r30, 0x4F	; 79
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	8e 7f       	andi	r24, 0xFE	; 254
    11ca:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A , TCCR1A_WGM11);
    11cc:	af e4       	ldi	r26, 0x4F	; 79
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	ef e4       	ldi	r30, 0x4F	; 79
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	8d 7f       	andi	r24, 0xFD	; 253
    11d8:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B , TCCR1B_WGM12);
    11da:	ae e4       	ldi	r26, 0x4E	; 78
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	ee e4       	ldi	r30, 0x4E	; 78
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	87 7f       	andi	r24, 0xF7	; 247
    11e6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B , TCCR1B_WGM13);
    11e8:	ae e4       	ldi	r26, 0x4E	; 78
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	ee e4       	ldi	r30, 0x4E	; 78
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	8f 7e       	andi	r24, 0xEF	; 239
    11f4:	8c 93       	st	X, r24

	// Noise Cancel;
	SET_BIT(TCCR1B,TCCR1B_ICNC1);
    11f6:	ae e4       	ldi	r26, 0x4E	; 78
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	ee e4       	ldi	r30, 0x4E	; 78
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	80 68       	ori	r24, 0x80	; 128
    1202:	8c 93       	st	X, r24

	// Select ICU Edge
	SET_BIT(TCCR1B , TCCR1B_ICES1);
    1204:	ae e4       	ldi	r26, 0x4E	; 78
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	ee e4       	ldi	r30, 0x4E	; 78
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	80 64       	ori	r24, 0x40	; 64
    1210:	8c 93       	st	X, r24

	// ICU Interrupt
	SET_BIT(TIMSK, TIMSK_TICIE1);
    1212:	a9 e5       	ldi	r26, 0x59	; 89
    1214:	b0 e0       	ldi	r27, 0x00	; 0
    1216:	e9 e5       	ldi	r30, 0x59	; 89
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	80 62       	ori	r24, 0x20	; 32
    121e:	8c 93       	st	X, r24

	// Set Prescaler ->  8
	TCCR1B &=0b11111000;
    1220:	ae e4       	ldi	r26, 0x4E	; 78
    1222:	b0 e0       	ldi	r27, 0x00	; 0
    1224:	ee e4       	ldi	r30, 0x4E	; 78
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	80 81       	ld	r24, Z
    122a:	88 7f       	andi	r24, 0xF8	; 248
    122c:	8c 93       	st	X, r24
	TCCR1B|= TIMER1_PRESCALER;
    122e:	ae e4       	ldi	r26, 0x4E	; 78
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	ee e4       	ldi	r30, 0x4E	; 78
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	82 60       	ori	r24, 0x02	; 2
    123a:	8c 93       	st	X, r24
}
    123c:	cf 91       	pop	r28
    123e:	df 91       	pop	r29
    1240:	08 95       	ret

00001242 <TIMER1_u16ICRRead>:

u16 TIMER1_u16ICRRead(void)
{
    1242:	df 93       	push	r29
    1244:	cf 93       	push	r28
    1246:	cd b7       	in	r28, 0x3d	; 61
    1248:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    124a:	e6 e4       	ldi	r30, 0x46	; 70
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	91 81       	ldd	r25, Z+1	; 0x01
}
    1252:	cf 91       	pop	r28
    1254:	df 91       	pop	r29
    1256:	08 95       	ret

00001258 <TIMER1_vSetTop>:

void TIMER1_vSetTop(u16 Copy_u16TopValue)
{
    1258:	df 93       	push	r29
    125a:	cf 93       	push	r28
    125c:	00 d0       	rcall	.+0      	; 0x125e <TIMER1_vSetTop+0x6>
    125e:	cd b7       	in	r28, 0x3d	; 61
    1260:	de b7       	in	r29, 0x3e	; 62
    1262:	9a 83       	std	Y+2, r25	; 0x02
    1264:	89 83       	std	Y+1, r24	; 0x01
	ICR1 = Copy_u16TopValue;
    1266:	e6 e4       	ldi	r30, 0x46	; 70
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	89 81       	ldd	r24, Y+1	; 0x01
    126c:	9a 81       	ldd	r25, Y+2	; 0x02
    126e:	91 83       	std	Z+1, r25	; 0x01
    1270:	80 83       	st	Z, r24
}
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <TIMER1_vSetCTC_A_value>:

void TIMER1_vSetCTC_A_value(u16 Copy_u16CTCValue)
{
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <TIMER1_vSetCTC_A_value+0x6>
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
    1286:	9a 83       	std	Y+2, r25	; 0x02
    1288:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = Copy_u16CTCValue;
    128a:	ea e4       	ldi	r30, 0x4A	; 74
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	89 81       	ldd	r24, Y+1	; 0x01
    1290:	9a 81       	ldd	r25, Y+2	; 0x02
    1292:	91 83       	std	Z+1, r25	; 0x01
    1294:	80 83       	st	Z, r24
}
    1296:	0f 90       	pop	r0
    1298:	0f 90       	pop	r0
    129a:	cf 91       	pop	r28
    129c:	df 91       	pop	r29
    129e:	08 95       	ret

000012a0 <TIMER1_vICUSelectingEdge>:

void TIMER1_vICUSelectingEdge(u8 Copy_u8EdgeValue)
{
    12a0:	df 93       	push	r29
    12a2:	cf 93       	push	r28
    12a4:	0f 92       	push	r0
    12a6:	cd b7       	in	r28, 0x3d	; 61
    12a8:	de b7       	in	r29, 0x3e	; 62
    12aa:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8EdgeValue == ICU_RISING_EDGE)
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	81 30       	cpi	r24, 0x01	; 1
    12b0:	41 f4       	brne	.+16     	; 0x12c2 <TIMER1_vICUSelectingEdge+0x22>
	{
		// Select ICU Rising Edge
		SET_BIT(TCCR1B , TCCR1B_ICES1);
    12b2:	ae e4       	ldi	r26, 0x4E	; 78
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	ee e4       	ldi	r30, 0x4E	; 78
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	80 64       	ori	r24, 0x40	; 64
    12be:	8c 93       	st	X, r24
    12c0:	07 c0       	rjmp	.+14     	; 0x12d0 <TIMER1_vICUSelectingEdge+0x30>
	}
	else
	{
		// Select ICU Falling Edge
		CLR_BIT(TCCR1B , TCCR1B_ICES1);
    12c2:	ae e4       	ldi	r26, 0x4E	; 78
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	ee e4       	ldi	r30, 0x4E	; 78
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	8f 7b       	andi	r24, 0xBF	; 191
    12ce:	8c 93       	st	X, r24
	}
}
    12d0:	0f 90       	pop	r0
    12d2:	cf 91       	pop	r28
    12d4:	df 91       	pop	r29
    12d6:	08 95       	ret

000012d8 <TIMER1_vICUDeinit>:

void TIMER1_vICUDeinit(void)
{
    12d8:	df 93       	push	r29
    12da:	cf 93       	push	r28
    12dc:	cd b7       	in	r28, 0x3d	; 61
    12de:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    12e0:	ef e4       	ldi	r30, 0x4F	; 79
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	10 82       	st	Z, r1
	TCCR1B = 0;
    12e6:	ee e4       	ldi	r30, 0x4E	; 78
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	10 82       	st	Z, r1
	TIMSK = 0;
    12ec:	e9 e5       	ldi	r30, 0x59	; 89
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	10 82       	st	Z, r1
}
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <SPI_vInit>:
#include "SPI_Interface.h"
#include "SPI_Private.h"


void SPI_vInit(u8 Copy_u8SPIMode)
{
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	0f 92       	push	r0
    12fe:	cd b7       	in	r28, 0x3d	; 61
    1300:	de b7       	in	r29, 0x3e	; 62
    1302:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8SPIMode == SPI_MASTER_MODE)
    1304:	89 81       	ldd	r24, Y+1	; 0x01
    1306:	88 23       	and	r24, r24
    1308:	91 f5       	brne	.+100    	; 0x136e <SPI_vInit+0x76>
	{
		// Set in Master Mode
		SET_BIT(SPCR , SPCR_MSTR);
    130a:	ad e2       	ldi	r26, 0x2D	; 45
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	ed e2       	ldi	r30, 0x2D	; 45
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	80 61       	ori	r24, 0x10	; 16
    1316:	8c 93       	st	X, r24

		// Clock Polarity -> Rising
		CLR_BIT(SPCR , SPCR_CPOL);
    1318:	ad e2       	ldi	r26, 0x2D	; 45
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	ed e2       	ldi	r30, 0x2D	; 45
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	87 7f       	andi	r24, 0xF7	; 247
    1324:	8c 93       	st	X, r24

		// Clock Phase -> Sample
		CLR_BIT(SPCR , SPCR_CPHA);
    1326:	ad e2       	ldi	r26, 0x2D	; 45
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	ed e2       	ldi	r30, 0x2D	; 45
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8b 7f       	andi	r24, 0xFB	; 251
    1332:	8c 93       	st	X, r24

		// Set Clock Prescaler -> 64
		CLR_BIT(SPCR , SPCR_SPR0);
    1334:	ad e2       	ldi	r26, 0x2D	; 45
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	ed e2       	ldi	r30, 0x2D	; 45
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	8e 7f       	andi	r24, 0xFE	; 254
    1340:	8c 93       	st	X, r24
		SET_BIT(SPCR , SPCR_SPR1);
    1342:	ad e2       	ldi	r26, 0x2D	; 45
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	ed e2       	ldi	r30, 0x2D	; 45
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	82 60       	ori	r24, 0x02	; 2
    134e:	8c 93       	st	X, r24
		CLR_BIT(SPSR , SPSR_SPI2X);
    1350:	ae e2       	ldi	r26, 0x2E	; 46
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	ee e2       	ldi	r30, 0x2E	; 46
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	8e 7f       	andi	r24, 0xFE	; 254
    135c:	8c 93       	st	X, r24

		// SPI  -> Enable
		SET_BIT(SPCR , SPCR_SPE);
    135e:	ad e2       	ldi	r26, 0x2D	; 45
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	ed e2       	ldi	r30, 0x2D	; 45
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	80 64       	ori	r24, 0x40	; 64
    136a:	8c 93       	st	X, r24
    136c:	11 c0       	rjmp	.+34     	; 0x1390 <SPI_vInit+0x98>
	}

	else if(Copy_u8SPIMode == SPI_SLAVE_MODE )
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	81 30       	cpi	r24, 0x01	; 1
    1372:	71 f4       	brne	.+28     	; 0x1390 <SPI_vInit+0x98>
	{
		// Set in Slave Mode
		CLR_BIT( SPCR , SPCR_MSTR);
    1374:	ad e2       	ldi	r26, 0x2D	; 45
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	ed e2       	ldi	r30, 0x2D	; 45
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	8f 7e       	andi	r24, 0xEF	; 239
    1380:	8c 93       	st	X, r24

		// SPI  -> Enable
		SET_BIT(SPCR , SPCR_SPE);
    1382:	ad e2       	ldi	r26, 0x2D	; 45
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	ed e2       	ldi	r30, 0x2D	; 45
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	80 64       	ori	r24, 0x40	; 64
    138e:	8c 93       	st	X, r24
	}
}
    1390:	0f 90       	pop	r0
    1392:	cf 91       	pop	r28
    1394:	df 91       	pop	r29
    1396:	08 95       	ret

00001398 <SPI_u8DataSendReceive>:

u8 SPI_u8DataSendReceive(u8 Copy_u8Data)
{
    1398:	df 93       	push	r29
    139a:	cf 93       	push	r28
    139c:	0f 92       	push	r0
    139e:	cd b7       	in	r28, 0x3d	; 61
    13a0:	de b7       	in	r29, 0x3e	; 62
    13a2:	89 83       	std	Y+1, r24	; 0x01
	SPDR = Copy_u8Data;
    13a4:	ef e2       	ldi	r30, 0x2F	; 47
    13a6:	f0 e0       	ldi	r31, 0x00	; 0
    13a8:	89 81       	ldd	r24, Y+1	; 0x01
    13aa:	80 83       	st	Z, r24

	while(GET_BIT(SPSR , SPSR_SPIF) == 0 );
    13ac:	ee e2       	ldi	r30, 0x2E	; 46
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	88 23       	and	r24, r24
    13b4:	dc f7       	brge	.-10     	; 0x13ac <SPI_u8DataSendReceive+0x14>
	return SPDR;
    13b6:	ef e2       	ldi	r30, 0x2F	; 47
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
}
    13bc:	0f 90       	pop	r0
    13be:	cf 91       	pop	r28
    13c0:	df 91       	pop	r29
    13c2:	08 95       	ret

000013c4 <GIE_Enable>:
#include "GIE_Private.h"
#include "GIE_Cfg.h"


void GIE_Enable(void)
{
    13c4:	df 93       	push	r29
    13c6:	cf 93       	push	r28
    13c8:	cd b7       	in	r28, 0x3d	; 61
    13ca:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG , SREG_I);
    13cc:	af e5       	ldi	r26, 0x5F	; 95
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	ef e5       	ldi	r30, 0x5F	; 95
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	80 68       	ori	r24, 0x80	; 128
    13d8:	8c 93       	st	X, r24
}
    13da:	cf 91       	pop	r28
    13dc:	df 91       	pop	r29
    13de:	08 95       	ret

000013e0 <GIE_Disable>:
void GIE_Disable(void)
{
    13e0:	df 93       	push	r29
    13e2:	cf 93       	push	r28
    13e4:	cd b7       	in	r28, 0x3d	; 61
    13e6:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG , SREG_I);
    13e8:	af e5       	ldi	r26, 0x5F	; 95
    13ea:	b0 e0       	ldi	r27, 0x00	; 0
    13ec:	ef e5       	ldi	r30, 0x5F	; 95
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	8f 77       	andi	r24, 0x7F	; 127
    13f4:	8c 93       	st	X, r24
}
    13f6:	cf 91       	pop	r28
    13f8:	df 91       	pop	r29
    13fa:	08 95       	ret

000013fc <EXTI_EnableDisable>:

#include "EXTI_Interface.h"
#include "EXTI_Private.h"

void EXTI_EnableDisable(u8 Copy_u8EXTI_INTNum_e , u8 Copy_u8EXTI_MODE_e)
{
    13fc:	df 93       	push	r29
    13fe:	cf 93       	push	r28
    1400:	00 d0       	rcall	.+0      	; 0x1402 <EXTI_EnableDisable+0x6>
    1402:	00 d0       	rcall	.+0      	; 0x1404 <EXTI_EnableDisable+0x8>
    1404:	cd b7       	in	r28, 0x3d	; 61
    1406:	de b7       	in	r29, 0x3e	; 62
    1408:	89 83       	std	Y+1, r24	; 0x01
    140a:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8EXTI_INTNum_e)
    140c:	89 81       	ldd	r24, Y+1	; 0x01
    140e:	28 2f       	mov	r18, r24
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	3c 83       	std	Y+4, r19	; 0x04
    1414:	2b 83       	std	Y+3, r18	; 0x03
    1416:	8b 81       	ldd	r24, Y+3	; 0x03
    1418:	9c 81       	ldd	r25, Y+4	; 0x04
    141a:	81 30       	cpi	r24, 0x01	; 1
    141c:	91 05       	cpc	r25, r1
    141e:	01 f1       	breq	.+64     	; 0x1460 <EXTI_EnableDisable+0x64>
    1420:	2b 81       	ldd	r18, Y+3	; 0x03
    1422:	3c 81       	ldd	r19, Y+4	; 0x04
    1424:	22 30       	cpi	r18, 0x02	; 2
    1426:	31 05       	cpc	r19, r1
    1428:	89 f1       	breq	.+98     	; 0x148c <EXTI_EnableDisable+0x90>
    142a:	8b 81       	ldd	r24, Y+3	; 0x03
    142c:	9c 81       	ldd	r25, Y+4	; 0x04
    142e:	00 97       	sbiw	r24, 0x00	; 0
    1430:	09 f0       	breq	.+2      	; 0x1434 <EXTI_EnableDisable+0x38>
    1432:	41 c0       	rjmp	.+130    	; 0x14b6 <EXTI_EnableDisable+0xba>
	{
	case EXTI_INT_0:
		if(EXTI_ENABLE == Copy_u8EXTI_MODE_e)
    1434:	8a 81       	ldd	r24, Y+2	; 0x02
    1436:	81 30       	cpi	r24, 0x01	; 1
    1438:	41 f4       	brne	.+16     	; 0x144a <EXTI_EnableDisable+0x4e>
		{
			SET_BIT(GICR , GICR_INT0);
    143a:	ab e5       	ldi	r26, 0x5B	; 91
    143c:	b0 e0       	ldi	r27, 0x00	; 0
    143e:	eb e5       	ldi	r30, 0x5B	; 91
    1440:	f0 e0       	ldi	r31, 0x00	; 0
    1442:	80 81       	ld	r24, Z
    1444:	80 64       	ori	r24, 0x40	; 64
    1446:	8c 93       	st	X, r24
    1448:	36 c0       	rjmp	.+108    	; 0x14b6 <EXTI_EnableDisable+0xba>
		}
		else if(EXTI_DISABLE == Copy_u8EXTI_MODE_e)
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	88 23       	and	r24, r24
    144e:	99 f5       	brne	.+102    	; 0x14b6 <EXTI_EnableDisable+0xba>
		{
			CLR_BIT(GICR , GICR_INT0);
    1450:	ab e5       	ldi	r26, 0x5B	; 91
    1452:	b0 e0       	ldi	r27, 0x00	; 0
    1454:	eb e5       	ldi	r30, 0x5B	; 91
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	8f 7b       	andi	r24, 0xBF	; 191
    145c:	8c 93       	st	X, r24
    145e:	2b c0       	rjmp	.+86     	; 0x14b6 <EXTI_EnableDisable+0xba>
		}
		break;


	case EXTI_INT_1:
		if(EXTI_ENABLE == Copy_u8EXTI_MODE_e)
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	81 30       	cpi	r24, 0x01	; 1
    1464:	41 f4       	brne	.+16     	; 0x1476 <EXTI_EnableDisable+0x7a>
		{
			SET_BIT(GICR , GICR_INT1);
    1466:	ab e5       	ldi	r26, 0x5B	; 91
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	eb e5       	ldi	r30, 0x5B	; 91
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	80 68       	ori	r24, 0x80	; 128
    1472:	8c 93       	st	X, r24
    1474:	20 c0       	rjmp	.+64     	; 0x14b6 <EXTI_EnableDisable+0xba>
		}
		else if(EXTI_DISABLE == Copy_u8EXTI_MODE_e)
    1476:	8a 81       	ldd	r24, Y+2	; 0x02
    1478:	88 23       	and	r24, r24
    147a:	e9 f4       	brne	.+58     	; 0x14b6 <EXTI_EnableDisable+0xba>
		{
			CLR_BIT(GICR , GICR_INT1);
    147c:	ab e5       	ldi	r26, 0x5B	; 91
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	eb e5       	ldi	r30, 0x5B	; 91
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	8f 77       	andi	r24, 0x7F	; 127
    1488:	8c 93       	st	X, r24
    148a:	15 c0       	rjmp	.+42     	; 0x14b6 <EXTI_EnableDisable+0xba>
		break;



	case EXTI_INT_2:
		if(EXTI_ENABLE == Copy_u8EXTI_MODE_e)
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	81 30       	cpi	r24, 0x01	; 1
    1490:	41 f4       	brne	.+16     	; 0x14a2 <EXTI_EnableDisable+0xa6>
		{
			SET_BIT(GICR , GICR_INT2);
    1492:	ab e5       	ldi	r26, 0x5B	; 91
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	eb e5       	ldi	r30, 0x5B	; 91
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	80 62       	ori	r24, 0x20	; 32
    149e:	8c 93       	st	X, r24
    14a0:	0a c0       	rjmp	.+20     	; 0x14b6 <EXTI_EnableDisable+0xba>
		}
		else if(EXTI_DISABLE == Copy_u8EXTI_MODE_e)
    14a2:	8a 81       	ldd	r24, Y+2	; 0x02
    14a4:	88 23       	and	r24, r24
    14a6:	39 f4       	brne	.+14     	; 0x14b6 <EXTI_EnableDisable+0xba>
		{
			CLR_BIT(GICR , GICR_INT2);
    14a8:	ab e5       	ldi	r26, 0x5B	; 91
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	eb e5       	ldi	r30, 0x5B	; 91
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	8f 7d       	andi	r24, 0xDF	; 223
    14b4:	8c 93       	st	X, r24
		}
		break;
	}
}
    14b6:	0f 90       	pop	r0
    14b8:	0f 90       	pop	r0
    14ba:	0f 90       	pop	r0
    14bc:	0f 90       	pop	r0
    14be:	cf 91       	pop	r28
    14c0:	df 91       	pop	r29
    14c2:	08 95       	ret

000014c4 <EXTI_SetSenstivity>:

void EXTI_SetSenstivity(u8 Copy_u8EXTI_INTNum_e , u8 Copy_u8EXTI_SENSTIVITY_e)
{
    14c4:	df 93       	push	r29
    14c6:	cf 93       	push	r28
    14c8:	cd b7       	in	r28, 0x3d	; 61
    14ca:	de b7       	in	r29, 0x3e	; 62
    14cc:	2a 97       	sbiw	r28, 0x0a	; 10
    14ce:	0f b6       	in	r0, 0x3f	; 63
    14d0:	f8 94       	cli
    14d2:	de bf       	out	0x3e, r29	; 62
    14d4:	0f be       	out	0x3f, r0	; 63
    14d6:	cd bf       	out	0x3d, r28	; 61
    14d8:	89 83       	std	Y+1, r24	; 0x01
    14da:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8EXTI_INTNum_e)
    14dc:	89 81       	ldd	r24, Y+1	; 0x01
    14de:	28 2f       	mov	r18, r24
    14e0:	30 e0       	ldi	r19, 0x00	; 0
    14e2:	3a 87       	std	Y+10, r19	; 0x0a
    14e4:	29 87       	std	Y+9, r18	; 0x09
    14e6:	89 85       	ldd	r24, Y+9	; 0x09
    14e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    14ea:	81 30       	cpi	r24, 0x01	; 1
    14ec:	91 05       	cpc	r25, r1
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <EXTI_SetSenstivity+0x2e>
    14f0:	66 c0       	rjmp	.+204    	; 0x15be <EXTI_SetSenstivity+0xfa>
    14f2:	29 85       	ldd	r18, Y+9	; 0x09
    14f4:	3a 85       	ldd	r19, Y+10	; 0x0a
    14f6:	22 30       	cpi	r18, 0x02	; 2
    14f8:	31 05       	cpc	r19, r1
    14fa:	09 f4       	brne	.+2      	; 0x14fe <EXTI_SetSenstivity+0x3a>
    14fc:	bb c0       	rjmp	.+374    	; 0x1674 <EXTI_SetSenstivity+0x1b0>
    14fe:	89 85       	ldd	r24, Y+9	; 0x09
    1500:	9a 85       	ldd	r25, Y+10	; 0x0a
    1502:	00 97       	sbiw	r24, 0x00	; 0
    1504:	09 f0       	breq	.+2      	; 0x1508 <EXTI_SetSenstivity+0x44>
    1506:	d5 c0       	rjmp	.+426    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
	{
	case EXTI_INT_0:
		switch(Copy_u8EXTI_SENSTIVITY_e)
    1508:	8a 81       	ldd	r24, Y+2	; 0x02
    150a:	28 2f       	mov	r18, r24
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	38 87       	std	Y+8, r19	; 0x08
    1510:	2f 83       	std	Y+7, r18	; 0x07
    1512:	8f 81       	ldd	r24, Y+7	; 0x07
    1514:	98 85       	ldd	r25, Y+8	; 0x08
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	91 05       	cpc	r25, r1
    151a:	21 f1       	breq	.+72     	; 0x1564 <EXTI_SetSenstivity+0xa0>
    151c:	2f 81       	ldd	r18, Y+7	; 0x07
    151e:	38 85       	ldd	r19, Y+8	; 0x08
    1520:	22 30       	cpi	r18, 0x02	; 2
    1522:	31 05       	cpc	r19, r1
    1524:	2c f4       	brge	.+10     	; 0x1530 <EXTI_SetSenstivity+0x6c>
    1526:	8f 81       	ldd	r24, Y+7	; 0x07
    1528:	98 85       	ldd	r25, Y+8	; 0x08
    152a:	00 97       	sbiw	r24, 0x00	; 0
    152c:	61 f0       	breq	.+24     	; 0x1546 <EXTI_SetSenstivity+0x82>
    152e:	c1 c0       	rjmp	.+386    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
    1530:	2f 81       	ldd	r18, Y+7	; 0x07
    1532:	38 85       	ldd	r19, Y+8	; 0x08
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	21 f1       	breq	.+72     	; 0x1582 <EXTI_SetSenstivity+0xbe>
    153a:	8f 81       	ldd	r24, Y+7	; 0x07
    153c:	98 85       	ldd	r25, Y+8	; 0x08
    153e:	83 30       	cpi	r24, 0x03	; 3
    1540:	91 05       	cpc	r25, r1
    1542:	71 f1       	breq	.+92     	; 0x15a0 <EXTI_SetSenstivity+0xdc>
    1544:	b6 c0       	rjmp	.+364    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
		{
		case EXTI_LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    1546:	a5 e5       	ldi	r26, 0x55	; 85
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	e5 e5       	ldi	r30, 0x55	; 85
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	8e 7f       	andi	r24, 0xFE	; 254
    1552:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
    1554:	a5 e5       	ldi	r26, 0x55	; 85
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	e5 e5       	ldi	r30, 0x55	; 85
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	8d 7f       	andi	r24, 0xFD	; 253
    1560:	8c 93       	st	X, r24
    1562:	a7 c0       	rjmp	.+334    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
			break;

		case EXTI_ON_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    1564:	a5 e5       	ldi	r26, 0x55	; 85
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	e5 e5       	ldi	r30, 0x55	; 85
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	81 60       	ori	r24, 0x01	; 1
    1570:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
    1572:	a5 e5       	ldi	r26, 0x55	; 85
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e5 e5       	ldi	r30, 0x55	; 85
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	8d 7f       	andi	r24, 0xFD	; 253
    157e:	8c 93       	st	X, r24
    1580:	98 c0       	rjmp	.+304    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
			break;

		case EXTI_FAILLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    1582:	a5 e5       	ldi	r26, 0x55	; 85
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e5 e5       	ldi	r30, 0x55	; 85
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	8e 7f       	andi	r24, 0xFE	; 254
    158e:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
    1590:	a5 e5       	ldi	r26, 0x55	; 85
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	e5 e5       	ldi	r30, 0x55	; 85
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	82 60       	ori	r24, 0x02	; 2
    159c:	8c 93       	st	X, r24
    159e:	89 c0       	rjmp	.+274    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
			break;

		case EXTI_RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    15a0:	a5 e5       	ldi	r26, 0x55	; 85
    15a2:	b0 e0       	ldi	r27, 0x00	; 0
    15a4:	e5 e5       	ldi	r30, 0x55	; 85
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	80 81       	ld	r24, Z
    15aa:	81 60       	ori	r24, 0x01	; 1
    15ac:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
    15ae:	a5 e5       	ldi	r26, 0x55	; 85
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	e5 e5       	ldi	r30, 0x55	; 85
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	82 60       	ori	r24, 0x02	; 2
    15ba:	8c 93       	st	X, r24
    15bc:	7a c0       	rjmp	.+244    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
			break;
		}
		break;

		case EXTI_INT_1:
			switch(Copy_u8EXTI_SENSTIVITY_e)
    15be:	8a 81       	ldd	r24, Y+2	; 0x02
    15c0:	28 2f       	mov	r18, r24
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	3e 83       	std	Y+6, r19	; 0x06
    15c6:	2d 83       	std	Y+5, r18	; 0x05
    15c8:	8d 81       	ldd	r24, Y+5	; 0x05
    15ca:	9e 81       	ldd	r25, Y+6	; 0x06
    15cc:	81 30       	cpi	r24, 0x01	; 1
    15ce:	91 05       	cpc	r25, r1
    15d0:	21 f1       	breq	.+72     	; 0x161a <EXTI_SetSenstivity+0x156>
    15d2:	2d 81       	ldd	r18, Y+5	; 0x05
    15d4:	3e 81       	ldd	r19, Y+6	; 0x06
    15d6:	22 30       	cpi	r18, 0x02	; 2
    15d8:	31 05       	cpc	r19, r1
    15da:	2c f4       	brge	.+10     	; 0x15e6 <EXTI_SetSenstivity+0x122>
    15dc:	8d 81       	ldd	r24, Y+5	; 0x05
    15de:	9e 81       	ldd	r25, Y+6	; 0x06
    15e0:	00 97       	sbiw	r24, 0x00	; 0
    15e2:	61 f0       	breq	.+24     	; 0x15fc <EXTI_SetSenstivity+0x138>
    15e4:	66 c0       	rjmp	.+204    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
    15e6:	2d 81       	ldd	r18, Y+5	; 0x05
    15e8:	3e 81       	ldd	r19, Y+6	; 0x06
    15ea:	22 30       	cpi	r18, 0x02	; 2
    15ec:	31 05       	cpc	r19, r1
    15ee:	21 f1       	breq	.+72     	; 0x1638 <EXTI_SetSenstivity+0x174>
    15f0:	8d 81       	ldd	r24, Y+5	; 0x05
    15f2:	9e 81       	ldd	r25, Y+6	; 0x06
    15f4:	83 30       	cpi	r24, 0x03	; 3
    15f6:	91 05       	cpc	r25, r1
    15f8:	71 f1       	breq	.+92     	; 0x1656 <EXTI_SetSenstivity+0x192>
    15fa:	5b c0       	rjmp	.+182    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
			{
			case EXTI_LOW_LEVEL:
				CLR_BIT(MCUCR,MCUCR_ISC10);
    15fc:	a5 e5       	ldi	r26, 0x55	; 85
    15fe:	b0 e0       	ldi	r27, 0x00	; 0
    1600:	e5 e5       	ldi	r30, 0x55	; 85
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	80 81       	ld	r24, Z
    1606:	8b 7f       	andi	r24, 0xFB	; 251
    1608:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,MCUCR_ISC11);
    160a:	a5 e5       	ldi	r26, 0x55	; 85
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	e5 e5       	ldi	r30, 0x55	; 85
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	87 7f       	andi	r24, 0xF7	; 247
    1616:	8c 93       	st	X, r24
    1618:	4c c0       	rjmp	.+152    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
				break;

			case EXTI_ON_CHANGE:
				SET_BIT(MCUCR,MCUCR_ISC10);
    161a:	a5 e5       	ldi	r26, 0x55	; 85
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	e5 e5       	ldi	r30, 0x55	; 85
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	84 60       	ori	r24, 0x04	; 4
    1626:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,MCUCR_ISC11);
    1628:	a5 e5       	ldi	r26, 0x55	; 85
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e5 e5       	ldi	r30, 0x55	; 85
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	87 7f       	andi	r24, 0xF7	; 247
    1634:	8c 93       	st	X, r24
    1636:	3d c0       	rjmp	.+122    	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
				break;

			case EXTI_FAILLING_EDGE:
				CLR_BIT(MCUCR,MCUCR_ISC10);
    1638:	a5 e5       	ldi	r26, 0x55	; 85
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	e5 e5       	ldi	r30, 0x55	; 85
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	8b 7f       	andi	r24, 0xFB	; 251
    1644:	8c 93       	st	X, r24
				SET_BIT(MCUCR,MCUCR_ISC11);
    1646:	a5 e5       	ldi	r26, 0x55	; 85
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	e5 e5       	ldi	r30, 0x55	; 85
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	88 60       	ori	r24, 0x08	; 8
    1652:	8c 93       	st	X, r24
    1654:	2e c0       	rjmp	.+92     	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
				break;

			case EXTI_RISING_EDGE:
				SET_BIT(MCUCR,MCUCR_ISC10);
    1656:	a5 e5       	ldi	r26, 0x55	; 85
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	e5 e5       	ldi	r30, 0x55	; 85
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	80 81       	ld	r24, Z
    1660:	84 60       	ori	r24, 0x04	; 4
    1662:	8c 93       	st	X, r24
				SET_BIT(MCUCR,MCUCR_ISC11);
    1664:	a5 e5       	ldi	r26, 0x55	; 85
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e5 e5       	ldi	r30, 0x55	; 85
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	88 60       	ori	r24, 0x08	; 8
    1670:	8c 93       	st	X, r24
    1672:	1f c0       	rjmp	.+62     	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
				break;
			}
			break;

			case EXTI_INT_2:
				switch(Copy_u8EXTI_SENSTIVITY_e)
    1674:	8a 81       	ldd	r24, Y+2	; 0x02
    1676:	28 2f       	mov	r18, r24
    1678:	30 e0       	ldi	r19, 0x00	; 0
    167a:	3c 83       	std	Y+4, r19	; 0x04
    167c:	2b 83       	std	Y+3, r18	; 0x03
    167e:	8b 81       	ldd	r24, Y+3	; 0x03
    1680:	9c 81       	ldd	r25, Y+4	; 0x04
    1682:	82 30       	cpi	r24, 0x02	; 2
    1684:	91 05       	cpc	r25, r1
    1686:	31 f0       	breq	.+12     	; 0x1694 <EXTI_SetSenstivity+0x1d0>
    1688:	2b 81       	ldd	r18, Y+3	; 0x03
    168a:	3c 81       	ldd	r19, Y+4	; 0x04
    168c:	23 30       	cpi	r18, 0x03	; 3
    168e:	31 05       	cpc	r19, r1
    1690:	49 f0       	breq	.+18     	; 0x16a4 <EXTI_SetSenstivity+0x1e0>
    1692:	0f c0       	rjmp	.+30     	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
				{
				case
				EXTI_FAILLING_EDGE:
					SET_BIT(MCUCSR , MCUCSR_ISC2);
    1694:	a4 e5       	ldi	r26, 0x54	; 84
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	e4 e5       	ldi	r30, 0x54	; 84
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	80 64       	ori	r24, 0x40	; 64
    16a0:	8c 93       	st	X, r24
    16a2:	07 c0       	rjmp	.+14     	; 0x16b2 <EXTI_SetSenstivity+0x1ee>
					break;
				case EXTI_RISING_EDGE:
					CLR_BIT(MCUCSR , MCUCSR_ISC2);
    16a4:	a4 e5       	ldi	r26, 0x54	; 84
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	e4 e5       	ldi	r30, 0x54	; 84
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	8f 7b       	andi	r24, 0xBF	; 191
    16b0:	8c 93       	st	X, r24
					break;
				}
				break;
	}
}
    16b2:	2a 96       	adiw	r28, 0x0a	; 10
    16b4:	0f b6       	in	r0, 0x3f	; 63
    16b6:	f8 94       	cli
    16b8:	de bf       	out	0x3e, r29	; 62
    16ba:	0f be       	out	0x3f, r0	; 63
    16bc:	cd bf       	out	0x3d, r28	; 61
    16be:	cf 91       	pop	r28
    16c0:	df 91       	pop	r29
    16c2:	08 95       	ret

000016c4 <MDIO_vSetPinDir>:




void MDIO_vSetPinDir(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_DIRECTION_e A_pinDirection)
{
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	cd b7       	in	r28, 0x3d	; 61
    16ca:	de b7       	in	r29, 0x3e	; 62
    16cc:	2d 97       	sbiw	r28, 0x0d	; 13
    16ce:	0f b6       	in	r0, 0x3f	; 63
    16d0:	f8 94       	cli
    16d2:	de bf       	out	0x3e, r29	; 62
    16d4:	0f be       	out	0x3f, r0	; 63
    16d6:	cd bf       	out	0x3d, r28	; 61
    16d8:	89 83       	std	Y+1, r24	; 0x01
    16da:	6a 83       	std	Y+2, r22	; 0x02
    16dc:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinDirection <= DIO_OUTPUT) )
    16de:	89 81       	ldd	r24, Y+1	; 0x01
    16e0:	84 30       	cpi	r24, 0x04	; 4
    16e2:	08 f0       	brcs	.+2      	; 0x16e6 <MDIO_vSetPinDir+0x22>
    16e4:	09 c1       	rjmp	.+530    	; 0x18f8 <MDIO_vSetPinDir+0x234>
    16e6:	8a 81       	ldd	r24, Y+2	; 0x02
    16e8:	88 30       	cpi	r24, 0x08	; 8
    16ea:	08 f0       	brcs	.+2      	; 0x16ee <MDIO_vSetPinDir+0x2a>
    16ec:	05 c1       	rjmp	.+522    	; 0x18f8 <MDIO_vSetPinDir+0x234>
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	82 30       	cpi	r24, 0x02	; 2
    16f2:	08 f0       	brcs	.+2      	; 0x16f6 <MDIO_vSetPinDir+0x32>
    16f4:	01 c1       	rjmp	.+514    	; 0x18f8 <MDIO_vSetPinDir+0x234>
	{
		switch (A_portID)
    16f6:	89 81       	ldd	r24, Y+1	; 0x01
    16f8:	28 2f       	mov	r18, r24
    16fa:	30 e0       	ldi	r19, 0x00	; 0
    16fc:	3d 87       	std	Y+13, r19	; 0x0d
    16fe:	2c 87       	std	Y+12, r18	; 0x0c
    1700:	8c 85       	ldd	r24, Y+12	; 0x0c
    1702:	9d 85       	ldd	r25, Y+13	; 0x0d
    1704:	81 30       	cpi	r24, 0x01	; 1
    1706:	91 05       	cpc	r25, r1
    1708:	09 f4       	brne	.+2      	; 0x170c <MDIO_vSetPinDir+0x48>
    170a:	4f c0       	rjmp	.+158    	; 0x17aa <MDIO_vSetPinDir+0xe6>
    170c:	2c 85       	ldd	r18, Y+12	; 0x0c
    170e:	3d 85       	ldd	r19, Y+13	; 0x0d
    1710:	22 30       	cpi	r18, 0x02	; 2
    1712:	31 05       	cpc	r19, r1
    1714:	2c f4       	brge	.+10     	; 0x1720 <MDIO_vSetPinDir+0x5c>
    1716:	8c 85       	ldd	r24, Y+12	; 0x0c
    1718:	9d 85       	ldd	r25, Y+13	; 0x0d
    171a:	00 97       	sbiw	r24, 0x00	; 0
    171c:	71 f0       	breq	.+28     	; 0x173a <MDIO_vSetPinDir+0x76>
    171e:	ec c0       	rjmp	.+472    	; 0x18f8 <MDIO_vSetPinDir+0x234>
    1720:	2c 85       	ldd	r18, Y+12	; 0x0c
    1722:	3d 85       	ldd	r19, Y+13	; 0x0d
    1724:	22 30       	cpi	r18, 0x02	; 2
    1726:	31 05       	cpc	r19, r1
    1728:	09 f4       	brne	.+2      	; 0x172c <MDIO_vSetPinDir+0x68>
    172a:	77 c0       	rjmp	.+238    	; 0x181a <MDIO_vSetPinDir+0x156>
    172c:	8c 85       	ldd	r24, Y+12	; 0x0c
    172e:	9d 85       	ldd	r25, Y+13	; 0x0d
    1730:	83 30       	cpi	r24, 0x03	; 3
    1732:	91 05       	cpc	r25, r1
    1734:	09 f4       	brne	.+2      	; 0x1738 <MDIO_vSetPinDir+0x74>
    1736:	a9 c0       	rjmp	.+338    	; 0x188a <MDIO_vSetPinDir+0x1c6>
    1738:	df c0       	rjmp	.+446    	; 0x18f8 <MDIO_vSetPinDir+0x234>
		{
		case DIO_PORTA:
			switch (A_pinDirection)
    173a:	8b 81       	ldd	r24, Y+3	; 0x03
    173c:	28 2f       	mov	r18, r24
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	3b 87       	std	Y+11, r19	; 0x0b
    1742:	2a 87       	std	Y+10, r18	; 0x0a
    1744:	8a 85       	ldd	r24, Y+10	; 0x0a
    1746:	9b 85       	ldd	r25, Y+11	; 0x0b
    1748:	00 97       	sbiw	r24, 0x00	; 0
    174a:	31 f0       	breq	.+12     	; 0x1758 <MDIO_vSetPinDir+0x94>
    174c:	2a 85       	ldd	r18, Y+10	; 0x0a
    174e:	3b 85       	ldd	r19, Y+11	; 0x0b
    1750:	21 30       	cpi	r18, 0x01	; 1
    1752:	31 05       	cpc	r19, r1
    1754:	b1 f0       	breq	.+44     	; 0x1782 <MDIO_vSetPinDir+0xbe>
    1756:	d0 c0       	rjmp	.+416    	; 0x18f8 <MDIO_vSetPinDir+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRA_REG,A_pinID);
    1758:	aa e3       	ldi	r26, 0x3A	; 58
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	ea e3       	ldi	r30, 0x3A	; 58
    175e:	f0 e0       	ldi	r31, 0x00	; 0
    1760:	80 81       	ld	r24, Z
    1762:	48 2f       	mov	r20, r24
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	28 2f       	mov	r18, r24
    1768:	30 e0       	ldi	r19, 0x00	; 0
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	02 2e       	mov	r0, r18
    1770:	02 c0       	rjmp	.+4      	; 0x1776 <MDIO_vSetPinDir+0xb2>
    1772:	88 0f       	add	r24, r24
    1774:	99 1f       	adc	r25, r25
    1776:	0a 94       	dec	r0
    1778:	e2 f7       	brpl	.-8      	; 0x1772 <MDIO_vSetPinDir+0xae>
    177a:	80 95       	com	r24
    177c:	84 23       	and	r24, r20
    177e:	8c 93       	st	X, r24
    1780:	bb c0       	rjmp	.+374    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRA_REG,A_pinID);
    1782:	aa e3       	ldi	r26, 0x3A	; 58
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	ea e3       	ldi	r30, 0x3A	; 58
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	48 2f       	mov	r20, r24
    178e:	8a 81       	ldd	r24, Y+2	; 0x02
    1790:	28 2f       	mov	r18, r24
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	02 2e       	mov	r0, r18
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <MDIO_vSetPinDir+0xdc>
    179c:	88 0f       	add	r24, r24
    179e:	99 1f       	adc	r25, r25
    17a0:	0a 94       	dec	r0
    17a2:	e2 f7       	brpl	.-8      	; 0x179c <MDIO_vSetPinDir+0xd8>
    17a4:	84 2b       	or	r24, r20
    17a6:	8c 93       	st	X, r24
    17a8:	a7 c0       	rjmp	.+334    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinDirection)
    17aa:	8b 81       	ldd	r24, Y+3	; 0x03
    17ac:	28 2f       	mov	r18, r24
    17ae:	30 e0       	ldi	r19, 0x00	; 0
    17b0:	39 87       	std	Y+9, r19	; 0x09
    17b2:	28 87       	std	Y+8, r18	; 0x08
    17b4:	88 85       	ldd	r24, Y+8	; 0x08
    17b6:	99 85       	ldd	r25, Y+9	; 0x09
    17b8:	00 97       	sbiw	r24, 0x00	; 0
    17ba:	31 f0       	breq	.+12     	; 0x17c8 <MDIO_vSetPinDir+0x104>
    17bc:	28 85       	ldd	r18, Y+8	; 0x08
    17be:	39 85       	ldd	r19, Y+9	; 0x09
    17c0:	21 30       	cpi	r18, 0x01	; 1
    17c2:	31 05       	cpc	r19, r1
    17c4:	b1 f0       	breq	.+44     	; 0x17f2 <MDIO_vSetPinDir+0x12e>
    17c6:	98 c0       	rjmp	.+304    	; 0x18f8 <MDIO_vSetPinDir+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRB_REG,A_pinID);
    17c8:	a7 e3       	ldi	r26, 0x37	; 55
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e7 e3       	ldi	r30, 0x37	; 55
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	48 2f       	mov	r20, r24
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	28 2f       	mov	r18, r24
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	02 2e       	mov	r0, r18
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <MDIO_vSetPinDir+0x122>
    17e2:	88 0f       	add	r24, r24
    17e4:	99 1f       	adc	r25, r25
    17e6:	0a 94       	dec	r0
    17e8:	e2 f7       	brpl	.-8      	; 0x17e2 <MDIO_vSetPinDir+0x11e>
    17ea:	80 95       	com	r24
    17ec:	84 23       	and	r24, r20
    17ee:	8c 93       	st	X, r24
    17f0:	83 c0       	rjmp	.+262    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRB_REG,A_pinID);
    17f2:	a7 e3       	ldi	r26, 0x37	; 55
    17f4:	b0 e0       	ldi	r27, 0x00	; 0
    17f6:	e7 e3       	ldi	r30, 0x37	; 55
    17f8:	f0 e0       	ldi	r31, 0x00	; 0
    17fa:	80 81       	ld	r24, Z
    17fc:	48 2f       	mov	r20, r24
    17fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1800:	28 2f       	mov	r18, r24
    1802:	30 e0       	ldi	r19, 0x00	; 0
    1804:	81 e0       	ldi	r24, 0x01	; 1
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	02 2e       	mov	r0, r18
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <MDIO_vSetPinDir+0x14c>
    180c:	88 0f       	add	r24, r24
    180e:	99 1f       	adc	r25, r25
    1810:	0a 94       	dec	r0
    1812:	e2 f7       	brpl	.-8      	; 0x180c <MDIO_vSetPinDir+0x148>
    1814:	84 2b       	or	r24, r20
    1816:	8c 93       	st	X, r24
    1818:	6f c0       	rjmp	.+222    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinDirection)
    181a:	8b 81       	ldd	r24, Y+3	; 0x03
    181c:	28 2f       	mov	r18, r24
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	3f 83       	std	Y+7, r19	; 0x07
    1822:	2e 83       	std	Y+6, r18	; 0x06
    1824:	8e 81       	ldd	r24, Y+6	; 0x06
    1826:	9f 81       	ldd	r25, Y+7	; 0x07
    1828:	00 97       	sbiw	r24, 0x00	; 0
    182a:	31 f0       	breq	.+12     	; 0x1838 <MDIO_vSetPinDir+0x174>
    182c:	2e 81       	ldd	r18, Y+6	; 0x06
    182e:	3f 81       	ldd	r19, Y+7	; 0x07
    1830:	21 30       	cpi	r18, 0x01	; 1
    1832:	31 05       	cpc	r19, r1
    1834:	b1 f0       	breq	.+44     	; 0x1862 <MDIO_vSetPinDir+0x19e>
    1836:	60 c0       	rjmp	.+192    	; 0x18f8 <MDIO_vSetPinDir+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRC_REG,A_pinID);
    1838:	a4 e3       	ldi	r26, 0x34	; 52
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	e4 e3       	ldi	r30, 0x34	; 52
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	80 81       	ld	r24, Z
    1842:	48 2f       	mov	r20, r24
    1844:	8a 81       	ldd	r24, Y+2	; 0x02
    1846:	28 2f       	mov	r18, r24
    1848:	30 e0       	ldi	r19, 0x00	; 0
    184a:	81 e0       	ldi	r24, 0x01	; 1
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	02 2e       	mov	r0, r18
    1850:	02 c0       	rjmp	.+4      	; 0x1856 <MDIO_vSetPinDir+0x192>
    1852:	88 0f       	add	r24, r24
    1854:	99 1f       	adc	r25, r25
    1856:	0a 94       	dec	r0
    1858:	e2 f7       	brpl	.-8      	; 0x1852 <MDIO_vSetPinDir+0x18e>
    185a:	80 95       	com	r24
    185c:	84 23       	and	r24, r20
    185e:	8c 93       	st	X, r24
    1860:	4b c0       	rjmp	.+150    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRC_REG,A_pinID);
    1862:	a4 e3       	ldi	r26, 0x34	; 52
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	e4 e3       	ldi	r30, 0x34	; 52
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	48 2f       	mov	r20, r24
    186e:	8a 81       	ldd	r24, Y+2	; 0x02
    1870:	28 2f       	mov	r18, r24
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	81 e0       	ldi	r24, 0x01	; 1
    1876:	90 e0       	ldi	r25, 0x00	; 0
    1878:	02 2e       	mov	r0, r18
    187a:	02 c0       	rjmp	.+4      	; 0x1880 <MDIO_vSetPinDir+0x1bc>
    187c:	88 0f       	add	r24, r24
    187e:	99 1f       	adc	r25, r25
    1880:	0a 94       	dec	r0
    1882:	e2 f7       	brpl	.-8      	; 0x187c <MDIO_vSetPinDir+0x1b8>
    1884:	84 2b       	or	r24, r20
    1886:	8c 93       	st	X, r24
    1888:	37 c0       	rjmp	.+110    	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinDirection)
    188a:	8b 81       	ldd	r24, Y+3	; 0x03
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	3d 83       	std	Y+5, r19	; 0x05
    1892:	2c 83       	std	Y+4, r18	; 0x04
    1894:	8c 81       	ldd	r24, Y+4	; 0x04
    1896:	9d 81       	ldd	r25, Y+5	; 0x05
    1898:	00 97       	sbiw	r24, 0x00	; 0
    189a:	31 f0       	breq	.+12     	; 0x18a8 <MDIO_vSetPinDir+0x1e4>
    189c:	2c 81       	ldd	r18, Y+4	; 0x04
    189e:	3d 81       	ldd	r19, Y+5	; 0x05
    18a0:	21 30       	cpi	r18, 0x01	; 1
    18a2:	31 05       	cpc	r19, r1
    18a4:	b1 f0       	breq	.+44     	; 0x18d2 <MDIO_vSetPinDir+0x20e>
    18a6:	28 c0       	rjmp	.+80     	; 0x18f8 <MDIO_vSetPinDir+0x234>
			{
			case DIO_INPUT:
				CLR_BIT(DDRD_REG,A_pinID);
    18a8:	a1 e3       	ldi	r26, 0x31	; 49
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e1 e3       	ldi	r30, 0x31	; 49
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	48 2f       	mov	r20, r24
    18b4:	8a 81       	ldd	r24, Y+2	; 0x02
    18b6:	28 2f       	mov	r18, r24
    18b8:	30 e0       	ldi	r19, 0x00	; 0
    18ba:	81 e0       	ldi	r24, 0x01	; 1
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	02 2e       	mov	r0, r18
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <MDIO_vSetPinDir+0x202>
    18c2:	88 0f       	add	r24, r24
    18c4:	99 1f       	adc	r25, r25
    18c6:	0a 94       	dec	r0
    18c8:	e2 f7       	brpl	.-8      	; 0x18c2 <MDIO_vSetPinDir+0x1fe>
    18ca:	80 95       	com	r24
    18cc:	84 23       	and	r24, r20
    18ce:	8c 93       	st	X, r24
    18d0:	13 c0       	rjmp	.+38     	; 0x18f8 <MDIO_vSetPinDir+0x234>
				break;
			case DIO_OUTPUT:
				SET_BIT(DDRD_REG,A_pinID);
    18d2:	a1 e3       	ldi	r26, 0x31	; 49
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	e1 e3       	ldi	r30, 0x31	; 49
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	48 2f       	mov	r20, r24
    18de:	8a 81       	ldd	r24, Y+2	; 0x02
    18e0:	28 2f       	mov	r18, r24
    18e2:	30 e0       	ldi	r19, 0x00	; 0
    18e4:	81 e0       	ldi	r24, 0x01	; 1
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	02 2e       	mov	r0, r18
    18ea:	02 c0       	rjmp	.+4      	; 0x18f0 <MDIO_vSetPinDir+0x22c>
    18ec:	88 0f       	add	r24, r24
    18ee:	99 1f       	adc	r25, r25
    18f0:	0a 94       	dec	r0
    18f2:	e2 f7       	brpl	.-8      	; 0x18ec <MDIO_vSetPinDir+0x228>
    18f4:	84 2b       	or	r24, r20
    18f6:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    18f8:	2d 96       	adiw	r28, 0x0d	; 13
    18fa:	0f b6       	in	r0, 0x3f	; 63
    18fc:	f8 94       	cli
    18fe:	de bf       	out	0x3e, r29	; 62
    1900:	0f be       	out	0x3f, r0	; 63
    1902:	cd bf       	out	0x3d, r28	; 61
    1904:	cf 91       	pop	r28
    1906:	df 91       	pop	r29
    1908:	08 95       	ret

0000190a <MDIO_vSetPinVal>:


void MDIO_vSetPinVal(DIO_PORT_e A_portID, DIO_PIN_e A_pinID, DIO_VALUE_e A_pinValue)
{
    190a:	df 93       	push	r29
    190c:	cf 93       	push	r28
    190e:	cd b7       	in	r28, 0x3d	; 61
    1910:	de b7       	in	r29, 0x3e	; 62
    1912:	2d 97       	sbiw	r28, 0x0d	; 13
    1914:	0f b6       	in	r0, 0x3f	; 63
    1916:	f8 94       	cli
    1918:	de bf       	out	0x3e, r29	; 62
    191a:	0f be       	out	0x3f, r0	; 63
    191c:	cd bf       	out	0x3d, r28	; 61
    191e:	89 83       	std	Y+1, r24	; 0x01
    1920:	6a 83       	std	Y+2, r22	; 0x02
    1922:	4b 83       	std	Y+3, r20	; 0x03
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) && (A_pinValue <= DIO_HIGH) )
    1924:	89 81       	ldd	r24, Y+1	; 0x01
    1926:	84 30       	cpi	r24, 0x04	; 4
    1928:	08 f0       	brcs	.+2      	; 0x192c <MDIO_vSetPinVal+0x22>
    192a:	09 c1       	rjmp	.+530    	; 0x1b3e <MDIO_vSetPinVal+0x234>
    192c:	8a 81       	ldd	r24, Y+2	; 0x02
    192e:	88 30       	cpi	r24, 0x08	; 8
    1930:	08 f0       	brcs	.+2      	; 0x1934 <MDIO_vSetPinVal+0x2a>
    1932:	05 c1       	rjmp	.+522    	; 0x1b3e <MDIO_vSetPinVal+0x234>
    1934:	8b 81       	ldd	r24, Y+3	; 0x03
    1936:	82 30       	cpi	r24, 0x02	; 2
    1938:	08 f0       	brcs	.+2      	; 0x193c <MDIO_vSetPinVal+0x32>
    193a:	01 c1       	rjmp	.+514    	; 0x1b3e <MDIO_vSetPinVal+0x234>
	{
		switch (A_portID)
    193c:	89 81       	ldd	r24, Y+1	; 0x01
    193e:	28 2f       	mov	r18, r24
    1940:	30 e0       	ldi	r19, 0x00	; 0
    1942:	3d 87       	std	Y+13, r19	; 0x0d
    1944:	2c 87       	std	Y+12, r18	; 0x0c
    1946:	8c 85       	ldd	r24, Y+12	; 0x0c
    1948:	9d 85       	ldd	r25, Y+13	; 0x0d
    194a:	81 30       	cpi	r24, 0x01	; 1
    194c:	91 05       	cpc	r25, r1
    194e:	09 f4       	brne	.+2      	; 0x1952 <MDIO_vSetPinVal+0x48>
    1950:	4f c0       	rjmp	.+158    	; 0x19f0 <MDIO_vSetPinVal+0xe6>
    1952:	2c 85       	ldd	r18, Y+12	; 0x0c
    1954:	3d 85       	ldd	r19, Y+13	; 0x0d
    1956:	22 30       	cpi	r18, 0x02	; 2
    1958:	31 05       	cpc	r19, r1
    195a:	2c f4       	brge	.+10     	; 0x1966 <MDIO_vSetPinVal+0x5c>
    195c:	8c 85       	ldd	r24, Y+12	; 0x0c
    195e:	9d 85       	ldd	r25, Y+13	; 0x0d
    1960:	00 97       	sbiw	r24, 0x00	; 0
    1962:	71 f0       	breq	.+28     	; 0x1980 <MDIO_vSetPinVal+0x76>
    1964:	ec c0       	rjmp	.+472    	; 0x1b3e <MDIO_vSetPinVal+0x234>
    1966:	2c 85       	ldd	r18, Y+12	; 0x0c
    1968:	3d 85       	ldd	r19, Y+13	; 0x0d
    196a:	22 30       	cpi	r18, 0x02	; 2
    196c:	31 05       	cpc	r19, r1
    196e:	09 f4       	brne	.+2      	; 0x1972 <MDIO_vSetPinVal+0x68>
    1970:	77 c0       	rjmp	.+238    	; 0x1a60 <MDIO_vSetPinVal+0x156>
    1972:	8c 85       	ldd	r24, Y+12	; 0x0c
    1974:	9d 85       	ldd	r25, Y+13	; 0x0d
    1976:	83 30       	cpi	r24, 0x03	; 3
    1978:	91 05       	cpc	r25, r1
    197a:	09 f4       	brne	.+2      	; 0x197e <MDIO_vSetPinVal+0x74>
    197c:	a9 c0       	rjmp	.+338    	; 0x1ad0 <MDIO_vSetPinVal+0x1c6>
    197e:	df c0       	rjmp	.+446    	; 0x1b3e <MDIO_vSetPinVal+0x234>
		{
		case DIO_PORTA:
			switch (A_pinValue)
    1980:	8b 81       	ldd	r24, Y+3	; 0x03
    1982:	28 2f       	mov	r18, r24
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	3b 87       	std	Y+11, r19	; 0x0b
    1988:	2a 87       	std	Y+10, r18	; 0x0a
    198a:	8a 85       	ldd	r24, Y+10	; 0x0a
    198c:	9b 85       	ldd	r25, Y+11	; 0x0b
    198e:	00 97       	sbiw	r24, 0x00	; 0
    1990:	31 f0       	breq	.+12     	; 0x199e <MDIO_vSetPinVal+0x94>
    1992:	2a 85       	ldd	r18, Y+10	; 0x0a
    1994:	3b 85       	ldd	r19, Y+11	; 0x0b
    1996:	21 30       	cpi	r18, 0x01	; 1
    1998:	31 05       	cpc	r19, r1
    199a:	b1 f0       	breq	.+44     	; 0x19c8 <MDIO_vSetPinVal+0xbe>
    199c:	d0 c0       	rjmp	.+416    	; 0x1b3e <MDIO_vSetPinVal+0x234>
			{
			case DIO_LOW:
				CLR_BIT(PORTA_REG,A_pinID);
    199e:	ab e3       	ldi	r26, 0x3B	; 59
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	eb e3       	ldi	r30, 0x3B	; 59
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	48 2f       	mov	r20, r24
    19aa:	8a 81       	ldd	r24, Y+2	; 0x02
    19ac:	28 2f       	mov	r18, r24
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	02 2e       	mov	r0, r18
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <MDIO_vSetPinVal+0xb2>
    19b8:	88 0f       	add	r24, r24
    19ba:	99 1f       	adc	r25, r25
    19bc:	0a 94       	dec	r0
    19be:	e2 f7       	brpl	.-8      	; 0x19b8 <MDIO_vSetPinVal+0xae>
    19c0:	80 95       	com	r24
    19c2:	84 23       	and	r24, r20
    19c4:	8c 93       	st	X, r24
    19c6:	bb c0       	rjmp	.+374    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			case DIO_HIGH:
				SET_BIT(PORTA_REG,A_pinID);
    19c8:	ab e3       	ldi	r26, 0x3B	; 59
    19ca:	b0 e0       	ldi	r27, 0x00	; 0
    19cc:	eb e3       	ldi	r30, 0x3B	; 59
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	80 81       	ld	r24, Z
    19d2:	48 2f       	mov	r20, r24
    19d4:	8a 81       	ldd	r24, Y+2	; 0x02
    19d6:	28 2f       	mov	r18, r24
    19d8:	30 e0       	ldi	r19, 0x00	; 0
    19da:	81 e0       	ldi	r24, 0x01	; 1
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	02 2e       	mov	r0, r18
    19e0:	02 c0       	rjmp	.+4      	; 0x19e6 <MDIO_vSetPinVal+0xdc>
    19e2:	88 0f       	add	r24, r24
    19e4:	99 1f       	adc	r25, r25
    19e6:	0a 94       	dec	r0
    19e8:	e2 f7       	brpl	.-8      	; 0x19e2 <MDIO_vSetPinVal+0xd8>
    19ea:	84 2b       	or	r24, r20
    19ec:	8c 93       	st	X, r24
    19ee:	a7 c0       	rjmp	.+334    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			}
			break;
		case DIO_PORTB:
			switch (A_pinValue)
    19f0:	8b 81       	ldd	r24, Y+3	; 0x03
    19f2:	28 2f       	mov	r18, r24
    19f4:	30 e0       	ldi	r19, 0x00	; 0
    19f6:	39 87       	std	Y+9, r19	; 0x09
    19f8:	28 87       	std	Y+8, r18	; 0x08
    19fa:	88 85       	ldd	r24, Y+8	; 0x08
    19fc:	99 85       	ldd	r25, Y+9	; 0x09
    19fe:	00 97       	sbiw	r24, 0x00	; 0
    1a00:	31 f0       	breq	.+12     	; 0x1a0e <MDIO_vSetPinVal+0x104>
    1a02:	28 85       	ldd	r18, Y+8	; 0x08
    1a04:	39 85       	ldd	r19, Y+9	; 0x09
    1a06:	21 30       	cpi	r18, 0x01	; 1
    1a08:	31 05       	cpc	r19, r1
    1a0a:	b1 f0       	breq	.+44     	; 0x1a38 <MDIO_vSetPinVal+0x12e>
    1a0c:	98 c0       	rjmp	.+304    	; 0x1b3e <MDIO_vSetPinVal+0x234>
			{
			case DIO_LOW:
				CLR_BIT(PORTB_REG,A_pinID);
    1a0e:	a8 e3       	ldi	r26, 0x38	; 56
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	e8 e3       	ldi	r30, 0x38	; 56
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	48 2f       	mov	r20, r24
    1a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1c:	28 2f       	mov	r18, r24
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	02 2e       	mov	r0, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <MDIO_vSetPinVal+0x122>
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	0a 94       	dec	r0
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <MDIO_vSetPinVal+0x11e>
    1a30:	80 95       	com	r24
    1a32:	84 23       	and	r24, r20
    1a34:	8c 93       	st	X, r24
    1a36:	83 c0       	rjmp	.+262    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			case DIO_HIGH:
				SET_BIT(PORTB_REG,A_pinID);
    1a38:	a8 e3       	ldi	r26, 0x38	; 56
    1a3a:	b0 e0       	ldi	r27, 0x00	; 0
    1a3c:	e8 e3       	ldi	r30, 0x38	; 56
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	48 2f       	mov	r20, r24
    1a44:	8a 81       	ldd	r24, Y+2	; 0x02
    1a46:	28 2f       	mov	r18, r24
    1a48:	30 e0       	ldi	r19, 0x00	; 0
    1a4a:	81 e0       	ldi	r24, 0x01	; 1
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	02 2e       	mov	r0, r18
    1a50:	02 c0       	rjmp	.+4      	; 0x1a56 <MDIO_vSetPinVal+0x14c>
    1a52:	88 0f       	add	r24, r24
    1a54:	99 1f       	adc	r25, r25
    1a56:	0a 94       	dec	r0
    1a58:	e2 f7       	brpl	.-8      	; 0x1a52 <MDIO_vSetPinVal+0x148>
    1a5a:	84 2b       	or	r24, r20
    1a5c:	8c 93       	st	X, r24
    1a5e:	6f c0       	rjmp	.+222    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			}
			break;
		case DIO_PORTC:
			switch (A_pinValue)
    1a60:	8b 81       	ldd	r24, Y+3	; 0x03
    1a62:	28 2f       	mov	r18, r24
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	3f 83       	std	Y+7, r19	; 0x07
    1a68:	2e 83       	std	Y+6, r18	; 0x06
    1a6a:	8e 81       	ldd	r24, Y+6	; 0x06
    1a6c:	9f 81       	ldd	r25, Y+7	; 0x07
    1a6e:	00 97       	sbiw	r24, 0x00	; 0
    1a70:	31 f0       	breq	.+12     	; 0x1a7e <MDIO_vSetPinVal+0x174>
    1a72:	2e 81       	ldd	r18, Y+6	; 0x06
    1a74:	3f 81       	ldd	r19, Y+7	; 0x07
    1a76:	21 30       	cpi	r18, 0x01	; 1
    1a78:	31 05       	cpc	r19, r1
    1a7a:	b1 f0       	breq	.+44     	; 0x1aa8 <MDIO_vSetPinVal+0x19e>
    1a7c:	60 c0       	rjmp	.+192    	; 0x1b3e <MDIO_vSetPinVal+0x234>
			{
			case DIO_LOW:
				CLR_BIT(PORTC_REG,A_pinID);
    1a7e:	a5 e3       	ldi	r26, 0x35	; 53
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	e5 e3       	ldi	r30, 0x35	; 53
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	48 2f       	mov	r20, r24
    1a8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8c:	28 2f       	mov	r18, r24
    1a8e:	30 e0       	ldi	r19, 0x00	; 0
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	02 2e       	mov	r0, r18
    1a96:	02 c0       	rjmp	.+4      	; 0x1a9c <MDIO_vSetPinVal+0x192>
    1a98:	88 0f       	add	r24, r24
    1a9a:	99 1f       	adc	r25, r25
    1a9c:	0a 94       	dec	r0
    1a9e:	e2 f7       	brpl	.-8      	; 0x1a98 <MDIO_vSetPinVal+0x18e>
    1aa0:	80 95       	com	r24
    1aa2:	84 23       	and	r24, r20
    1aa4:	8c 93       	st	X, r24
    1aa6:	4b c0       	rjmp	.+150    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			case DIO_HIGH:
				SET_BIT(PORTC_REG,A_pinID);
    1aa8:	a5 e3       	ldi	r26, 0x35	; 53
    1aaa:	b0 e0       	ldi	r27, 0x00	; 0
    1aac:	e5 e3       	ldi	r30, 0x35	; 53
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	80 81       	ld	r24, Z
    1ab2:	48 2f       	mov	r20, r24
    1ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab6:	28 2f       	mov	r18, r24
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	81 e0       	ldi	r24, 0x01	; 1
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	02 2e       	mov	r0, r18
    1ac0:	02 c0       	rjmp	.+4      	; 0x1ac6 <MDIO_vSetPinVal+0x1bc>
    1ac2:	88 0f       	add	r24, r24
    1ac4:	99 1f       	adc	r25, r25
    1ac6:	0a 94       	dec	r0
    1ac8:	e2 f7       	brpl	.-8      	; 0x1ac2 <MDIO_vSetPinVal+0x1b8>
    1aca:	84 2b       	or	r24, r20
    1acc:	8c 93       	st	X, r24
    1ace:	37 c0       	rjmp	.+110    	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			}
			break;
		case DIO_PORTD:
			switch (A_pinValue)
    1ad0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad2:	28 2f       	mov	r18, r24
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	3d 83       	std	Y+5, r19	; 0x05
    1ad8:	2c 83       	std	Y+4, r18	; 0x04
    1ada:	8c 81       	ldd	r24, Y+4	; 0x04
    1adc:	9d 81       	ldd	r25, Y+5	; 0x05
    1ade:	00 97       	sbiw	r24, 0x00	; 0
    1ae0:	31 f0       	breq	.+12     	; 0x1aee <MDIO_vSetPinVal+0x1e4>
    1ae2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ae4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ae6:	21 30       	cpi	r18, 0x01	; 1
    1ae8:	31 05       	cpc	r19, r1
    1aea:	b1 f0       	breq	.+44     	; 0x1b18 <MDIO_vSetPinVal+0x20e>
    1aec:	28 c0       	rjmp	.+80     	; 0x1b3e <MDIO_vSetPinVal+0x234>
			{
			case DIO_LOW:
				CLR_BIT(PORTD_REG,A_pinID);
    1aee:	a2 e3       	ldi	r26, 0x32	; 50
    1af0:	b0 e0       	ldi	r27, 0x00	; 0
    1af2:	e2 e3       	ldi	r30, 0x32	; 50
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	80 81       	ld	r24, Z
    1af8:	48 2f       	mov	r20, r24
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	28 2f       	mov	r18, r24
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	02 2e       	mov	r0, r18
    1b06:	02 c0       	rjmp	.+4      	; 0x1b0c <MDIO_vSetPinVal+0x202>
    1b08:	88 0f       	add	r24, r24
    1b0a:	99 1f       	adc	r25, r25
    1b0c:	0a 94       	dec	r0
    1b0e:	e2 f7       	brpl	.-8      	; 0x1b08 <MDIO_vSetPinVal+0x1fe>
    1b10:	80 95       	com	r24
    1b12:	84 23       	and	r24, r20
    1b14:	8c 93       	st	X, r24
    1b16:	13 c0       	rjmp	.+38     	; 0x1b3e <MDIO_vSetPinVal+0x234>
				break;
			case DIO_HIGH:
				SET_BIT(PORTD_REG,A_pinID);
    1b18:	a2 e3       	ldi	r26, 0x32	; 50
    1b1a:	b0 e0       	ldi	r27, 0x00	; 0
    1b1c:	e2 e3       	ldi	r30, 0x32	; 50
    1b1e:	f0 e0       	ldi	r31, 0x00	; 0
    1b20:	80 81       	ld	r24, Z
    1b22:	48 2f       	mov	r20, r24
    1b24:	8a 81       	ldd	r24, Y+2	; 0x02
    1b26:	28 2f       	mov	r18, r24
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	81 e0       	ldi	r24, 0x01	; 1
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	02 2e       	mov	r0, r18
    1b30:	02 c0       	rjmp	.+4      	; 0x1b36 <MDIO_vSetPinVal+0x22c>
    1b32:	88 0f       	add	r24, r24
    1b34:	99 1f       	adc	r25, r25
    1b36:	0a 94       	dec	r0
    1b38:	e2 f7       	brpl	.-8      	; 0x1b32 <MDIO_vSetPinVal+0x228>
    1b3a:	84 2b       	or	r24, r20
    1b3c:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    1b3e:	2d 96       	adiw	r28, 0x0d	; 13
    1b40:	0f b6       	in	r0, 0x3f	; 63
    1b42:	f8 94       	cli
    1b44:	de bf       	out	0x3e, r29	; 62
    1b46:	0f be       	out	0x3f, r0	; 63
    1b48:	cd bf       	out	0x3d, r28	; 61
    1b4a:	cf 91       	pop	r28
    1b4c:	df 91       	pop	r29
    1b4e:	08 95       	ret

00001b50 <MDIO_GetPinVal>:




DIO_VALUE_e MDIO_GetPinVal(DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
    1b50:	df 93       	push	r29
    1b52:	cf 93       	push	r28
    1b54:	00 d0       	rcall	.+0      	; 0x1b56 <MDIO_GetPinVal+0x6>
    1b56:	00 d0       	rcall	.+0      	; 0x1b58 <MDIO_GetPinVal+0x8>
    1b58:	0f 92       	push	r0
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
    1b5e:	8a 83       	std	Y+2, r24	; 0x02
    1b60:	6b 83       	std	Y+3, r22	; 0x03
	DIO_VALUE_e local_PinValue;

	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	84 30       	cpi	r24, 0x04	; 4
    1b66:	08 f0       	brcs	.+2      	; 0x1b6a <MDIO_GetPinVal+0x1a>
    1b68:	6b c0       	rjmp	.+214    	; 0x1c40 <MDIO_GetPinVal+0xf0>
    1b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6c:	88 30       	cpi	r24, 0x08	; 8
    1b6e:	08 f0       	brcs	.+2      	; 0x1b72 <MDIO_GetPinVal+0x22>
    1b70:	67 c0       	rjmp	.+206    	; 0x1c40 <MDIO_GetPinVal+0xf0>
	{
		switch (A_portID)
    1b72:	8a 81       	ldd	r24, Y+2	; 0x02
    1b74:	28 2f       	mov	r18, r24
    1b76:	30 e0       	ldi	r19, 0x00	; 0
    1b78:	3d 83       	std	Y+5, r19	; 0x05
    1b7a:	2c 83       	std	Y+4, r18	; 0x04
    1b7c:	4c 81       	ldd	r20, Y+4	; 0x04
    1b7e:	5d 81       	ldd	r21, Y+5	; 0x05
    1b80:	41 30       	cpi	r20, 0x01	; 1
    1b82:	51 05       	cpc	r21, r1
    1b84:	41 f1       	breq	.+80     	; 0x1bd6 <MDIO_GetPinVal+0x86>
    1b86:	8c 81       	ldd	r24, Y+4	; 0x04
    1b88:	9d 81       	ldd	r25, Y+5	; 0x05
    1b8a:	82 30       	cpi	r24, 0x02	; 2
    1b8c:	91 05       	cpc	r25, r1
    1b8e:	34 f4       	brge	.+12     	; 0x1b9c <MDIO_GetPinVal+0x4c>
    1b90:	2c 81       	ldd	r18, Y+4	; 0x04
    1b92:	3d 81       	ldd	r19, Y+5	; 0x05
    1b94:	21 15       	cp	r18, r1
    1b96:	31 05       	cpc	r19, r1
    1b98:	61 f0       	breq	.+24     	; 0x1bb2 <MDIO_GetPinVal+0x62>
    1b9a:	52 c0       	rjmp	.+164    	; 0x1c40 <MDIO_GetPinVal+0xf0>
    1b9c:	4c 81       	ldd	r20, Y+4	; 0x04
    1b9e:	5d 81       	ldd	r21, Y+5	; 0x05
    1ba0:	42 30       	cpi	r20, 0x02	; 2
    1ba2:	51 05       	cpc	r21, r1
    1ba4:	51 f1       	breq	.+84     	; 0x1bfa <MDIO_GetPinVal+0xaa>
    1ba6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ba8:	9d 81       	ldd	r25, Y+5	; 0x05
    1baa:	83 30       	cpi	r24, 0x03	; 3
    1bac:	91 05       	cpc	r25, r1
    1bae:	b9 f1       	breq	.+110    	; 0x1c1e <MDIO_GetPinVal+0xce>
    1bb0:	47 c0       	rjmp	.+142    	; 0x1c40 <MDIO_GetPinVal+0xf0>
		{
		case DIO_PORTA:
			local_PinValue = GET_BIT(PINA_REG,A_pinID);
    1bb2:	e9 e3       	ldi	r30, 0x39	; 57
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	28 2f       	mov	r18, r24
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbe:	88 2f       	mov	r24, r24
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	a9 01       	movw	r20, r18
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <MDIO_GetPinVal+0x7a>
    1bc6:	55 95       	asr	r21
    1bc8:	47 95       	ror	r20
    1bca:	8a 95       	dec	r24
    1bcc:	e2 f7       	brpl	.-8      	; 0x1bc6 <MDIO_GetPinVal+0x76>
    1bce:	ca 01       	movw	r24, r20
    1bd0:	81 70       	andi	r24, 0x01	; 1
    1bd2:	89 83       	std	Y+1, r24	; 0x01
    1bd4:	35 c0       	rjmp	.+106    	; 0x1c40 <MDIO_GetPinVal+0xf0>
			break;
		case DIO_PORTB:
			local_PinValue = GET_BIT(PINB_REG,A_pinID);
    1bd6:	e6 e3       	ldi	r30, 0x36	; 54
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	80 81       	ld	r24, Z
    1bdc:	28 2f       	mov	r18, r24
    1bde:	30 e0       	ldi	r19, 0x00	; 0
    1be0:	8b 81       	ldd	r24, Y+3	; 0x03
    1be2:	88 2f       	mov	r24, r24
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	a9 01       	movw	r20, r18
    1be8:	02 c0       	rjmp	.+4      	; 0x1bee <MDIO_GetPinVal+0x9e>
    1bea:	55 95       	asr	r21
    1bec:	47 95       	ror	r20
    1bee:	8a 95       	dec	r24
    1bf0:	e2 f7       	brpl	.-8      	; 0x1bea <MDIO_GetPinVal+0x9a>
    1bf2:	ca 01       	movw	r24, r20
    1bf4:	81 70       	andi	r24, 0x01	; 1
    1bf6:	89 83       	std	Y+1, r24	; 0x01
    1bf8:	23 c0       	rjmp	.+70     	; 0x1c40 <MDIO_GetPinVal+0xf0>
			break;
		case DIO_PORTC:
			local_PinValue = GET_BIT(PINC_REG,A_pinID);
    1bfa:	e3 e3       	ldi	r30, 0x33	; 51
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	28 2f       	mov	r18, r24
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	8b 81       	ldd	r24, Y+3	; 0x03
    1c06:	88 2f       	mov	r24, r24
    1c08:	90 e0       	ldi	r25, 0x00	; 0
    1c0a:	a9 01       	movw	r20, r18
    1c0c:	02 c0       	rjmp	.+4      	; 0x1c12 <MDIO_GetPinVal+0xc2>
    1c0e:	55 95       	asr	r21
    1c10:	47 95       	ror	r20
    1c12:	8a 95       	dec	r24
    1c14:	e2 f7       	brpl	.-8      	; 0x1c0e <MDIO_GetPinVal+0xbe>
    1c16:	ca 01       	movw	r24, r20
    1c18:	81 70       	andi	r24, 0x01	; 1
    1c1a:	89 83       	std	Y+1, r24	; 0x01
    1c1c:	11 c0       	rjmp	.+34     	; 0x1c40 <MDIO_GetPinVal+0xf0>
			break;
		case DIO_PORTD:
			local_PinValue = GET_BIT(PIND_REG,A_pinID);
    1c1e:	e0 e3       	ldi	r30, 0x30	; 48
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	80 81       	ld	r24, Z
    1c24:	28 2f       	mov	r18, r24
    1c26:	30 e0       	ldi	r19, 0x00	; 0
    1c28:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2a:	88 2f       	mov	r24, r24
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	a9 01       	movw	r20, r18
    1c30:	02 c0       	rjmp	.+4      	; 0x1c36 <MDIO_GetPinVal+0xe6>
    1c32:	55 95       	asr	r21
    1c34:	47 95       	ror	r20
    1c36:	8a 95       	dec	r24
    1c38:	e2 f7       	brpl	.-8      	; 0x1c32 <MDIO_GetPinVal+0xe2>
    1c3a:	ca 01       	movw	r24, r20
    1c3c:	81 70       	andi	r24, 0x01	; 1
    1c3e:	89 83       	std	Y+1, r24	; 0x01
	{
		// Do Nothing
	}


	return local_PinValue;
    1c40:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c42:	0f 90       	pop	r0
    1c44:	0f 90       	pop	r0
    1c46:	0f 90       	pop	r0
    1c48:	0f 90       	pop	r0
    1c4a:	0f 90       	pop	r0
    1c4c:	cf 91       	pop	r28
    1c4e:	df 91       	pop	r29
    1c50:	08 95       	ret

00001c52 <MDIO_vTogglePinVal>:

void MDIO_vTogglePinVal (DIO_PORT_e A_portID, DIO_PIN_e A_pinID)
{
    1c52:	df 93       	push	r29
    1c54:	cf 93       	push	r28
    1c56:	00 d0       	rcall	.+0      	; 0x1c58 <MDIO_vTogglePinVal+0x6>
    1c58:	00 d0       	rcall	.+0      	; 0x1c5a <MDIO_vTogglePinVal+0x8>
    1c5a:	cd b7       	in	r28, 0x3d	; 61
    1c5c:	de b7       	in	r29, 0x3e	; 62
    1c5e:	89 83       	std	Y+1, r24	; 0x01
    1c60:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) && (A_pinID <= PIN7) )
    1c62:	89 81       	ldd	r24, Y+1	; 0x01
    1c64:	84 30       	cpi	r24, 0x04	; 4
    1c66:	08 f0       	brcs	.+2      	; 0x1c6a <MDIO_vTogglePinVal+0x18>
    1c68:	72 c0       	rjmp	.+228    	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
    1c6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6c:	88 30       	cpi	r24, 0x08	; 8
    1c6e:	08 f0       	brcs	.+2      	; 0x1c72 <MDIO_vTogglePinVal+0x20>
    1c70:	6e c0       	rjmp	.+220    	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
	{
		switch (A_portID)
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	28 2f       	mov	r18, r24
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	3c 83       	std	Y+4, r19	; 0x04
    1c7a:	2b 83       	std	Y+3, r18	; 0x03
    1c7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1c80:	81 30       	cpi	r24, 0x01	; 1
    1c82:	91 05       	cpc	r25, r1
    1c84:	49 f1       	breq	.+82     	; 0x1cd8 <MDIO_vTogglePinVal+0x86>
    1c86:	2b 81       	ldd	r18, Y+3	; 0x03
    1c88:	3c 81       	ldd	r19, Y+4	; 0x04
    1c8a:	22 30       	cpi	r18, 0x02	; 2
    1c8c:	31 05       	cpc	r19, r1
    1c8e:	2c f4       	brge	.+10     	; 0x1c9a <MDIO_vTogglePinVal+0x48>
    1c90:	8b 81       	ldd	r24, Y+3	; 0x03
    1c92:	9c 81       	ldd	r25, Y+4	; 0x04
    1c94:	00 97       	sbiw	r24, 0x00	; 0
    1c96:	61 f0       	breq	.+24     	; 0x1cb0 <MDIO_vTogglePinVal+0x5e>
    1c98:	5a c0       	rjmp	.+180    	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
    1c9a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c9c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c9e:	22 30       	cpi	r18, 0x02	; 2
    1ca0:	31 05       	cpc	r19, r1
    1ca2:	71 f1       	breq	.+92     	; 0x1d00 <MDIO_vTogglePinVal+0xae>
    1ca4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ca8:	83 30       	cpi	r24, 0x03	; 3
    1caa:	91 05       	cpc	r25, r1
    1cac:	e9 f1       	breq	.+122    	; 0x1d28 <MDIO_vTogglePinVal+0xd6>
    1cae:	4f c0       	rjmp	.+158    	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
		{
		case DIO_PORTA:
			TOGGLE_BIT(PORTA_REG,A_pinID);
    1cb0:	ab e3       	ldi	r26, 0x3B	; 59
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	eb e3       	ldi	r30, 0x3B	; 59
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	48 2f       	mov	r20, r24
    1cbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cbe:	28 2f       	mov	r18, r24
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	81 e0       	ldi	r24, 0x01	; 1
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	02 2e       	mov	r0, r18
    1cc8:	02 c0       	rjmp	.+4      	; 0x1cce <MDIO_vTogglePinVal+0x7c>
    1cca:	88 0f       	add	r24, r24
    1ccc:	99 1f       	adc	r25, r25
    1cce:	0a 94       	dec	r0
    1cd0:	e2 f7       	brpl	.-8      	; 0x1cca <MDIO_vTogglePinVal+0x78>
    1cd2:	84 27       	eor	r24, r20
    1cd4:	8c 93       	st	X, r24
    1cd6:	3b c0       	rjmp	.+118    	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
			break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB_REG,A_pinID);
    1cd8:	a8 e3       	ldi	r26, 0x38	; 56
    1cda:	b0 e0       	ldi	r27, 0x00	; 0
    1cdc:	e8 e3       	ldi	r30, 0x38	; 56
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	48 2f       	mov	r20, r24
    1ce4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce6:	28 2f       	mov	r18, r24
    1ce8:	30 e0       	ldi	r19, 0x00	; 0
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	02 2e       	mov	r0, r18
    1cf0:	02 c0       	rjmp	.+4      	; 0x1cf6 <MDIO_vTogglePinVal+0xa4>
    1cf2:	88 0f       	add	r24, r24
    1cf4:	99 1f       	adc	r25, r25
    1cf6:	0a 94       	dec	r0
    1cf8:	e2 f7       	brpl	.-8      	; 0x1cf2 <MDIO_vTogglePinVal+0xa0>
    1cfa:	84 27       	eor	r24, r20
    1cfc:	8c 93       	st	X, r24
    1cfe:	27 c0       	rjmp	.+78     	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
			break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC_REG,A_pinID);
    1d00:	a5 e3       	ldi	r26, 0x35	; 53
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e5 e3       	ldi	r30, 0x35	; 53
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	48 2f       	mov	r20, r24
    1d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d0e:	28 2f       	mov	r18, r24
    1d10:	30 e0       	ldi	r19, 0x00	; 0
    1d12:	81 e0       	ldi	r24, 0x01	; 1
    1d14:	90 e0       	ldi	r25, 0x00	; 0
    1d16:	02 2e       	mov	r0, r18
    1d18:	02 c0       	rjmp	.+4      	; 0x1d1e <MDIO_vTogglePinVal+0xcc>
    1d1a:	88 0f       	add	r24, r24
    1d1c:	99 1f       	adc	r25, r25
    1d1e:	0a 94       	dec	r0
    1d20:	e2 f7       	brpl	.-8      	; 0x1d1a <MDIO_vTogglePinVal+0xc8>
    1d22:	84 27       	eor	r24, r20
    1d24:	8c 93       	st	X, r24
    1d26:	13 c0       	rjmp	.+38     	; 0x1d4e <MDIO_vTogglePinVal+0xfc>
			break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD_REG,A_pinID);
    1d28:	a2 e3       	ldi	r26, 0x32	; 50
    1d2a:	b0 e0       	ldi	r27, 0x00	; 0
    1d2c:	e2 e3       	ldi	r30, 0x32	; 50
    1d2e:	f0 e0       	ldi	r31, 0x00	; 0
    1d30:	80 81       	ld	r24, Z
    1d32:	48 2f       	mov	r20, r24
    1d34:	8a 81       	ldd	r24, Y+2	; 0x02
    1d36:	28 2f       	mov	r18, r24
    1d38:	30 e0       	ldi	r19, 0x00	; 0
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	02 2e       	mov	r0, r18
    1d40:	02 c0       	rjmp	.+4      	; 0x1d46 <MDIO_vTogglePinVal+0xf4>
    1d42:	88 0f       	add	r24, r24
    1d44:	99 1f       	adc	r25, r25
    1d46:	0a 94       	dec	r0
    1d48:	e2 f7       	brpl	.-8      	; 0x1d42 <MDIO_vTogglePinVal+0xf0>
    1d4a:	84 27       	eor	r24, r20
    1d4c:	8c 93       	st	X, r24
	}
	else
	{
		// Do Nothing
	}
}
    1d4e:	0f 90       	pop	r0
    1d50:	0f 90       	pop	r0
    1d52:	0f 90       	pop	r0
    1d54:	0f 90       	pop	r0
    1d56:	cf 91       	pop	r28
    1d58:	df 91       	pop	r29
    1d5a:	08 95       	ret

00001d5c <MDIO_vSetPortDir>:


void MDIO_vSetPortDir (DIO_PORT_e A_portID, u8 A_u8PortDirection)
{
    1d5c:	df 93       	push	r29
    1d5e:	cf 93       	push	r28
    1d60:	00 d0       	rcall	.+0      	; 0x1d62 <MDIO_vSetPortDir+0x6>
    1d62:	00 d0       	rcall	.+0      	; 0x1d64 <MDIO_vSetPortDir+0x8>
    1d64:	cd b7       	in	r28, 0x3d	; 61
    1d66:	de b7       	in	r29, 0x3e	; 62
    1d68:	89 83       	std	Y+1, r24	; 0x01
    1d6a:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
    1d6c:	89 81       	ldd	r24, Y+1	; 0x01
    1d6e:	84 30       	cpi	r24, 0x04	; 4
    1d70:	90 f5       	brcc	.+100    	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
	{
		switch (A_portID)
    1d72:	89 81       	ldd	r24, Y+1	; 0x01
    1d74:	28 2f       	mov	r18, r24
    1d76:	30 e0       	ldi	r19, 0x00	; 0
    1d78:	3c 83       	std	Y+4, r19	; 0x04
    1d7a:	2b 83       	std	Y+3, r18	; 0x03
    1d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d80:	81 30       	cpi	r24, 0x01	; 1
    1d82:	91 05       	cpc	r25, r1
    1d84:	d1 f0       	breq	.+52     	; 0x1dba <MDIO_vSetPortDir+0x5e>
    1d86:	2b 81       	ldd	r18, Y+3	; 0x03
    1d88:	3c 81       	ldd	r19, Y+4	; 0x04
    1d8a:	22 30       	cpi	r18, 0x02	; 2
    1d8c:	31 05       	cpc	r19, r1
    1d8e:	2c f4       	brge	.+10     	; 0x1d9a <MDIO_vSetPortDir+0x3e>
    1d90:	8b 81       	ldd	r24, Y+3	; 0x03
    1d92:	9c 81       	ldd	r25, Y+4	; 0x04
    1d94:	00 97       	sbiw	r24, 0x00	; 0
    1d96:	61 f0       	breq	.+24     	; 0x1db0 <MDIO_vSetPortDir+0x54>
    1d98:	1e c0       	rjmp	.+60     	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
    1d9a:	2b 81       	ldd	r18, Y+3	; 0x03
    1d9c:	3c 81       	ldd	r19, Y+4	; 0x04
    1d9e:	22 30       	cpi	r18, 0x02	; 2
    1da0:	31 05       	cpc	r19, r1
    1da2:	81 f0       	breq	.+32     	; 0x1dc4 <MDIO_vSetPortDir+0x68>
    1da4:	8b 81       	ldd	r24, Y+3	; 0x03
    1da6:	9c 81       	ldd	r25, Y+4	; 0x04
    1da8:	83 30       	cpi	r24, 0x03	; 3
    1daa:	91 05       	cpc	r25, r1
    1dac:	81 f0       	breq	.+32     	; 0x1dce <MDIO_vSetPortDir+0x72>
    1dae:	13 c0       	rjmp	.+38     	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
		{
		case DIO_PORTA:
			DDRA_REG = A_u8PortDirection;
    1db0:	ea e3       	ldi	r30, 0x3A	; 58
    1db2:	f0 e0       	ldi	r31, 0x00	; 0
    1db4:	8a 81       	ldd	r24, Y+2	; 0x02
    1db6:	80 83       	st	Z, r24
    1db8:	0e c0       	rjmp	.+28     	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
			break;
		case DIO_PORTB:
			DDRB_REG = A_u8PortDirection;
    1dba:	e7 e3       	ldi	r30, 0x37	; 55
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
    1dbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc0:	80 83       	st	Z, r24
    1dc2:	09 c0       	rjmp	.+18     	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
			break;
		case DIO_PORTC:
			DDRC_REG = A_u8PortDirection;
    1dc4:	e4 e3       	ldi	r30, 0x34	; 52
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dca:	80 83       	st	Z, r24
    1dcc:	04 c0       	rjmp	.+8      	; 0x1dd6 <MDIO_vSetPortDir+0x7a>
			break;
		case DIO_PORTD:
			DDRD_REG = A_u8PortDirection;
    1dce:	e1 e3       	ldi	r30, 0x31	; 49
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd4:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
    1dd6:	0f 90       	pop	r0
    1dd8:	0f 90       	pop	r0
    1dda:	0f 90       	pop	r0
    1ddc:	0f 90       	pop	r0
    1dde:	cf 91       	pop	r28
    1de0:	df 91       	pop	r29
    1de2:	08 95       	ret

00001de4 <MDIO_vSetPortVal>:

void MDIO_vSetPortVal (DIO_PORT_e A_portID, u8 A_u8PortValue)
{
    1de4:	df 93       	push	r29
    1de6:	cf 93       	push	r28
    1de8:	00 d0       	rcall	.+0      	; 0x1dea <MDIO_vSetPortVal+0x6>
    1dea:	00 d0       	rcall	.+0      	; 0x1dec <MDIO_vSetPortVal+0x8>
    1dec:	cd b7       	in	r28, 0x3d	; 61
    1dee:	de b7       	in	r29, 0x3e	; 62
    1df0:	89 83       	std	Y+1, r24	; 0x01
    1df2:	6a 83       	std	Y+2, r22	; 0x02
	// Input Validation
	if ( (A_portID <= DIO_PORTD) )
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	84 30       	cpi	r24, 0x04	; 4
    1df8:	90 f5       	brcc	.+100    	; 0x1e5e <MDIO_vSetPortVal+0x7a>
	{
		switch (A_portID)
    1dfa:	89 81       	ldd	r24, Y+1	; 0x01
    1dfc:	28 2f       	mov	r18, r24
    1dfe:	30 e0       	ldi	r19, 0x00	; 0
    1e00:	3c 83       	std	Y+4, r19	; 0x04
    1e02:	2b 83       	std	Y+3, r18	; 0x03
    1e04:	8b 81       	ldd	r24, Y+3	; 0x03
    1e06:	9c 81       	ldd	r25, Y+4	; 0x04
    1e08:	81 30       	cpi	r24, 0x01	; 1
    1e0a:	91 05       	cpc	r25, r1
    1e0c:	d1 f0       	breq	.+52     	; 0x1e42 <MDIO_vSetPortVal+0x5e>
    1e0e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e10:	3c 81       	ldd	r19, Y+4	; 0x04
    1e12:	22 30       	cpi	r18, 0x02	; 2
    1e14:	31 05       	cpc	r19, r1
    1e16:	2c f4       	brge	.+10     	; 0x1e22 <MDIO_vSetPortVal+0x3e>
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	61 f0       	breq	.+24     	; 0x1e38 <MDIO_vSetPortVal+0x54>
    1e20:	1e c0       	rjmp	.+60     	; 0x1e5e <MDIO_vSetPortVal+0x7a>
    1e22:	2b 81       	ldd	r18, Y+3	; 0x03
    1e24:	3c 81       	ldd	r19, Y+4	; 0x04
    1e26:	22 30       	cpi	r18, 0x02	; 2
    1e28:	31 05       	cpc	r19, r1
    1e2a:	81 f0       	breq	.+32     	; 0x1e4c <MDIO_vSetPortVal+0x68>
    1e2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e30:	83 30       	cpi	r24, 0x03	; 3
    1e32:	91 05       	cpc	r25, r1
    1e34:	81 f0       	breq	.+32     	; 0x1e56 <MDIO_vSetPortVal+0x72>
    1e36:	13 c0       	rjmp	.+38     	; 0x1e5e <MDIO_vSetPortVal+0x7a>
		{
		case DIO_PORTA:
			PORTA_REG = A_u8PortValue;
    1e38:	eb e3       	ldi	r30, 0x3B	; 59
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e3e:	80 83       	st	Z, r24
    1e40:	0e c0       	rjmp	.+28     	; 0x1e5e <MDIO_vSetPortVal+0x7a>
			break;
		case DIO_PORTB:
			PORTB_REG = A_u8PortValue;
    1e42:	e8 e3       	ldi	r30, 0x38	; 56
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	8a 81       	ldd	r24, Y+2	; 0x02
    1e48:	80 83       	st	Z, r24
    1e4a:	09 c0       	rjmp	.+18     	; 0x1e5e <MDIO_vSetPortVal+0x7a>
			break;
		case DIO_PORTC:
			PORTC_REG = A_u8PortValue;
    1e4c:	e5 e3       	ldi	r30, 0x35	; 53
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	8a 81       	ldd	r24, Y+2	; 0x02
    1e52:	80 83       	st	Z, r24
    1e54:	04 c0       	rjmp	.+8      	; 0x1e5e <MDIO_vSetPortVal+0x7a>
			break;
		case DIO_PORTD:
			PORTD_REG = A_u8PortValue;
    1e56:	e2 e3       	ldi	r30, 0x32	; 50
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5c:	80 83       	st	Z, r24
	}
	else
	{
		// Do Nothing
	}
}
    1e5e:	0f 90       	pop	r0
    1e60:	0f 90       	pop	r0
    1e62:	0f 90       	pop	r0
    1e64:	0f 90       	pop	r0
    1e66:	cf 91       	pop	r28
    1e68:	df 91       	pop	r29
    1e6a:	08 95       	ret

00001e6c <MDIO_vInit>:


void MDIO_vInit()
{
    1e6c:	df 93       	push	r29
    1e6e:	cf 93       	push	r28
    1e70:	cd b7       	in	r28, 0x3d	; 61
    1e72:	de b7       	in	r29, 0x3e	; 62

	DDRA_REG = CONC_BIT(PA7_INITIAL_DIRECTION,PA6_INITIAL_DIRECTION,
    1e74:	ea e3       	ldi	r30, 0x3A	; 58
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	10 82       	st	Z, r1
						PA5_INITIAL_DIRECTION,PA4_INITIAL_DIRECTION,
						PA3_INITIAL_DIRECTION,PA2_INITIAL_DIRECTION,
						PA1_INITIAL_DIRECTION,PA0_INITIAL_DIRECTION);

	DDRB_REG = CONC_BIT(PB7_INITIAL_DIRECTION,PB6_INITIAL_DIRECTION,
    1e7a:	e7 e3       	ldi	r30, 0x37	; 55
    1e7c:	f0 e0       	ldi	r31, 0x00	; 0
    1e7e:	10 82       	st	Z, r1
						PB5_INITIAL_DIRECTION,PB4_INITIAL_DIRECTION,
						PB3_INITIAL_DIRECTION,PB2_INITIAL_DIRECTION,
						PB1_INITIAL_DIRECTION,PB0_INITIAL_DIRECTION);

	DDRC_REG = CONC_BIT(PC7_INITIAL_DIRECTION,PC6_INITIAL_DIRECTION,
    1e80:	e4 e3       	ldi	r30, 0x34	; 52
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	87 e0       	ldi	r24, 0x07	; 7
    1e86:	80 83       	st	Z, r24
						PC5_INITIAL_DIRECTION,PC4_INITIAL_DIRECTION,
						PC3_INITIAL_DIRECTION,PC2_INITIAL_DIRECTION,
						PC1_INITIAL_DIRECTION,PC0_INITIAL_DIRECTION);

	DDRD_REG = CONC_BIT(PD7_INITIAL_DIRECTION,PD6_INITIAL_DIRECTION,
    1e88:	e1 e3       	ldi	r30, 0x31	; 49
    1e8a:	f0 e0       	ldi	r31, 0x00	; 0
    1e8c:	8f ef       	ldi	r24, 0xFF	; 255
    1e8e:	80 83       	st	Z, r24
						PD3_INITIAL_DIRECTION,PD2_INITIAL_DIRECTION,
						PD1_INITIAL_DIRECTION,PD0_INITIAL_DIRECTION);

	/**********************************************************************/

	PORTA_REG = CONC_BIT(PA7_INITIAL_VALUE,PA6_INITIAL_VALUE,
    1e90:	eb e3       	ldi	r30, 0x3B	; 59
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	10 82       	st	Z, r1
						 PA5_INITIAL_VALUE,PA4_INITIAL_VALUE,
						 PA3_INITIAL_VALUE,PA2_INITIAL_VALUE,
						 PA1_INITIAL_VALUE,PA0_INITIAL_VALUE);

	PORTB_REG = CONC_BIT(PB7_INITIAL_VALUE,PB6_INITIAL_VALUE,
    1e96:	e8 e3       	ldi	r30, 0x38	; 56
    1e98:	f0 e0       	ldi	r31, 0x00	; 0
    1e9a:	84 e0       	ldi	r24, 0x04	; 4
    1e9c:	80 83       	st	Z, r24
						 PB5_INITIAL_VALUE,PB4_INITIAL_VALUE,
						 PB3_INITIAL_VALUE,PB2_INITIAL_VALUE,
						 PB1_INITIAL_VALUE,PB0_INITIAL_VALUE);

	PORTC_REG = CONC_BIT(PC7_INITIAL_VALUE,PC6_INITIAL_VALUE,
    1e9e:	e5 e3       	ldi	r30, 0x35	; 53
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	10 82       	st	Z, r1
						 PC5_INITIAL_VALUE,PC4_INITIAL_VALUE,
						 PC3_INITIAL_VALUE,PC2_INITIAL_VALUE,
						 PC1_INITIAL_VALUE,PC0_INITIAL_VALUE);

	PORTD_REG = CONC_BIT(PD7_INITIAL_VALUE,PD6_INITIAL_VALUE,
    1ea4:	e2 e3       	ldi	r30, 0x32	; 50
    1ea6:	f0 e0       	ldi	r31, 0x00	; 0
    1ea8:	10 82       	st	Z, r1
						 PD5_INITIAL_VALUE,PD4_INITIAL_VALUE,
						 PD3_INITIAL_VALUE,PD2_INITIAL_VALUE,
						 PD1_INITIAL_VALUE,PD0_INITIAL_VALUE);
}
    1eaa:	cf 91       	pop	r28
    1eac:	df 91       	pop	r29
    1eae:	08 95       	ret

00001eb0 <ADC_Init>:
static u16 *Global_ptr =0;
static void (*GlobalPtrFunc)(void)=NULL;
static u8 ADC_STATE=IDLE;

void ADC_Init(void)
{
    1eb0:	df 93       	push	r29
    1eb2:	cf 93       	push	r28
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62
	 // No interrupt
	CLR_BIT(ADCSRA , ADIE);
    1eb8:	a6 e2       	ldi	r26, 0x26	; 38
    1eba:	b0 e0       	ldi	r27, 0x00	; 0
    1ebc:	e6 e2       	ldi	r30, 0x26	; 38
    1ebe:	f0 e0       	ldi	r31, 0x00	; 0
    1ec0:	80 81       	ld	r24, Z
    1ec2:	87 7f       	andi	r24, 0xF7	; 247
    1ec4:	8c 93       	st	X, r24

	// REF -> AVCC
	SET_BIT(ADMUX , REFS0);
    1ec6:	a7 e2       	ldi	r26, 0x27	; 39
    1ec8:	b0 e0       	ldi	r27, 0x00	; 0
    1eca:	e7 e2       	ldi	r30, 0x27	; 39
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	80 81       	ld	r24, Z
    1ed0:	80 64       	ori	r24, 0x40	; 64
    1ed2:	8c 93       	st	X, r24
	CLR_BIT(ADMUX , REFS1);
    1ed4:	a7 e2       	ldi	r26, 0x27	; 39
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	e7 e2       	ldi	r30, 0x27	; 39
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	80 81       	ld	r24, Z
    1ede:	8f 77       	andi	r24, 0x7F	; 127
    1ee0:	8c 93       	st	X, r24

	// Set Prescaler -> 128
	SET_BIT(ADCSRA , ADPS0);
    1ee2:	a6 e2       	ldi	r26, 0x26	; 38
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	e6 e2       	ldi	r30, 0x26	; 38
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	81 60       	ori	r24, 0x01	; 1
    1eee:	8c 93       	st	X, r24
	SET_BIT(ADCSRA , ADPS1);
    1ef0:	a6 e2       	ldi	r26, 0x26	; 38
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	e6 e2       	ldi	r30, 0x26	; 38
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	82 60       	ori	r24, 0x02	; 2
    1efc:	8c 93       	st	X, r24
	SET_BIT(ADCSRA , ADPS2);
    1efe:	a6 e2       	ldi	r26, 0x26	; 38
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e6 e2       	ldi	r30, 0x26	; 38
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	84 60       	ori	r24, 0x04	; 4
    1f0a:	8c 93       	st	X, r24

	// ADC Enable
	SET_BIT(ADCSRA , ADEN);
    1f0c:	a6 e2       	ldi	r26, 0x26	; 38
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e6 e2       	ldi	r30, 0x26	; 38
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	80 68       	ori	r24, 0x80	; 128
    1f18:	8c 93       	st	X, r24
}
    1f1a:	cf 91       	pop	r28
    1f1c:	df 91       	pop	r29
    1f1e:	08 95       	ret

00001f20 <ADC_StartConvertPolling>:

u16 ADC_StartConvertPolling(u8 Copy_u8Channel)
{
    1f20:	df 93       	push	r29
    1f22:	cf 93       	push	r28
    1f24:	00 d0       	rcall	.+0      	; 0x1f26 <ADC_StartConvertPolling+0x6>
    1f26:	0f 92       	push	r0
    1f28:	cd b7       	in	r28, 0x3d	; 61
    1f2a:	de b7       	in	r29, 0x3e	; 62
    1f2c:	8b 83       	std	Y+3, r24	; 0x03
	u16 ADC_read=0;
    1f2e:	1a 82       	std	Y+2, r1	; 0x02
    1f30:	19 82       	std	Y+1, r1	; 0x01

	ADMUX &=0b11100000;
    1f32:	a7 e2       	ldi	r26, 0x27	; 39
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e7 e2       	ldi	r30, 0x27	; 39
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	80 7e       	andi	r24, 0xE0	; 224
    1f3e:	8c 93       	st	X, r24
	ADMUX |=Copy_u8Channel;
    1f40:	a7 e2       	ldi	r26, 0x27	; 39
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	e7 e2       	ldi	r30, 0x27	; 39
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	90 81       	ld	r25, Z
    1f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4c:	89 2b       	or	r24, r25
    1f4e:	8c 93       	st	X, r24

	// Start Conversion

	SET_BIT(ADCSRA , ADSC);
    1f50:	a6 e2       	ldi	r26, 0x26	; 38
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e6 e2       	ldi	r30, 0x26	; 38
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	80 64       	ori	r24, 0x40	; 64
    1f5c:	8c 93       	st	X, r24

	while(GET_BIT(ADCSRA , ADIF) == 0)
    1f5e:	e6 e2       	ldi	r30, 0x26	; 38
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	80 81       	ld	r24, Z
    1f64:	82 95       	swap	r24
    1f66:	8f 70       	andi	r24, 0x0F	; 15
    1f68:	88 2f       	mov	r24, r24
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	81 70       	andi	r24, 0x01	; 1
    1f6e:	90 70       	andi	r25, 0x00	; 0
    1f70:	00 97       	sbiw	r24, 0x00	; 0
    1f72:	a9 f3       	breq	.-22     	; 0x1f5e <ADC_StartConvertPolling+0x3e>
	{

	}
	ADC_read = ADCLH;
    1f74:	e4 e2       	ldi	r30, 0x24	; 36
    1f76:	f0 e0       	ldi	r31, 0x00	; 0
    1f78:	80 81       	ld	r24, Z
    1f7a:	91 81       	ldd	r25, Z+1	; 0x01
    1f7c:	9a 83       	std	Y+2, r25	; 0x02
    1f7e:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ADCSRA , ADIF);
    1f80:	a6 e2       	ldi	r26, 0x26	; 38
    1f82:	b0 e0       	ldi	r27, 0x00	; 0
    1f84:	e6 e2       	ldi	r30, 0x26	; 38
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	80 81       	ld	r24, Z
    1f8a:	80 61       	ori	r24, 0x10	; 16
    1f8c:	8c 93       	st	X, r24
	return ADC_read;
    1f8e:	89 81       	ldd	r24, Y+1	; 0x01
    1f90:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1f92:	0f 90       	pop	r0
    1f94:	0f 90       	pop	r0
    1f96:	0f 90       	pop	r0
    1f98:	cf 91       	pop	r28
    1f9a:	df 91       	pop	r29
    1f9c:	08 95       	ret

00001f9e <ADC_StartConvertInt>:

u8 ADC_StartConvertInt(u8 Copy_u8Channel , u16 *pu16Reading , void(*PtrFunc)(void))
{
    1f9e:	df 93       	push	r29
    1fa0:	cf 93       	push	r28
    1fa2:	00 d0       	rcall	.+0      	; 0x1fa4 <ADC_StartConvertInt+0x6>
    1fa4:	00 d0       	rcall	.+0      	; 0x1fa6 <ADC_StartConvertInt+0x8>
    1fa6:	00 d0       	rcall	.+0      	; 0x1fa8 <ADC_StartConvertInt+0xa>
    1fa8:	cd b7       	in	r28, 0x3d	; 61
    1faa:	de b7       	in	r29, 0x3e	; 62
    1fac:	8a 83       	std	Y+2, r24	; 0x02
    1fae:	7c 83       	std	Y+4, r23	; 0x04
    1fb0:	6b 83       	std	Y+3, r22	; 0x03
    1fb2:	5e 83       	std	Y+6, r21	; 0x06
    1fb4:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8Error = OK;
    1fb6:	19 82       	std	Y+1, r1	; 0x01

	if(ADC_STATE == IDLE)
    1fb8:	80 91 94 01 	lds	r24, 0x0194
    1fbc:	88 23       	and	r24, r24
    1fbe:	69 f5       	brne	.+90     	; 0x201a <ADC_StartConvertInt+0x7c>
	{
		if((NULL != pu16Reading)&& (NULL != PtrFunc) );\
		{
			ADC_STATE = BUSY;
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	80 93 94 01 	sts	0x0194, r24
			Global_ptr=pu16Reading;
    1fc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc8:	9c 81       	ldd	r25, Y+4	; 0x04
    1fca:	90 93 91 01 	sts	0x0191, r25
    1fce:	80 93 90 01 	sts	0x0190, r24
			GlobalPtrFunc = PtrFunc;
    1fd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1fd6:	90 93 93 01 	sts	0x0193, r25
    1fda:	80 93 92 01 	sts	0x0192, r24

			ADMUX &=0b11100000;
    1fde:	a7 e2       	ldi	r26, 0x27	; 39
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	e7 e2       	ldi	r30, 0x27	; 39
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	80 81       	ld	r24, Z
    1fe8:	80 7e       	andi	r24, 0xE0	; 224
    1fea:	8c 93       	st	X, r24
			ADMUX |=Copy_u8Channel;
    1fec:	a7 e2       	ldi	r26, 0x27	; 39
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	e7 e2       	ldi	r30, 0x27	; 39
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	90 81       	ld	r25, Z
    1ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff8:	89 2b       	or	r24, r25
    1ffa:	8c 93       	st	X, r24
			// Enable ADC Interrupt
			SET_BIT(ADCSRA , ADIE);
    1ffc:	a6 e2       	ldi	r26, 0x26	; 38
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e6 e2       	ldi	r30, 0x26	; 38
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	88 60       	ori	r24, 0x08	; 8
    2008:	8c 93       	st	X, r24
			// Start Conversion
			SET_BIT(ADCSRA , ADSC);
    200a:	a6 e2       	ldi	r26, 0x26	; 38
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	e6 e2       	ldi	r30, 0x26	; 38
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	80 81       	ld	r24, Z
    2014:	80 64       	ori	r24, 0x40	; 64
    2016:	8c 93       	st	X, r24
    2018:	02 c0       	rjmp	.+4      	; 0x201e <ADC_StartConvertInt+0x80>
		}
	}
	else
	{
		Local_u8Error = NOK;
    201a:	81 e0       	ldi	r24, 0x01	; 1
    201c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Error;
    201e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2020:	26 96       	adiw	r28, 0x06	; 6
    2022:	0f b6       	in	r0, 0x3f	; 63
    2024:	f8 94       	cli
    2026:	de bf       	out	0x3e, r29	; 62
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	cd bf       	out	0x3d, r28	; 61
    202c:	cf 91       	pop	r28
    202e:	df 91       	pop	r29
    2030:	08 95       	ret

00002032 <__vector_16>:

void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
    2032:	1f 92       	push	r1
    2034:	0f 92       	push	r0
    2036:	0f b6       	in	r0, 0x3f	; 63
    2038:	0f 92       	push	r0
    203a:	11 24       	eor	r1, r1
    203c:	2f 93       	push	r18
    203e:	3f 93       	push	r19
    2040:	4f 93       	push	r20
    2042:	5f 93       	push	r21
    2044:	6f 93       	push	r22
    2046:	7f 93       	push	r23
    2048:	8f 93       	push	r24
    204a:	9f 93       	push	r25
    204c:	af 93       	push	r26
    204e:	bf 93       	push	r27
    2050:	ef 93       	push	r30
    2052:	ff 93       	push	r31
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
	// Return Reading
	*Global_ptr =ADCLH;
    205c:	a0 91 90 01 	lds	r26, 0x0190
    2060:	b0 91 91 01 	lds	r27, 0x0191
    2064:	e4 e2       	ldi	r30, 0x24	; 36
    2066:	f0 e0       	ldi	r31, 0x00	; 0
    2068:	80 81       	ld	r24, Z
    206a:	91 81       	ldd	r25, Z+1	; 0x01
    206c:	8d 93       	st	X+, r24
    206e:	9c 93       	st	X, r25

	// exe function
	GlobalPtrFunc();
    2070:	e0 91 92 01 	lds	r30, 0x0192
    2074:	f0 91 93 01 	lds	r31, 0x0193
    2078:	09 95       	icall

	//Interrutpt Disable
	CLR_BIT(ADCSRA , ADIE);
    207a:	a6 e2       	ldi	r26, 0x26	; 38
    207c:	b0 e0       	ldi	r27, 0x00	; 0
    207e:	e6 e2       	ldi	r30, 0x26	; 38
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	80 81       	ld	r24, Z
    2084:	87 7f       	andi	r24, 0xF7	; 247
    2086:	8c 93       	st	X, r24

	// Change the State
	ADC_STATE = IDLE;
    2088:	10 92 94 01 	sts	0x0194, r1



}
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	ff 91       	pop	r31
    2092:	ef 91       	pop	r30
    2094:	bf 91       	pop	r27
    2096:	af 91       	pop	r26
    2098:	9f 91       	pop	r25
    209a:	8f 91       	pop	r24
    209c:	7f 91       	pop	r23
    209e:	6f 91       	pop	r22
    20a0:	5f 91       	pop	r21
    20a2:	4f 91       	pop	r20
    20a4:	3f 91       	pop	r19
    20a6:	2f 91       	pop	r18
    20a8:	0f 90       	pop	r0
    20aa:	0f be       	out	0x3f, r0	; 63
    20ac:	0f 90       	pop	r0
    20ae:	1f 90       	pop	r1
    20b0:	18 95       	reti

000020b2 <HSSD_vInit>:




void HSSD_vInit(DIO_PORT_e A_PortID)
{
    20b2:	df 93       	push	r29
    20b4:	cf 93       	push	r28
    20b6:	00 d0       	rcall	.+0      	; 0x20b8 <HSSD_vInit+0x6>
    20b8:	0f 92       	push	r0
    20ba:	cd b7       	in	r28, 0x3d	; 61
    20bc:	de b7       	in	r29, 0x3e	; 62
    20be:	89 83       	std	Y+1, r24	; 0x01
	if((A_PortID <= DIO_PORTD))
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
    20c2:	84 30       	cpi	r24, 0x04	; 4
    20c4:	08 f0       	brcs	.+2      	; 0x20c8 <HSSD_vInit+0x16>
    20c6:	42 c0       	rjmp	.+132    	; 0x214c <HSSD_vInit+0x9a>
	{
		switch(A_PortID)
    20c8:	89 81       	ldd	r24, Y+1	; 0x01
    20ca:	28 2f       	mov	r18, r24
    20cc:	30 e0       	ldi	r19, 0x00	; 0
    20ce:	3b 83       	std	Y+3, r19	; 0x03
    20d0:	2a 83       	std	Y+2, r18	; 0x02
    20d2:	8a 81       	ldd	r24, Y+2	; 0x02
    20d4:	9b 81       	ldd	r25, Y+3	; 0x03
    20d6:	81 30       	cpi	r24, 0x01	; 1
    20d8:	91 05       	cpc	r25, r1
    20da:	f1 f0       	breq	.+60     	; 0x2118 <HSSD_vInit+0x66>
    20dc:	2a 81       	ldd	r18, Y+2	; 0x02
    20de:	3b 81       	ldd	r19, Y+3	; 0x03
    20e0:	22 30       	cpi	r18, 0x02	; 2
    20e2:	31 05       	cpc	r19, r1
    20e4:	2c f4       	brge	.+10     	; 0x20f0 <HSSD_vInit+0x3e>
    20e6:	8a 81       	ldd	r24, Y+2	; 0x02
    20e8:	9b 81       	ldd	r25, Y+3	; 0x03
    20ea:	00 97       	sbiw	r24, 0x00	; 0
    20ec:	61 f0       	breq	.+24     	; 0x2106 <HSSD_vInit+0x54>
    20ee:	2e c0       	rjmp	.+92     	; 0x214c <HSSD_vInit+0x9a>
    20f0:	2a 81       	ldd	r18, Y+2	; 0x02
    20f2:	3b 81       	ldd	r19, Y+3	; 0x03
    20f4:	22 30       	cpi	r18, 0x02	; 2
    20f6:	31 05       	cpc	r19, r1
    20f8:	c1 f0       	breq	.+48     	; 0x212a <HSSD_vInit+0x78>
    20fa:	8a 81       	ldd	r24, Y+2	; 0x02
    20fc:	9b 81       	ldd	r25, Y+3	; 0x03
    20fe:	83 30       	cpi	r24, 0x03	; 3
    2100:	91 05       	cpc	r25, r1
    2102:	e1 f0       	breq	.+56     	; 0x213c <HSSD_vInit+0x8a>
    2104:	23 c0       	rjmp	.+70     	; 0x214c <HSSD_vInit+0x9a>
		{
		case DIO_PORTA:
			MDIO_vSetPortDir(A_PortID , 0xFF);
    2106:	89 81       	ldd	r24, Y+1	; 0x01
    2108:	6f ef       	ldi	r22, 0xFF	; 255
    210a:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
			MDIO_vSetPortVal(A_PortID , 0xFF);
    210e:	89 81       	ldd	r24, Y+1	; 0x01
    2110:	6f ef       	ldi	r22, 0xFF	; 255
    2112:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    2116:	1a c0       	rjmp	.+52     	; 0x214c <HSSD_vInit+0x9a>
			break;
		case DIO_PORTB:
			MDIO_vSetPortDir(A_PortID , 0xFF);
    2118:	89 81       	ldd	r24, Y+1	; 0x01
    211a:	6f ef       	ldi	r22, 0xFF	; 255
    211c:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
			MDIO_vSetPortVal(A_PortID , 0xFF);
    2120:	89 81       	ldd	r24, Y+1	; 0x01
    2122:	6f ef       	ldi	r22, 0xFF	; 255
    2124:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    2128:	11 c0       	rjmp	.+34     	; 0x214c <HSSD_vInit+0x9a>
			break;
		case DIO_PORTC:
			MDIO_vSetPortDir(A_PortID , 0xFF);
    212a:	89 81       	ldd	r24, Y+1	; 0x01
    212c:	6f ef       	ldi	r22, 0xFF	; 255
    212e:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
			MDIO_vSetPortVal(A_PortID , 0xFF);
    2132:	89 81       	ldd	r24, Y+1	; 0x01
    2134:	6f ef       	ldi	r22, 0xFF	; 255
    2136:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    213a:	08 c0       	rjmp	.+16     	; 0x214c <HSSD_vInit+0x9a>
			break;
		case DIO_PORTD:
			MDIO_vSetPortDir(A_PortID , 0xFF);
    213c:	89 81       	ldd	r24, Y+1	; 0x01
    213e:	6f ef       	ldi	r22, 0xFF	; 255
    2140:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
			MDIO_vSetPortVal(A_PortID , 0xFF);
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	6f ef       	ldi	r22, 0xFF	; 255
    2148:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
			break;
		}
	}
}
    214c:	0f 90       	pop	r0
    214e:	0f 90       	pop	r0
    2150:	0f 90       	pop	r0
    2152:	cf 91       	pop	r28
    2154:	df 91       	pop	r29
    2156:	08 95       	ret

00002158 <HSSD_vDisplayNumber>:

void HSSD_vDisplayNumber(DIO_PORT_e A_PortID, u8 A_u8NumberValue)
{
    2158:	df 93       	push	r29
    215a:	cf 93       	push	r28
    215c:	00 d0       	rcall	.+0      	; 0x215e <HSSD_vDisplayNumber+0x6>
    215e:	00 d0       	rcall	.+0      	; 0x2160 <HSSD_vDisplayNumber+0x8>
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
    2164:	89 83       	std	Y+1, r24	; 0x01
    2166:	6a 83       	std	Y+2, r22	; 0x02
	if(A_PortID <= DIO_PORTD)
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	84 30       	cpi	r24, 0x04	; 4
    216c:	90 f5       	brcc	.+100    	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
	{
		switch(A_PortID)
    216e:	89 81       	ldd	r24, Y+1	; 0x01
    2170:	28 2f       	mov	r18, r24
    2172:	30 e0       	ldi	r19, 0x00	; 0
    2174:	3c 83       	std	Y+4, r19	; 0x04
    2176:	2b 83       	std	Y+3, r18	; 0x03
    2178:	8b 81       	ldd	r24, Y+3	; 0x03
    217a:	9c 81       	ldd	r25, Y+4	; 0x04
    217c:	81 30       	cpi	r24, 0x01	; 1
    217e:	91 05       	cpc	r25, r1
    2180:	d1 f0       	breq	.+52     	; 0x21b6 <HSSD_vDisplayNumber+0x5e>
    2182:	2b 81       	ldd	r18, Y+3	; 0x03
    2184:	3c 81       	ldd	r19, Y+4	; 0x04
    2186:	22 30       	cpi	r18, 0x02	; 2
    2188:	31 05       	cpc	r19, r1
    218a:	2c f4       	brge	.+10     	; 0x2196 <HSSD_vDisplayNumber+0x3e>
    218c:	8b 81       	ldd	r24, Y+3	; 0x03
    218e:	9c 81       	ldd	r25, Y+4	; 0x04
    2190:	00 97       	sbiw	r24, 0x00	; 0
    2192:	61 f0       	breq	.+24     	; 0x21ac <HSSD_vDisplayNumber+0x54>
    2194:	1e c0       	rjmp	.+60     	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
    2196:	2b 81       	ldd	r18, Y+3	; 0x03
    2198:	3c 81       	ldd	r19, Y+4	; 0x04
    219a:	22 30       	cpi	r18, 0x02	; 2
    219c:	31 05       	cpc	r19, r1
    219e:	81 f0       	breq	.+32     	; 0x21c0 <HSSD_vDisplayNumber+0x68>
    21a0:	8b 81       	ldd	r24, Y+3	; 0x03
    21a2:	9c 81       	ldd	r25, Y+4	; 0x04
    21a4:	83 30       	cpi	r24, 0x03	; 3
    21a6:	91 05       	cpc	r25, r1
    21a8:	81 f0       	breq	.+32     	; 0x21ca <HSSD_vDisplayNumber+0x72>
    21aa:	13 c0       	rjmp	.+38     	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
		{
		case DIO_PORTA:
			MDIO_vSetPortVal(A_PortID , A_u8NumberValue);
    21ac:	89 81       	ldd	r24, Y+1	; 0x01
    21ae:	6a 81       	ldd	r22, Y+2	; 0x02
    21b0:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    21b4:	0e c0       	rjmp	.+28     	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
			break;
		case DIO_PORTB:
			MDIO_vSetPortVal(A_PortID, A_u8NumberValue);
    21b6:	89 81       	ldd	r24, Y+1	; 0x01
    21b8:	6a 81       	ldd	r22, Y+2	; 0x02
    21ba:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    21be:	09 c0       	rjmp	.+18     	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
			break;
		case DIO_PORTC:
			MDIO_vSetPortVal(A_PortID, A_u8NumberValue);
    21c0:	89 81       	ldd	r24, Y+1	; 0x01
    21c2:	6a 81       	ldd	r22, Y+2	; 0x02
    21c4:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
    21c8:	04 c0       	rjmp	.+8      	; 0x21d2 <HSSD_vDisplayNumber+0x7a>
			break;
		case DIO_PORTD:
			MDIO_vSetPortVal(A_PortID, A_u8NumberValue);
    21ca:	89 81       	ldd	r24, Y+1	; 0x01
    21cc:	6a 81       	ldd	r22, Y+2	; 0x02
    21ce:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
			break;
		}
	}
}
    21d2:	0f 90       	pop	r0
    21d4:	0f 90       	pop	r0
    21d6:	0f 90       	pop	r0
    21d8:	0f 90       	pop	r0
    21da:	cf 91       	pop	r28
    21dc:	df 91       	pop	r29
    21de:	08 95       	ret

000021e0 <HSSD_vDisplayNumberAscending>:
void HSSD_vDisplayNumberAscending(DIO_PORT_e A_PortID , u16 A_u16TimetoWait)
{
    21e0:	df 93       	push	r29
    21e2:	cf 93       	push	r28
    21e4:	cd b7       	in	r28, 0x3d	; 61
    21e6:	de b7       	in	r29, 0x3e	; 62
    21e8:	c0 55       	subi	r28, 0x50	; 80
    21ea:	d0 40       	sbci	r29, 0x00	; 0
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	f8 94       	cli
    21f0:	de bf       	out	0x3e, r29	; 62
    21f2:	0f be       	out	0x3f, r0	; 63
    21f4:	cd bf       	out	0x3d, r28	; 61
    21f6:	fe 01       	movw	r30, r28
    21f8:	e9 5b       	subi	r30, 0xB9	; 185
    21fa:	ff 4f       	sbci	r31, 0xFF	; 255
    21fc:	80 83       	st	Z, r24
    21fe:	fe 01       	movw	r30, r28
    2200:	e8 5b       	subi	r30, 0xB8	; 184
    2202:	ff 4f       	sbci	r31, 0xFF	; 255
    2204:	71 83       	std	Z+1, r23	; 0x01
    2206:	60 83       	st	Z, r22
	u8 SSD_u8ArrOfNumbers [10]= {ZERO,ONE,TWO,THREE,FOUR,FIVE,SIX,SEVEN,EIGHT,NINE};
    2208:	9e 01       	movw	r18, r28
    220a:	23 5c       	subi	r18, 0xC3	; 195
    220c:	3f 4f       	sbci	r19, 0xFF	; 255
    220e:	2e 96       	adiw	r28, 0x0e	; 14
    2210:	3f af       	std	Y+63, r19	; 0x3f
    2212:	2e af       	std	Y+62, r18	; 0x3e
    2214:	2e 97       	sbiw	r28, 0x0e	; 14
    2216:	88 e7       	ldi	r24, 0x78	; 120
    2218:	91 e0       	ldi	r25, 0x01	; 1
    221a:	60 96       	adiw	r28, 0x10	; 16
    221c:	9f af       	std	Y+63, r25	; 0x3f
    221e:	8e af       	std	Y+62, r24	; 0x3e
    2220:	60 97       	sbiw	r28, 0x10	; 16
    2222:	9a e0       	ldi	r25, 0x0A	; 10
    2224:	61 96       	adiw	r28, 0x11	; 17
    2226:	9f af       	std	Y+63, r25	; 0x3f
    2228:	61 97       	sbiw	r28, 0x11	; 17
    222a:	60 96       	adiw	r28, 0x10	; 16
    222c:	ee ad       	ldd	r30, Y+62	; 0x3e
    222e:	ff ad       	ldd	r31, Y+63	; 0x3f
    2230:	60 97       	sbiw	r28, 0x10	; 16
    2232:	00 80       	ld	r0, Z
    2234:	60 96       	adiw	r28, 0x10	; 16
    2236:	2e ad       	ldd	r18, Y+62	; 0x3e
    2238:	3f ad       	ldd	r19, Y+63	; 0x3f
    223a:	60 97       	sbiw	r28, 0x10	; 16
    223c:	2f 5f       	subi	r18, 0xFF	; 255
    223e:	3f 4f       	sbci	r19, 0xFF	; 255
    2240:	60 96       	adiw	r28, 0x10	; 16
    2242:	3f af       	std	Y+63, r19	; 0x3f
    2244:	2e af       	std	Y+62, r18	; 0x3e
    2246:	60 97       	sbiw	r28, 0x10	; 16
    2248:	2e 96       	adiw	r28, 0x0e	; 14
    224a:	ee ad       	ldd	r30, Y+62	; 0x3e
    224c:	ff ad       	ldd	r31, Y+63	; 0x3f
    224e:	2e 97       	sbiw	r28, 0x0e	; 14
    2250:	00 82       	st	Z, r0
    2252:	2e 96       	adiw	r28, 0x0e	; 14
    2254:	2e ad       	ldd	r18, Y+62	; 0x3e
    2256:	3f ad       	ldd	r19, Y+63	; 0x3f
    2258:	2e 97       	sbiw	r28, 0x0e	; 14
    225a:	2f 5f       	subi	r18, 0xFF	; 255
    225c:	3f 4f       	sbci	r19, 0xFF	; 255
    225e:	2e 96       	adiw	r28, 0x0e	; 14
    2260:	3f af       	std	Y+63, r19	; 0x3f
    2262:	2e af       	std	Y+62, r18	; 0x3e
    2264:	2e 97       	sbiw	r28, 0x0e	; 14
    2266:	61 96       	adiw	r28, 0x11	; 17
    2268:	3f ad       	ldd	r19, Y+63	; 0x3f
    226a:	61 97       	sbiw	r28, 0x11	; 17
    226c:	31 50       	subi	r19, 0x01	; 1
    226e:	61 96       	adiw	r28, 0x11	; 17
    2270:	3f af       	std	Y+63, r19	; 0x3f
    2272:	61 97       	sbiw	r28, 0x11	; 17
    2274:	61 96       	adiw	r28, 0x11	; 17
    2276:	8f ad       	ldd	r24, Y+63	; 0x3f
    2278:	61 97       	sbiw	r28, 0x11	; 17
    227a:	88 23       	and	r24, r24
    227c:	b1 f6       	brne	.-84     	; 0x222a <HSSD_vDisplayNumberAscending+0x4a>
	if(A_PortID <= DIO_PORTD)
    227e:	fe 01       	movw	r30, r28
    2280:	e9 5b       	subi	r30, 0xB9	; 185
    2282:	ff 4f       	sbci	r31, 0xFF	; 255
    2284:	80 81       	ld	r24, Z
    2286:	84 30       	cpi	r24, 0x04	; 4
    2288:	08 f0       	brcs	.+2      	; 0x228c <HSSD_vDisplayNumberAscending+0xac>
    228a:	7c c2       	rjmp	.+1272   	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
	{
		switch(A_PortID)
    228c:	fe 01       	movw	r30, r28
    228e:	e9 5b       	subi	r30, 0xB9	; 185
    2290:	ff 4f       	sbci	r31, 0xFF	; 255
    2292:	80 81       	ld	r24, Z
    2294:	e8 2f       	mov	r30, r24
    2296:	f0 e0       	ldi	r31, 0x00	; 0
    2298:	2c 96       	adiw	r28, 0x0c	; 12
    229a:	ff af       	std	Y+63, r31	; 0x3f
    229c:	ee af       	std	Y+62, r30	; 0x3e
    229e:	2c 97       	sbiw	r28, 0x0c	; 12
    22a0:	2c 96       	adiw	r28, 0x0c	; 12
    22a2:	2e ad       	ldd	r18, Y+62	; 0x3e
    22a4:	3f ad       	ldd	r19, Y+63	; 0x3f
    22a6:	2c 97       	sbiw	r28, 0x0c	; 12
    22a8:	21 30       	cpi	r18, 0x01	; 1
    22aa:	31 05       	cpc	r19, r1
    22ac:	09 f4       	brne	.+2      	; 0x22b0 <HSSD_vDisplayNumberAscending+0xd0>
    22ae:	b2 c0       	rjmp	.+356    	; 0x2414 <HSSD_vDisplayNumberAscending+0x234>
    22b0:	2c 96       	adiw	r28, 0x0c	; 12
    22b2:	8e ad       	ldd	r24, Y+62	; 0x3e
    22b4:	9f ad       	ldd	r25, Y+63	; 0x3f
    22b6:	2c 97       	sbiw	r28, 0x0c	; 12
    22b8:	82 30       	cpi	r24, 0x02	; 2
    22ba:	91 05       	cpc	r25, r1
    22bc:	3c f4       	brge	.+14     	; 0x22cc <HSSD_vDisplayNumberAscending+0xec>
    22be:	2c 96       	adiw	r28, 0x0c	; 12
    22c0:	ee ad       	ldd	r30, Y+62	; 0x3e
    22c2:	ff ad       	ldd	r31, Y+63	; 0x3f
    22c4:	2c 97       	sbiw	r28, 0x0c	; 12
    22c6:	30 97       	sbiw	r30, 0x00	; 0
    22c8:	91 f0       	breq	.+36     	; 0x22ee <HSSD_vDisplayNumberAscending+0x10e>
    22ca:	5c c2       	rjmp	.+1208   	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
    22cc:	2c 96       	adiw	r28, 0x0c	; 12
    22ce:	2e ad       	ldd	r18, Y+62	; 0x3e
    22d0:	3f ad       	ldd	r19, Y+63	; 0x3f
    22d2:	2c 97       	sbiw	r28, 0x0c	; 12
    22d4:	22 30       	cpi	r18, 0x02	; 2
    22d6:	31 05       	cpc	r19, r1
    22d8:	09 f4       	brne	.+2      	; 0x22dc <HSSD_vDisplayNumberAscending+0xfc>
    22da:	2f c1       	rjmp	.+606    	; 0x253a <HSSD_vDisplayNumberAscending+0x35a>
    22dc:	2c 96       	adiw	r28, 0x0c	; 12
    22de:	8e ad       	ldd	r24, Y+62	; 0x3e
    22e0:	9f ad       	ldd	r25, Y+63	; 0x3f
    22e2:	2c 97       	sbiw	r28, 0x0c	; 12
    22e4:	83 30       	cpi	r24, 0x03	; 3
    22e6:	91 05       	cpc	r25, r1
    22e8:	09 f4       	brne	.+2      	; 0x22ec <HSSD_vDisplayNumberAscending+0x10c>
    22ea:	ba c1       	rjmp	.+884    	; 0x2660 <HSSD_vDisplayNumberAscending+0x480>
    22ec:	4b c2       	rjmp	.+1174   	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
		{
		case DIO_PORTA:
			for(u8 i =0 ; i <= 9; i++)
    22ee:	1c ae       	std	Y+60, r1	; 0x3c
    22f0:	8c c0       	rjmp	.+280    	; 0x240a <HSSD_vDisplayNumberAscending+0x22a>
			{
				HSSD_vDisplayNumber(DIO_PORTA, SSD_u8ArrOfNumbers[i]);
    22f2:	8c ad       	ldd	r24, Y+60	; 0x3c
    22f4:	28 2f       	mov	r18, r24
    22f6:	30 e0       	ldi	r19, 0x00	; 0
    22f8:	ce 01       	movw	r24, r28
    22fa:	cd 96       	adiw	r24, 0x3d	; 61
    22fc:	fc 01       	movw	r30, r24
    22fe:	e2 0f       	add	r30, r18
    2300:	f3 1f       	adc	r31, r19
    2302:	90 81       	ld	r25, Z
    2304:	80 e0       	ldi	r24, 0x00	; 0
    2306:	69 2f       	mov	r22, r25
    2308:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    230c:	fe 01       	movw	r30, r28
    230e:	e8 5b       	subi	r30, 0xB8	; 184
    2310:	ff 4f       	sbci	r31, 0xFF	; 255
    2312:	80 81       	ld	r24, Z
    2314:	91 81       	ldd	r25, Z+1	; 0x01
    2316:	cc 01       	movw	r24, r24
    2318:	a0 e0       	ldi	r26, 0x00	; 0
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	bc 01       	movw	r22, r24
    231e:	cd 01       	movw	r24, r26
    2320:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2324:	dc 01       	movw	r26, r24
    2326:	cb 01       	movw	r24, r22
    2328:	8d ab       	std	Y+53, r24	; 0x35
    232a:	9e ab       	std	Y+54, r25	; 0x36
    232c:	af ab       	std	Y+55, r26	; 0x37
    232e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2330:	6d a9       	ldd	r22, Y+53	; 0x35
    2332:	7e a9       	ldd	r23, Y+54	; 0x36
    2334:	8f a9       	ldd	r24, Y+55	; 0x37
    2336:	98 ad       	ldd	r25, Y+56	; 0x38
    2338:	20 e0       	ldi	r18, 0x00	; 0
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	4a ef       	ldi	r20, 0xFA	; 250
    233e:	54 e4       	ldi	r21, 0x44	; 68
    2340:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2344:	dc 01       	movw	r26, r24
    2346:	cb 01       	movw	r24, r22
    2348:	89 ab       	std	Y+49, r24	; 0x31
    234a:	9a ab       	std	Y+50, r25	; 0x32
    234c:	ab ab       	std	Y+51, r26	; 0x33
    234e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2350:	69 a9       	ldd	r22, Y+49	; 0x31
    2352:	7a a9       	ldd	r23, Y+50	; 0x32
    2354:	8b a9       	ldd	r24, Y+51	; 0x33
    2356:	9c a9       	ldd	r25, Y+52	; 0x34
    2358:	20 e0       	ldi	r18, 0x00	; 0
    235a:	30 e0       	ldi	r19, 0x00	; 0
    235c:	40 e8       	ldi	r20, 0x80	; 128
    235e:	5f e3       	ldi	r21, 0x3F	; 63
    2360:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2364:	88 23       	and	r24, r24
    2366:	2c f4       	brge	.+10     	; 0x2372 <HSSD_vDisplayNumberAscending+0x192>
		__ticks = 1;
    2368:	81 e0       	ldi	r24, 0x01	; 1
    236a:	90 e0       	ldi	r25, 0x00	; 0
    236c:	98 ab       	std	Y+48, r25	; 0x30
    236e:	8f a7       	std	Y+47, r24	; 0x2f
    2370:	3f c0       	rjmp	.+126    	; 0x23f0 <HSSD_vDisplayNumberAscending+0x210>
	else if (__tmp > 65535)
    2372:	69 a9       	ldd	r22, Y+49	; 0x31
    2374:	7a a9       	ldd	r23, Y+50	; 0x32
    2376:	8b a9       	ldd	r24, Y+51	; 0x33
    2378:	9c a9       	ldd	r25, Y+52	; 0x34
    237a:	20 e0       	ldi	r18, 0x00	; 0
    237c:	3f ef       	ldi	r19, 0xFF	; 255
    237e:	4f e7       	ldi	r20, 0x7F	; 127
    2380:	57 e4       	ldi	r21, 0x47	; 71
    2382:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2386:	18 16       	cp	r1, r24
    2388:	4c f5       	brge	.+82     	; 0x23dc <HSSD_vDisplayNumberAscending+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    238a:	6d a9       	ldd	r22, Y+53	; 0x35
    238c:	7e a9       	ldd	r23, Y+54	; 0x36
    238e:	8f a9       	ldd	r24, Y+55	; 0x37
    2390:	98 ad       	ldd	r25, Y+56	; 0x38
    2392:	20 e0       	ldi	r18, 0x00	; 0
    2394:	30 e0       	ldi	r19, 0x00	; 0
    2396:	40 e2       	ldi	r20, 0x20	; 32
    2398:	51 e4       	ldi	r21, 0x41	; 65
    239a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    239e:	dc 01       	movw	r26, r24
    23a0:	cb 01       	movw	r24, r22
    23a2:	bc 01       	movw	r22, r24
    23a4:	cd 01       	movw	r24, r26
    23a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23aa:	dc 01       	movw	r26, r24
    23ac:	cb 01       	movw	r24, r22
    23ae:	98 ab       	std	Y+48, r25	; 0x30
    23b0:	8f a7       	std	Y+47, r24	; 0x2f
    23b2:	0f c0       	rjmp	.+30     	; 0x23d2 <HSSD_vDisplayNumberAscending+0x1f2>
    23b4:	88 ec       	ldi	r24, 0xC8	; 200
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	9e a7       	std	Y+46, r25	; 0x2e
    23ba:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    23bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    23be:	9e a5       	ldd	r25, Y+46	; 0x2e
    23c0:	01 97       	sbiw	r24, 0x01	; 1
    23c2:	f1 f7       	brne	.-4      	; 0x23c0 <HSSD_vDisplayNumberAscending+0x1e0>
    23c4:	9e a7       	std	Y+46, r25	; 0x2e
    23c6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    23ca:	98 a9       	ldd	r25, Y+48	; 0x30
    23cc:	01 97       	sbiw	r24, 0x01	; 1
    23ce:	98 ab       	std	Y+48, r25	; 0x30
    23d0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23d2:	8f a5       	ldd	r24, Y+47	; 0x2f
    23d4:	98 a9       	ldd	r25, Y+48	; 0x30
    23d6:	00 97       	sbiw	r24, 0x00	; 0
    23d8:	69 f7       	brne	.-38     	; 0x23b4 <HSSD_vDisplayNumberAscending+0x1d4>
    23da:	14 c0       	rjmp	.+40     	; 0x2404 <HSSD_vDisplayNumberAscending+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23dc:	69 a9       	ldd	r22, Y+49	; 0x31
    23de:	7a a9       	ldd	r23, Y+50	; 0x32
    23e0:	8b a9       	ldd	r24, Y+51	; 0x33
    23e2:	9c a9       	ldd	r25, Y+52	; 0x34
    23e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23e8:	dc 01       	movw	r26, r24
    23ea:	cb 01       	movw	r24, r22
    23ec:	98 ab       	std	Y+48, r25	; 0x30
    23ee:	8f a7       	std	Y+47, r24	; 0x2f
    23f0:	8f a5       	ldd	r24, Y+47	; 0x2f
    23f2:	98 a9       	ldd	r25, Y+48	; 0x30
    23f4:	9c a7       	std	Y+44, r25	; 0x2c
    23f6:	8b a7       	std	Y+43, r24	; 0x2b
    23f8:	8b a5       	ldd	r24, Y+43	; 0x2b
    23fa:	9c a5       	ldd	r25, Y+44	; 0x2c
    23fc:	01 97       	sbiw	r24, 0x01	; 1
    23fe:	f1 f7       	brne	.-4      	; 0x23fc <HSSD_vDisplayNumberAscending+0x21c>
    2400:	9c a7       	std	Y+44, r25	; 0x2c
    2402:	8b a7       	std	Y+43, r24	; 0x2b
	if(A_PortID <= DIO_PORTD)
	{
		switch(A_PortID)
		{
		case DIO_PORTA:
			for(u8 i =0 ; i <= 9; i++)
    2404:	8c ad       	ldd	r24, Y+60	; 0x3c
    2406:	8f 5f       	subi	r24, 0xFF	; 255
    2408:	8c af       	std	Y+60, r24	; 0x3c
    240a:	8c ad       	ldd	r24, Y+60	; 0x3c
    240c:	8a 30       	cpi	r24, 0x0A	; 10
    240e:	08 f4       	brcc	.+2      	; 0x2412 <HSSD_vDisplayNumberAscending+0x232>
    2410:	70 cf       	rjmp	.-288    	; 0x22f2 <HSSD_vDisplayNumberAscending+0x112>
    2412:	b8 c1       	rjmp	.+880    	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>

			}
			break;

		case DIO_PORTB:
			for(u8 i =0 ; i <= 9; i++)
    2414:	1b ae       	std	Y+59, r1	; 0x3b
    2416:	8c c0       	rjmp	.+280    	; 0x2530 <HSSD_vDisplayNumberAscending+0x350>
			{
				HSSD_vDisplayNumber(DIO_PORTB, SSD_u8ArrOfNumbers[i]);
    2418:	8b ad       	ldd	r24, Y+59	; 0x3b
    241a:	28 2f       	mov	r18, r24
    241c:	30 e0       	ldi	r19, 0x00	; 0
    241e:	ce 01       	movw	r24, r28
    2420:	cd 96       	adiw	r24, 0x3d	; 61
    2422:	fc 01       	movw	r30, r24
    2424:	e2 0f       	add	r30, r18
    2426:	f3 1f       	adc	r31, r19
    2428:	90 81       	ld	r25, Z
    242a:	81 e0       	ldi	r24, 0x01	; 1
    242c:	69 2f       	mov	r22, r25
    242e:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    2432:	fe 01       	movw	r30, r28
    2434:	e8 5b       	subi	r30, 0xB8	; 184
    2436:	ff 4f       	sbci	r31, 0xFF	; 255
    2438:	80 81       	ld	r24, Z
    243a:	91 81       	ldd	r25, Z+1	; 0x01
    243c:	cc 01       	movw	r24, r24
    243e:	a0 e0       	ldi	r26, 0x00	; 0
    2440:	b0 e0       	ldi	r27, 0x00	; 0
    2442:	bc 01       	movw	r22, r24
    2444:	cd 01       	movw	r24, r26
    2446:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    244a:	dc 01       	movw	r26, r24
    244c:	cb 01       	movw	r24, r22
    244e:	8f a3       	std	Y+39, r24	; 0x27
    2450:	98 a7       	std	Y+40, r25	; 0x28
    2452:	a9 a7       	std	Y+41, r26	; 0x29
    2454:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2456:	6f a1       	ldd	r22, Y+39	; 0x27
    2458:	78 a5       	ldd	r23, Y+40	; 0x28
    245a:	89 a5       	ldd	r24, Y+41	; 0x29
    245c:	9a a5       	ldd	r25, Y+42	; 0x2a
    245e:	20 e0       	ldi	r18, 0x00	; 0
    2460:	30 e0       	ldi	r19, 0x00	; 0
    2462:	4a ef       	ldi	r20, 0xFA	; 250
    2464:	54 e4       	ldi	r21, 0x44	; 68
    2466:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    246a:	dc 01       	movw	r26, r24
    246c:	cb 01       	movw	r24, r22
    246e:	8b a3       	std	Y+35, r24	; 0x23
    2470:	9c a3       	std	Y+36, r25	; 0x24
    2472:	ad a3       	std	Y+37, r26	; 0x25
    2474:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2476:	6b a1       	ldd	r22, Y+35	; 0x23
    2478:	7c a1       	ldd	r23, Y+36	; 0x24
    247a:	8d a1       	ldd	r24, Y+37	; 0x25
    247c:	9e a1       	ldd	r25, Y+38	; 0x26
    247e:	20 e0       	ldi	r18, 0x00	; 0
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	40 e8       	ldi	r20, 0x80	; 128
    2484:	5f e3       	ldi	r21, 0x3F	; 63
    2486:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    248a:	88 23       	and	r24, r24
    248c:	2c f4       	brge	.+10     	; 0x2498 <HSSD_vDisplayNumberAscending+0x2b8>
		__ticks = 1;
    248e:	81 e0       	ldi	r24, 0x01	; 1
    2490:	90 e0       	ldi	r25, 0x00	; 0
    2492:	9a a3       	std	Y+34, r25	; 0x22
    2494:	89 a3       	std	Y+33, r24	; 0x21
    2496:	3f c0       	rjmp	.+126    	; 0x2516 <HSSD_vDisplayNumberAscending+0x336>
	else if (__tmp > 65535)
    2498:	6b a1       	ldd	r22, Y+35	; 0x23
    249a:	7c a1       	ldd	r23, Y+36	; 0x24
    249c:	8d a1       	ldd	r24, Y+37	; 0x25
    249e:	9e a1       	ldd	r25, Y+38	; 0x26
    24a0:	20 e0       	ldi	r18, 0x00	; 0
    24a2:	3f ef       	ldi	r19, 0xFF	; 255
    24a4:	4f e7       	ldi	r20, 0x7F	; 127
    24a6:	57 e4       	ldi	r21, 0x47	; 71
    24a8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24ac:	18 16       	cp	r1, r24
    24ae:	4c f5       	brge	.+82     	; 0x2502 <HSSD_vDisplayNumberAscending+0x322>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24b0:	6f a1       	ldd	r22, Y+39	; 0x27
    24b2:	78 a5       	ldd	r23, Y+40	; 0x28
    24b4:	89 a5       	ldd	r24, Y+41	; 0x29
    24b6:	9a a5       	ldd	r25, Y+42	; 0x2a
    24b8:	20 e0       	ldi	r18, 0x00	; 0
    24ba:	30 e0       	ldi	r19, 0x00	; 0
    24bc:	40 e2       	ldi	r20, 0x20	; 32
    24be:	51 e4       	ldi	r21, 0x41	; 65
    24c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24c4:	dc 01       	movw	r26, r24
    24c6:	cb 01       	movw	r24, r22
    24c8:	bc 01       	movw	r22, r24
    24ca:	cd 01       	movw	r24, r26
    24cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24d0:	dc 01       	movw	r26, r24
    24d2:	cb 01       	movw	r24, r22
    24d4:	9a a3       	std	Y+34, r25	; 0x22
    24d6:	89 a3       	std	Y+33, r24	; 0x21
    24d8:	0f c0       	rjmp	.+30     	; 0x24f8 <HSSD_vDisplayNumberAscending+0x318>
    24da:	88 ec       	ldi	r24, 0xC8	; 200
    24dc:	90 e0       	ldi	r25, 0x00	; 0
    24de:	98 a3       	std	Y+32, r25	; 0x20
    24e0:	8f 8f       	std	Y+31, r24	; 0x1f
    24e2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    24e4:	98 a1       	ldd	r25, Y+32	; 0x20
    24e6:	01 97       	sbiw	r24, 0x01	; 1
    24e8:	f1 f7       	brne	.-4      	; 0x24e6 <HSSD_vDisplayNumberAscending+0x306>
    24ea:	98 a3       	std	Y+32, r25	; 0x20
    24ec:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24ee:	89 a1       	ldd	r24, Y+33	; 0x21
    24f0:	9a a1       	ldd	r25, Y+34	; 0x22
    24f2:	01 97       	sbiw	r24, 0x01	; 1
    24f4:	9a a3       	std	Y+34, r25	; 0x22
    24f6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24f8:	89 a1       	ldd	r24, Y+33	; 0x21
    24fa:	9a a1       	ldd	r25, Y+34	; 0x22
    24fc:	00 97       	sbiw	r24, 0x00	; 0
    24fe:	69 f7       	brne	.-38     	; 0x24da <HSSD_vDisplayNumberAscending+0x2fa>
    2500:	14 c0       	rjmp	.+40     	; 0x252a <HSSD_vDisplayNumberAscending+0x34a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2502:	6b a1       	ldd	r22, Y+35	; 0x23
    2504:	7c a1       	ldd	r23, Y+36	; 0x24
    2506:	8d a1       	ldd	r24, Y+37	; 0x25
    2508:	9e a1       	ldd	r25, Y+38	; 0x26
    250a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    250e:	dc 01       	movw	r26, r24
    2510:	cb 01       	movw	r24, r22
    2512:	9a a3       	std	Y+34, r25	; 0x22
    2514:	89 a3       	std	Y+33, r24	; 0x21
    2516:	89 a1       	ldd	r24, Y+33	; 0x21
    2518:	9a a1       	ldd	r25, Y+34	; 0x22
    251a:	9e 8f       	std	Y+30, r25	; 0x1e
    251c:	8d 8f       	std	Y+29, r24	; 0x1d
    251e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2520:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2522:	01 97       	sbiw	r24, 0x01	; 1
    2524:	f1 f7       	brne	.-4      	; 0x2522 <HSSD_vDisplayNumberAscending+0x342>
    2526:	9e 8f       	std	Y+30, r25	; 0x1e
    2528:	8d 8f       	std	Y+29, r24	; 0x1d

			}
			break;

		case DIO_PORTB:
			for(u8 i =0 ; i <= 9; i++)
    252a:	8b ad       	ldd	r24, Y+59	; 0x3b
    252c:	8f 5f       	subi	r24, 0xFF	; 255
    252e:	8b af       	std	Y+59, r24	; 0x3b
    2530:	8b ad       	ldd	r24, Y+59	; 0x3b
    2532:	8a 30       	cpi	r24, 0x0A	; 10
    2534:	08 f4       	brcc	.+2      	; 0x2538 <HSSD_vDisplayNumberAscending+0x358>
    2536:	70 cf       	rjmp	.-288    	; 0x2418 <HSSD_vDisplayNumberAscending+0x238>
    2538:	25 c1       	rjmp	.+586    	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
				_delay_ms(A_u16TimetoWait);
			};
			break;

		case DIO_PORTC:
			for(u8 i =0 ; i <= 9; i++)
    253a:	1a ae       	std	Y+58, r1	; 0x3a
    253c:	8c c0       	rjmp	.+280    	; 0x2656 <HSSD_vDisplayNumberAscending+0x476>
			{
				HSSD_vDisplayNumber(DIO_PORTC, SSD_u8ArrOfNumbers[i]);
    253e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2540:	28 2f       	mov	r18, r24
    2542:	30 e0       	ldi	r19, 0x00	; 0
    2544:	ce 01       	movw	r24, r28
    2546:	cd 96       	adiw	r24, 0x3d	; 61
    2548:	fc 01       	movw	r30, r24
    254a:	e2 0f       	add	r30, r18
    254c:	f3 1f       	adc	r31, r19
    254e:	90 81       	ld	r25, Z
    2550:	82 e0       	ldi	r24, 0x02	; 2
    2552:	69 2f       	mov	r22, r25
    2554:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    2558:	fe 01       	movw	r30, r28
    255a:	e8 5b       	subi	r30, 0xB8	; 184
    255c:	ff 4f       	sbci	r31, 0xFF	; 255
    255e:	80 81       	ld	r24, Z
    2560:	91 81       	ldd	r25, Z+1	; 0x01
    2562:	cc 01       	movw	r24, r24
    2564:	a0 e0       	ldi	r26, 0x00	; 0
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	bc 01       	movw	r22, r24
    256a:	cd 01       	movw	r24, r26
    256c:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2570:	dc 01       	movw	r26, r24
    2572:	cb 01       	movw	r24, r22
    2574:	89 8f       	std	Y+25, r24	; 0x19
    2576:	9a 8f       	std	Y+26, r25	; 0x1a
    2578:	ab 8f       	std	Y+27, r26	; 0x1b
    257a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    257c:	69 8d       	ldd	r22, Y+25	; 0x19
    257e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2580:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2582:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2584:	20 e0       	ldi	r18, 0x00	; 0
    2586:	30 e0       	ldi	r19, 0x00	; 0
    2588:	4a ef       	ldi	r20, 0xFA	; 250
    258a:	54 e4       	ldi	r21, 0x44	; 68
    258c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2590:	dc 01       	movw	r26, r24
    2592:	cb 01       	movw	r24, r22
    2594:	8d 8b       	std	Y+21, r24	; 0x15
    2596:	9e 8b       	std	Y+22, r25	; 0x16
    2598:	af 8b       	std	Y+23, r26	; 0x17
    259a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    259c:	6d 89       	ldd	r22, Y+21	; 0x15
    259e:	7e 89       	ldd	r23, Y+22	; 0x16
    25a0:	8f 89       	ldd	r24, Y+23	; 0x17
    25a2:	98 8d       	ldd	r25, Y+24	; 0x18
    25a4:	20 e0       	ldi	r18, 0x00	; 0
    25a6:	30 e0       	ldi	r19, 0x00	; 0
    25a8:	40 e8       	ldi	r20, 0x80	; 128
    25aa:	5f e3       	ldi	r21, 0x3F	; 63
    25ac:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    25b0:	88 23       	and	r24, r24
    25b2:	2c f4       	brge	.+10     	; 0x25be <HSSD_vDisplayNumberAscending+0x3de>
		__ticks = 1;
    25b4:	81 e0       	ldi	r24, 0x01	; 1
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	9c 8b       	std	Y+20, r25	; 0x14
    25ba:	8b 8b       	std	Y+19, r24	; 0x13
    25bc:	3f c0       	rjmp	.+126    	; 0x263c <HSSD_vDisplayNumberAscending+0x45c>
	else if (__tmp > 65535)
    25be:	6d 89       	ldd	r22, Y+21	; 0x15
    25c0:	7e 89       	ldd	r23, Y+22	; 0x16
    25c2:	8f 89       	ldd	r24, Y+23	; 0x17
    25c4:	98 8d       	ldd	r25, Y+24	; 0x18
    25c6:	20 e0       	ldi	r18, 0x00	; 0
    25c8:	3f ef       	ldi	r19, 0xFF	; 255
    25ca:	4f e7       	ldi	r20, 0x7F	; 127
    25cc:	57 e4       	ldi	r21, 0x47	; 71
    25ce:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    25d2:	18 16       	cp	r1, r24
    25d4:	4c f5       	brge	.+82     	; 0x2628 <HSSD_vDisplayNumberAscending+0x448>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25d6:	69 8d       	ldd	r22, Y+25	; 0x19
    25d8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25da:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25dc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25de:	20 e0       	ldi	r18, 0x00	; 0
    25e0:	30 e0       	ldi	r19, 0x00	; 0
    25e2:	40 e2       	ldi	r20, 0x20	; 32
    25e4:	51 e4       	ldi	r21, 0x41	; 65
    25e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25ea:	dc 01       	movw	r26, r24
    25ec:	cb 01       	movw	r24, r22
    25ee:	bc 01       	movw	r22, r24
    25f0:	cd 01       	movw	r24, r26
    25f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25f6:	dc 01       	movw	r26, r24
    25f8:	cb 01       	movw	r24, r22
    25fa:	9c 8b       	std	Y+20, r25	; 0x14
    25fc:	8b 8b       	std	Y+19, r24	; 0x13
    25fe:	0f c0       	rjmp	.+30     	; 0x261e <HSSD_vDisplayNumberAscending+0x43e>
    2600:	88 ec       	ldi	r24, 0xC8	; 200
    2602:	90 e0       	ldi	r25, 0x00	; 0
    2604:	9a 8b       	std	Y+18, r25	; 0x12
    2606:	89 8b       	std	Y+17, r24	; 0x11
    2608:	89 89       	ldd	r24, Y+17	; 0x11
    260a:	9a 89       	ldd	r25, Y+18	; 0x12
    260c:	01 97       	sbiw	r24, 0x01	; 1
    260e:	f1 f7       	brne	.-4      	; 0x260c <HSSD_vDisplayNumberAscending+0x42c>
    2610:	9a 8b       	std	Y+18, r25	; 0x12
    2612:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2614:	8b 89       	ldd	r24, Y+19	; 0x13
    2616:	9c 89       	ldd	r25, Y+20	; 0x14
    2618:	01 97       	sbiw	r24, 0x01	; 1
    261a:	9c 8b       	std	Y+20, r25	; 0x14
    261c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    261e:	8b 89       	ldd	r24, Y+19	; 0x13
    2620:	9c 89       	ldd	r25, Y+20	; 0x14
    2622:	00 97       	sbiw	r24, 0x00	; 0
    2624:	69 f7       	brne	.-38     	; 0x2600 <HSSD_vDisplayNumberAscending+0x420>
    2626:	14 c0       	rjmp	.+40     	; 0x2650 <HSSD_vDisplayNumberAscending+0x470>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2628:	6d 89       	ldd	r22, Y+21	; 0x15
    262a:	7e 89       	ldd	r23, Y+22	; 0x16
    262c:	8f 89       	ldd	r24, Y+23	; 0x17
    262e:	98 8d       	ldd	r25, Y+24	; 0x18
    2630:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2634:	dc 01       	movw	r26, r24
    2636:	cb 01       	movw	r24, r22
    2638:	9c 8b       	std	Y+20, r25	; 0x14
    263a:	8b 8b       	std	Y+19, r24	; 0x13
    263c:	8b 89       	ldd	r24, Y+19	; 0x13
    263e:	9c 89       	ldd	r25, Y+20	; 0x14
    2640:	98 8b       	std	Y+16, r25	; 0x10
    2642:	8f 87       	std	Y+15, r24	; 0x0f
    2644:	8f 85       	ldd	r24, Y+15	; 0x0f
    2646:	98 89       	ldd	r25, Y+16	; 0x10
    2648:	01 97       	sbiw	r24, 0x01	; 1
    264a:	f1 f7       	brne	.-4      	; 0x2648 <HSSD_vDisplayNumberAscending+0x468>
    264c:	98 8b       	std	Y+16, r25	; 0x10
    264e:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(A_u16TimetoWait);
			};
			break;

		case DIO_PORTC:
			for(u8 i =0 ; i <= 9; i++)
    2650:	8a ad       	ldd	r24, Y+58	; 0x3a
    2652:	8f 5f       	subi	r24, 0xFF	; 255
    2654:	8a af       	std	Y+58, r24	; 0x3a
    2656:	8a ad       	ldd	r24, Y+58	; 0x3a
    2658:	8a 30       	cpi	r24, 0x0A	; 10
    265a:	08 f4       	brcc	.+2      	; 0x265e <HSSD_vDisplayNumberAscending+0x47e>
    265c:	70 cf       	rjmp	.-288    	; 0x253e <HSSD_vDisplayNumberAscending+0x35e>
    265e:	92 c0       	rjmp	.+292    	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTD:
			for(u8 i =0 ; i <= 9; i++)
    2660:	19 ae       	std	Y+57, r1	; 0x39
    2662:	8c c0       	rjmp	.+280    	; 0x277c <HSSD_vDisplayNumberAscending+0x59c>
			{
				HSSD_vDisplayNumber(DIO_PORTD, SSD_u8ArrOfNumbers[i]);
    2664:	89 ad       	ldd	r24, Y+57	; 0x39
    2666:	28 2f       	mov	r18, r24
    2668:	30 e0       	ldi	r19, 0x00	; 0
    266a:	ce 01       	movw	r24, r28
    266c:	cd 96       	adiw	r24, 0x3d	; 61
    266e:	fc 01       	movw	r30, r24
    2670:	e2 0f       	add	r30, r18
    2672:	f3 1f       	adc	r31, r19
    2674:	90 81       	ld	r25, Z
    2676:	83 e0       	ldi	r24, 0x03	; 3
    2678:	69 2f       	mov	r22, r25
    267a:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    267e:	fe 01       	movw	r30, r28
    2680:	e8 5b       	subi	r30, 0xB8	; 184
    2682:	ff 4f       	sbci	r31, 0xFF	; 255
    2684:	80 81       	ld	r24, Z
    2686:	91 81       	ldd	r25, Z+1	; 0x01
    2688:	cc 01       	movw	r24, r24
    268a:	a0 e0       	ldi	r26, 0x00	; 0
    268c:	b0 e0       	ldi	r27, 0x00	; 0
    268e:	bc 01       	movw	r22, r24
    2690:	cd 01       	movw	r24, r26
    2692:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2696:	dc 01       	movw	r26, r24
    2698:	cb 01       	movw	r24, r22
    269a:	8b 87       	std	Y+11, r24	; 0x0b
    269c:	9c 87       	std	Y+12, r25	; 0x0c
    269e:	ad 87       	std	Y+13, r26	; 0x0d
    26a0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    26a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    26a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    26a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    26aa:	20 e0       	ldi	r18, 0x00	; 0
    26ac:	30 e0       	ldi	r19, 0x00	; 0
    26ae:	4a ef       	ldi	r20, 0xFA	; 250
    26b0:	54 e4       	ldi	r21, 0x44	; 68
    26b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26b6:	dc 01       	movw	r26, r24
    26b8:	cb 01       	movw	r24, r22
    26ba:	8f 83       	std	Y+7, r24	; 0x07
    26bc:	98 87       	std	Y+8, r25	; 0x08
    26be:	a9 87       	std	Y+9, r26	; 0x09
    26c0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    26c2:	6f 81       	ldd	r22, Y+7	; 0x07
    26c4:	78 85       	ldd	r23, Y+8	; 0x08
    26c6:	89 85       	ldd	r24, Y+9	; 0x09
    26c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    26ca:	20 e0       	ldi	r18, 0x00	; 0
    26cc:	30 e0       	ldi	r19, 0x00	; 0
    26ce:	40 e8       	ldi	r20, 0x80	; 128
    26d0:	5f e3       	ldi	r21, 0x3F	; 63
    26d2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    26d6:	88 23       	and	r24, r24
    26d8:	2c f4       	brge	.+10     	; 0x26e4 <HSSD_vDisplayNumberAscending+0x504>
		__ticks = 1;
    26da:	81 e0       	ldi	r24, 0x01	; 1
    26dc:	90 e0       	ldi	r25, 0x00	; 0
    26de:	9e 83       	std	Y+6, r25	; 0x06
    26e0:	8d 83       	std	Y+5, r24	; 0x05
    26e2:	3f c0       	rjmp	.+126    	; 0x2762 <HSSD_vDisplayNumberAscending+0x582>
	else if (__tmp > 65535)
    26e4:	6f 81       	ldd	r22, Y+7	; 0x07
    26e6:	78 85       	ldd	r23, Y+8	; 0x08
    26e8:	89 85       	ldd	r24, Y+9	; 0x09
    26ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    26ec:	20 e0       	ldi	r18, 0x00	; 0
    26ee:	3f ef       	ldi	r19, 0xFF	; 255
    26f0:	4f e7       	ldi	r20, 0x7F	; 127
    26f2:	57 e4       	ldi	r21, 0x47	; 71
    26f4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    26f8:	18 16       	cp	r1, r24
    26fa:	4c f5       	brge	.+82     	; 0x274e <HSSD_vDisplayNumberAscending+0x56e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    26fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2700:	8d 85       	ldd	r24, Y+13	; 0x0d
    2702:	9e 85       	ldd	r25, Y+14	; 0x0e
    2704:	20 e0       	ldi	r18, 0x00	; 0
    2706:	30 e0       	ldi	r19, 0x00	; 0
    2708:	40 e2       	ldi	r20, 0x20	; 32
    270a:	51 e4       	ldi	r21, 0x41	; 65
    270c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2710:	dc 01       	movw	r26, r24
    2712:	cb 01       	movw	r24, r22
    2714:	bc 01       	movw	r22, r24
    2716:	cd 01       	movw	r24, r26
    2718:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    271c:	dc 01       	movw	r26, r24
    271e:	cb 01       	movw	r24, r22
    2720:	9e 83       	std	Y+6, r25	; 0x06
    2722:	8d 83       	std	Y+5, r24	; 0x05
    2724:	0f c0       	rjmp	.+30     	; 0x2744 <HSSD_vDisplayNumberAscending+0x564>
    2726:	88 ec       	ldi	r24, 0xC8	; 200
    2728:	90 e0       	ldi	r25, 0x00	; 0
    272a:	9c 83       	std	Y+4, r25	; 0x04
    272c:	8b 83       	std	Y+3, r24	; 0x03
    272e:	8b 81       	ldd	r24, Y+3	; 0x03
    2730:	9c 81       	ldd	r25, Y+4	; 0x04
    2732:	01 97       	sbiw	r24, 0x01	; 1
    2734:	f1 f7       	brne	.-4      	; 0x2732 <HSSD_vDisplayNumberAscending+0x552>
    2736:	9c 83       	std	Y+4, r25	; 0x04
    2738:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    273a:	8d 81       	ldd	r24, Y+5	; 0x05
    273c:	9e 81       	ldd	r25, Y+6	; 0x06
    273e:	01 97       	sbiw	r24, 0x01	; 1
    2740:	9e 83       	std	Y+6, r25	; 0x06
    2742:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2744:	8d 81       	ldd	r24, Y+5	; 0x05
    2746:	9e 81       	ldd	r25, Y+6	; 0x06
    2748:	00 97       	sbiw	r24, 0x00	; 0
    274a:	69 f7       	brne	.-38     	; 0x2726 <HSSD_vDisplayNumberAscending+0x546>
    274c:	14 c0       	rjmp	.+40     	; 0x2776 <HSSD_vDisplayNumberAscending+0x596>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    274e:	6f 81       	ldd	r22, Y+7	; 0x07
    2750:	78 85       	ldd	r23, Y+8	; 0x08
    2752:	89 85       	ldd	r24, Y+9	; 0x09
    2754:	9a 85       	ldd	r25, Y+10	; 0x0a
    2756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    275a:	dc 01       	movw	r26, r24
    275c:	cb 01       	movw	r24, r22
    275e:	9e 83       	std	Y+6, r25	; 0x06
    2760:	8d 83       	std	Y+5, r24	; 0x05
    2762:	8d 81       	ldd	r24, Y+5	; 0x05
    2764:	9e 81       	ldd	r25, Y+6	; 0x06
    2766:	9a 83       	std	Y+2, r25	; 0x02
    2768:	89 83       	std	Y+1, r24	; 0x01
    276a:	89 81       	ldd	r24, Y+1	; 0x01
    276c:	9a 81       	ldd	r25, Y+2	; 0x02
    276e:	01 97       	sbiw	r24, 0x01	; 1
    2770:	f1 f7       	brne	.-4      	; 0x276e <HSSD_vDisplayNumberAscending+0x58e>
    2772:	9a 83       	std	Y+2, r25	; 0x02
    2774:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTD:
			for(u8 i =0 ; i <= 9; i++)
    2776:	89 ad       	ldd	r24, Y+57	; 0x39
    2778:	8f 5f       	subi	r24, 0xFF	; 255
    277a:	89 af       	std	Y+57, r24	; 0x39
    277c:	89 ad       	ldd	r24, Y+57	; 0x39
    277e:	8a 30       	cpi	r24, 0x0A	; 10
    2780:	08 f4       	brcc	.+2      	; 0x2784 <HSSD_vDisplayNumberAscending+0x5a4>
    2782:	70 cf       	rjmp	.-288    	; 0x2664 <HSSD_vDisplayNumberAscending+0x484>
				_delay_ms(A_u16TimetoWait);
			}
			break;
		}
	}
}
    2784:	c0 5b       	subi	r28, 0xB0	; 176
    2786:	df 4f       	sbci	r29, 0xFF	; 255
    2788:	0f b6       	in	r0, 0x3f	; 63
    278a:	f8 94       	cli
    278c:	de bf       	out	0x3e, r29	; 62
    278e:	0f be       	out	0x3f, r0	; 63
    2790:	cd bf       	out	0x3d, r28	; 61
    2792:	cf 91       	pop	r28
    2794:	df 91       	pop	r29
    2796:	08 95       	ret

00002798 <HSSD_vCountDown>:


void HSSD_vCountDown(DIO_PORT_e A_PortID ,s8 A_u8Time , u16 A_u16TimetoWait)
{
    2798:	df 93       	push	r29
    279a:	cf 93       	push	r28
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	c1 55       	subi	r28, 0x51	; 81
    27a2:	d0 40       	sbci	r29, 0x00	; 0
    27a4:	0f b6       	in	r0, 0x3f	; 63
    27a6:	f8 94       	cli
    27a8:	de bf       	out	0x3e, r29	; 62
    27aa:	0f be       	out	0x3f, r0	; 63
    27ac:	cd bf       	out	0x3d, r28	; 61
    27ae:	fe 01       	movw	r30, r28
    27b0:	e9 5b       	subi	r30, 0xB9	; 185
    27b2:	ff 4f       	sbci	r31, 0xFF	; 255
    27b4:	80 83       	st	Z, r24
    27b6:	fe 01       	movw	r30, r28
    27b8:	e8 5b       	subi	r30, 0xB8	; 184
    27ba:	ff 4f       	sbci	r31, 0xFF	; 255
    27bc:	60 83       	st	Z, r22
    27be:	fe 01       	movw	r30, r28
    27c0:	e7 5b       	subi	r30, 0xB7	; 183
    27c2:	ff 4f       	sbci	r31, 0xFF	; 255
    27c4:	51 83       	std	Z+1, r21	; 0x01
    27c6:	40 83       	st	Z, r20
	u8 SSD_u8ArrOfNumbers [10]= {ZERO,ONE,TWO,THREE,FOUR,FIVE,SIX,SEVEN,EIGHT,NINE};
    27c8:	9e 01       	movw	r18, r28
    27ca:	23 5c       	subi	r18, 0xC3	; 195
    27cc:	3f 4f       	sbci	r19, 0xFF	; 255
    27ce:	2f 96       	adiw	r28, 0x0f	; 15
    27d0:	3f af       	std	Y+63, r19	; 0x3f
    27d2:	2e af       	std	Y+62, r18	; 0x3e
    27d4:	2f 97       	sbiw	r28, 0x0f	; 15
    27d6:	82 e8       	ldi	r24, 0x82	; 130
    27d8:	91 e0       	ldi	r25, 0x01	; 1
    27da:	61 96       	adiw	r28, 0x11	; 17
    27dc:	9f af       	std	Y+63, r25	; 0x3f
    27de:	8e af       	std	Y+62, r24	; 0x3e
    27e0:	61 97       	sbiw	r28, 0x11	; 17
    27e2:	9a e0       	ldi	r25, 0x0A	; 10
    27e4:	62 96       	adiw	r28, 0x12	; 18
    27e6:	9f af       	std	Y+63, r25	; 0x3f
    27e8:	62 97       	sbiw	r28, 0x12	; 18
    27ea:	61 96       	adiw	r28, 0x11	; 17
    27ec:	ee ad       	ldd	r30, Y+62	; 0x3e
    27ee:	ff ad       	ldd	r31, Y+63	; 0x3f
    27f0:	61 97       	sbiw	r28, 0x11	; 17
    27f2:	00 80       	ld	r0, Z
    27f4:	61 96       	adiw	r28, 0x11	; 17
    27f6:	2e ad       	ldd	r18, Y+62	; 0x3e
    27f8:	3f ad       	ldd	r19, Y+63	; 0x3f
    27fa:	61 97       	sbiw	r28, 0x11	; 17
    27fc:	2f 5f       	subi	r18, 0xFF	; 255
    27fe:	3f 4f       	sbci	r19, 0xFF	; 255
    2800:	61 96       	adiw	r28, 0x11	; 17
    2802:	3f af       	std	Y+63, r19	; 0x3f
    2804:	2e af       	std	Y+62, r18	; 0x3e
    2806:	61 97       	sbiw	r28, 0x11	; 17
    2808:	2f 96       	adiw	r28, 0x0f	; 15
    280a:	ee ad       	ldd	r30, Y+62	; 0x3e
    280c:	ff ad       	ldd	r31, Y+63	; 0x3f
    280e:	2f 97       	sbiw	r28, 0x0f	; 15
    2810:	00 82       	st	Z, r0
    2812:	2f 96       	adiw	r28, 0x0f	; 15
    2814:	2e ad       	ldd	r18, Y+62	; 0x3e
    2816:	3f ad       	ldd	r19, Y+63	; 0x3f
    2818:	2f 97       	sbiw	r28, 0x0f	; 15
    281a:	2f 5f       	subi	r18, 0xFF	; 255
    281c:	3f 4f       	sbci	r19, 0xFF	; 255
    281e:	2f 96       	adiw	r28, 0x0f	; 15
    2820:	3f af       	std	Y+63, r19	; 0x3f
    2822:	2e af       	std	Y+62, r18	; 0x3e
    2824:	2f 97       	sbiw	r28, 0x0f	; 15
    2826:	62 96       	adiw	r28, 0x12	; 18
    2828:	3f ad       	ldd	r19, Y+63	; 0x3f
    282a:	62 97       	sbiw	r28, 0x12	; 18
    282c:	31 50       	subi	r19, 0x01	; 1
    282e:	62 96       	adiw	r28, 0x12	; 18
    2830:	3f af       	std	Y+63, r19	; 0x3f
    2832:	62 97       	sbiw	r28, 0x12	; 18
    2834:	62 96       	adiw	r28, 0x12	; 18
    2836:	8f ad       	ldd	r24, Y+63	; 0x3f
    2838:	62 97       	sbiw	r28, 0x12	; 18
    283a:	88 23       	and	r24, r24
    283c:	b1 f6       	brne	.-84     	; 0x27ea <HSSD_vCountDown+0x52>

	if(A_PortID <= DIO_PORTD)
    283e:	fe 01       	movw	r30, r28
    2840:	e9 5b       	subi	r30, 0xB9	; 185
    2842:	ff 4f       	sbci	r31, 0xFF	; 255
    2844:	80 81       	ld	r24, Z
    2846:	84 30       	cpi	r24, 0x04	; 4
    2848:	08 f0       	brcs	.+2      	; 0x284c <HSSD_vCountDown+0xb4>
    284a:	9b c2       	rjmp	.+1334   	; 0x2d82 <HSSD_vCountDown+0x5ea>
	{
		switch(A_PortID)
    284c:	fe 01       	movw	r30, r28
    284e:	e9 5b       	subi	r30, 0xB9	; 185
    2850:	ff 4f       	sbci	r31, 0xFF	; 255
    2852:	80 81       	ld	r24, Z
    2854:	e8 2f       	mov	r30, r24
    2856:	f0 e0       	ldi	r31, 0x00	; 0
    2858:	2d 96       	adiw	r28, 0x0d	; 13
    285a:	ff af       	std	Y+63, r31	; 0x3f
    285c:	ee af       	std	Y+62, r30	; 0x3e
    285e:	2d 97       	sbiw	r28, 0x0d	; 13
    2860:	2d 96       	adiw	r28, 0x0d	; 13
    2862:	2e ad       	ldd	r18, Y+62	; 0x3e
    2864:	3f ad       	ldd	r19, Y+63	; 0x3f
    2866:	2d 97       	sbiw	r28, 0x0d	; 13
    2868:	21 30       	cpi	r18, 0x01	; 1
    286a:	31 05       	cpc	r19, r1
    286c:	09 f4       	brne	.+2      	; 0x2870 <HSSD_vCountDown+0xd8>
    286e:	b8 c0       	rjmp	.+368    	; 0x29e0 <HSSD_vCountDown+0x248>
    2870:	2d 96       	adiw	r28, 0x0d	; 13
    2872:	8e ad       	ldd	r24, Y+62	; 0x3e
    2874:	9f ad       	ldd	r25, Y+63	; 0x3f
    2876:	2d 97       	sbiw	r28, 0x0d	; 13
    2878:	82 30       	cpi	r24, 0x02	; 2
    287a:	91 05       	cpc	r25, r1
    287c:	3c f4       	brge	.+14     	; 0x288c <HSSD_vCountDown+0xf4>
    287e:	2d 96       	adiw	r28, 0x0d	; 13
    2880:	ee ad       	ldd	r30, Y+62	; 0x3e
    2882:	ff ad       	ldd	r31, Y+63	; 0x3f
    2884:	2d 97       	sbiw	r28, 0x0d	; 13
    2886:	30 97       	sbiw	r30, 0x00	; 0
    2888:	91 f0       	breq	.+36     	; 0x28ae <HSSD_vCountDown+0x116>
    288a:	74 c2       	rjmp	.+1256   	; 0x2d74 <HSSD_vCountDown+0x5dc>
    288c:	2d 96       	adiw	r28, 0x0d	; 13
    288e:	2e ad       	ldd	r18, Y+62	; 0x3e
    2890:	3f ad       	ldd	r19, Y+63	; 0x3f
    2892:	2d 97       	sbiw	r28, 0x0d	; 13
    2894:	22 30       	cpi	r18, 0x02	; 2
    2896:	31 05       	cpc	r19, r1
    2898:	09 f4       	brne	.+2      	; 0x289c <HSSD_vCountDown+0x104>
    289a:	3b c1       	rjmp	.+630    	; 0x2b12 <HSSD_vCountDown+0x37a>
    289c:	2d 96       	adiw	r28, 0x0d	; 13
    289e:	8e ad       	ldd	r24, Y+62	; 0x3e
    28a0:	9f ad       	ldd	r25, Y+63	; 0x3f
    28a2:	2d 97       	sbiw	r28, 0x0d	; 13
    28a4:	83 30       	cpi	r24, 0x03	; 3
    28a6:	91 05       	cpc	r25, r1
    28a8:	09 f4       	brne	.+2      	; 0x28ac <HSSD_vCountDown+0x114>
    28aa:	cc c1       	rjmp	.+920    	; 0x2c44 <HSSD_vCountDown+0x4ac>
    28ac:	63 c2       	rjmp	.+1222   	; 0x2d74 <HSSD_vCountDown+0x5dc>
		{
		case DIO_PORTA:
			for(s8 i=A_u8Time; i >= 0; i--)
    28ae:	fe 01       	movw	r30, r28
    28b0:	e8 5b       	subi	r30, 0xB8	; 184
    28b2:	ff 4f       	sbci	r31, 0xFF	; 255
    28b4:	80 81       	ld	r24, Z
    28b6:	8c af       	std	Y+60, r24	; 0x3c
    28b8:	8e c0       	rjmp	.+284    	; 0x29d6 <HSSD_vCountDown+0x23e>
			{
				HSSD_vDisplayNumber(DIO_PORTA, SSD_u8ArrOfNumbers[i]);
    28ba:	8c ad       	ldd	r24, Y+60	; 0x3c
    28bc:	28 2f       	mov	r18, r24
    28be:	33 27       	eor	r19, r19
    28c0:	27 fd       	sbrc	r18, 7
    28c2:	30 95       	com	r19
    28c4:	ce 01       	movw	r24, r28
    28c6:	cd 96       	adiw	r24, 0x3d	; 61
    28c8:	fc 01       	movw	r30, r24
    28ca:	e2 0f       	add	r30, r18
    28cc:	f3 1f       	adc	r31, r19
    28ce:	90 81       	ld	r25, Z
    28d0:	80 e0       	ldi	r24, 0x00	; 0
    28d2:	69 2f       	mov	r22, r25
    28d4:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    28d8:	fe 01       	movw	r30, r28
    28da:	e7 5b       	subi	r30, 0xB7	; 183
    28dc:	ff 4f       	sbci	r31, 0xFF	; 255
    28de:	80 81       	ld	r24, Z
    28e0:	91 81       	ldd	r25, Z+1	; 0x01
    28e2:	cc 01       	movw	r24, r24
    28e4:	a0 e0       	ldi	r26, 0x00	; 0
    28e6:	b0 e0       	ldi	r27, 0x00	; 0
    28e8:	bc 01       	movw	r22, r24
    28ea:	cd 01       	movw	r24, r26
    28ec:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    28f0:	dc 01       	movw	r26, r24
    28f2:	cb 01       	movw	r24, r22
    28f4:	8d ab       	std	Y+53, r24	; 0x35
    28f6:	9e ab       	std	Y+54, r25	; 0x36
    28f8:	af ab       	std	Y+55, r26	; 0x37
    28fa:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28fc:	6d a9       	ldd	r22, Y+53	; 0x35
    28fe:	7e a9       	ldd	r23, Y+54	; 0x36
    2900:	8f a9       	ldd	r24, Y+55	; 0x37
    2902:	98 ad       	ldd	r25, Y+56	; 0x38
    2904:	20 e0       	ldi	r18, 0x00	; 0
    2906:	30 e0       	ldi	r19, 0x00	; 0
    2908:	4a ef       	ldi	r20, 0xFA	; 250
    290a:	54 e4       	ldi	r21, 0x44	; 68
    290c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2910:	dc 01       	movw	r26, r24
    2912:	cb 01       	movw	r24, r22
    2914:	89 ab       	std	Y+49, r24	; 0x31
    2916:	9a ab       	std	Y+50, r25	; 0x32
    2918:	ab ab       	std	Y+51, r26	; 0x33
    291a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    291c:	69 a9       	ldd	r22, Y+49	; 0x31
    291e:	7a a9       	ldd	r23, Y+50	; 0x32
    2920:	8b a9       	ldd	r24, Y+51	; 0x33
    2922:	9c a9       	ldd	r25, Y+52	; 0x34
    2924:	20 e0       	ldi	r18, 0x00	; 0
    2926:	30 e0       	ldi	r19, 0x00	; 0
    2928:	40 e8       	ldi	r20, 0x80	; 128
    292a:	5f e3       	ldi	r21, 0x3F	; 63
    292c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2930:	88 23       	and	r24, r24
    2932:	2c f4       	brge	.+10     	; 0x293e <HSSD_vCountDown+0x1a6>
		__ticks = 1;
    2934:	81 e0       	ldi	r24, 0x01	; 1
    2936:	90 e0       	ldi	r25, 0x00	; 0
    2938:	98 ab       	std	Y+48, r25	; 0x30
    293a:	8f a7       	std	Y+47, r24	; 0x2f
    293c:	3f c0       	rjmp	.+126    	; 0x29bc <HSSD_vCountDown+0x224>
	else if (__tmp > 65535)
    293e:	69 a9       	ldd	r22, Y+49	; 0x31
    2940:	7a a9       	ldd	r23, Y+50	; 0x32
    2942:	8b a9       	ldd	r24, Y+51	; 0x33
    2944:	9c a9       	ldd	r25, Y+52	; 0x34
    2946:	20 e0       	ldi	r18, 0x00	; 0
    2948:	3f ef       	ldi	r19, 0xFF	; 255
    294a:	4f e7       	ldi	r20, 0x7F	; 127
    294c:	57 e4       	ldi	r21, 0x47	; 71
    294e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2952:	18 16       	cp	r1, r24
    2954:	4c f5       	brge	.+82     	; 0x29a8 <HSSD_vCountDown+0x210>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2956:	6d a9       	ldd	r22, Y+53	; 0x35
    2958:	7e a9       	ldd	r23, Y+54	; 0x36
    295a:	8f a9       	ldd	r24, Y+55	; 0x37
    295c:	98 ad       	ldd	r25, Y+56	; 0x38
    295e:	20 e0       	ldi	r18, 0x00	; 0
    2960:	30 e0       	ldi	r19, 0x00	; 0
    2962:	40 e2       	ldi	r20, 0x20	; 32
    2964:	51 e4       	ldi	r21, 0x41	; 65
    2966:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    296a:	dc 01       	movw	r26, r24
    296c:	cb 01       	movw	r24, r22
    296e:	bc 01       	movw	r22, r24
    2970:	cd 01       	movw	r24, r26
    2972:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2976:	dc 01       	movw	r26, r24
    2978:	cb 01       	movw	r24, r22
    297a:	98 ab       	std	Y+48, r25	; 0x30
    297c:	8f a7       	std	Y+47, r24	; 0x2f
    297e:	0f c0       	rjmp	.+30     	; 0x299e <HSSD_vCountDown+0x206>
    2980:	88 ec       	ldi	r24, 0xC8	; 200
    2982:	90 e0       	ldi	r25, 0x00	; 0
    2984:	9e a7       	std	Y+46, r25	; 0x2e
    2986:	8d a7       	std	Y+45, r24	; 0x2d
    2988:	8d a5       	ldd	r24, Y+45	; 0x2d
    298a:	9e a5       	ldd	r25, Y+46	; 0x2e
    298c:	01 97       	sbiw	r24, 0x01	; 1
    298e:	f1 f7       	brne	.-4      	; 0x298c <HSSD_vCountDown+0x1f4>
    2990:	9e a7       	std	Y+46, r25	; 0x2e
    2992:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2994:	8f a5       	ldd	r24, Y+47	; 0x2f
    2996:	98 a9       	ldd	r25, Y+48	; 0x30
    2998:	01 97       	sbiw	r24, 0x01	; 1
    299a:	98 ab       	std	Y+48, r25	; 0x30
    299c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    299e:	8f a5       	ldd	r24, Y+47	; 0x2f
    29a0:	98 a9       	ldd	r25, Y+48	; 0x30
    29a2:	00 97       	sbiw	r24, 0x00	; 0
    29a4:	69 f7       	brne	.-38     	; 0x2980 <HSSD_vCountDown+0x1e8>
    29a6:	14 c0       	rjmp	.+40     	; 0x29d0 <HSSD_vCountDown+0x238>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29a8:	69 a9       	ldd	r22, Y+49	; 0x31
    29aa:	7a a9       	ldd	r23, Y+50	; 0x32
    29ac:	8b a9       	ldd	r24, Y+51	; 0x33
    29ae:	9c a9       	ldd	r25, Y+52	; 0x34
    29b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29b4:	dc 01       	movw	r26, r24
    29b6:	cb 01       	movw	r24, r22
    29b8:	98 ab       	std	Y+48, r25	; 0x30
    29ba:	8f a7       	std	Y+47, r24	; 0x2f
    29bc:	8f a5       	ldd	r24, Y+47	; 0x2f
    29be:	98 a9       	ldd	r25, Y+48	; 0x30
    29c0:	9c a7       	std	Y+44, r25	; 0x2c
    29c2:	8b a7       	std	Y+43, r24	; 0x2b
    29c4:	8b a5       	ldd	r24, Y+43	; 0x2b
    29c6:	9c a5       	ldd	r25, Y+44	; 0x2c
    29c8:	01 97       	sbiw	r24, 0x01	; 1
    29ca:	f1 f7       	brne	.-4      	; 0x29c8 <HSSD_vCountDown+0x230>
    29cc:	9c a7       	std	Y+44, r25	; 0x2c
    29ce:	8b a7       	std	Y+43, r24	; 0x2b
	if(A_PortID <= DIO_PORTD)
	{
		switch(A_PortID)
		{
		case DIO_PORTA:
			for(s8 i=A_u8Time; i >= 0; i--)
    29d0:	8c ad       	ldd	r24, Y+60	; 0x3c
    29d2:	81 50       	subi	r24, 0x01	; 1
    29d4:	8c af       	std	Y+60, r24	; 0x3c
    29d6:	8c ad       	ldd	r24, Y+60	; 0x3c
    29d8:	88 23       	and	r24, r24
    29da:	0c f0       	brlt	.+2      	; 0x29de <HSSD_vCountDown+0x246>
    29dc:	6e cf       	rjmp	.-292    	; 0x28ba <HSSD_vCountDown+0x122>
    29de:	ca c1       	rjmp	.+916    	; 0x2d74 <HSSD_vCountDown+0x5dc>
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTB:
			for(s8 i=A_u8Time ; i >= 0; i--)
    29e0:	fe 01       	movw	r30, r28
    29e2:	e8 5b       	subi	r30, 0xB8	; 184
    29e4:	ff 4f       	sbci	r31, 0xFF	; 255
    29e6:	80 81       	ld	r24, Z
    29e8:	8b af       	std	Y+59, r24	; 0x3b
    29ea:	8e c0       	rjmp	.+284    	; 0x2b08 <HSSD_vCountDown+0x370>
			{
				HSSD_vDisplayNumber(DIO_PORTB, SSD_u8ArrOfNumbers[i]);
    29ec:	8b ad       	ldd	r24, Y+59	; 0x3b
    29ee:	28 2f       	mov	r18, r24
    29f0:	33 27       	eor	r19, r19
    29f2:	27 fd       	sbrc	r18, 7
    29f4:	30 95       	com	r19
    29f6:	ce 01       	movw	r24, r28
    29f8:	cd 96       	adiw	r24, 0x3d	; 61
    29fa:	fc 01       	movw	r30, r24
    29fc:	e2 0f       	add	r30, r18
    29fe:	f3 1f       	adc	r31, r19
    2a00:	90 81       	ld	r25, Z
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	69 2f       	mov	r22, r25
    2a06:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    2a0a:	fe 01       	movw	r30, r28
    2a0c:	e7 5b       	subi	r30, 0xB7	; 183
    2a0e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a10:	80 81       	ld	r24, Z
    2a12:	91 81       	ldd	r25, Z+1	; 0x01
    2a14:	cc 01       	movw	r24, r24
    2a16:	a0 e0       	ldi	r26, 0x00	; 0
    2a18:	b0 e0       	ldi	r27, 0x00	; 0
    2a1a:	bc 01       	movw	r22, r24
    2a1c:	cd 01       	movw	r24, r26
    2a1e:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2a22:	dc 01       	movw	r26, r24
    2a24:	cb 01       	movw	r24, r22
    2a26:	8f a3       	std	Y+39, r24	; 0x27
    2a28:	98 a7       	std	Y+40, r25	; 0x28
    2a2a:	a9 a7       	std	Y+41, r26	; 0x29
    2a2c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a2e:	6f a1       	ldd	r22, Y+39	; 0x27
    2a30:	78 a5       	ldd	r23, Y+40	; 0x28
    2a32:	89 a5       	ldd	r24, Y+41	; 0x29
    2a34:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a36:	20 e0       	ldi	r18, 0x00	; 0
    2a38:	30 e0       	ldi	r19, 0x00	; 0
    2a3a:	4a ef       	ldi	r20, 0xFA	; 250
    2a3c:	54 e4       	ldi	r21, 0x44	; 68
    2a3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a42:	dc 01       	movw	r26, r24
    2a44:	cb 01       	movw	r24, r22
    2a46:	8b a3       	std	Y+35, r24	; 0x23
    2a48:	9c a3       	std	Y+36, r25	; 0x24
    2a4a:	ad a3       	std	Y+37, r26	; 0x25
    2a4c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2a4e:	6b a1       	ldd	r22, Y+35	; 0x23
    2a50:	7c a1       	ldd	r23, Y+36	; 0x24
    2a52:	8d a1       	ldd	r24, Y+37	; 0x25
    2a54:	9e a1       	ldd	r25, Y+38	; 0x26
    2a56:	20 e0       	ldi	r18, 0x00	; 0
    2a58:	30 e0       	ldi	r19, 0x00	; 0
    2a5a:	40 e8       	ldi	r20, 0x80	; 128
    2a5c:	5f e3       	ldi	r21, 0x3F	; 63
    2a5e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a62:	88 23       	and	r24, r24
    2a64:	2c f4       	brge	.+10     	; 0x2a70 <HSSD_vCountDown+0x2d8>
		__ticks = 1;
    2a66:	81 e0       	ldi	r24, 0x01	; 1
    2a68:	90 e0       	ldi	r25, 0x00	; 0
    2a6a:	9a a3       	std	Y+34, r25	; 0x22
    2a6c:	89 a3       	std	Y+33, r24	; 0x21
    2a6e:	3f c0       	rjmp	.+126    	; 0x2aee <HSSD_vCountDown+0x356>
	else if (__tmp > 65535)
    2a70:	6b a1       	ldd	r22, Y+35	; 0x23
    2a72:	7c a1       	ldd	r23, Y+36	; 0x24
    2a74:	8d a1       	ldd	r24, Y+37	; 0x25
    2a76:	9e a1       	ldd	r25, Y+38	; 0x26
    2a78:	20 e0       	ldi	r18, 0x00	; 0
    2a7a:	3f ef       	ldi	r19, 0xFF	; 255
    2a7c:	4f e7       	ldi	r20, 0x7F	; 127
    2a7e:	57 e4       	ldi	r21, 0x47	; 71
    2a80:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a84:	18 16       	cp	r1, r24
    2a86:	4c f5       	brge	.+82     	; 0x2ada <HSSD_vCountDown+0x342>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a88:	6f a1       	ldd	r22, Y+39	; 0x27
    2a8a:	78 a5       	ldd	r23, Y+40	; 0x28
    2a8c:	89 a5       	ldd	r24, Y+41	; 0x29
    2a8e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a90:	20 e0       	ldi	r18, 0x00	; 0
    2a92:	30 e0       	ldi	r19, 0x00	; 0
    2a94:	40 e2       	ldi	r20, 0x20	; 32
    2a96:	51 e4       	ldi	r21, 0x41	; 65
    2a98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a9c:	dc 01       	movw	r26, r24
    2a9e:	cb 01       	movw	r24, r22
    2aa0:	bc 01       	movw	r22, r24
    2aa2:	cd 01       	movw	r24, r26
    2aa4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2aa8:	dc 01       	movw	r26, r24
    2aaa:	cb 01       	movw	r24, r22
    2aac:	9a a3       	std	Y+34, r25	; 0x22
    2aae:	89 a3       	std	Y+33, r24	; 0x21
    2ab0:	0f c0       	rjmp	.+30     	; 0x2ad0 <HSSD_vCountDown+0x338>
    2ab2:	88 ec       	ldi	r24, 0xC8	; 200
    2ab4:	90 e0       	ldi	r25, 0x00	; 0
    2ab6:	98 a3       	std	Y+32, r25	; 0x20
    2ab8:	8f 8f       	std	Y+31, r24	; 0x1f
    2aba:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2abc:	98 a1       	ldd	r25, Y+32	; 0x20
    2abe:	01 97       	sbiw	r24, 0x01	; 1
    2ac0:	f1 f7       	brne	.-4      	; 0x2abe <HSSD_vCountDown+0x326>
    2ac2:	98 a3       	std	Y+32, r25	; 0x20
    2ac4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ac6:	89 a1       	ldd	r24, Y+33	; 0x21
    2ac8:	9a a1       	ldd	r25, Y+34	; 0x22
    2aca:	01 97       	sbiw	r24, 0x01	; 1
    2acc:	9a a3       	std	Y+34, r25	; 0x22
    2ace:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ad0:	89 a1       	ldd	r24, Y+33	; 0x21
    2ad2:	9a a1       	ldd	r25, Y+34	; 0x22
    2ad4:	00 97       	sbiw	r24, 0x00	; 0
    2ad6:	69 f7       	brne	.-38     	; 0x2ab2 <HSSD_vCountDown+0x31a>
    2ad8:	14 c0       	rjmp	.+40     	; 0x2b02 <HSSD_vCountDown+0x36a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ada:	6b a1       	ldd	r22, Y+35	; 0x23
    2adc:	7c a1       	ldd	r23, Y+36	; 0x24
    2ade:	8d a1       	ldd	r24, Y+37	; 0x25
    2ae0:	9e a1       	ldd	r25, Y+38	; 0x26
    2ae2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ae6:	dc 01       	movw	r26, r24
    2ae8:	cb 01       	movw	r24, r22
    2aea:	9a a3       	std	Y+34, r25	; 0x22
    2aec:	89 a3       	std	Y+33, r24	; 0x21
    2aee:	89 a1       	ldd	r24, Y+33	; 0x21
    2af0:	9a a1       	ldd	r25, Y+34	; 0x22
    2af2:	9e 8f       	std	Y+30, r25	; 0x1e
    2af4:	8d 8f       	std	Y+29, r24	; 0x1d
    2af6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2af8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2afa:	01 97       	sbiw	r24, 0x01	; 1
    2afc:	f1 f7       	brne	.-4      	; 0x2afa <HSSD_vCountDown+0x362>
    2afe:	9e 8f       	std	Y+30, r25	; 0x1e
    2b00:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTB:
			for(s8 i=A_u8Time ; i >= 0; i--)
    2b02:	8b ad       	ldd	r24, Y+59	; 0x3b
    2b04:	81 50       	subi	r24, 0x01	; 1
    2b06:	8b af       	std	Y+59, r24	; 0x3b
    2b08:	8b ad       	ldd	r24, Y+59	; 0x3b
    2b0a:	88 23       	and	r24, r24
    2b0c:	0c f0       	brlt	.+2      	; 0x2b10 <HSSD_vCountDown+0x378>
    2b0e:	6e cf       	rjmp	.-292    	; 0x29ec <HSSD_vCountDown+0x254>
    2b10:	31 c1       	rjmp	.+610    	; 0x2d74 <HSSD_vCountDown+0x5dc>
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTC:
			for(s8 i =A_u8Time  ; i >= 0; i--)
    2b12:	fe 01       	movw	r30, r28
    2b14:	e8 5b       	subi	r30, 0xB8	; 184
    2b16:	ff 4f       	sbci	r31, 0xFF	; 255
    2b18:	80 81       	ld	r24, Z
    2b1a:	8a af       	std	Y+58, r24	; 0x3a
    2b1c:	8e c0       	rjmp	.+284    	; 0x2c3a <HSSD_vCountDown+0x4a2>
			{
				HSSD_vDisplayNumber(DIO_PORTC, SSD_u8ArrOfNumbers[i]);
    2b1e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2b20:	28 2f       	mov	r18, r24
    2b22:	33 27       	eor	r19, r19
    2b24:	27 fd       	sbrc	r18, 7
    2b26:	30 95       	com	r19
    2b28:	ce 01       	movw	r24, r28
    2b2a:	cd 96       	adiw	r24, 0x3d	; 61
    2b2c:	fc 01       	movw	r30, r24
    2b2e:	e2 0f       	add	r30, r18
    2b30:	f3 1f       	adc	r31, r19
    2b32:	90 81       	ld	r25, Z
    2b34:	82 e0       	ldi	r24, 0x02	; 2
    2b36:	69 2f       	mov	r22, r25
    2b38:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    2b3c:	fe 01       	movw	r30, r28
    2b3e:	e7 5b       	subi	r30, 0xB7	; 183
    2b40:	ff 4f       	sbci	r31, 0xFF	; 255
    2b42:	80 81       	ld	r24, Z
    2b44:	91 81       	ldd	r25, Z+1	; 0x01
    2b46:	cc 01       	movw	r24, r24
    2b48:	a0 e0       	ldi	r26, 0x00	; 0
    2b4a:	b0 e0       	ldi	r27, 0x00	; 0
    2b4c:	bc 01       	movw	r22, r24
    2b4e:	cd 01       	movw	r24, r26
    2b50:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2b54:	dc 01       	movw	r26, r24
    2b56:	cb 01       	movw	r24, r22
    2b58:	89 8f       	std	Y+25, r24	; 0x19
    2b5a:	9a 8f       	std	Y+26, r25	; 0x1a
    2b5c:	ab 8f       	std	Y+27, r26	; 0x1b
    2b5e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b60:	69 8d       	ldd	r22, Y+25	; 0x19
    2b62:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b64:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b66:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b68:	20 e0       	ldi	r18, 0x00	; 0
    2b6a:	30 e0       	ldi	r19, 0x00	; 0
    2b6c:	4a ef       	ldi	r20, 0xFA	; 250
    2b6e:	54 e4       	ldi	r21, 0x44	; 68
    2b70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b74:	dc 01       	movw	r26, r24
    2b76:	cb 01       	movw	r24, r22
    2b78:	8d 8b       	std	Y+21, r24	; 0x15
    2b7a:	9e 8b       	std	Y+22, r25	; 0x16
    2b7c:	af 8b       	std	Y+23, r26	; 0x17
    2b7e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2b80:	6d 89       	ldd	r22, Y+21	; 0x15
    2b82:	7e 89       	ldd	r23, Y+22	; 0x16
    2b84:	8f 89       	ldd	r24, Y+23	; 0x17
    2b86:	98 8d       	ldd	r25, Y+24	; 0x18
    2b88:	20 e0       	ldi	r18, 0x00	; 0
    2b8a:	30 e0       	ldi	r19, 0x00	; 0
    2b8c:	40 e8       	ldi	r20, 0x80	; 128
    2b8e:	5f e3       	ldi	r21, 0x3F	; 63
    2b90:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b94:	88 23       	and	r24, r24
    2b96:	2c f4       	brge	.+10     	; 0x2ba2 <HSSD_vCountDown+0x40a>
		__ticks = 1;
    2b98:	81 e0       	ldi	r24, 0x01	; 1
    2b9a:	90 e0       	ldi	r25, 0x00	; 0
    2b9c:	9c 8b       	std	Y+20, r25	; 0x14
    2b9e:	8b 8b       	std	Y+19, r24	; 0x13
    2ba0:	3f c0       	rjmp	.+126    	; 0x2c20 <HSSD_vCountDown+0x488>
	else if (__tmp > 65535)
    2ba2:	6d 89       	ldd	r22, Y+21	; 0x15
    2ba4:	7e 89       	ldd	r23, Y+22	; 0x16
    2ba6:	8f 89       	ldd	r24, Y+23	; 0x17
    2ba8:	98 8d       	ldd	r25, Y+24	; 0x18
    2baa:	20 e0       	ldi	r18, 0x00	; 0
    2bac:	3f ef       	ldi	r19, 0xFF	; 255
    2bae:	4f e7       	ldi	r20, 0x7F	; 127
    2bb0:	57 e4       	ldi	r21, 0x47	; 71
    2bb2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bb6:	18 16       	cp	r1, r24
    2bb8:	4c f5       	brge	.+82     	; 0x2c0c <HSSD_vCountDown+0x474>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bba:	69 8d       	ldd	r22, Y+25	; 0x19
    2bbc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2bbe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2bc0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2bc2:	20 e0       	ldi	r18, 0x00	; 0
    2bc4:	30 e0       	ldi	r19, 0x00	; 0
    2bc6:	40 e2       	ldi	r20, 0x20	; 32
    2bc8:	51 e4       	ldi	r21, 0x41	; 65
    2bca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bce:	dc 01       	movw	r26, r24
    2bd0:	cb 01       	movw	r24, r22
    2bd2:	bc 01       	movw	r22, r24
    2bd4:	cd 01       	movw	r24, r26
    2bd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bda:	dc 01       	movw	r26, r24
    2bdc:	cb 01       	movw	r24, r22
    2bde:	9c 8b       	std	Y+20, r25	; 0x14
    2be0:	8b 8b       	std	Y+19, r24	; 0x13
    2be2:	0f c0       	rjmp	.+30     	; 0x2c02 <HSSD_vCountDown+0x46a>
    2be4:	88 ec       	ldi	r24, 0xC8	; 200
    2be6:	90 e0       	ldi	r25, 0x00	; 0
    2be8:	9a 8b       	std	Y+18, r25	; 0x12
    2bea:	89 8b       	std	Y+17, r24	; 0x11
    2bec:	89 89       	ldd	r24, Y+17	; 0x11
    2bee:	9a 89       	ldd	r25, Y+18	; 0x12
    2bf0:	01 97       	sbiw	r24, 0x01	; 1
    2bf2:	f1 f7       	brne	.-4      	; 0x2bf0 <HSSD_vCountDown+0x458>
    2bf4:	9a 8b       	std	Y+18, r25	; 0x12
    2bf6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bf8:	8b 89       	ldd	r24, Y+19	; 0x13
    2bfa:	9c 89       	ldd	r25, Y+20	; 0x14
    2bfc:	01 97       	sbiw	r24, 0x01	; 1
    2bfe:	9c 8b       	std	Y+20, r25	; 0x14
    2c00:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c02:	8b 89       	ldd	r24, Y+19	; 0x13
    2c04:	9c 89       	ldd	r25, Y+20	; 0x14
    2c06:	00 97       	sbiw	r24, 0x00	; 0
    2c08:	69 f7       	brne	.-38     	; 0x2be4 <HSSD_vCountDown+0x44c>
    2c0a:	14 c0       	rjmp	.+40     	; 0x2c34 <HSSD_vCountDown+0x49c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c0c:	6d 89       	ldd	r22, Y+21	; 0x15
    2c0e:	7e 89       	ldd	r23, Y+22	; 0x16
    2c10:	8f 89       	ldd	r24, Y+23	; 0x17
    2c12:	98 8d       	ldd	r25, Y+24	; 0x18
    2c14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c18:	dc 01       	movw	r26, r24
    2c1a:	cb 01       	movw	r24, r22
    2c1c:	9c 8b       	std	Y+20, r25	; 0x14
    2c1e:	8b 8b       	std	Y+19, r24	; 0x13
    2c20:	8b 89       	ldd	r24, Y+19	; 0x13
    2c22:	9c 89       	ldd	r25, Y+20	; 0x14
    2c24:	98 8b       	std	Y+16, r25	; 0x10
    2c26:	8f 87       	std	Y+15, r24	; 0x0f
    2c28:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c2a:	98 89       	ldd	r25, Y+16	; 0x10
    2c2c:	01 97       	sbiw	r24, 0x01	; 1
    2c2e:	f1 f7       	brne	.-4      	; 0x2c2c <HSSD_vCountDown+0x494>
    2c30:	98 8b       	std	Y+16, r25	; 0x10
    2c32:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTC:
			for(s8 i =A_u8Time  ; i >= 0; i--)
    2c34:	8a ad       	ldd	r24, Y+58	; 0x3a
    2c36:	81 50       	subi	r24, 0x01	; 1
    2c38:	8a af       	std	Y+58, r24	; 0x3a
    2c3a:	8a ad       	ldd	r24, Y+58	; 0x3a
    2c3c:	88 23       	and	r24, r24
    2c3e:	0c f0       	brlt	.+2      	; 0x2c42 <HSSD_vCountDown+0x4aa>
    2c40:	6e cf       	rjmp	.-292    	; 0x2b1e <HSSD_vCountDown+0x386>
    2c42:	98 c0       	rjmp	.+304    	; 0x2d74 <HSSD_vCountDown+0x5dc>
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTD:
			for(s8 i=A_u8Time ; i >= 0; i--)
    2c44:	fe 01       	movw	r30, r28
    2c46:	e8 5b       	subi	r30, 0xB8	; 184
    2c48:	ff 4f       	sbci	r31, 0xFF	; 255
    2c4a:	80 81       	ld	r24, Z
    2c4c:	89 af       	std	Y+57, r24	; 0x39
    2c4e:	8e c0       	rjmp	.+284    	; 0x2d6c <HSSD_vCountDown+0x5d4>
			{
				HSSD_vDisplayNumber(DIO_PORTD, SSD_u8ArrOfNumbers[i]);
    2c50:	89 ad       	ldd	r24, Y+57	; 0x39
    2c52:	28 2f       	mov	r18, r24
    2c54:	33 27       	eor	r19, r19
    2c56:	27 fd       	sbrc	r18, 7
    2c58:	30 95       	com	r19
    2c5a:	ce 01       	movw	r24, r28
    2c5c:	cd 96       	adiw	r24, 0x3d	; 61
    2c5e:	fc 01       	movw	r30, r24
    2c60:	e2 0f       	add	r30, r18
    2c62:	f3 1f       	adc	r31, r19
    2c64:	90 81       	ld	r25, Z
    2c66:	83 e0       	ldi	r24, 0x03	; 3
    2c68:	69 2f       	mov	r22, r25
    2c6a:	0e 94 ac 10 	call	0x2158	; 0x2158 <HSSD_vDisplayNumber>
				_delay_ms(A_u16TimetoWait);
    2c6e:	fe 01       	movw	r30, r28
    2c70:	e7 5b       	subi	r30, 0xB7	; 183
    2c72:	ff 4f       	sbci	r31, 0xFF	; 255
    2c74:	80 81       	ld	r24, Z
    2c76:	91 81       	ldd	r25, Z+1	; 0x01
    2c78:	cc 01       	movw	r24, r24
    2c7a:	a0 e0       	ldi	r26, 0x00	; 0
    2c7c:	b0 e0       	ldi	r27, 0x00	; 0
    2c7e:	bc 01       	movw	r22, r24
    2c80:	cd 01       	movw	r24, r26
    2c82:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    2c86:	dc 01       	movw	r26, r24
    2c88:	cb 01       	movw	r24, r22
    2c8a:	8b 87       	std	Y+11, r24	; 0x0b
    2c8c:	9c 87       	std	Y+12, r25	; 0x0c
    2c8e:	ad 87       	std	Y+13, r26	; 0x0d
    2c90:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c92:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c94:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c96:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c98:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c9a:	20 e0       	ldi	r18, 0x00	; 0
    2c9c:	30 e0       	ldi	r19, 0x00	; 0
    2c9e:	4a ef       	ldi	r20, 0xFA	; 250
    2ca0:	54 e4       	ldi	r21, 0x44	; 68
    2ca2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ca6:	dc 01       	movw	r26, r24
    2ca8:	cb 01       	movw	r24, r22
    2caa:	8f 83       	std	Y+7, r24	; 0x07
    2cac:	98 87       	std	Y+8, r25	; 0x08
    2cae:	a9 87       	std	Y+9, r26	; 0x09
    2cb0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2cb2:	6f 81       	ldd	r22, Y+7	; 0x07
    2cb4:	78 85       	ldd	r23, Y+8	; 0x08
    2cb6:	89 85       	ldd	r24, Y+9	; 0x09
    2cb8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cba:	20 e0       	ldi	r18, 0x00	; 0
    2cbc:	30 e0       	ldi	r19, 0x00	; 0
    2cbe:	40 e8       	ldi	r20, 0x80	; 128
    2cc0:	5f e3       	ldi	r21, 0x3F	; 63
    2cc2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2cc6:	88 23       	and	r24, r24
    2cc8:	2c f4       	brge	.+10     	; 0x2cd4 <HSSD_vCountDown+0x53c>
		__ticks = 1;
    2cca:	81 e0       	ldi	r24, 0x01	; 1
    2ccc:	90 e0       	ldi	r25, 0x00	; 0
    2cce:	9e 83       	std	Y+6, r25	; 0x06
    2cd0:	8d 83       	std	Y+5, r24	; 0x05
    2cd2:	3f c0       	rjmp	.+126    	; 0x2d52 <HSSD_vCountDown+0x5ba>
	else if (__tmp > 65535)
    2cd4:	6f 81       	ldd	r22, Y+7	; 0x07
    2cd6:	78 85       	ldd	r23, Y+8	; 0x08
    2cd8:	89 85       	ldd	r24, Y+9	; 0x09
    2cda:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cdc:	20 e0       	ldi	r18, 0x00	; 0
    2cde:	3f ef       	ldi	r19, 0xFF	; 255
    2ce0:	4f e7       	ldi	r20, 0x7F	; 127
    2ce2:	57 e4       	ldi	r21, 0x47	; 71
    2ce4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2ce8:	18 16       	cp	r1, r24
    2cea:	4c f5       	brge	.+82     	; 0x2d3e <HSSD_vCountDown+0x5a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cec:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cee:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cf0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cf2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cf4:	20 e0       	ldi	r18, 0x00	; 0
    2cf6:	30 e0       	ldi	r19, 0x00	; 0
    2cf8:	40 e2       	ldi	r20, 0x20	; 32
    2cfa:	51 e4       	ldi	r21, 0x41	; 65
    2cfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d00:	dc 01       	movw	r26, r24
    2d02:	cb 01       	movw	r24, r22
    2d04:	bc 01       	movw	r22, r24
    2d06:	cd 01       	movw	r24, r26
    2d08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d0c:	dc 01       	movw	r26, r24
    2d0e:	cb 01       	movw	r24, r22
    2d10:	9e 83       	std	Y+6, r25	; 0x06
    2d12:	8d 83       	std	Y+5, r24	; 0x05
    2d14:	0f c0       	rjmp	.+30     	; 0x2d34 <HSSD_vCountDown+0x59c>
    2d16:	88 ec       	ldi	r24, 0xC8	; 200
    2d18:	90 e0       	ldi	r25, 0x00	; 0
    2d1a:	9c 83       	std	Y+4, r25	; 0x04
    2d1c:	8b 83       	std	Y+3, r24	; 0x03
    2d1e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d20:	9c 81       	ldd	r25, Y+4	; 0x04
    2d22:	01 97       	sbiw	r24, 0x01	; 1
    2d24:	f1 f7       	brne	.-4      	; 0x2d22 <HSSD_vCountDown+0x58a>
    2d26:	9c 83       	std	Y+4, r25	; 0x04
    2d28:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d2a:	8d 81       	ldd	r24, Y+5	; 0x05
    2d2c:	9e 81       	ldd	r25, Y+6	; 0x06
    2d2e:	01 97       	sbiw	r24, 0x01	; 1
    2d30:	9e 83       	std	Y+6, r25	; 0x06
    2d32:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d34:	8d 81       	ldd	r24, Y+5	; 0x05
    2d36:	9e 81       	ldd	r25, Y+6	; 0x06
    2d38:	00 97       	sbiw	r24, 0x00	; 0
    2d3a:	69 f7       	brne	.-38     	; 0x2d16 <HSSD_vCountDown+0x57e>
    2d3c:	14 c0       	rjmp	.+40     	; 0x2d66 <HSSD_vCountDown+0x5ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d3e:	6f 81       	ldd	r22, Y+7	; 0x07
    2d40:	78 85       	ldd	r23, Y+8	; 0x08
    2d42:	89 85       	ldd	r24, Y+9	; 0x09
    2d44:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d4a:	dc 01       	movw	r26, r24
    2d4c:	cb 01       	movw	r24, r22
    2d4e:	9e 83       	std	Y+6, r25	; 0x06
    2d50:	8d 83       	std	Y+5, r24	; 0x05
    2d52:	8d 81       	ldd	r24, Y+5	; 0x05
    2d54:	9e 81       	ldd	r25, Y+6	; 0x06
    2d56:	9a 83       	std	Y+2, r25	; 0x02
    2d58:	89 83       	std	Y+1, r24	; 0x01
    2d5a:	89 81       	ldd	r24, Y+1	; 0x01
    2d5c:	9a 81       	ldd	r25, Y+2	; 0x02
    2d5e:	01 97       	sbiw	r24, 0x01	; 1
    2d60:	f1 f7       	brne	.-4      	; 0x2d5e <HSSD_vCountDown+0x5c6>
    2d62:	9a 83       	std	Y+2, r25	; 0x02
    2d64:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(A_u16TimetoWait);
			}
			break;

		case DIO_PORTD:
			for(s8 i=A_u8Time ; i >= 0; i--)
    2d66:	89 ad       	ldd	r24, Y+57	; 0x39
    2d68:	81 50       	subi	r24, 0x01	; 1
    2d6a:	89 af       	std	Y+57, r24	; 0x39
    2d6c:	89 ad       	ldd	r24, Y+57	; 0x39
    2d6e:	88 23       	and	r24, r24
    2d70:	0c f0       	brlt	.+2      	; 0x2d74 <HSSD_vCountDown+0x5dc>
    2d72:	6e cf       	rjmp	.-292    	; 0x2c50 <HSSD_vCountDown+0x4b8>
				HSSD_vDisplayNumber(DIO_PORTD, SSD_u8ArrOfNumbers[i]);
				_delay_ms(A_u16TimetoWait);
			}
			break;
		}
		MDIO_vSetPortVal(A_PortID , 0xFF);
    2d74:	fe 01       	movw	r30, r28
    2d76:	e9 5b       	subi	r30, 0xB9	; 185
    2d78:	ff 4f       	sbci	r31, 0xFF	; 255
    2d7a:	80 81       	ld	r24, Z
    2d7c:	6f ef       	ldi	r22, 0xFF	; 255
    2d7e:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
	}
}
    2d82:	cf 5a       	subi	r28, 0xAF	; 175
    2d84:	df 4f       	sbci	r29, 0xFF	; 255
    2d86:	0f b6       	in	r0, 0x3f	; 63
    2d88:	f8 94       	cli
    2d8a:	de bf       	out	0x3e, r29	; 62
    2d8c:	0f be       	out	0x3f, r0	; 63
    2d8e:	cd bf       	out	0x3d, r28	; 61
    2d90:	cf 91       	pop	r28
    2d92:	df 91       	pop	r29
    2d94:	08 95       	ret

00002d96 <HSSD_vTurnOFF>:

void HSSD_vTurnOFF(DIO_PORT_e A_PortID)
{
    2d96:	df 93       	push	r29
    2d98:	cf 93       	push	r28
    2d9a:	0f 92       	push	r0
    2d9c:	cd b7       	in	r28, 0x3d	; 61
    2d9e:	de b7       	in	r29, 0x3e	; 62
    2da0:	89 83       	std	Y+1, r24	; 0x01
	MDIO_vSetPortVal(A_PortID , 0xFF);
    2da2:	89 81       	ldd	r24, Y+1	; 0x01
    2da4:	6f ef       	ldi	r22, 0xFF	; 255
    2da6:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
}
    2daa:	0f 90       	pop	r0
    2dac:	cf 91       	pop	r28
    2dae:	df 91       	pop	r29
    2db0:	08 95       	ret

00002db2 <LCD_InitPortDir>:

#include <util/delay.h>


void LCD_InitPortDir()
{
    2db2:	df 93       	push	r29
    2db4:	cf 93       	push	r28
    2db6:	cd b7       	in	r28, 0x3d	; 61
    2db8:	de b7       	in	r29, 0x3e	; 62
	MDIO_vSetPinDir(LCD_CTRL_PORT , LCD_RS_PIN , DIO_OUTPUT);
    2dba:	82 e0       	ldi	r24, 0x02	; 2
    2dbc:	60 e0       	ldi	r22, 0x00	; 0
    2dbe:	41 e0       	ldi	r20, 0x01	; 1
    2dc0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>
	MDIO_vSetPinDir(LCD_CTRL_PORT , LCD_RW_PIN , DIO_OUTPUT);
    2dc4:	82 e0       	ldi	r24, 0x02	; 2
    2dc6:	61 e0       	ldi	r22, 0x01	; 1
    2dc8:	41 e0       	ldi	r20, 0x01	; 1
    2dca:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>
	MDIO_vSetPinDir(LCD_CTRL_PORT , LCD_E_PIN , DIO_OUTPUT);
    2dce:	82 e0       	ldi	r24, 0x02	; 2
    2dd0:	62 e0       	ldi	r22, 0x02	; 2
    2dd2:	41 e0       	ldi	r20, 0x01	; 1
    2dd4:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <MDIO_vSetPinDir>


	MDIO_vSetPortDir(LCD_DATA_PORT,0xFF);
    2dd8:	80 e0       	ldi	r24, 0x00	; 0
    2dda:	6f ef       	ldi	r22, 0xFF	; 255
    2ddc:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
}
    2de0:	cf 91       	pop	r28
    2de2:	df 91       	pop	r29
    2de4:	08 95       	ret

00002de6 <LCD_SendCommand>:

void LCD_SendCommand(u8 Command)
{
    2de6:	df 93       	push	r29
    2de8:	cf 93       	push	r28
    2dea:	cd b7       	in	r28, 0x3d	; 61
    2dec:	de b7       	in	r29, 0x3e	; 62
    2dee:	2f 97       	sbiw	r28, 0x0f	; 15
    2df0:	0f b6       	in	r0, 0x3f	; 63
    2df2:	f8 94       	cli
    2df4:	de bf       	out	0x3e, r29	; 62
    2df6:	0f be       	out	0x3f, r0	; 63
    2df8:	cd bf       	out	0x3d, r28	; 61
    2dfa:	8f 87       	std	Y+15, r24	; 0x0f
	// Set RS -> 0
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RS_PIN , DIO_LOW);
    2dfc:	82 e0       	ldi	r24, 0x02	; 2
    2dfe:	60 e0       	ldi	r22, 0x00	; 0
    2e00:	40 e0       	ldi	r20, 0x00	; 0
    2e02:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>
	// Set RW -> 0
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RW_PIN , DIO_LOW);
    2e06:	82 e0       	ldi	r24, 0x02	; 2
    2e08:	61 e0       	ldi	r22, 0x01	; 1
    2e0a:	40 e0       	ldi	r20, 0x00	; 0
    2e0c:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>

	MDIO_vSetPortVal(LCD_DATA_PORT,Command);
    2e10:	80 e0       	ldi	r24, 0x00	; 0
    2e12:	6f 85       	ldd	r22, Y+15	; 0x0f
    2e14:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>

	MDIO_vSetPinVal(LCD_CTRL_PORT ,LCD_E_PIN , DIO_HIGH);
    2e18:	82 e0       	ldi	r24, 0x02	; 2
    2e1a:	62 e0       	ldi	r22, 0x02	; 2
    2e1c:	41 e0       	ldi	r20, 0x01	; 1
    2e1e:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	90 e0       	ldi	r25, 0x00	; 0
    2e26:	a0 e8       	ldi	r26, 0x80	; 128
    2e28:	bf e3       	ldi	r27, 0x3F	; 63
    2e2a:	8b 87       	std	Y+11, r24	; 0x0b
    2e2c:	9c 87       	std	Y+12, r25	; 0x0c
    2e2e:	ad 87       	std	Y+13, r26	; 0x0d
    2e30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e32:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e34:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e36:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e38:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e3a:	20 e0       	ldi	r18, 0x00	; 0
    2e3c:	30 e0       	ldi	r19, 0x00	; 0
    2e3e:	4a ef       	ldi	r20, 0xFA	; 250
    2e40:	54 e4       	ldi	r21, 0x44	; 68
    2e42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e46:	dc 01       	movw	r26, r24
    2e48:	cb 01       	movw	r24, r22
    2e4a:	8f 83       	std	Y+7, r24	; 0x07
    2e4c:	98 87       	std	Y+8, r25	; 0x08
    2e4e:	a9 87       	std	Y+9, r26	; 0x09
    2e50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e52:	6f 81       	ldd	r22, Y+7	; 0x07
    2e54:	78 85       	ldd	r23, Y+8	; 0x08
    2e56:	89 85       	ldd	r24, Y+9	; 0x09
    2e58:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e5a:	20 e0       	ldi	r18, 0x00	; 0
    2e5c:	30 e0       	ldi	r19, 0x00	; 0
    2e5e:	40 e8       	ldi	r20, 0x80	; 128
    2e60:	5f e3       	ldi	r21, 0x3F	; 63
    2e62:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e66:	88 23       	and	r24, r24
    2e68:	2c f4       	brge	.+10     	; 0x2e74 <LCD_SendCommand+0x8e>
		__ticks = 1;
    2e6a:	81 e0       	ldi	r24, 0x01	; 1
    2e6c:	90 e0       	ldi	r25, 0x00	; 0
    2e6e:	9e 83       	std	Y+6, r25	; 0x06
    2e70:	8d 83       	std	Y+5, r24	; 0x05
    2e72:	3f c0       	rjmp	.+126    	; 0x2ef2 <LCD_SendCommand+0x10c>
	else if (__tmp > 65535)
    2e74:	6f 81       	ldd	r22, Y+7	; 0x07
    2e76:	78 85       	ldd	r23, Y+8	; 0x08
    2e78:	89 85       	ldd	r24, Y+9	; 0x09
    2e7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e7c:	20 e0       	ldi	r18, 0x00	; 0
    2e7e:	3f ef       	ldi	r19, 0xFF	; 255
    2e80:	4f e7       	ldi	r20, 0x7F	; 127
    2e82:	57 e4       	ldi	r21, 0x47	; 71
    2e84:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e88:	18 16       	cp	r1, r24
    2e8a:	4c f5       	brge	.+82     	; 0x2ede <LCD_SendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e90:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e92:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e94:	20 e0       	ldi	r18, 0x00	; 0
    2e96:	30 e0       	ldi	r19, 0x00	; 0
    2e98:	40 e2       	ldi	r20, 0x20	; 32
    2e9a:	51 e4       	ldi	r21, 0x41	; 65
    2e9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ea0:	dc 01       	movw	r26, r24
    2ea2:	cb 01       	movw	r24, r22
    2ea4:	bc 01       	movw	r22, r24
    2ea6:	cd 01       	movw	r24, r26
    2ea8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eac:	dc 01       	movw	r26, r24
    2eae:	cb 01       	movw	r24, r22
    2eb0:	9e 83       	std	Y+6, r25	; 0x06
    2eb2:	8d 83       	std	Y+5, r24	; 0x05
    2eb4:	0f c0       	rjmp	.+30     	; 0x2ed4 <LCD_SendCommand+0xee>
    2eb6:	88 ec       	ldi	r24, 0xC8	; 200
    2eb8:	90 e0       	ldi	r25, 0x00	; 0
    2eba:	9c 83       	std	Y+4, r25	; 0x04
    2ebc:	8b 83       	std	Y+3, r24	; 0x03
    2ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec2:	01 97       	sbiw	r24, 0x01	; 1
    2ec4:	f1 f7       	brne	.-4      	; 0x2ec2 <LCD_SendCommand+0xdc>
    2ec6:	9c 83       	std	Y+4, r25	; 0x04
    2ec8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eca:	8d 81       	ldd	r24, Y+5	; 0x05
    2ecc:	9e 81       	ldd	r25, Y+6	; 0x06
    2ece:	01 97       	sbiw	r24, 0x01	; 1
    2ed0:	9e 83       	std	Y+6, r25	; 0x06
    2ed2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed8:	00 97       	sbiw	r24, 0x00	; 0
    2eda:	69 f7       	brne	.-38     	; 0x2eb6 <LCD_SendCommand+0xd0>
    2edc:	14 c0       	rjmp	.+40     	; 0x2f06 <LCD_SendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ede:	6f 81       	ldd	r22, Y+7	; 0x07
    2ee0:	78 85       	ldd	r23, Y+8	; 0x08
    2ee2:	89 85       	ldd	r24, Y+9	; 0x09
    2ee4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ee6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eea:	dc 01       	movw	r26, r24
    2eec:	cb 01       	movw	r24, r22
    2eee:	9e 83       	std	Y+6, r25	; 0x06
    2ef0:	8d 83       	std	Y+5, r24	; 0x05
    2ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef6:	9a 83       	std	Y+2, r25	; 0x02
    2ef8:	89 83       	std	Y+1, r24	; 0x01
    2efa:	89 81       	ldd	r24, Y+1	; 0x01
    2efc:	9a 81       	ldd	r25, Y+2	; 0x02
    2efe:	01 97       	sbiw	r24, 0x01	; 1
    2f00:	f1 f7       	brne	.-4      	; 0x2efe <LCD_SendCommand+0x118>
    2f02:	9a 83       	std	Y+2, r25	; 0x02
    2f04:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	MDIO_vSetPinVal(LCD_CTRL_PORT ,LCD_E_PIN , DIO_LOW);
    2f06:	82 e0       	ldi	r24, 0x02	; 2
    2f08:	62 e0       	ldi	r22, 0x02	; 2
    2f0a:	40 e0       	ldi	r20, 0x00	; 0
    2f0c:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>

}
    2f10:	2f 96       	adiw	r28, 0x0f	; 15
    2f12:	0f b6       	in	r0, 0x3f	; 63
    2f14:	f8 94       	cli
    2f16:	de bf       	out	0x3e, r29	; 62
    2f18:	0f be       	out	0x3f, r0	; 63
    2f1a:	cd bf       	out	0x3d, r28	; 61
    2f1c:	cf 91       	pop	r28
    2f1e:	df 91       	pop	r29
    2f20:	08 95       	ret

00002f22 <LCD_SendData>:
void LCD_SendData(u8 Data)
{
    2f22:	df 93       	push	r29
    2f24:	cf 93       	push	r28
    2f26:	cd b7       	in	r28, 0x3d	; 61
    2f28:	de b7       	in	r29, 0x3e	; 62
    2f2a:	2f 97       	sbiw	r28, 0x0f	; 15
    2f2c:	0f b6       	in	r0, 0x3f	; 63
    2f2e:	f8 94       	cli
    2f30:	de bf       	out	0x3e, r29	; 62
    2f32:	0f be       	out	0x3f, r0	; 63
    2f34:	cd bf       	out	0x3d, r28	; 61
    2f36:	8f 87       	std	Y+15, r24	; 0x0f
	// Set RS -> 1
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RS_PIN , DIO_HIGH);
    2f38:	82 e0       	ldi	r24, 0x02	; 2
    2f3a:	60 e0       	ldi	r22, 0x00	; 0
    2f3c:	41 e0       	ldi	r20, 0x01	; 1
    2f3e:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>

	// Set RW -> 0
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RW_PIN , DIO_LOW);
    2f42:	82 e0       	ldi	r24, 0x02	; 2
    2f44:	61 e0       	ldi	r22, 0x01	; 1
    2f46:	40 e0       	ldi	r20, 0x00	; 0
    2f48:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>

	MDIO_vSetPortVal(LCD_DATA_PORT,Data);
    2f4c:	80 e0       	ldi	r24, 0x00	; 0
    2f4e:	6f 85       	ldd	r22, Y+15	; 0x0f
    2f50:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>

	MDIO_vSetPinVal(LCD_CTRL_PORT ,LCD_E_PIN , DIO_HIGH);
    2f54:	82 e0       	ldi	r24, 0x02	; 2
    2f56:	62 e0       	ldi	r22, 0x02	; 2
    2f58:	41 e0       	ldi	r20, 0x01	; 1
    2f5a:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>
    2f5e:	80 e0       	ldi	r24, 0x00	; 0
    2f60:	90 e0       	ldi	r25, 0x00	; 0
    2f62:	a0 e8       	ldi	r26, 0x80	; 128
    2f64:	bf e3       	ldi	r27, 0x3F	; 63
    2f66:	8b 87       	std	Y+11, r24	; 0x0b
    2f68:	9c 87       	std	Y+12, r25	; 0x0c
    2f6a:	ad 87       	std	Y+13, r26	; 0x0d
    2f6c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f6e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f70:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f72:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f74:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f76:	20 e0       	ldi	r18, 0x00	; 0
    2f78:	30 e0       	ldi	r19, 0x00	; 0
    2f7a:	4a ef       	ldi	r20, 0xFA	; 250
    2f7c:	54 e4       	ldi	r21, 0x44	; 68
    2f7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f82:	dc 01       	movw	r26, r24
    2f84:	cb 01       	movw	r24, r22
    2f86:	8f 83       	std	Y+7, r24	; 0x07
    2f88:	98 87       	std	Y+8, r25	; 0x08
    2f8a:	a9 87       	std	Y+9, r26	; 0x09
    2f8c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f8e:	6f 81       	ldd	r22, Y+7	; 0x07
    2f90:	78 85       	ldd	r23, Y+8	; 0x08
    2f92:	89 85       	ldd	r24, Y+9	; 0x09
    2f94:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f96:	20 e0       	ldi	r18, 0x00	; 0
    2f98:	30 e0       	ldi	r19, 0x00	; 0
    2f9a:	40 e8       	ldi	r20, 0x80	; 128
    2f9c:	5f e3       	ldi	r21, 0x3F	; 63
    2f9e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2fa2:	88 23       	and	r24, r24
    2fa4:	2c f4       	brge	.+10     	; 0x2fb0 <LCD_SendData+0x8e>
		__ticks = 1;
    2fa6:	81 e0       	ldi	r24, 0x01	; 1
    2fa8:	90 e0       	ldi	r25, 0x00	; 0
    2faa:	9e 83       	std	Y+6, r25	; 0x06
    2fac:	8d 83       	std	Y+5, r24	; 0x05
    2fae:	3f c0       	rjmp	.+126    	; 0x302e <LCD_SendData+0x10c>
	else if (__tmp > 65535)
    2fb0:	6f 81       	ldd	r22, Y+7	; 0x07
    2fb2:	78 85       	ldd	r23, Y+8	; 0x08
    2fb4:	89 85       	ldd	r24, Y+9	; 0x09
    2fb6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fb8:	20 e0       	ldi	r18, 0x00	; 0
    2fba:	3f ef       	ldi	r19, 0xFF	; 255
    2fbc:	4f e7       	ldi	r20, 0x7F	; 127
    2fbe:	57 e4       	ldi	r21, 0x47	; 71
    2fc0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2fc4:	18 16       	cp	r1, r24
    2fc6:	4c f5       	brge	.+82     	; 0x301a <LCD_SendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fc8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2fca:	7c 85       	ldd	r23, Y+12	; 0x0c
    2fcc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fce:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fd0:	20 e0       	ldi	r18, 0x00	; 0
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	40 e2       	ldi	r20, 0x20	; 32
    2fd6:	51 e4       	ldi	r21, 0x41	; 65
    2fd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fdc:	dc 01       	movw	r26, r24
    2fde:	cb 01       	movw	r24, r22
    2fe0:	bc 01       	movw	r22, r24
    2fe2:	cd 01       	movw	r24, r26
    2fe4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fe8:	dc 01       	movw	r26, r24
    2fea:	cb 01       	movw	r24, r22
    2fec:	9e 83       	std	Y+6, r25	; 0x06
    2fee:	8d 83       	std	Y+5, r24	; 0x05
    2ff0:	0f c0       	rjmp	.+30     	; 0x3010 <LCD_SendData+0xee>
    2ff2:	88 ec       	ldi	r24, 0xC8	; 200
    2ff4:	90 e0       	ldi	r25, 0x00	; 0
    2ff6:	9c 83       	std	Y+4, r25	; 0x04
    2ff8:	8b 83       	std	Y+3, r24	; 0x03
    2ffa:	8b 81       	ldd	r24, Y+3	; 0x03
    2ffc:	9c 81       	ldd	r25, Y+4	; 0x04
    2ffe:	01 97       	sbiw	r24, 0x01	; 1
    3000:	f1 f7       	brne	.-4      	; 0x2ffe <LCD_SendData+0xdc>
    3002:	9c 83       	std	Y+4, r25	; 0x04
    3004:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3006:	8d 81       	ldd	r24, Y+5	; 0x05
    3008:	9e 81       	ldd	r25, Y+6	; 0x06
    300a:	01 97       	sbiw	r24, 0x01	; 1
    300c:	9e 83       	std	Y+6, r25	; 0x06
    300e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3010:	8d 81       	ldd	r24, Y+5	; 0x05
    3012:	9e 81       	ldd	r25, Y+6	; 0x06
    3014:	00 97       	sbiw	r24, 0x00	; 0
    3016:	69 f7       	brne	.-38     	; 0x2ff2 <LCD_SendData+0xd0>
    3018:	14 c0       	rjmp	.+40     	; 0x3042 <LCD_SendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    301a:	6f 81       	ldd	r22, Y+7	; 0x07
    301c:	78 85       	ldd	r23, Y+8	; 0x08
    301e:	89 85       	ldd	r24, Y+9	; 0x09
    3020:	9a 85       	ldd	r25, Y+10	; 0x0a
    3022:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3026:	dc 01       	movw	r26, r24
    3028:	cb 01       	movw	r24, r22
    302a:	9e 83       	std	Y+6, r25	; 0x06
    302c:	8d 83       	std	Y+5, r24	; 0x05
    302e:	8d 81       	ldd	r24, Y+5	; 0x05
    3030:	9e 81       	ldd	r25, Y+6	; 0x06
    3032:	9a 83       	std	Y+2, r25	; 0x02
    3034:	89 83       	std	Y+1, r24	; 0x01
    3036:	89 81       	ldd	r24, Y+1	; 0x01
    3038:	9a 81       	ldd	r25, Y+2	; 0x02
    303a:	01 97       	sbiw	r24, 0x01	; 1
    303c:	f1 f7       	brne	.-4      	; 0x303a <LCD_SendData+0x118>
    303e:	9a 83       	std	Y+2, r25	; 0x02
    3040:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	MDIO_vSetPinVal(LCD_CTRL_PORT ,LCD_E_PIN , DIO_LOW);
    3042:	82 e0       	ldi	r24, 0x02	; 2
    3044:	62 e0       	ldi	r22, 0x02	; 2
    3046:	40 e0       	ldi	r20, 0x00	; 0
    3048:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>
}
    304c:	2f 96       	adiw	r28, 0x0f	; 15
    304e:	0f b6       	in	r0, 0x3f	; 63
    3050:	f8 94       	cli
    3052:	de bf       	out	0x3e, r29	; 62
    3054:	0f be       	out	0x3f, r0	; 63
    3056:	cd bf       	out	0x3d, r28	; 61
    3058:	cf 91       	pop	r28
    305a:	df 91       	pop	r29
    305c:	08 95       	ret

0000305e <LCD_Init>:

void LCD_Init(void)
{
    305e:	0f 93       	push	r16
    3060:	1f 93       	push	r17
    3062:	df 93       	push	r29
    3064:	cf 93       	push	r28
    3066:	cd b7       	in	r28, 0x3d	; 61
    3068:	de b7       	in	r29, 0x3e	; 62
    306a:	c6 54       	subi	r28, 0x46	; 70
    306c:	d0 40       	sbci	r29, 0x00	; 0
    306e:	0f b6       	in	r0, 0x3f	; 63
    3070:	f8 94       	cli
    3072:	de bf       	out	0x3e, r29	; 62
    3074:	0f be       	out	0x3f, r0	; 63
    3076:	cd bf       	out	0x3d, r28	; 61
    3078:	fe 01       	movw	r30, r28
    307a:	ed 5b       	subi	r30, 0xBD	; 189
    307c:	ff 4f       	sbci	r31, 0xFF	; 255
    307e:	80 e0       	ldi	r24, 0x00	; 0
    3080:	90 e0       	ldi	r25, 0x00	; 0
    3082:	a0 e2       	ldi	r26, 0x20	; 32
    3084:	b2 e4       	ldi	r27, 0x42	; 66
    3086:	80 83       	st	Z, r24
    3088:	91 83       	std	Z+1, r25	; 0x01
    308a:	a2 83       	std	Z+2, r26	; 0x02
    308c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    308e:	8e 01       	movw	r16, r28
    3090:	01 5c       	subi	r16, 0xC1	; 193
    3092:	1f 4f       	sbci	r17, 0xFF	; 255
    3094:	fe 01       	movw	r30, r28
    3096:	ed 5b       	subi	r30, 0xBD	; 189
    3098:	ff 4f       	sbci	r31, 0xFF	; 255
    309a:	60 81       	ld	r22, Z
    309c:	71 81       	ldd	r23, Z+1	; 0x01
    309e:	82 81       	ldd	r24, Z+2	; 0x02
    30a0:	93 81       	ldd	r25, Z+3	; 0x03
    30a2:	20 e0       	ldi	r18, 0x00	; 0
    30a4:	30 e0       	ldi	r19, 0x00	; 0
    30a6:	4a ef       	ldi	r20, 0xFA	; 250
    30a8:	54 e4       	ldi	r21, 0x44	; 68
    30aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ae:	dc 01       	movw	r26, r24
    30b0:	cb 01       	movw	r24, r22
    30b2:	f8 01       	movw	r30, r16
    30b4:	80 83       	st	Z, r24
    30b6:	91 83       	std	Z+1, r25	; 0x01
    30b8:	a2 83       	std	Z+2, r26	; 0x02
    30ba:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    30bc:	fe 01       	movw	r30, r28
    30be:	ff 96       	adiw	r30, 0x3f	; 63
    30c0:	60 81       	ld	r22, Z
    30c2:	71 81       	ldd	r23, Z+1	; 0x01
    30c4:	82 81       	ldd	r24, Z+2	; 0x02
    30c6:	93 81       	ldd	r25, Z+3	; 0x03
    30c8:	20 e0       	ldi	r18, 0x00	; 0
    30ca:	30 e0       	ldi	r19, 0x00	; 0
    30cc:	40 e8       	ldi	r20, 0x80	; 128
    30ce:	5f e3       	ldi	r21, 0x3F	; 63
    30d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    30d4:	88 23       	and	r24, r24
    30d6:	2c f4       	brge	.+10     	; 0x30e2 <LCD_Init+0x84>
		__ticks = 1;
    30d8:	81 e0       	ldi	r24, 0x01	; 1
    30da:	90 e0       	ldi	r25, 0x00	; 0
    30dc:	9e af       	std	Y+62, r25	; 0x3e
    30de:	8d af       	std	Y+61, r24	; 0x3d
    30e0:	46 c0       	rjmp	.+140    	; 0x316e <LCD_Init+0x110>
	else if (__tmp > 65535)
    30e2:	fe 01       	movw	r30, r28
    30e4:	ff 96       	adiw	r30, 0x3f	; 63
    30e6:	60 81       	ld	r22, Z
    30e8:	71 81       	ldd	r23, Z+1	; 0x01
    30ea:	82 81       	ldd	r24, Z+2	; 0x02
    30ec:	93 81       	ldd	r25, Z+3	; 0x03
    30ee:	20 e0       	ldi	r18, 0x00	; 0
    30f0:	3f ef       	ldi	r19, 0xFF	; 255
    30f2:	4f e7       	ldi	r20, 0x7F	; 127
    30f4:	57 e4       	ldi	r21, 0x47	; 71
    30f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    30fa:	18 16       	cp	r1, r24
    30fc:	64 f5       	brge	.+88     	; 0x3156 <LCD_Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30fe:	fe 01       	movw	r30, r28
    3100:	ed 5b       	subi	r30, 0xBD	; 189
    3102:	ff 4f       	sbci	r31, 0xFF	; 255
    3104:	60 81       	ld	r22, Z
    3106:	71 81       	ldd	r23, Z+1	; 0x01
    3108:	82 81       	ldd	r24, Z+2	; 0x02
    310a:	93 81       	ldd	r25, Z+3	; 0x03
    310c:	20 e0       	ldi	r18, 0x00	; 0
    310e:	30 e0       	ldi	r19, 0x00	; 0
    3110:	40 e2       	ldi	r20, 0x20	; 32
    3112:	51 e4       	ldi	r21, 0x41	; 65
    3114:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3118:	dc 01       	movw	r26, r24
    311a:	cb 01       	movw	r24, r22
    311c:	bc 01       	movw	r22, r24
    311e:	cd 01       	movw	r24, r26
    3120:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3124:	dc 01       	movw	r26, r24
    3126:	cb 01       	movw	r24, r22
    3128:	9e af       	std	Y+62, r25	; 0x3e
    312a:	8d af       	std	Y+61, r24	; 0x3d
    312c:	0f c0       	rjmp	.+30     	; 0x314c <LCD_Init+0xee>
    312e:	88 ec       	ldi	r24, 0xC8	; 200
    3130:	90 e0       	ldi	r25, 0x00	; 0
    3132:	9c af       	std	Y+60, r25	; 0x3c
    3134:	8b af       	std	Y+59, r24	; 0x3b
    3136:	8b ad       	ldd	r24, Y+59	; 0x3b
    3138:	9c ad       	ldd	r25, Y+60	; 0x3c
    313a:	01 97       	sbiw	r24, 0x01	; 1
    313c:	f1 f7       	brne	.-4      	; 0x313a <LCD_Init+0xdc>
    313e:	9c af       	std	Y+60, r25	; 0x3c
    3140:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3142:	8d ad       	ldd	r24, Y+61	; 0x3d
    3144:	9e ad       	ldd	r25, Y+62	; 0x3e
    3146:	01 97       	sbiw	r24, 0x01	; 1
    3148:	9e af       	std	Y+62, r25	; 0x3e
    314a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    314c:	8d ad       	ldd	r24, Y+61	; 0x3d
    314e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3150:	00 97       	sbiw	r24, 0x00	; 0
    3152:	69 f7       	brne	.-38     	; 0x312e <LCD_Init+0xd0>
    3154:	16 c0       	rjmp	.+44     	; 0x3182 <LCD_Init+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3156:	fe 01       	movw	r30, r28
    3158:	ff 96       	adiw	r30, 0x3f	; 63
    315a:	60 81       	ld	r22, Z
    315c:	71 81       	ldd	r23, Z+1	; 0x01
    315e:	82 81       	ldd	r24, Z+2	; 0x02
    3160:	93 81       	ldd	r25, Z+3	; 0x03
    3162:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3166:	dc 01       	movw	r26, r24
    3168:	cb 01       	movw	r24, r22
    316a:	9e af       	std	Y+62, r25	; 0x3e
    316c:	8d af       	std	Y+61, r24	; 0x3d
    316e:	8d ad       	ldd	r24, Y+61	; 0x3d
    3170:	9e ad       	ldd	r25, Y+62	; 0x3e
    3172:	9a af       	std	Y+58, r25	; 0x3a
    3174:	89 af       	std	Y+57, r24	; 0x39
    3176:	89 ad       	ldd	r24, Y+57	; 0x39
    3178:	9a ad       	ldd	r25, Y+58	; 0x3a
    317a:	01 97       	sbiw	r24, 0x01	; 1
    317c:	f1 f7       	brne	.-4      	; 0x317a <LCD_Init+0x11c>
    317e:	9a af       	std	Y+58, r25	; 0x3a
    3180:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(40);

	LCD_SendCommand(0b00111000);
    3182:	88 e3       	ldi	r24, 0x38	; 56
    3184:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
    3188:	80 e0       	ldi	r24, 0x00	; 0
    318a:	90 e0       	ldi	r25, 0x00	; 0
    318c:	a0 e8       	ldi	r26, 0x80	; 128
    318e:	bf e3       	ldi	r27, 0x3F	; 63
    3190:	8d ab       	std	Y+53, r24	; 0x35
    3192:	9e ab       	std	Y+54, r25	; 0x36
    3194:	af ab       	std	Y+55, r26	; 0x37
    3196:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3198:	6d a9       	ldd	r22, Y+53	; 0x35
    319a:	7e a9       	ldd	r23, Y+54	; 0x36
    319c:	8f a9       	ldd	r24, Y+55	; 0x37
    319e:	98 ad       	ldd	r25, Y+56	; 0x38
    31a0:	20 e0       	ldi	r18, 0x00	; 0
    31a2:	30 e0       	ldi	r19, 0x00	; 0
    31a4:	4a ef       	ldi	r20, 0xFA	; 250
    31a6:	54 e4       	ldi	r21, 0x44	; 68
    31a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31ac:	dc 01       	movw	r26, r24
    31ae:	cb 01       	movw	r24, r22
    31b0:	89 ab       	std	Y+49, r24	; 0x31
    31b2:	9a ab       	std	Y+50, r25	; 0x32
    31b4:	ab ab       	std	Y+51, r26	; 0x33
    31b6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    31b8:	69 a9       	ldd	r22, Y+49	; 0x31
    31ba:	7a a9       	ldd	r23, Y+50	; 0x32
    31bc:	8b a9       	ldd	r24, Y+51	; 0x33
    31be:	9c a9       	ldd	r25, Y+52	; 0x34
    31c0:	20 e0       	ldi	r18, 0x00	; 0
    31c2:	30 e0       	ldi	r19, 0x00	; 0
    31c4:	40 e8       	ldi	r20, 0x80	; 128
    31c6:	5f e3       	ldi	r21, 0x3F	; 63
    31c8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    31cc:	88 23       	and	r24, r24
    31ce:	2c f4       	brge	.+10     	; 0x31da <LCD_Init+0x17c>
		__ticks = 1;
    31d0:	81 e0       	ldi	r24, 0x01	; 1
    31d2:	90 e0       	ldi	r25, 0x00	; 0
    31d4:	98 ab       	std	Y+48, r25	; 0x30
    31d6:	8f a7       	std	Y+47, r24	; 0x2f
    31d8:	3f c0       	rjmp	.+126    	; 0x3258 <LCD_Init+0x1fa>
	else if (__tmp > 65535)
    31da:	69 a9       	ldd	r22, Y+49	; 0x31
    31dc:	7a a9       	ldd	r23, Y+50	; 0x32
    31de:	8b a9       	ldd	r24, Y+51	; 0x33
    31e0:	9c a9       	ldd	r25, Y+52	; 0x34
    31e2:	20 e0       	ldi	r18, 0x00	; 0
    31e4:	3f ef       	ldi	r19, 0xFF	; 255
    31e6:	4f e7       	ldi	r20, 0x7F	; 127
    31e8:	57 e4       	ldi	r21, 0x47	; 71
    31ea:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    31ee:	18 16       	cp	r1, r24
    31f0:	4c f5       	brge	.+82     	; 0x3244 <LCD_Init+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31f2:	6d a9       	ldd	r22, Y+53	; 0x35
    31f4:	7e a9       	ldd	r23, Y+54	; 0x36
    31f6:	8f a9       	ldd	r24, Y+55	; 0x37
    31f8:	98 ad       	ldd	r25, Y+56	; 0x38
    31fa:	20 e0       	ldi	r18, 0x00	; 0
    31fc:	30 e0       	ldi	r19, 0x00	; 0
    31fe:	40 e2       	ldi	r20, 0x20	; 32
    3200:	51 e4       	ldi	r21, 0x41	; 65
    3202:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3206:	dc 01       	movw	r26, r24
    3208:	cb 01       	movw	r24, r22
    320a:	bc 01       	movw	r22, r24
    320c:	cd 01       	movw	r24, r26
    320e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3212:	dc 01       	movw	r26, r24
    3214:	cb 01       	movw	r24, r22
    3216:	98 ab       	std	Y+48, r25	; 0x30
    3218:	8f a7       	std	Y+47, r24	; 0x2f
    321a:	0f c0       	rjmp	.+30     	; 0x323a <LCD_Init+0x1dc>
    321c:	88 ec       	ldi	r24, 0xC8	; 200
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	9e a7       	std	Y+46, r25	; 0x2e
    3222:	8d a7       	std	Y+45, r24	; 0x2d
    3224:	8d a5       	ldd	r24, Y+45	; 0x2d
    3226:	9e a5       	ldd	r25, Y+46	; 0x2e
    3228:	01 97       	sbiw	r24, 0x01	; 1
    322a:	f1 f7       	brne	.-4      	; 0x3228 <LCD_Init+0x1ca>
    322c:	9e a7       	std	Y+46, r25	; 0x2e
    322e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3230:	8f a5       	ldd	r24, Y+47	; 0x2f
    3232:	98 a9       	ldd	r25, Y+48	; 0x30
    3234:	01 97       	sbiw	r24, 0x01	; 1
    3236:	98 ab       	std	Y+48, r25	; 0x30
    3238:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    323a:	8f a5       	ldd	r24, Y+47	; 0x2f
    323c:	98 a9       	ldd	r25, Y+48	; 0x30
    323e:	00 97       	sbiw	r24, 0x00	; 0
    3240:	69 f7       	brne	.-38     	; 0x321c <LCD_Init+0x1be>
    3242:	14 c0       	rjmp	.+40     	; 0x326c <LCD_Init+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3244:	69 a9       	ldd	r22, Y+49	; 0x31
    3246:	7a a9       	ldd	r23, Y+50	; 0x32
    3248:	8b a9       	ldd	r24, Y+51	; 0x33
    324a:	9c a9       	ldd	r25, Y+52	; 0x34
    324c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3250:	dc 01       	movw	r26, r24
    3252:	cb 01       	movw	r24, r22
    3254:	98 ab       	std	Y+48, r25	; 0x30
    3256:	8f a7       	std	Y+47, r24	; 0x2f
    3258:	8f a5       	ldd	r24, Y+47	; 0x2f
    325a:	98 a9       	ldd	r25, Y+48	; 0x30
    325c:	9c a7       	std	Y+44, r25	; 0x2c
    325e:	8b a7       	std	Y+43, r24	; 0x2b
    3260:	8b a5       	ldd	r24, Y+43	; 0x2b
    3262:	9c a5       	ldd	r25, Y+44	; 0x2c
    3264:	01 97       	sbiw	r24, 0x01	; 1
    3266:	f1 f7       	brne	.-4      	; 0x3264 <LCD_Init+0x206>
    3268:	9c a7       	std	Y+44, r25	; 0x2c
    326a:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	LCD_SendCommand(0b00001100);
    326c:	8c e0       	ldi	r24, 0x0C	; 12
    326e:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
    3272:	80 e0       	ldi	r24, 0x00	; 0
    3274:	90 e0       	ldi	r25, 0x00	; 0
    3276:	a0 e8       	ldi	r26, 0x80	; 128
    3278:	bf e3       	ldi	r27, 0x3F	; 63
    327a:	8f a3       	std	Y+39, r24	; 0x27
    327c:	98 a7       	std	Y+40, r25	; 0x28
    327e:	a9 a7       	std	Y+41, r26	; 0x29
    3280:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3282:	6f a1       	ldd	r22, Y+39	; 0x27
    3284:	78 a5       	ldd	r23, Y+40	; 0x28
    3286:	89 a5       	ldd	r24, Y+41	; 0x29
    3288:	9a a5       	ldd	r25, Y+42	; 0x2a
    328a:	20 e0       	ldi	r18, 0x00	; 0
    328c:	30 e0       	ldi	r19, 0x00	; 0
    328e:	4a ef       	ldi	r20, 0xFA	; 250
    3290:	54 e4       	ldi	r21, 0x44	; 68
    3292:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3296:	dc 01       	movw	r26, r24
    3298:	cb 01       	movw	r24, r22
    329a:	8b a3       	std	Y+35, r24	; 0x23
    329c:	9c a3       	std	Y+36, r25	; 0x24
    329e:	ad a3       	std	Y+37, r26	; 0x25
    32a0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    32a2:	6b a1       	ldd	r22, Y+35	; 0x23
    32a4:	7c a1       	ldd	r23, Y+36	; 0x24
    32a6:	8d a1       	ldd	r24, Y+37	; 0x25
    32a8:	9e a1       	ldd	r25, Y+38	; 0x26
    32aa:	20 e0       	ldi	r18, 0x00	; 0
    32ac:	30 e0       	ldi	r19, 0x00	; 0
    32ae:	40 e8       	ldi	r20, 0x80	; 128
    32b0:	5f e3       	ldi	r21, 0x3F	; 63
    32b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    32b6:	88 23       	and	r24, r24
    32b8:	2c f4       	brge	.+10     	; 0x32c4 <LCD_Init+0x266>
		__ticks = 1;
    32ba:	81 e0       	ldi	r24, 0x01	; 1
    32bc:	90 e0       	ldi	r25, 0x00	; 0
    32be:	9a a3       	std	Y+34, r25	; 0x22
    32c0:	89 a3       	std	Y+33, r24	; 0x21
    32c2:	3f c0       	rjmp	.+126    	; 0x3342 <LCD_Init+0x2e4>
	else if (__tmp > 65535)
    32c4:	6b a1       	ldd	r22, Y+35	; 0x23
    32c6:	7c a1       	ldd	r23, Y+36	; 0x24
    32c8:	8d a1       	ldd	r24, Y+37	; 0x25
    32ca:	9e a1       	ldd	r25, Y+38	; 0x26
    32cc:	20 e0       	ldi	r18, 0x00	; 0
    32ce:	3f ef       	ldi	r19, 0xFF	; 255
    32d0:	4f e7       	ldi	r20, 0x7F	; 127
    32d2:	57 e4       	ldi	r21, 0x47	; 71
    32d4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    32d8:	18 16       	cp	r1, r24
    32da:	4c f5       	brge	.+82     	; 0x332e <LCD_Init+0x2d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32dc:	6f a1       	ldd	r22, Y+39	; 0x27
    32de:	78 a5       	ldd	r23, Y+40	; 0x28
    32e0:	89 a5       	ldd	r24, Y+41	; 0x29
    32e2:	9a a5       	ldd	r25, Y+42	; 0x2a
    32e4:	20 e0       	ldi	r18, 0x00	; 0
    32e6:	30 e0       	ldi	r19, 0x00	; 0
    32e8:	40 e2       	ldi	r20, 0x20	; 32
    32ea:	51 e4       	ldi	r21, 0x41	; 65
    32ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32f0:	dc 01       	movw	r26, r24
    32f2:	cb 01       	movw	r24, r22
    32f4:	bc 01       	movw	r22, r24
    32f6:	cd 01       	movw	r24, r26
    32f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32fc:	dc 01       	movw	r26, r24
    32fe:	cb 01       	movw	r24, r22
    3300:	9a a3       	std	Y+34, r25	; 0x22
    3302:	89 a3       	std	Y+33, r24	; 0x21
    3304:	0f c0       	rjmp	.+30     	; 0x3324 <LCD_Init+0x2c6>
    3306:	88 ec       	ldi	r24, 0xC8	; 200
    3308:	90 e0       	ldi	r25, 0x00	; 0
    330a:	98 a3       	std	Y+32, r25	; 0x20
    330c:	8f 8f       	std	Y+31, r24	; 0x1f
    330e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3310:	98 a1       	ldd	r25, Y+32	; 0x20
    3312:	01 97       	sbiw	r24, 0x01	; 1
    3314:	f1 f7       	brne	.-4      	; 0x3312 <LCD_Init+0x2b4>
    3316:	98 a3       	std	Y+32, r25	; 0x20
    3318:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    331a:	89 a1       	ldd	r24, Y+33	; 0x21
    331c:	9a a1       	ldd	r25, Y+34	; 0x22
    331e:	01 97       	sbiw	r24, 0x01	; 1
    3320:	9a a3       	std	Y+34, r25	; 0x22
    3322:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3324:	89 a1       	ldd	r24, Y+33	; 0x21
    3326:	9a a1       	ldd	r25, Y+34	; 0x22
    3328:	00 97       	sbiw	r24, 0x00	; 0
    332a:	69 f7       	brne	.-38     	; 0x3306 <LCD_Init+0x2a8>
    332c:	14 c0       	rjmp	.+40     	; 0x3356 <LCD_Init+0x2f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    332e:	6b a1       	ldd	r22, Y+35	; 0x23
    3330:	7c a1       	ldd	r23, Y+36	; 0x24
    3332:	8d a1       	ldd	r24, Y+37	; 0x25
    3334:	9e a1       	ldd	r25, Y+38	; 0x26
    3336:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    333a:	dc 01       	movw	r26, r24
    333c:	cb 01       	movw	r24, r22
    333e:	9a a3       	std	Y+34, r25	; 0x22
    3340:	89 a3       	std	Y+33, r24	; 0x21
    3342:	89 a1       	ldd	r24, Y+33	; 0x21
    3344:	9a a1       	ldd	r25, Y+34	; 0x22
    3346:	9e 8f       	std	Y+30, r25	; 0x1e
    3348:	8d 8f       	std	Y+29, r24	; 0x1d
    334a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    334c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    334e:	01 97       	sbiw	r24, 0x01	; 1
    3350:	f1 f7       	brne	.-4      	; 0x334e <LCD_Init+0x2f0>
    3352:	9e 8f       	std	Y+30, r25	; 0x1e
    3354:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	LCD_SendCommand(0b00000001);
    3356:	81 e0       	ldi	r24, 0x01	; 1
    3358:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
    335c:	80 e0       	ldi	r24, 0x00	; 0
    335e:	90 e0       	ldi	r25, 0x00	; 0
    3360:	a0 e0       	ldi	r26, 0x00	; 0
    3362:	b0 e4       	ldi	r27, 0x40	; 64
    3364:	89 8f       	std	Y+25, r24	; 0x19
    3366:	9a 8f       	std	Y+26, r25	; 0x1a
    3368:	ab 8f       	std	Y+27, r26	; 0x1b
    336a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    336c:	69 8d       	ldd	r22, Y+25	; 0x19
    336e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3370:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3372:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3374:	20 e0       	ldi	r18, 0x00	; 0
    3376:	30 e0       	ldi	r19, 0x00	; 0
    3378:	4a ef       	ldi	r20, 0xFA	; 250
    337a:	54 e4       	ldi	r21, 0x44	; 68
    337c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3380:	dc 01       	movw	r26, r24
    3382:	cb 01       	movw	r24, r22
    3384:	8d 8b       	std	Y+21, r24	; 0x15
    3386:	9e 8b       	std	Y+22, r25	; 0x16
    3388:	af 8b       	std	Y+23, r26	; 0x17
    338a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    338c:	6d 89       	ldd	r22, Y+21	; 0x15
    338e:	7e 89       	ldd	r23, Y+22	; 0x16
    3390:	8f 89       	ldd	r24, Y+23	; 0x17
    3392:	98 8d       	ldd	r25, Y+24	; 0x18
    3394:	20 e0       	ldi	r18, 0x00	; 0
    3396:	30 e0       	ldi	r19, 0x00	; 0
    3398:	40 e8       	ldi	r20, 0x80	; 128
    339a:	5f e3       	ldi	r21, 0x3F	; 63
    339c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    33a0:	88 23       	and	r24, r24
    33a2:	2c f4       	brge	.+10     	; 0x33ae <LCD_Init+0x350>
		__ticks = 1;
    33a4:	81 e0       	ldi	r24, 0x01	; 1
    33a6:	90 e0       	ldi	r25, 0x00	; 0
    33a8:	9c 8b       	std	Y+20, r25	; 0x14
    33aa:	8b 8b       	std	Y+19, r24	; 0x13
    33ac:	3f c0       	rjmp	.+126    	; 0x342c <LCD_Init+0x3ce>
	else if (__tmp > 65535)
    33ae:	6d 89       	ldd	r22, Y+21	; 0x15
    33b0:	7e 89       	ldd	r23, Y+22	; 0x16
    33b2:	8f 89       	ldd	r24, Y+23	; 0x17
    33b4:	98 8d       	ldd	r25, Y+24	; 0x18
    33b6:	20 e0       	ldi	r18, 0x00	; 0
    33b8:	3f ef       	ldi	r19, 0xFF	; 255
    33ba:	4f e7       	ldi	r20, 0x7F	; 127
    33bc:	57 e4       	ldi	r21, 0x47	; 71
    33be:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    33c2:	18 16       	cp	r1, r24
    33c4:	4c f5       	brge	.+82     	; 0x3418 <LCD_Init+0x3ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33c6:	69 8d       	ldd	r22, Y+25	; 0x19
    33c8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    33ca:	8b 8d       	ldd	r24, Y+27	; 0x1b
    33cc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    33ce:	20 e0       	ldi	r18, 0x00	; 0
    33d0:	30 e0       	ldi	r19, 0x00	; 0
    33d2:	40 e2       	ldi	r20, 0x20	; 32
    33d4:	51 e4       	ldi	r21, 0x41	; 65
    33d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33da:	dc 01       	movw	r26, r24
    33dc:	cb 01       	movw	r24, r22
    33de:	bc 01       	movw	r22, r24
    33e0:	cd 01       	movw	r24, r26
    33e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33e6:	dc 01       	movw	r26, r24
    33e8:	cb 01       	movw	r24, r22
    33ea:	9c 8b       	std	Y+20, r25	; 0x14
    33ec:	8b 8b       	std	Y+19, r24	; 0x13
    33ee:	0f c0       	rjmp	.+30     	; 0x340e <LCD_Init+0x3b0>
    33f0:	88 ec       	ldi	r24, 0xC8	; 200
    33f2:	90 e0       	ldi	r25, 0x00	; 0
    33f4:	9a 8b       	std	Y+18, r25	; 0x12
    33f6:	89 8b       	std	Y+17, r24	; 0x11
    33f8:	89 89       	ldd	r24, Y+17	; 0x11
    33fa:	9a 89       	ldd	r25, Y+18	; 0x12
    33fc:	01 97       	sbiw	r24, 0x01	; 1
    33fe:	f1 f7       	brne	.-4      	; 0x33fc <LCD_Init+0x39e>
    3400:	9a 8b       	std	Y+18, r25	; 0x12
    3402:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3404:	8b 89       	ldd	r24, Y+19	; 0x13
    3406:	9c 89       	ldd	r25, Y+20	; 0x14
    3408:	01 97       	sbiw	r24, 0x01	; 1
    340a:	9c 8b       	std	Y+20, r25	; 0x14
    340c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    340e:	8b 89       	ldd	r24, Y+19	; 0x13
    3410:	9c 89       	ldd	r25, Y+20	; 0x14
    3412:	00 97       	sbiw	r24, 0x00	; 0
    3414:	69 f7       	brne	.-38     	; 0x33f0 <LCD_Init+0x392>
    3416:	14 c0       	rjmp	.+40     	; 0x3440 <LCD_Init+0x3e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3418:	6d 89       	ldd	r22, Y+21	; 0x15
    341a:	7e 89       	ldd	r23, Y+22	; 0x16
    341c:	8f 89       	ldd	r24, Y+23	; 0x17
    341e:	98 8d       	ldd	r25, Y+24	; 0x18
    3420:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3424:	dc 01       	movw	r26, r24
    3426:	cb 01       	movw	r24, r22
    3428:	9c 8b       	std	Y+20, r25	; 0x14
    342a:	8b 8b       	std	Y+19, r24	; 0x13
    342c:	8b 89       	ldd	r24, Y+19	; 0x13
    342e:	9c 89       	ldd	r25, Y+20	; 0x14
    3430:	98 8b       	std	Y+16, r25	; 0x10
    3432:	8f 87       	std	Y+15, r24	; 0x0f
    3434:	8f 85       	ldd	r24, Y+15	; 0x0f
    3436:	98 89       	ldd	r25, Y+16	; 0x10
    3438:	01 97       	sbiw	r24, 0x01	; 1
    343a:	f1 f7       	brne	.-4      	; 0x3438 <LCD_Init+0x3da>
    343c:	98 8b       	std	Y+16, r25	; 0x10
    343e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	LCD_SendCommand(0b00000110);
    3440:	86 e0       	ldi	r24, 0x06	; 6
    3442:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	90 e0       	ldi	r25, 0x00	; 0
    344a:	a0 e8       	ldi	r26, 0x80	; 128
    344c:	bf e3       	ldi	r27, 0x3F	; 63
    344e:	8b 87       	std	Y+11, r24	; 0x0b
    3450:	9c 87       	std	Y+12, r25	; 0x0c
    3452:	ad 87       	std	Y+13, r26	; 0x0d
    3454:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3456:	6b 85       	ldd	r22, Y+11	; 0x0b
    3458:	7c 85       	ldd	r23, Y+12	; 0x0c
    345a:	8d 85       	ldd	r24, Y+13	; 0x0d
    345c:	9e 85       	ldd	r25, Y+14	; 0x0e
    345e:	20 e0       	ldi	r18, 0x00	; 0
    3460:	30 e0       	ldi	r19, 0x00	; 0
    3462:	4a ef       	ldi	r20, 0xFA	; 250
    3464:	54 e4       	ldi	r21, 0x44	; 68
    3466:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    346a:	dc 01       	movw	r26, r24
    346c:	cb 01       	movw	r24, r22
    346e:	8f 83       	std	Y+7, r24	; 0x07
    3470:	98 87       	std	Y+8, r25	; 0x08
    3472:	a9 87       	std	Y+9, r26	; 0x09
    3474:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3476:	6f 81       	ldd	r22, Y+7	; 0x07
    3478:	78 85       	ldd	r23, Y+8	; 0x08
    347a:	89 85       	ldd	r24, Y+9	; 0x09
    347c:	9a 85       	ldd	r25, Y+10	; 0x0a
    347e:	20 e0       	ldi	r18, 0x00	; 0
    3480:	30 e0       	ldi	r19, 0x00	; 0
    3482:	40 e8       	ldi	r20, 0x80	; 128
    3484:	5f e3       	ldi	r21, 0x3F	; 63
    3486:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    348a:	88 23       	and	r24, r24
    348c:	2c f4       	brge	.+10     	; 0x3498 <LCD_Init+0x43a>
		__ticks = 1;
    348e:	81 e0       	ldi	r24, 0x01	; 1
    3490:	90 e0       	ldi	r25, 0x00	; 0
    3492:	9e 83       	std	Y+6, r25	; 0x06
    3494:	8d 83       	std	Y+5, r24	; 0x05
    3496:	3f c0       	rjmp	.+126    	; 0x3516 <LCD_Init+0x4b8>
	else if (__tmp > 65535)
    3498:	6f 81       	ldd	r22, Y+7	; 0x07
    349a:	78 85       	ldd	r23, Y+8	; 0x08
    349c:	89 85       	ldd	r24, Y+9	; 0x09
    349e:	9a 85       	ldd	r25, Y+10	; 0x0a
    34a0:	20 e0       	ldi	r18, 0x00	; 0
    34a2:	3f ef       	ldi	r19, 0xFF	; 255
    34a4:	4f e7       	ldi	r20, 0x7F	; 127
    34a6:	57 e4       	ldi	r21, 0x47	; 71
    34a8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    34ac:	18 16       	cp	r1, r24
    34ae:	4c f5       	brge	.+82     	; 0x3502 <LCD_Init+0x4a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34b0:	6b 85       	ldd	r22, Y+11	; 0x0b
    34b2:	7c 85       	ldd	r23, Y+12	; 0x0c
    34b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    34b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    34b8:	20 e0       	ldi	r18, 0x00	; 0
    34ba:	30 e0       	ldi	r19, 0x00	; 0
    34bc:	40 e2       	ldi	r20, 0x20	; 32
    34be:	51 e4       	ldi	r21, 0x41	; 65
    34c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34c4:	dc 01       	movw	r26, r24
    34c6:	cb 01       	movw	r24, r22
    34c8:	bc 01       	movw	r22, r24
    34ca:	cd 01       	movw	r24, r26
    34cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34d0:	dc 01       	movw	r26, r24
    34d2:	cb 01       	movw	r24, r22
    34d4:	9e 83       	std	Y+6, r25	; 0x06
    34d6:	8d 83       	std	Y+5, r24	; 0x05
    34d8:	0f c0       	rjmp	.+30     	; 0x34f8 <LCD_Init+0x49a>
    34da:	88 ec       	ldi	r24, 0xC8	; 200
    34dc:	90 e0       	ldi	r25, 0x00	; 0
    34de:	9c 83       	std	Y+4, r25	; 0x04
    34e0:	8b 83       	std	Y+3, r24	; 0x03
    34e2:	8b 81       	ldd	r24, Y+3	; 0x03
    34e4:	9c 81       	ldd	r25, Y+4	; 0x04
    34e6:	01 97       	sbiw	r24, 0x01	; 1
    34e8:	f1 f7       	brne	.-4      	; 0x34e6 <LCD_Init+0x488>
    34ea:	9c 83       	std	Y+4, r25	; 0x04
    34ec:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ee:	8d 81       	ldd	r24, Y+5	; 0x05
    34f0:	9e 81       	ldd	r25, Y+6	; 0x06
    34f2:	01 97       	sbiw	r24, 0x01	; 1
    34f4:	9e 83       	std	Y+6, r25	; 0x06
    34f6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34f8:	8d 81       	ldd	r24, Y+5	; 0x05
    34fa:	9e 81       	ldd	r25, Y+6	; 0x06
    34fc:	00 97       	sbiw	r24, 0x00	; 0
    34fe:	69 f7       	brne	.-38     	; 0x34da <LCD_Init+0x47c>
    3500:	14 c0       	rjmp	.+40     	; 0x352a <LCD_Init+0x4cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3502:	6f 81       	ldd	r22, Y+7	; 0x07
    3504:	78 85       	ldd	r23, Y+8	; 0x08
    3506:	89 85       	ldd	r24, Y+9	; 0x09
    3508:	9a 85       	ldd	r25, Y+10	; 0x0a
    350a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    350e:	dc 01       	movw	r26, r24
    3510:	cb 01       	movw	r24, r22
    3512:	9e 83       	std	Y+6, r25	; 0x06
    3514:	8d 83       	std	Y+5, r24	; 0x05
    3516:	8d 81       	ldd	r24, Y+5	; 0x05
    3518:	9e 81       	ldd	r25, Y+6	; 0x06
    351a:	9a 83       	std	Y+2, r25	; 0x02
    351c:	89 83       	std	Y+1, r24	; 0x01
    351e:	89 81       	ldd	r24, Y+1	; 0x01
    3520:	9a 81       	ldd	r25, Y+2	; 0x02
    3522:	01 97       	sbiw	r24, 0x01	; 1
    3524:	f1 f7       	brne	.-4      	; 0x3522 <LCD_Init+0x4c4>
    3526:	9a 83       	std	Y+2, r25	; 0x02
    3528:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    352a:	ca 5b       	subi	r28, 0xBA	; 186
    352c:	df 4f       	sbci	r29, 0xFF	; 255
    352e:	0f b6       	in	r0, 0x3f	; 63
    3530:	f8 94       	cli
    3532:	de bf       	out	0x3e, r29	; 62
    3534:	0f be       	out	0x3f, r0	; 63
    3536:	cd bf       	out	0x3d, r28	; 61
    3538:	cf 91       	pop	r28
    353a:	df 91       	pop	r29
    353c:	1f 91       	pop	r17
    353e:	0f 91       	pop	r16
    3540:	08 95       	ret

00003542 <LCD_SendString>:

void LCD_SendString(const u8 *String)
{
    3542:	df 93       	push	r29
    3544:	cf 93       	push	r28
    3546:	00 d0       	rcall	.+0      	; 0x3548 <LCD_SendString+0x6>
    3548:	0f 92       	push	r0
    354a:	cd b7       	in	r28, 0x3d	; 61
    354c:	de b7       	in	r29, 0x3e	; 62
    354e:	9b 83       	std	Y+3, r25	; 0x03
    3550:	8a 83       	std	Y+2, r24	; 0x02
	u8 Counter=0;
    3552:	19 82       	std	Y+1, r1	; 0x01
    3554:	0e c0       	rjmp	.+28     	; 0x3572 <LCD_SendString+0x30>
	while(String[Counter] != '\0')
	{
		LCD_SendData(String[Counter]);
    3556:	89 81       	ldd	r24, Y+1	; 0x01
    3558:	28 2f       	mov	r18, r24
    355a:	30 e0       	ldi	r19, 0x00	; 0
    355c:	8a 81       	ldd	r24, Y+2	; 0x02
    355e:	9b 81       	ldd	r25, Y+3	; 0x03
    3560:	fc 01       	movw	r30, r24
    3562:	e2 0f       	add	r30, r18
    3564:	f3 1f       	adc	r31, r19
    3566:	80 81       	ld	r24, Z
    3568:	0e 94 91 17 	call	0x2f22	; 0x2f22 <LCD_SendData>
		Counter++;
    356c:	89 81       	ldd	r24, Y+1	; 0x01
    356e:	8f 5f       	subi	r24, 0xFF	; 255
    3570:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_SendString(const u8 *String)
{
	u8 Counter=0;
	while(String[Counter] != '\0')
    3572:	89 81       	ldd	r24, Y+1	; 0x01
    3574:	28 2f       	mov	r18, r24
    3576:	30 e0       	ldi	r19, 0x00	; 0
    3578:	8a 81       	ldd	r24, Y+2	; 0x02
    357a:	9b 81       	ldd	r25, Y+3	; 0x03
    357c:	fc 01       	movw	r30, r24
    357e:	e2 0f       	add	r30, r18
    3580:	f3 1f       	adc	r31, r19
    3582:	80 81       	ld	r24, Z
    3584:	88 23       	and	r24, r24
    3586:	39 f7       	brne	.-50     	; 0x3556 <LCD_SendString+0x14>
	{
		LCD_SendData(String[Counter]);
		Counter++;
	}
}
    3588:	0f 90       	pop	r0
    358a:	0f 90       	pop	r0
    358c:	0f 90       	pop	r0
    358e:	cf 91       	pop	r28
    3590:	df 91       	pop	r29
    3592:	08 95       	ret

00003594 <LCD_GoToXY>:

void LCD_GoToXY(u8 Row , u8 Col)
{
    3594:	df 93       	push	r29
    3596:	cf 93       	push	r28
    3598:	00 d0       	rcall	.+0      	; 0x359a <LCD_GoToXY+0x6>
    359a:	00 d0       	rcall	.+0      	; 0x359c <LCD_GoToXY+0x8>
    359c:	0f 92       	push	r0
    359e:	cd b7       	in	r28, 0x3d	; 61
    35a0:	de b7       	in	r29, 0x3e	; 62
    35a2:	8a 83       	std	Y+2, r24	; 0x02
    35a4:	6b 83       	std	Y+3, r22	; 0x03
	u8 Position;
	if(Row == 0 || Row == 1)
    35a6:	8a 81       	ldd	r24, Y+2	; 0x02
    35a8:	88 23       	and	r24, r24
    35aa:	19 f0       	breq	.+6      	; 0x35b2 <LCD_GoToXY+0x1e>
    35ac:	8a 81       	ldd	r24, Y+2	; 0x02
    35ae:	81 30       	cpi	r24, 0x01	; 1
    35b0:	e1 f4       	brne	.+56     	; 0x35ea <LCD_GoToXY+0x56>
	{
		if(Col >= 0 && Col <= 15)
    35b2:	8b 81       	ldd	r24, Y+3	; 0x03
    35b4:	80 31       	cpi	r24, 0x10	; 16
    35b6:	a8 f4       	brcc	.+42     	; 0x35e2 <LCD_GoToXY+0x4e>
		{
			switch(Row)
    35b8:	8a 81       	ldd	r24, Y+2	; 0x02
    35ba:	28 2f       	mov	r18, r24
    35bc:	30 e0       	ldi	r19, 0x00	; 0
    35be:	3d 83       	std	Y+5, r19	; 0x05
    35c0:	2c 83       	std	Y+4, r18	; 0x04
    35c2:	8c 81       	ldd	r24, Y+4	; 0x04
    35c4:	9d 81       	ldd	r25, Y+5	; 0x05
    35c6:	00 97       	sbiw	r24, 0x00	; 0
    35c8:	31 f0       	breq	.+12     	; 0x35d6 <LCD_GoToXY+0x42>
    35ca:	2c 81       	ldd	r18, Y+4	; 0x04
    35cc:	3d 81       	ldd	r19, Y+5	; 0x05
    35ce:	21 30       	cpi	r18, 0x01	; 1
    35d0:	31 05       	cpc	r19, r1
    35d2:	21 f0       	breq	.+8      	; 0x35dc <LCD_GoToXY+0x48>
    35d4:	06 c0       	rjmp	.+12     	; 0x35e2 <LCD_GoToXY+0x4e>
			{

			case 0:
				Position=0x00 + Col;
    35d6:	8b 81       	ldd	r24, Y+3	; 0x03
    35d8:	89 83       	std	Y+1, r24	; 0x01
    35da:	03 c0       	rjmp	.+6      	; 0x35e2 <LCD_GoToXY+0x4e>
				break;
			case 1:
				Position=0x40 + Col;
    35dc:	8b 81       	ldd	r24, Y+3	; 0x03
    35de:	80 5c       	subi	r24, 0xC0	; 192
    35e0:	89 83       	std	Y+1, r24	; 0x01
				break;
			}
		}
		LCD_SendCommand(128+Position);
    35e2:	89 81       	ldd	r24, Y+1	; 0x01
    35e4:	80 58       	subi	r24, 0x80	; 128
    35e6:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
	}
}
    35ea:	0f 90       	pop	r0
    35ec:	0f 90       	pop	r0
    35ee:	0f 90       	pop	r0
    35f0:	0f 90       	pop	r0
    35f2:	0f 90       	pop	r0
    35f4:	cf 91       	pop	r28
    35f6:	df 91       	pop	r29
    35f8:	08 95       	ret

000035fa <LCD_ClearDisplay>:

void LCD_ClearDisplay(void)
{
    35fa:	df 93       	push	r29
    35fc:	cf 93       	push	r28
    35fe:	cd b7       	in	r28, 0x3d	; 61
    3600:	de b7       	in	r29, 0x3e	; 62
    3602:	2e 97       	sbiw	r28, 0x0e	; 14
    3604:	0f b6       	in	r0, 0x3f	; 63
    3606:	f8 94       	cli
    3608:	de bf       	out	0x3e, r29	; 62
    360a:	0f be       	out	0x3f, r0	; 63
    360c:	cd bf       	out	0x3d, r28	; 61
	LCD_SendCommand(1);
    360e:	81 e0       	ldi	r24, 0x01	; 1
    3610:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <LCD_SendCommand>
    3614:	80 e0       	ldi	r24, 0x00	; 0
    3616:	90 e0       	ldi	r25, 0x00	; 0
    3618:	a0 e0       	ldi	r26, 0x00	; 0
    361a:	b0 e4       	ldi	r27, 0x40	; 64
    361c:	8b 87       	std	Y+11, r24	; 0x0b
    361e:	9c 87       	std	Y+12, r25	; 0x0c
    3620:	ad 87       	std	Y+13, r26	; 0x0d
    3622:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3624:	6b 85       	ldd	r22, Y+11	; 0x0b
    3626:	7c 85       	ldd	r23, Y+12	; 0x0c
    3628:	8d 85       	ldd	r24, Y+13	; 0x0d
    362a:	9e 85       	ldd	r25, Y+14	; 0x0e
    362c:	20 e0       	ldi	r18, 0x00	; 0
    362e:	30 e0       	ldi	r19, 0x00	; 0
    3630:	4a ef       	ldi	r20, 0xFA	; 250
    3632:	54 e4       	ldi	r21, 0x44	; 68
    3634:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3638:	dc 01       	movw	r26, r24
    363a:	cb 01       	movw	r24, r22
    363c:	8f 83       	std	Y+7, r24	; 0x07
    363e:	98 87       	std	Y+8, r25	; 0x08
    3640:	a9 87       	std	Y+9, r26	; 0x09
    3642:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3644:	6f 81       	ldd	r22, Y+7	; 0x07
    3646:	78 85       	ldd	r23, Y+8	; 0x08
    3648:	89 85       	ldd	r24, Y+9	; 0x09
    364a:	9a 85       	ldd	r25, Y+10	; 0x0a
    364c:	20 e0       	ldi	r18, 0x00	; 0
    364e:	30 e0       	ldi	r19, 0x00	; 0
    3650:	40 e8       	ldi	r20, 0x80	; 128
    3652:	5f e3       	ldi	r21, 0x3F	; 63
    3654:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3658:	88 23       	and	r24, r24
    365a:	2c f4       	brge	.+10     	; 0x3666 <LCD_ClearDisplay+0x6c>
		__ticks = 1;
    365c:	81 e0       	ldi	r24, 0x01	; 1
    365e:	90 e0       	ldi	r25, 0x00	; 0
    3660:	9e 83       	std	Y+6, r25	; 0x06
    3662:	8d 83       	std	Y+5, r24	; 0x05
    3664:	3f c0       	rjmp	.+126    	; 0x36e4 <LCD_ClearDisplay+0xea>
	else if (__tmp > 65535)
    3666:	6f 81       	ldd	r22, Y+7	; 0x07
    3668:	78 85       	ldd	r23, Y+8	; 0x08
    366a:	89 85       	ldd	r24, Y+9	; 0x09
    366c:	9a 85       	ldd	r25, Y+10	; 0x0a
    366e:	20 e0       	ldi	r18, 0x00	; 0
    3670:	3f ef       	ldi	r19, 0xFF	; 255
    3672:	4f e7       	ldi	r20, 0x7F	; 127
    3674:	57 e4       	ldi	r21, 0x47	; 71
    3676:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    367a:	18 16       	cp	r1, r24
    367c:	4c f5       	brge	.+82     	; 0x36d0 <LCD_ClearDisplay+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    367e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3680:	7c 85       	ldd	r23, Y+12	; 0x0c
    3682:	8d 85       	ldd	r24, Y+13	; 0x0d
    3684:	9e 85       	ldd	r25, Y+14	; 0x0e
    3686:	20 e0       	ldi	r18, 0x00	; 0
    3688:	30 e0       	ldi	r19, 0x00	; 0
    368a:	40 e2       	ldi	r20, 0x20	; 32
    368c:	51 e4       	ldi	r21, 0x41	; 65
    368e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3692:	dc 01       	movw	r26, r24
    3694:	cb 01       	movw	r24, r22
    3696:	bc 01       	movw	r22, r24
    3698:	cd 01       	movw	r24, r26
    369a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    369e:	dc 01       	movw	r26, r24
    36a0:	cb 01       	movw	r24, r22
    36a2:	9e 83       	std	Y+6, r25	; 0x06
    36a4:	8d 83       	std	Y+5, r24	; 0x05
    36a6:	0f c0       	rjmp	.+30     	; 0x36c6 <LCD_ClearDisplay+0xcc>
    36a8:	88 ec       	ldi	r24, 0xC8	; 200
    36aa:	90 e0       	ldi	r25, 0x00	; 0
    36ac:	9c 83       	std	Y+4, r25	; 0x04
    36ae:	8b 83       	std	Y+3, r24	; 0x03
    36b0:	8b 81       	ldd	r24, Y+3	; 0x03
    36b2:	9c 81       	ldd	r25, Y+4	; 0x04
    36b4:	01 97       	sbiw	r24, 0x01	; 1
    36b6:	f1 f7       	brne	.-4      	; 0x36b4 <LCD_ClearDisplay+0xba>
    36b8:	9c 83       	std	Y+4, r25	; 0x04
    36ba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36bc:	8d 81       	ldd	r24, Y+5	; 0x05
    36be:	9e 81       	ldd	r25, Y+6	; 0x06
    36c0:	01 97       	sbiw	r24, 0x01	; 1
    36c2:	9e 83       	std	Y+6, r25	; 0x06
    36c4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36c6:	8d 81       	ldd	r24, Y+5	; 0x05
    36c8:	9e 81       	ldd	r25, Y+6	; 0x06
    36ca:	00 97       	sbiw	r24, 0x00	; 0
    36cc:	69 f7       	brne	.-38     	; 0x36a8 <LCD_ClearDisplay+0xae>
    36ce:	14 c0       	rjmp	.+40     	; 0x36f8 <LCD_ClearDisplay+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36d0:	6f 81       	ldd	r22, Y+7	; 0x07
    36d2:	78 85       	ldd	r23, Y+8	; 0x08
    36d4:	89 85       	ldd	r24, Y+9	; 0x09
    36d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    36d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36dc:	dc 01       	movw	r26, r24
    36de:	cb 01       	movw	r24, r22
    36e0:	9e 83       	std	Y+6, r25	; 0x06
    36e2:	8d 83       	std	Y+5, r24	; 0x05
    36e4:	8d 81       	ldd	r24, Y+5	; 0x05
    36e6:	9e 81       	ldd	r25, Y+6	; 0x06
    36e8:	9a 83       	std	Y+2, r25	; 0x02
    36ea:	89 83       	std	Y+1, r24	; 0x01
    36ec:	89 81       	ldd	r24, Y+1	; 0x01
    36ee:	9a 81       	ldd	r25, Y+2	; 0x02
    36f0:	01 97       	sbiw	r24, 0x01	; 1
    36f2:	f1 f7       	brne	.-4      	; 0x36f0 <LCD_ClearDisplay+0xf6>
    36f4:	9a 83       	std	Y+2, r25	; 0x02
    36f6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    36f8:	2e 96       	adiw	r28, 0x0e	; 14
    36fa:	0f b6       	in	r0, 0x3f	; 63
    36fc:	f8 94       	cli
    36fe:	de bf       	out	0x3e, r29	; 62
    3700:	0f be       	out	0x3f, r0	; 63
    3702:	cd bf       	out	0x3d, r28	; 61
    3704:	cf 91       	pop	r28
    3706:	df 91       	pop	r29
    3708:	08 95       	ret

0000370a <LCD_DisplayNumber>:

void LCD_DisplayNumber(u32 Number)
{
    370a:	df 93       	push	r29
    370c:	cf 93       	push	r28
    370e:	00 d0       	rcall	.+0      	; 0x3710 <LCD_DisplayNumber+0x6>
    3710:	00 d0       	rcall	.+0      	; 0x3712 <LCD_DisplayNumber+0x8>
    3712:	cd b7       	in	r28, 0x3d	; 61
    3714:	de b7       	in	r29, 0x3e	; 62
    3716:	9c 83       	std	Y+4, r25	; 0x04
    3718:	8b 83       	std	Y+3, r24	; 0x03
	u32 ReversedNum = 1;
    371a:	81 e0       	ldi	r24, 0x01	; 1
    371c:	90 e0       	ldi	r25, 0x00	; 0
    371e:	9a 83       	std	Y+2, r25	; 0x02
    3720:	89 83       	std	Y+1, r24	; 0x01
	if(Number == 0)
    3722:	8b 81       	ldd	r24, Y+3	; 0x03
    3724:	9c 81       	ldd	r25, Y+4	; 0x04
    3726:	00 97       	sbiw	r24, 0x00	; 0
    3728:	31 f5       	brne	.+76     	; 0x3776 <LCD_DisplayNumber+0x6c>
	{
		LCD_SendData('0');
    372a:	80 e3       	ldi	r24, 0x30	; 48
    372c:	0e 94 91 17 	call	0x2f22	; 0x2f22 <LCD_SendData>
    3730:	22 c0       	rjmp	.+68     	; 0x3776 <LCD_DisplayNumber+0x6c>
	}

	while(Number != 0)
	{
		ReversedNum = (ReversedNum*10) + (Number %10);
    3732:	89 81       	ldd	r24, Y+1	; 0x01
    3734:	9a 81       	ldd	r25, Y+2	; 0x02
    3736:	9c 01       	movw	r18, r24
    3738:	22 0f       	add	r18, r18
    373a:	33 1f       	adc	r19, r19
    373c:	c9 01       	movw	r24, r18
    373e:	88 0f       	add	r24, r24
    3740:	99 1f       	adc	r25, r25
    3742:	88 0f       	add	r24, r24
    3744:	99 1f       	adc	r25, r25
    3746:	f9 01       	movw	r30, r18
    3748:	e8 0f       	add	r30, r24
    374a:	f9 1f       	adc	r31, r25
    374c:	8b 81       	ldd	r24, Y+3	; 0x03
    374e:	9c 81       	ldd	r25, Y+4	; 0x04
    3750:	2a e0       	ldi	r18, 0x0A	; 10
    3752:	30 e0       	ldi	r19, 0x00	; 0
    3754:	b9 01       	movw	r22, r18
    3756:	0e 94 35 1d 	call	0x3a6a	; 0x3a6a <__udivmodhi4>
    375a:	8e 0f       	add	r24, r30
    375c:	9f 1f       	adc	r25, r31
    375e:	9a 83       	std	Y+2, r25	; 0x02
    3760:	89 83       	std	Y+1, r24	; 0x01
		Number = Number /10;
    3762:	8b 81       	ldd	r24, Y+3	; 0x03
    3764:	9c 81       	ldd	r25, Y+4	; 0x04
    3766:	2a e0       	ldi	r18, 0x0A	; 10
    3768:	30 e0       	ldi	r19, 0x00	; 0
    376a:	b9 01       	movw	r22, r18
    376c:	0e 94 35 1d 	call	0x3a6a	; 0x3a6a <__udivmodhi4>
    3770:	cb 01       	movw	r24, r22
    3772:	9c 83       	std	Y+4, r25	; 0x04
    3774:	8b 83       	std	Y+3, r24	; 0x03
	if(Number == 0)
	{
		LCD_SendData('0');
	}

	while(Number != 0)
    3776:	8b 81       	ldd	r24, Y+3	; 0x03
    3778:	9c 81       	ldd	r25, Y+4	; 0x04
    377a:	00 97       	sbiw	r24, 0x00	; 0
    377c:	d1 f6       	brne	.-76     	; 0x3732 <LCD_DisplayNumber+0x28>
    377e:	14 c0       	rjmp	.+40     	; 0x37a8 <LCD_DisplayNumber+0x9e>
		Number = Number /10;
	}

	while(ReversedNum != 1)
	{
		LCD_SendData( (ReversedNum%10) + 48);
    3780:	89 81       	ldd	r24, Y+1	; 0x01
    3782:	9a 81       	ldd	r25, Y+2	; 0x02
    3784:	2a e0       	ldi	r18, 0x0A	; 10
    3786:	30 e0       	ldi	r19, 0x00	; 0
    3788:	b9 01       	movw	r22, r18
    378a:	0e 94 35 1d 	call	0x3a6a	; 0x3a6a <__udivmodhi4>
    378e:	80 5d       	subi	r24, 0xD0	; 208
    3790:	0e 94 91 17 	call	0x2f22	; 0x2f22 <LCD_SendData>
		ReversedNum= ReversedNum/10;
    3794:	89 81       	ldd	r24, Y+1	; 0x01
    3796:	9a 81       	ldd	r25, Y+2	; 0x02
    3798:	2a e0       	ldi	r18, 0x0A	; 10
    379a:	30 e0       	ldi	r19, 0x00	; 0
    379c:	b9 01       	movw	r22, r18
    379e:	0e 94 35 1d 	call	0x3a6a	; 0x3a6a <__udivmodhi4>
    37a2:	cb 01       	movw	r24, r22
    37a4:	9a 83       	std	Y+2, r25	; 0x02
    37a6:	89 83       	std	Y+1, r24	; 0x01
	{
		ReversedNum = (ReversedNum*10) + (Number %10);
		Number = Number /10;
	}

	while(ReversedNum != 1)
    37a8:	89 81       	ldd	r24, Y+1	; 0x01
    37aa:	9a 81       	ldd	r25, Y+2	; 0x02
    37ac:	81 30       	cpi	r24, 0x01	; 1
    37ae:	91 05       	cpc	r25, r1
    37b0:	39 f7       	brne	.-50     	; 0x3780 <LCD_DisplayNumber+0x76>
	{
		LCD_SendData( (ReversedNum%10) + 48);
		ReversedNum= ReversedNum/10;
	}
}
    37b2:	0f 90       	pop	r0
    37b4:	0f 90       	pop	r0
    37b6:	0f 90       	pop	r0
    37b8:	0f 90       	pop	r0
    37ba:	cf 91       	pop	r28
    37bc:	df 91       	pop	r29
    37be:	08 95       	ret

000037c0 <Keypad_Init>:
						{'C',0,'=','#'}
					  };


u8 Keypad_Init()
{
    37c0:	df 93       	push	r29
    37c2:	cf 93       	push	r28
    37c4:	0f 92       	push	r0
    37c6:	cd b7       	in	r28, 0x3d	; 61
    37c8:	de b7       	in	r29, 0x3e	; 62
	MDIO_vSetPortDir(KEYPAD_PORT , 0xF0);
    37ca:	80 e0       	ldi	r24, 0x00	; 0
    37cc:	60 ef       	ldi	r22, 0xF0	; 240
    37ce:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <MDIO_vSetPortDir>
	MDIO_vSetPortVal(KEYPAD_PORT , 0xFF);
    37d2:	80 e0       	ldi	r24, 0x00	; 0
    37d4:	6f ef       	ldi	r22, 0xFF	; 255
    37d6:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <MDIO_vSetPortVal>
}
    37da:	0f 90       	pop	r0
    37dc:	cf 91       	pop	r28
    37de:	df 91       	pop	r29
    37e0:	08 95       	ret

000037e2 <KeypadGetKey>:

u8 KeypadGetKey()
{
    37e2:	df 93       	push	r29
    37e4:	cf 93       	push	r28
    37e6:	cd b7       	in	r28, 0x3d	; 61
    37e8:	de b7       	in	r29, 0x3e	; 62
    37ea:	6f 97       	sbiw	r28, 0x1f	; 31
    37ec:	0f b6       	in	r0, 0x3f	; 63
    37ee:	f8 94       	cli
    37f0:	de bf       	out	0x3e, r29	; 62
    37f2:	0f be       	out	0x3f, r0	; 63
    37f4:	cd bf       	out	0x3d, r28	; 61
	for(u8 Col=0; Col <COLs_NO; Col++)
    37f6:	1e 8e       	std	Y+30, r1	; 0x1e
    37f8:	28 c1       	rjmp	.+592    	; 0x3a4a <KeypadGetKey+0x268>
	{
		// Set Col Low
		MDIO_vSetPinVal(KEYPAD_PORT,Col+4,DIO_LOW);
    37fa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    37fc:	98 2f       	mov	r25, r24
    37fe:	9c 5f       	subi	r25, 0xFC	; 252
    3800:	80 e0       	ldi	r24, 0x00	; 0
    3802:	69 2f       	mov	r22, r25
    3804:	40 e0       	ldi	r20, 0x00	; 0
    3806:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>

		for(u8 Row=0; Row <ROWs_NO; Row++)
    380a:	1d 8e       	std	Y+29, r1	; 0x1d
    380c:	0f c1       	rjmp	.+542    	; 0x3a2c <KeypadGetKey+0x24a>
		{
			if(MDIO_GetPinVal(KEYPAD_PORT,Row) == 0 )
    380e:	80 e0       	ldi	r24, 0x00	; 0
    3810:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3812:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <MDIO_GetPinVal>
    3816:	88 23       	and	r24, r24
    3818:	09 f0       	breq	.+2      	; 0x381c <KeypadGetKey+0x3a>
    381a:	05 c1       	rjmp	.+522    	; 0x3a26 <KeypadGetKey+0x244>
    381c:	80 e0       	ldi	r24, 0x00	; 0
    381e:	90 e0       	ldi	r25, 0x00	; 0
    3820:	a8 e4       	ldi	r26, 0x48	; 72
    3822:	b2 e4       	ldi	r27, 0x42	; 66
    3824:	89 8f       	std	Y+25, r24	; 0x19
    3826:	9a 8f       	std	Y+26, r25	; 0x1a
    3828:	ab 8f       	std	Y+27, r26	; 0x1b
    382a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    382c:	69 8d       	ldd	r22, Y+25	; 0x19
    382e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3830:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3832:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3834:	20 e0       	ldi	r18, 0x00	; 0
    3836:	30 e0       	ldi	r19, 0x00	; 0
    3838:	4a ef       	ldi	r20, 0xFA	; 250
    383a:	54 e4       	ldi	r21, 0x44	; 68
    383c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3840:	dc 01       	movw	r26, r24
    3842:	cb 01       	movw	r24, r22
    3844:	8d 8b       	std	Y+21, r24	; 0x15
    3846:	9e 8b       	std	Y+22, r25	; 0x16
    3848:	af 8b       	std	Y+23, r26	; 0x17
    384a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    384c:	6d 89       	ldd	r22, Y+21	; 0x15
    384e:	7e 89       	ldd	r23, Y+22	; 0x16
    3850:	8f 89       	ldd	r24, Y+23	; 0x17
    3852:	98 8d       	ldd	r25, Y+24	; 0x18
    3854:	20 e0       	ldi	r18, 0x00	; 0
    3856:	30 e0       	ldi	r19, 0x00	; 0
    3858:	40 e8       	ldi	r20, 0x80	; 128
    385a:	5f e3       	ldi	r21, 0x3F	; 63
    385c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3860:	88 23       	and	r24, r24
    3862:	2c f4       	brge	.+10     	; 0x386e <KeypadGetKey+0x8c>
		__ticks = 1;
    3864:	81 e0       	ldi	r24, 0x01	; 1
    3866:	90 e0       	ldi	r25, 0x00	; 0
    3868:	9c 8b       	std	Y+20, r25	; 0x14
    386a:	8b 8b       	std	Y+19, r24	; 0x13
    386c:	3f c0       	rjmp	.+126    	; 0x38ec <KeypadGetKey+0x10a>
	else if (__tmp > 65535)
    386e:	6d 89       	ldd	r22, Y+21	; 0x15
    3870:	7e 89       	ldd	r23, Y+22	; 0x16
    3872:	8f 89       	ldd	r24, Y+23	; 0x17
    3874:	98 8d       	ldd	r25, Y+24	; 0x18
    3876:	20 e0       	ldi	r18, 0x00	; 0
    3878:	3f ef       	ldi	r19, 0xFF	; 255
    387a:	4f e7       	ldi	r20, 0x7F	; 127
    387c:	57 e4       	ldi	r21, 0x47	; 71
    387e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3882:	18 16       	cp	r1, r24
    3884:	4c f5       	brge	.+82     	; 0x38d8 <KeypadGetKey+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3886:	69 8d       	ldd	r22, Y+25	; 0x19
    3888:	7a 8d       	ldd	r23, Y+26	; 0x1a
    388a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    388c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    388e:	20 e0       	ldi	r18, 0x00	; 0
    3890:	30 e0       	ldi	r19, 0x00	; 0
    3892:	40 e2       	ldi	r20, 0x20	; 32
    3894:	51 e4       	ldi	r21, 0x41	; 65
    3896:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    389a:	dc 01       	movw	r26, r24
    389c:	cb 01       	movw	r24, r22
    389e:	bc 01       	movw	r22, r24
    38a0:	cd 01       	movw	r24, r26
    38a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38a6:	dc 01       	movw	r26, r24
    38a8:	cb 01       	movw	r24, r22
    38aa:	9c 8b       	std	Y+20, r25	; 0x14
    38ac:	8b 8b       	std	Y+19, r24	; 0x13
    38ae:	0f c0       	rjmp	.+30     	; 0x38ce <KeypadGetKey+0xec>
    38b0:	88 ec       	ldi	r24, 0xC8	; 200
    38b2:	90 e0       	ldi	r25, 0x00	; 0
    38b4:	9a 8b       	std	Y+18, r25	; 0x12
    38b6:	89 8b       	std	Y+17, r24	; 0x11
    38b8:	89 89       	ldd	r24, Y+17	; 0x11
    38ba:	9a 89       	ldd	r25, Y+18	; 0x12
    38bc:	01 97       	sbiw	r24, 0x01	; 1
    38be:	f1 f7       	brne	.-4      	; 0x38bc <KeypadGetKey+0xda>
    38c0:	9a 8b       	std	Y+18, r25	; 0x12
    38c2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38c4:	8b 89       	ldd	r24, Y+19	; 0x13
    38c6:	9c 89       	ldd	r25, Y+20	; 0x14
    38c8:	01 97       	sbiw	r24, 0x01	; 1
    38ca:	9c 8b       	std	Y+20, r25	; 0x14
    38cc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38ce:	8b 89       	ldd	r24, Y+19	; 0x13
    38d0:	9c 89       	ldd	r25, Y+20	; 0x14
    38d2:	00 97       	sbiw	r24, 0x00	; 0
    38d4:	69 f7       	brne	.-38     	; 0x38b0 <KeypadGetKey+0xce>
    38d6:	14 c0       	rjmp	.+40     	; 0x3900 <KeypadGetKey+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38d8:	6d 89       	ldd	r22, Y+21	; 0x15
    38da:	7e 89       	ldd	r23, Y+22	; 0x16
    38dc:	8f 89       	ldd	r24, Y+23	; 0x17
    38de:	98 8d       	ldd	r25, Y+24	; 0x18
    38e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38e4:	dc 01       	movw	r26, r24
    38e6:	cb 01       	movw	r24, r22
    38e8:	9c 8b       	std	Y+20, r25	; 0x14
    38ea:	8b 8b       	std	Y+19, r24	; 0x13
    38ec:	8b 89       	ldd	r24, Y+19	; 0x13
    38ee:	9c 89       	ldd	r25, Y+20	; 0x14
    38f0:	98 8b       	std	Y+16, r25	; 0x10
    38f2:	8f 87       	std	Y+15, r24	; 0x0f
    38f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    38f6:	98 89       	ldd	r25, Y+16	; 0x10
    38f8:	01 97       	sbiw	r24, 0x01	; 1
    38fa:	f1 f7       	brne	.-4      	; 0x38f8 <KeypadGetKey+0x116>
    38fc:	98 8b       	std	Y+16, r25	; 0x10
    38fe:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(50);
				if(MDIO_GetPinVal(KEYPAD_PORT,Row) == 0)
    3900:	80 e0       	ldi	r24, 0x00	; 0
    3902:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3904:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <MDIO_GetPinVal>
    3908:	88 23       	and	r24, r24
    390a:	09 f0       	breq	.+2      	; 0x390e <KeypadGetKey+0x12c>
    390c:	8c c0       	rjmp	.+280    	; 0x3a26 <KeypadGetKey+0x244>
				{
					while(MDIO_GetPinVal(KEYPAD_PORT,Row) == 0)
    390e:	80 e0       	ldi	r24, 0x00	; 0
    3910:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3912:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <MDIO_GetPinVal>
    3916:	88 23       	and	r24, r24
    3918:	09 f0       	breq	.+2      	; 0x391c <KeypadGetKey+0x13a>
    391a:	85 c0       	rjmp	.+266    	; 0x3a26 <KeypadGetKey+0x244>
    391c:	80 e0       	ldi	r24, 0x00	; 0
    391e:	90 e0       	ldi	r25, 0x00	; 0
    3920:	a8 e4       	ldi	r26, 0x48	; 72
    3922:	b2 e4       	ldi	r27, 0x42	; 66
    3924:	8b 87       	std	Y+11, r24	; 0x0b
    3926:	9c 87       	std	Y+12, r25	; 0x0c
    3928:	ad 87       	std	Y+13, r26	; 0x0d
    392a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    392c:	6b 85       	ldd	r22, Y+11	; 0x0b
    392e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3930:	8d 85       	ldd	r24, Y+13	; 0x0d
    3932:	9e 85       	ldd	r25, Y+14	; 0x0e
    3934:	20 e0       	ldi	r18, 0x00	; 0
    3936:	30 e0       	ldi	r19, 0x00	; 0
    3938:	4a ef       	ldi	r20, 0xFA	; 250
    393a:	54 e4       	ldi	r21, 0x44	; 68
    393c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3940:	dc 01       	movw	r26, r24
    3942:	cb 01       	movw	r24, r22
    3944:	8f 83       	std	Y+7, r24	; 0x07
    3946:	98 87       	std	Y+8, r25	; 0x08
    3948:	a9 87       	std	Y+9, r26	; 0x09
    394a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    394c:	6f 81       	ldd	r22, Y+7	; 0x07
    394e:	78 85       	ldd	r23, Y+8	; 0x08
    3950:	89 85       	ldd	r24, Y+9	; 0x09
    3952:	9a 85       	ldd	r25, Y+10	; 0x0a
    3954:	20 e0       	ldi	r18, 0x00	; 0
    3956:	30 e0       	ldi	r19, 0x00	; 0
    3958:	40 e8       	ldi	r20, 0x80	; 128
    395a:	5f e3       	ldi	r21, 0x3F	; 63
    395c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3960:	88 23       	and	r24, r24
    3962:	2c f4       	brge	.+10     	; 0x396e <KeypadGetKey+0x18c>
		__ticks = 1;
    3964:	81 e0       	ldi	r24, 0x01	; 1
    3966:	90 e0       	ldi	r25, 0x00	; 0
    3968:	9e 83       	std	Y+6, r25	; 0x06
    396a:	8d 83       	std	Y+5, r24	; 0x05
    396c:	3f c0       	rjmp	.+126    	; 0x39ec <KeypadGetKey+0x20a>
	else if (__tmp > 65535)
    396e:	6f 81       	ldd	r22, Y+7	; 0x07
    3970:	78 85       	ldd	r23, Y+8	; 0x08
    3972:	89 85       	ldd	r24, Y+9	; 0x09
    3974:	9a 85       	ldd	r25, Y+10	; 0x0a
    3976:	20 e0       	ldi	r18, 0x00	; 0
    3978:	3f ef       	ldi	r19, 0xFF	; 255
    397a:	4f e7       	ldi	r20, 0x7F	; 127
    397c:	57 e4       	ldi	r21, 0x47	; 71
    397e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3982:	18 16       	cp	r1, r24
    3984:	4c f5       	brge	.+82     	; 0x39d8 <KeypadGetKey+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3986:	6b 85       	ldd	r22, Y+11	; 0x0b
    3988:	7c 85       	ldd	r23, Y+12	; 0x0c
    398a:	8d 85       	ldd	r24, Y+13	; 0x0d
    398c:	9e 85       	ldd	r25, Y+14	; 0x0e
    398e:	20 e0       	ldi	r18, 0x00	; 0
    3990:	30 e0       	ldi	r19, 0x00	; 0
    3992:	40 e2       	ldi	r20, 0x20	; 32
    3994:	51 e4       	ldi	r21, 0x41	; 65
    3996:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    399a:	dc 01       	movw	r26, r24
    399c:	cb 01       	movw	r24, r22
    399e:	bc 01       	movw	r22, r24
    39a0:	cd 01       	movw	r24, r26
    39a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39a6:	dc 01       	movw	r26, r24
    39a8:	cb 01       	movw	r24, r22
    39aa:	9e 83       	std	Y+6, r25	; 0x06
    39ac:	8d 83       	std	Y+5, r24	; 0x05
    39ae:	0f c0       	rjmp	.+30     	; 0x39ce <KeypadGetKey+0x1ec>
    39b0:	88 ec       	ldi	r24, 0xC8	; 200
    39b2:	90 e0       	ldi	r25, 0x00	; 0
    39b4:	9c 83       	std	Y+4, r25	; 0x04
    39b6:	8b 83       	std	Y+3, r24	; 0x03
    39b8:	8b 81       	ldd	r24, Y+3	; 0x03
    39ba:	9c 81       	ldd	r25, Y+4	; 0x04
    39bc:	01 97       	sbiw	r24, 0x01	; 1
    39be:	f1 f7       	brne	.-4      	; 0x39bc <KeypadGetKey+0x1da>
    39c0:	9c 83       	std	Y+4, r25	; 0x04
    39c2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39c4:	8d 81       	ldd	r24, Y+5	; 0x05
    39c6:	9e 81       	ldd	r25, Y+6	; 0x06
    39c8:	01 97       	sbiw	r24, 0x01	; 1
    39ca:	9e 83       	std	Y+6, r25	; 0x06
    39cc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39ce:	8d 81       	ldd	r24, Y+5	; 0x05
    39d0:	9e 81       	ldd	r25, Y+6	; 0x06
    39d2:	00 97       	sbiw	r24, 0x00	; 0
    39d4:	69 f7       	brne	.-38     	; 0x39b0 <KeypadGetKey+0x1ce>
    39d6:	14 c0       	rjmp	.+40     	; 0x3a00 <KeypadGetKey+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39d8:	6f 81       	ldd	r22, Y+7	; 0x07
    39da:	78 85       	ldd	r23, Y+8	; 0x08
    39dc:	89 85       	ldd	r24, Y+9	; 0x09
    39de:	9a 85       	ldd	r25, Y+10	; 0x0a
    39e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39e4:	dc 01       	movw	r26, r24
    39e6:	cb 01       	movw	r24, r22
    39e8:	9e 83       	std	Y+6, r25	; 0x06
    39ea:	8d 83       	std	Y+5, r24	; 0x05
    39ec:	8d 81       	ldd	r24, Y+5	; 0x05
    39ee:	9e 81       	ldd	r25, Y+6	; 0x06
    39f0:	9a 83       	std	Y+2, r25	; 0x02
    39f2:	89 83       	std	Y+1, r24	; 0x01
    39f4:	89 81       	ldd	r24, Y+1	; 0x01
    39f6:	9a 81       	ldd	r25, Y+2	; 0x02
    39f8:	01 97       	sbiw	r24, 0x01	; 1
    39fa:	f1 f7       	brne	.-4      	; 0x39f8 <KeypadGetKey+0x216>
    39fc:	9a 83       	std	Y+2, r25	; 0x02
    39fe:	89 83       	std	Y+1, r24	; 0x01
					{
						_delay_ms(50);
						return KeypadMap[Row][Col];
    3a00:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3a02:	48 2f       	mov	r20, r24
    3a04:	50 e0       	ldi	r21, 0x00	; 0
    3a06:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3a08:	28 2f       	mov	r18, r24
    3a0a:	30 e0       	ldi	r19, 0x00	; 0
    3a0c:	ca 01       	movw	r24, r20
    3a0e:	88 0f       	add	r24, r24
    3a10:	99 1f       	adc	r25, r25
    3a12:	88 0f       	add	r24, r24
    3a14:	99 1f       	adc	r25, r25
    3a16:	82 0f       	add	r24, r18
    3a18:	93 1f       	adc	r25, r19
    3a1a:	fc 01       	movw	r30, r24
    3a1c:	e8 59       	subi	r30, 0x98	; 152
    3a1e:	fe 4f       	sbci	r31, 0xFE	; 254
    3a20:	80 81       	ld	r24, Z
    3a22:	8f 8f       	std	Y+31, r24	; 0x1f
    3a24:	18 c0       	rjmp	.+48     	; 0x3a56 <KeypadGetKey+0x274>
	for(u8 Col=0; Col <COLs_NO; Col++)
	{
		// Set Col Low
		MDIO_vSetPinVal(KEYPAD_PORT,Col+4,DIO_LOW);

		for(u8 Row=0; Row <ROWs_NO; Row++)
    3a26:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3a28:	8f 5f       	subi	r24, 0xFF	; 255
    3a2a:	8d 8f       	std	Y+29, r24	; 0x1d
    3a2c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3a2e:	84 30       	cpi	r24, 0x04	; 4
    3a30:	08 f4       	brcc	.+2      	; 0x3a34 <KeypadGetKey+0x252>
    3a32:	ed ce       	rjmp	.-550    	; 0x380e <KeypadGetKey+0x2c>
				}
//				return KeypadMap[Row][Col];
			}
		}
		// Set Col High
		MDIO_vSetPinVal(KEYPAD_PORT,Col+4,DIO_HIGH);
    3a34:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3a36:	98 2f       	mov	r25, r24
    3a38:	9c 5f       	subi	r25, 0xFC	; 252
    3a3a:	80 e0       	ldi	r24, 0x00	; 0
    3a3c:	69 2f       	mov	r22, r25
    3a3e:	41 e0       	ldi	r20, 0x01	; 1
    3a40:	0e 94 85 0c 	call	0x190a	; 0x190a <MDIO_vSetPinVal>
	MDIO_vSetPortVal(KEYPAD_PORT , 0xFF);
}

u8 KeypadGetKey()
{
	for(u8 Col=0; Col <COLs_NO; Col++)
    3a44:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3a46:	8f 5f       	subi	r24, 0xFF	; 255
    3a48:	8e 8f       	std	Y+30, r24	; 0x1e
    3a4a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3a4c:	84 30       	cpi	r24, 0x04	; 4
    3a4e:	08 f4       	brcc	.+2      	; 0x3a52 <KeypadGetKey+0x270>
    3a50:	d4 ce       	rjmp	.-600    	; 0x37fa <KeypadGetKey+0x18>
			}
		}
		// Set Col High
		MDIO_vSetPinVal(KEYPAD_PORT,Col+4,DIO_HIGH);
	}
	return NO_KEY_PRESSED;
    3a52:	8f ef       	ldi	r24, 0xFF	; 255
    3a54:	8f 8f       	std	Y+31, r24	; 0x1f
    3a56:	8f 8d       	ldd	r24, Y+31	; 0x1f
}
    3a58:	6f 96       	adiw	r28, 0x1f	; 31
    3a5a:	0f b6       	in	r0, 0x3f	; 63
    3a5c:	f8 94       	cli
    3a5e:	de bf       	out	0x3e, r29	; 62
    3a60:	0f be       	out	0x3f, r0	; 63
    3a62:	cd bf       	out	0x3d, r28	; 61
    3a64:	cf 91       	pop	r28
    3a66:	df 91       	pop	r29
    3a68:	08 95       	ret

00003a6a <__udivmodhi4>:
    3a6a:	aa 1b       	sub	r26, r26
    3a6c:	bb 1b       	sub	r27, r27
    3a6e:	51 e1       	ldi	r21, 0x11	; 17
    3a70:	07 c0       	rjmp	.+14     	; 0x3a80 <__udivmodhi4_ep>

00003a72 <__udivmodhi4_loop>:
    3a72:	aa 1f       	adc	r26, r26
    3a74:	bb 1f       	adc	r27, r27
    3a76:	a6 17       	cp	r26, r22
    3a78:	b7 07       	cpc	r27, r23
    3a7a:	10 f0       	brcs	.+4      	; 0x3a80 <__udivmodhi4_ep>
    3a7c:	a6 1b       	sub	r26, r22
    3a7e:	b7 0b       	sbc	r27, r23

00003a80 <__udivmodhi4_ep>:
    3a80:	88 1f       	adc	r24, r24
    3a82:	99 1f       	adc	r25, r25
    3a84:	5a 95       	dec	r21
    3a86:	a9 f7       	brne	.-22     	; 0x3a72 <__udivmodhi4_loop>
    3a88:	80 95       	com	r24
    3a8a:	90 95       	com	r25
    3a8c:	bc 01       	movw	r22, r24
    3a8e:	cd 01       	movw	r24, r26
    3a90:	08 95       	ret

00003a92 <__prologue_saves__>:
    3a92:	2f 92       	push	r2
    3a94:	3f 92       	push	r3
    3a96:	4f 92       	push	r4
    3a98:	5f 92       	push	r5
    3a9a:	6f 92       	push	r6
    3a9c:	7f 92       	push	r7
    3a9e:	8f 92       	push	r8
    3aa0:	9f 92       	push	r9
    3aa2:	af 92       	push	r10
    3aa4:	bf 92       	push	r11
    3aa6:	cf 92       	push	r12
    3aa8:	df 92       	push	r13
    3aaa:	ef 92       	push	r14
    3aac:	ff 92       	push	r15
    3aae:	0f 93       	push	r16
    3ab0:	1f 93       	push	r17
    3ab2:	cf 93       	push	r28
    3ab4:	df 93       	push	r29
    3ab6:	cd b7       	in	r28, 0x3d	; 61
    3ab8:	de b7       	in	r29, 0x3e	; 62
    3aba:	ca 1b       	sub	r28, r26
    3abc:	db 0b       	sbc	r29, r27
    3abe:	0f b6       	in	r0, 0x3f	; 63
    3ac0:	f8 94       	cli
    3ac2:	de bf       	out	0x3e, r29	; 62
    3ac4:	0f be       	out	0x3f, r0	; 63
    3ac6:	cd bf       	out	0x3d, r28	; 61
    3ac8:	09 94       	ijmp

00003aca <__epilogue_restores__>:
    3aca:	2a 88       	ldd	r2, Y+18	; 0x12
    3acc:	39 88       	ldd	r3, Y+17	; 0x11
    3ace:	48 88       	ldd	r4, Y+16	; 0x10
    3ad0:	5f 84       	ldd	r5, Y+15	; 0x0f
    3ad2:	6e 84       	ldd	r6, Y+14	; 0x0e
    3ad4:	7d 84       	ldd	r7, Y+13	; 0x0d
    3ad6:	8c 84       	ldd	r8, Y+12	; 0x0c
    3ad8:	9b 84       	ldd	r9, Y+11	; 0x0b
    3ada:	aa 84       	ldd	r10, Y+10	; 0x0a
    3adc:	b9 84       	ldd	r11, Y+9	; 0x09
    3ade:	c8 84       	ldd	r12, Y+8	; 0x08
    3ae0:	df 80       	ldd	r13, Y+7	; 0x07
    3ae2:	ee 80       	ldd	r14, Y+6	; 0x06
    3ae4:	fd 80       	ldd	r15, Y+5	; 0x05
    3ae6:	0c 81       	ldd	r16, Y+4	; 0x04
    3ae8:	1b 81       	ldd	r17, Y+3	; 0x03
    3aea:	aa 81       	ldd	r26, Y+2	; 0x02
    3aec:	b9 81       	ldd	r27, Y+1	; 0x01
    3aee:	ce 0f       	add	r28, r30
    3af0:	d1 1d       	adc	r29, r1
    3af2:	0f b6       	in	r0, 0x3f	; 63
    3af4:	f8 94       	cli
    3af6:	de bf       	out	0x3e, r29	; 62
    3af8:	0f be       	out	0x3f, r0	; 63
    3afa:	cd bf       	out	0x3d, r28	; 61
    3afc:	ed 01       	movw	r28, r26
    3afe:	08 95       	ret

00003b00 <_exit>:
    3b00:	f8 94       	cli

00003b02 <__stop_program>:
    3b02:	ff cf       	rjmp	.-2      	; 0x3b02 <__stop_program>
