# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\PDP-11\PDP2011\pdp2011\EP4CE15_CycloneV\top.csv
# Generated on: Sat Feb 27 15:37:17 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
max7219_data,Output,PIN_P22,5A,B5A_N0,PIN_M20,,,,,,,,,,,,,,
max7219_clock,Output,PIN_R21,5A,B5A_N0,PIN_R17,,,,,,,,,,,,,,
o_vgab[1],Output,PIN_A13,7A,B7A_N0,PIN_A13,3.3-V LVTTL,,,,,,,,,,,,,
vgav,Output,PIN_A14,7A,B7A_N0,PIN_A14,3.3-V LVTTL,,,,,,,,,,,,,
vgah,Output,PIN_A15,7A,B7A_N0,PIN_A15,3.3-V LVTTL,,,,,,,,,,,,,
ps2k_d,Input,PIN_AA1,2A,B2A_N0,PIN_AA1,3.3-V LVTTL,,,,,,,,,,,,,
ps2k_c,Input,PIN_AA2,2A,B2A_N0,PIN_AA2,3.3-V LVTTL,,,,,,,,,,,,,
dram_cas_n,Output,PIN_AA7,3B,B3B_N0,PIN_AA7,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[7],Bidir,PIN_AA8,3B,B3B_N0,PIN_AA8,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[5],Bidir,PIN_AA9,3B,B3B_N0,PIN_AA9,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[2],Bidir,PIN_AA10,3B,B3B_N0,PIN_AA10,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[0],Bidir,PIN_AA12,3B,B3B_N0,PIN_AA12,3.3-V LVTTL,,,,,,,,,,,,,
dram_cs_n,Output,PIN_AB5,3B,B3B_N0,PIN_AB5,3.3-V LVTTL,,,,,,,,,,,,,
dram_ras_n,Output,PIN_AB6,3B,B3B_N0,PIN_AB6,3.3-V LVTTL,,,,,,,,,,,,,
dram_ldqm,Output,PIN_AB7,3B,B3B_N0,PIN_AB7,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[6],Bidir,PIN_AB8,3B,B3B_N0,PIN_AB8,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[3],Bidir,PIN_AB10,3B,B3B_N0,PIN_AB10,3.3-V LVTTL,,,,,,,,,,,,,
dram_clk,Output,PIN_AB11,3B,B3B_N0,PIN_AB11,3.3-V LVTTL,,,,,,,,,,,,,
cts1,Input,PIN_B11,7A,B7A_N0,PIN_B11,3.3-V LVTTL,,,,,,,,,,,,,
o_vgab[0],Output,PIN_B13,7A,B7A_N0,PIN_B13,3.3-V LVTTL,,,,,,,,,,,,,
sdcard_cs,Output,PIN_B15,7A,B7A_N0,PIN_B15,3.3-V LVTTL,,,,,,,,,,,,,
sdcard_miso,Input,PIN_B16,7A,B7A_N0,PIN_B16,3.3-V LVTTL,,,,,,,,,,,,,
tx1,Output,PIN_C11,7A,B7A_N0,PIN_C11,3.3-V LVTTL,,,,,,,,,,,,,
o_vgag[1],Output,PIN_C13,7A,B7A_N0,PIN_C13,3.3-V LVTTL,,,,,,,,,,,,,
sdcard_mosi,Output,PIN_C15,7A,B7A_N0,PIN_C15,3.3-V LVTTL,,,,,,,,,,,,,
sdcard_sclk,Output,PIN_C16,7A,B7A_N0,PIN_C16,3.3-V LVTTL,,,,,,,,,,,,,
o_vgar[1],Output,PIN_D12,7A,B7A_N0,PIN_D12,3.3-V LVTTL,,,,,,,,,,,,,
o_vgag[0],Output,PIN_D13,7A,B7A_N0,PIN_D13,3.3-V LVTTL,,,,,,,,,,,,,
o_vgar[0],Output,PIN_E12,7A,B7A_N0,PIN_E12,3.3-V LVTTL,,,,,,,,,,,,,
rts1,Output,PIN_F10,8A,B8A_N0,PIN_F10,3.3-V LVTTL,,,,,,,,,,,,,
rx1,Input,PIN_G10,8A,B8A_N0,PIN_G10,3.3-V LVTTL,,,,,,,,,,,,,
switch[1],Input,PIN_K17,5B,B5B_N0,PIN_K17,3.3-V LVTTL,,,,,,,,,,,,,
switch[3],Input,PIN_K21,5B,B5B_N0,PIN_K21,3.3-V LVTTL,,,,,,,,,,,,,
switch[2],Input,PIN_K22,5B,B5B_N0,PIN_K22,3.3-V LVTTL,,,,,,,,,,,,,
switch[0],Input,PIN_L17,5B,B5B_N0,PIN_L17,3.3-V LVTTL,,,,,,,,,,,,,
sw_halt,Input,PIN_L18,5B,B5B_N0,PIN_L18,3.3-V LVTTL,,,,,,,,,,,,,
tx2,Output,PIN_L19,5B,B5B_N0,PIN_P17,,,,,,,,,,,,,,
sw_cont,Input,PIN_L22,5B,B5B_N0,PIN_L22,3.3-V LVTTL,,,,,,,,,,,,,
clkin,Input,PIN_M9,3B,B3B_N0,PIN_M9,3.3-V LVTTL,,,,,,,,,,,,,
rx2,Input,PIN_M18,5B,B5B_N0,PIN_L19,,,,,,,,,,,,,,
led_run,Output,PIN_M20,5B,B5B_N0,PIN_C1,,,,,,,,,,,,,,
cts2,Input,PIN_M21,5B,B5B_N0,PIN_N19,,,,,,,,,,,,,,
resetbtn,Input,PIN_M22,5B,B5B_N0,PIN_M22,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[3],Output,PIN_N6,3A,B3A_N0,PIN_N6,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[2],Output,PIN_N8,3B,B3B_N0,PIN_N8,3.3-V LVTTL,,,,,,,,,,,,,
rts2,Output,PIN_N19,5B,B5B_N0,PIN_N21,,,,,,,,,,,,,,
xu_sclk,Output,PIN_N20,5B,B5B_N0,PIN_M18,,,,,,,,,,,,,,
xu_mosi,Output,PIN_N21,5B,B5B_N0,PIN_N16,,,,,,,,,,,,,,
dram_addr[1],Output,PIN_P7,3A,B3A_N0,PIN_P7,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[0],Output,PIN_P8,3B,B3B_N0,PIN_P8,3.3-V LVTTL,,,,,,,,,,,,,
dram_ba_1,Output,PIN_P9,3B,B3B_N0,PIN_P9,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[15],Bidir,PIN_P12,3B,B3B_N0,PIN_P12,3.3-V LVTTL,,,,,,,,,,,,,
xu_miso,Input,PIN_P16,5A,B5A_N0,PIN_P22,,,,,,,,,,,,,,
xu_debug_tx,Output,PIN_P17,5A,B5A_N0,PIN_A12,,,,,,,,,,,,,,
dram_addr[10],Output,PIN_R6,3A,B3A_N0,PIN_R6,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[11],Bidir,PIN_R10,3B,B3B_N0,PIN_R10,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[12],Bidir,PIN_R11,3B,B3B_N0,PIN_R11,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[14],Bidir,PIN_R12,3B,B3B_N0,PIN_R12,3.3-V LVTTL,,,,,,,,,,,,,
dram_ba_0,Output,PIN_T7,3A,B3A_N0,PIN_T7,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[8],Output,PIN_T8,3A,B3A_N0,PIN_T8,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[11],Output,PIN_T9,3B,B3B_N0,PIN_T9,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[9],Bidir,PIN_T10,3B,B3B_N0,PIN_T10,3.3-V LVTTL,,,,,,,,,,,,,
max7219_load,Output,PIN_T19,5A,B5A_N0,PIN_M16,,,,,,,,,,,,,,
xu_cs,Output,PIN_T20,5A,B5A_N0,PIN_M21,,,,,,,,,,,,,,
dram_addr[4],Output,PIN_U6,3A,B3A_N0,PIN_U6,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[5],Output,PIN_U7,3A,B3A_N0,PIN_U7,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[7],Output,PIN_U8,3A,B3A_N0,PIN_U8,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[8],Bidir,PIN_U10,3B,B3B_N0,PIN_U10,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[10],Bidir,PIN_U11,3B,B3B_N0,PIN_U11,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[13],Bidir,PIN_U12,3B,B3B_N0,PIN_U12,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[6],Output,PIN_V6,3A,B3A_N0,PIN_V6,3.3-V LVTTL,,,,,,,,,,,,,
dram_cke,Output,PIN_V9,3B,B3B_N0,PIN_V9,3.3-V LVTTL,,,,,,,,,,,,,
dram_udqm,Output,PIN_V10,3B,B3B_N0,PIN_V10,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[9],Output,PIN_W8,3A,B3A_N0,PIN_W8,3.3-V LVTTL,,,,,,,,,,,,,
dram_we_n,Output,PIN_W9,3A,B3A_N0,PIN_W9,3.3-V LVTTL,,,,,,,,,,,,,
dram_addr[12],Output,PIN_Y9,3B,B3B_N0,PIN_Y9,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[4],Bidir,PIN_Y10,3B,B3B_N0,PIN_Y10,3.3-V LVTTL,,,,,,,,,,,,,
dram_dq[1],Bidir,PIN_Y11,3B,B3B_N0,PIN_Y11,3.3-V LVTTL,,,,,,,,,,,,,
