Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 13:10:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.569        0.000                      0                 1464        0.070        0.000                      0                 1464       54.305        0.000                       0                   535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.569        0.000                      0                 1460        0.070        0.000                      0                 1460       54.305        0.000                       0                   535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.425        0.000                      0                    4        0.879        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.877ns  (logic 60.254ns (57.452%)  route 44.623ns (42.548%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.107   106.656    sm/M_alum_out[0]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124   106.780 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.596   107.376    display/M_sm_bra[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124   107.500 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.675   109.176    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124   109.300 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.727   110.027    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -110.027    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.731ns  (logic 60.254ns (57.532%)  route 44.477ns (42.468%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.107   106.656    sm/M_alum_out[0]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124   106.780 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.596   107.376    display/M_sm_bra[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124   107.500 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.680   109.180    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124   109.304 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   109.880    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -109.880    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.884ns  (logic 60.215ns (57.964%)  route 43.669ns (42.036%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.984   105.589    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I1_O)        0.148   105.737 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.320   106.057    sm/D_states_q[3]_i_26_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.328   106.385 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.580   106.965    sm/D_states_q[3]_i_20_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.089 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.474   107.563    sm/D_states_q[3]_i_13_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.687 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.885   108.572    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I4_O)        0.120   108.692 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.341   109.033    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.277   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X32Y3          FDSE (Setup_fdse_C_D)       -0.270   115.933    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.933    
                         arrival time                        -109.033    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.949ns  (logic 60.219ns (57.931%)  route 43.730ns (42.069%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.984   105.589    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I1_O)        0.148   105.737 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.320   106.057    sm/D_states_q[3]_i_26_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.328   106.385 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.580   106.965    sm/D_states_q[3]_i_20_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.089 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.474   107.563    sm/D_states_q[3]_i_13_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.687 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.908   108.595    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I4_O)        0.124   108.719 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   109.098    sm/D_states_d__0[3]
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y2          FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -109.098    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.926ns  (logic 60.219ns (57.944%)  route 43.707ns (42.056%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.984   105.589    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I1_O)        0.148   105.737 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.320   106.057    sm/D_states_q[3]_i_26_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.328   106.385 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.580   106.965    sm/D_states_q[3]_i_20_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.089 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.474   107.563    sm/D_states_q[3]_i_13_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.687 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.885   108.572    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I4_O)        0.124   108.696 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   109.075    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X33Y2          FDSE (Setup_fdse_C_D)       -0.081   116.120    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -109.075    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.738ns  (logic 60.482ns (58.303%)  route 43.256ns (41.697%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=28 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.054   106.603    sm/M_alum_out[0]
    SLICE_X28Y3          LUT3 (Prop_lut3_I0_O)        0.150   106.753 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.452   107.205    sm/D_states_q[3]_i_7_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.326   107.531 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.853   108.384    sm/D_states_q[1]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.124   108.508 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   108.887    sm/D_states_d__0[1]
    SLICE_X29Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.887    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.729ns  (logic 60.254ns (58.088%)  route 43.475ns (41.912%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.243   106.793    sm/M_alum_out[0]
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.917 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.508   107.425    sm/D_states_q[4]_i_12_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.549 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.882   108.431    sm/D_states_q[4]_i_5_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.124   108.555 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.323   108.878    sm/D_states_d__0[4]
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.277   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X32Y3          FDSE (Setup_fdse_C_D)       -0.081   116.122    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -108.878    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.271ns  (logic 60.254ns (58.345%)  route 43.017ns (41.655%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.716   106.265    sm/M_alum_out[0]
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.389 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.526   106.915    sm/D_states_q[2]_i_20_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.124   107.039 f  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           1.257   108.297    sm/D_states_q[2]_i_5_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124   108.421 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.421    sm/D_states_d__0[2]
    SLICE_X15Y5          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X15Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y5          FDRE (Setup_fdre_C_D)        0.029   116.219    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.219    
                         arrival time                        -108.421    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.113ns  (logic 60.457ns (58.632%)  route 42.656ns (41.368%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.879   106.429    sm/M_alum_out[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I4_O)        0.119   106.548 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.299   106.847    sm/D_states_q[7]_i_10_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.332   107.179 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.413   107.592    sm/D_states_q[6]_i_5_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.716 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.547   108.263    sm/D_states_d__0[6]
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.067   116.158    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.158    
                         arrival time                        -108.263    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.703ns  (logic 60.333ns (58.745%)  route 42.370ns (41.255%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.353     7.958    sm/D_states_q[6]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.152     8.110 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.739     8.849    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.175 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.621     9.795    sm/ram_reg_i_127_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.919 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.945    10.864    L_reg/M_sm_ra1[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.019    12.007    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.124    12.131 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.109    13.240    sm/M_alum_a[31]
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.364 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.877 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.877    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.111    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.228    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.345    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.462    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.579    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.696    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.950 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.916    15.866    alum/temp_out0[31]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.367    16.233 r  alum/D_registers_q[7][30]_i_56/O
                         net (fo=1, routed)           0.000    16.233    alum/D_registers_q[7][30]_i_56_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.766 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.766    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.883 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.000 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.009    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.126    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.243 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.360 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.360    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.517 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.145    18.662    alum/temp_out0[30]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.994 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.994    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.544 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.544    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.658 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.772    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.886    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.009    20.009    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.508 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.119    21.627    alum/temp_out0[29]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.956 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.956    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.506 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.506    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.620 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.620    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.734 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.734    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.848 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.848    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.962 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.971    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.085 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.085    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.199 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.199    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.313    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.470 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.944    24.414    alum/temp_out0[28]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.743 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.743    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.293 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.293    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.407 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.407    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.521 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.521    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.635 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.635    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.749 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.758    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.872 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.872    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.986 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.986    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.100 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.100    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.257 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.022    27.280    alum/temp_out0[27]
    SLICE_X35Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.065 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.065    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.293    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.407 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.407    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.521 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.009    28.530    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.644    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.758    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.872    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.029 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    30.057    alum/temp_out0[26]
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.842 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    31.193    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.806 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.918    32.724    alum/temp_out0[25]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.053 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.053    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.603 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    33.954    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.068    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.182 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.296 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.296    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.567 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.090    35.657    alum/temp_out0[24]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.986 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.986    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.519 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.636 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.636    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.753 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.753    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.870 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.879    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.996 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.996    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.113 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.113    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.230 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.230    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.347 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.347    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.504 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.102    38.606    alum/temp_out0[23]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    38.938 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.938    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.488 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.009    39.839    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.953 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.953    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.067    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.181 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.181    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.295 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.295    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.452 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.639    alum/temp_out0[22]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.424 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.766 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.766    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.880 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.880    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.994 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.994    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.108 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.117    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.231    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.388 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.953    44.341    alum/temp_out0[21]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.670 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.670    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.220 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.220    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.334 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.334    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.448 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.448    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.562 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.676 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.685    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.027    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.184 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.080    47.263    alum/temp_out0[20]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.592 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.592    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.142 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.598 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.721    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.835 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.835    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.949 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.106 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.048    50.154    alum/temp_out0[19]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    50.483 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.483    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.033 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.033    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.147 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.147    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.261 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.261    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.375 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.375    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.489 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.489    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.603 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.612    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.726    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.840 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.997 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.152    53.148    alum/temp_out0[18]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.477 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.477    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.010 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.010    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.244 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.244    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.361 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.478 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.595 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.712 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.712    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.838    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.328    56.324    alum/temp_out0[17]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.656 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    56.656    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.206 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.662 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.662    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.776 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.776    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.890 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.890    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.004 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.004    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.161 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.122    59.282    alum/temp_out0[16]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.611 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.611    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.161 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.161    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.275 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.275    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.389 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.389    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.503 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.503    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.617 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.617    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.731 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.731    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.845 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.845    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.959 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.959    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.116 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.996    62.113    alum/temp_out0[15]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    62.442 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.975 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.975    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.092 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.092    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.209 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.209    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.326 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.326    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.443 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.443    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.560 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.560    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.677 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.794 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.794    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.951 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.123    65.074    alum/temp_out0[14]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.406 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.406    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.939 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.939    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.056 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.056    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.173 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.173    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.290 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.290    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.407 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.524 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.524    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.641 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.758 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.758    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.915 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.968    67.882    alum/temp_out0[13]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.332    68.214 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.214    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.764 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.764    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.878 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.878    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.992 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.992    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.106 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.106    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.220 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.220    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.334 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.334    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.448 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.448    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.562 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.562    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.719 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.224    70.944    alum/temp_out0[12]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    71.273 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.273    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.823 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.393    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.507    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.621    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.778 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.873    73.651    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.980 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.980    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.530 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.758    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.872 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.485 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.908    76.393    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.722 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.272    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.386    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.500    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.614    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.227 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.206    79.433    alum/temp_out0[9]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.233 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.233    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.467 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.467    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.584 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.584    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.701 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.701    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.818 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.818    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.935 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.052 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.052    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.209 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.092    82.302    alum/temp_out0[8]
    SLICE_X31Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.090 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.090    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.204 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.204    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.318 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.318    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.432 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.432    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.546 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.546    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.660 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.660    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.774 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.774    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.888 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.888    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.045 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.973    85.018    alum/temp_out0[7]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.347 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.347    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.897 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.897    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.011 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.011    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.125 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.852 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.933    87.785    alum/temp_out0[6]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.114 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.114    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.664 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.664    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.778 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.778    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.892 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.892    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.006 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.006    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.120 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.120    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.234 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.234    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.348 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.462 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.462    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.619 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.927    90.546    alum/temp_out0[5]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.875 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.875    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.408 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.642 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.642    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.759 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.993 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.993    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.110 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.110    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.227 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.227    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.384 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.984    93.369    alum/temp_out0[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.332    93.701 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.701    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.251 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.251    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.365 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.365    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.479 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.479    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.593 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.593    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.707 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.707    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.821 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.821    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.935 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.935    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.049 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.049    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.206 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.020    96.225    alum/temp_out0[3]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.554 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.554    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.955 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.069 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.069    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.183 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.297 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.297    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.411 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.411    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.525 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.910 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.896    alum/temp_out0[2]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.681 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.681    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.795 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.795    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.909 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.909    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.023 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.023    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.137 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.137    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.251 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.365 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.365    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.479 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.479    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.636 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.013   101.648    alum/temp_out0[1]
    SLICE_X29Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.977 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.977    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.527 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.641 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.641    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.755 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.755    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.869 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.869    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.983 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.983    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.097 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.097    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.211 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.211    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.325 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.325    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.482 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.794   104.276    sm/temp_out0[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.605 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.605    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.817 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.250    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   105.549 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.879   106.429    sm/M_alum_out[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I4_O)        0.119   106.548 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.471   107.019    sm/D_states_q[7]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.332   107.351 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.502   107.852    sm/D_states_d__0[7]
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.853    
  -------------------------------------------------------------------
                         slack                                  8.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.046%)  route 0.273ns (65.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.922    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.046%)  route 0.273ns (65.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.922    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.046%)  route 0.273ns (65.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.922    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.046%)  route 0.273ns (65.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.922    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.957    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.957    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.957    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.729%)  route 0.283ns (63.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.957    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.554     1.498    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.822     2.012    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.545%)  route 0.285ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.959    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y14   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y23   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y20   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.704ns (16.549%)  route 3.550ns (83.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.717     7.321    sm/D_states_q[0]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.445 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.149     8.594    sm/D_states_q_reg[0]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.403    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                106.425    

Slack (MET) :             106.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.704ns (16.549%)  route 3.550ns (83.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.717     7.321    sm/D_states_q[0]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.445 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.149     8.594    sm/D_states_q_reg[0]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.403    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                106.425    

Slack (MET) :             106.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.704ns (16.549%)  route 3.550ns (83.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.717     7.321    sm/D_states_q[0]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.445 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.149     8.594    sm/D_states_q_reg[0]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.403    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                106.425    

Slack (MET) :             106.465ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.704ns (16.719%)  route 3.507ns (83.281%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.717     7.321    sm/D_states_q[0]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.445 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.149     8.594    sm/D_states_q_reg[0]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.718 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.641     9.359    fifo_reset_cond/AS[0]
    SLICE_X30Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X30Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.824    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.824    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                106.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.573%)  route 0.638ns (77.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         0.401     2.048    sm/D_states_q[6]
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.237     2.331    fifo_reset_cond/AS[0]
    SLICE_X30Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X30Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.560%)  route 0.638ns (77.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         0.401     2.048    sm/D_states_q[6]
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.238     2.331    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.560%)  route 0.638ns (77.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         0.401     2.048    sm/D_states_q[6]
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.238     2.331    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.560%)  route 0.638ns (77.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         0.401     2.048    sm/D_states_q[6]
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.238     2.331    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.883    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.942ns  (logic 11.796ns (31.088%)  route 26.147ns (68.912%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.308    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.432 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.048    34.481    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I2_O)        0.124    34.605 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.926    39.531    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.087 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.087    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.745ns  (logic 12.029ns (31.868%)  route 25.717ns (68.132%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.816    33.299    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.423 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.851    34.274    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.152    34.426 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.703    39.129    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.890 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.890    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.706ns  (logic 12.025ns (31.891%)  route 25.681ns (68.109%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.816    33.299    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.423 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I1_O)        0.152    34.419 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.675    39.093    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.850 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.850    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.196ns  (logic 11.793ns (31.706%)  route 25.402ns (68.294%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=7 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.816    33.299    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.423 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.672    34.095    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I1_O)        0.124    34.219 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.568    38.787    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.340 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.340    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.121ns  (logic 11.784ns (31.745%)  route 25.337ns (68.255%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.816    33.299    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.423 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    34.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I2_O)        0.124    34.391 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.331    38.721    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.266 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.266    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.641ns  (logic 12.128ns (33.101%)  route 24.513ns (66.899%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.169     6.836    L_reg/M_sm_pbc[9]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.988 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.176     8.164    L_reg/i__carry_i_14__3_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.326     8.490 f  L_reg/L_49101944_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.019     9.509    L_reg/L_49101944_remainder0_carry_i_16__0_n_0
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.152     9.661 f  L_reg/L_49101944_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.767    10.428    L_reg/L_49101944_remainder0_carry_i_19__0_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I3_O)        0.358    10.786 r  L_reg/L_49101944_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.124    11.910    L_reg/L_49101944_remainder0_carry_i_10__0_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.236 r  L_reg/L_49101944_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.236    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.786 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.786    bseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.099 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.119    14.218    L_reg/L_49101944_remainder0_1[7]
    SLICE_X52Y20         LUT5 (Prop_lut5_I2_O)        0.306    14.524 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.583    16.107    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.124    16.231 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.139    17.370    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.494 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.692    18.187    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.150    18.337 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.856    19.192    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.356    19.548 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.982    20.530    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I1_O)        0.326    20.856 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.500    21.356    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.863 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.863    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.977 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.311 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.161    23.472    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.775 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.241    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.365 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    24.961    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.117    25.078 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.848    25.927    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.360    26.287 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.944    27.230    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.332    27.562 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.223    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.373 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.542    28.915    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    29.646 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.646    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.760 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.760    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.874 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.874    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.096 f  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.920    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.299    31.219 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    32.038    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    32.162 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.835    32.997    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.124    33.121 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.964    34.086    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    34.210 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.954    35.164    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.153    35.317 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.771    38.088    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.789 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.789    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.518ns  (logic 12.019ns (32.914%)  route 24.499ns (67.086%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.308    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.432 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.048    34.481    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I2_O)        0.153    34.634 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.278    37.912    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.662 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.662    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.429ns  (logic 11.791ns (32.367%)  route 24.638ns (67.633%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.918     7.580    L_reg/M_sm_timer[12]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.148     7.728 f  L_reg/L_49101944_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.744     8.472    L_reg/L_49101944_remainder0_carry_i_23__1_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.328     8.800 f  L_reg/L_49101944_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     9.629    L_reg/L_49101944_remainder0_carry_i_12__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.781 f  L_reg/L_49101944_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.449    L_reg/L_49101944_remainder0_carry_i_20__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.809 r  L_reg/L_49101944_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.105    11.915    L_reg/L_49101944_remainder0_carry_i_10__1_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.241 r  L_reg/L_49101944_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.241    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.791 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.905    timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.968    14.207    L_reg/L_49101944_remainder0_3[9]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.510 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.204    15.714    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.838 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.774    16.612    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.736 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.732    17.469    L_reg/i__carry_i_16__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    17.619 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.729    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.700 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.803    19.503    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.829 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.554    20.382    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.902 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.902    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.342 f  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.920    22.262    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.568 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.808    23.376    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.500 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.362    24.862    L_reg/i__carry_i_14__1_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.986 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.807    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.931 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.687    26.618    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.742 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.713 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.616    28.330    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.658 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.208 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.208    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.322 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.322    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.436 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.658 r  timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.486    timerseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.785 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    31.413    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.483 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.816    33.299    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.423 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.851    34.274    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.398 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.624    38.022    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.573 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.573    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.335ns  (logic 11.908ns (32.772%)  route 24.427ns (67.228%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=7 LUT4=2 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.169     6.836    L_reg/M_sm_pbc[9]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.988 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.176     8.164    L_reg/i__carry_i_14__3_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.326     8.490 f  L_reg/L_49101944_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.019     9.509    L_reg/L_49101944_remainder0_carry_i_16__0_n_0
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.152     9.661 f  L_reg/L_49101944_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.767    10.428    L_reg/L_49101944_remainder0_carry_i_19__0_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I3_O)        0.358    10.786 r  L_reg/L_49101944_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.124    11.910    L_reg/L_49101944_remainder0_carry_i_10__0_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.236 r  L_reg/L_49101944_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.236    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.786 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.786    bseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.099 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.119    14.218    L_reg/L_49101944_remainder0_1[7]
    SLICE_X52Y20         LUT5 (Prop_lut5_I2_O)        0.306    14.524 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.583    16.107    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.124    16.231 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.139    17.370    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.494 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.692    18.187    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.150    18.337 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.856    19.192    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.356    19.548 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.982    20.530    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I1_O)        0.326    20.856 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.500    21.356    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.863 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.863    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.977 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.311 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.161    23.472    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.775 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.241    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.365 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    24.961    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.117    25.078 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.848    25.927    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.360    26.287 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.944    27.230    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.332    27.562 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.223    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.373 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.542    28.915    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    29.646 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.646    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.760 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.760    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.874 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.874    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.096 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.920    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.299    31.219 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    32.038    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    32.162 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.835    32.997    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.124    33.121 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.974    34.096    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.220 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.859    35.078    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.124    35.202 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.772    37.974    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.484 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.484    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.159ns  (logic 12.194ns (33.722%)  route 23.966ns (66.278%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.169     6.836    L_reg/M_sm_pbc[9]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.988 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.176     8.164    L_reg/i__carry_i_14__3_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.326     8.490 f  L_reg/L_49101944_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.019     9.509    L_reg/L_49101944_remainder0_carry_i_16__0_n_0
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.152     9.661 f  L_reg/L_49101944_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.767    10.428    L_reg/L_49101944_remainder0_carry_i_19__0_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I3_O)        0.358    10.786 r  L_reg/L_49101944_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.124    11.910    L_reg/L_49101944_remainder0_carry_i_10__0_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.236 r  L_reg/L_49101944_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.236    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.786 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.786    bseg_driver/decimal_renderer/L_49101944_remainder0_carry_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.099 r  bseg_driver/decimal_renderer/L_49101944_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.119    14.218    L_reg/L_49101944_remainder0_1[7]
    SLICE_X52Y20         LUT5 (Prop_lut5_I2_O)        0.306    14.524 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.583    16.107    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.124    16.231 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.139    17.370    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.494 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.692    18.187    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.150    18.337 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.856    19.192    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.356    19.548 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.982    20.530    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I1_O)        0.326    20.856 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.500    21.356    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.863 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.863    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.977 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.311 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.161    23.472    L_reg/L_49101944_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.775 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.241    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.365 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    24.961    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.117    25.078 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.848    25.927    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.360    26.287 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.944    27.230    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.332    27.562 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.223    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.373 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.542    28.915    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    29.646 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.646    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.760 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.760    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.874 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.874    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.096 r  bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.920    bseg_driver/decimal_renderer/L_49101944_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.299    31.219 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    32.038    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    32.162 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.835    32.997    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.124    33.121 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.974    34.096    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.220 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.689    34.908    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.150    35.058 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.480    37.538    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.308 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.308    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.430ns (72.112%)  route 0.553ns (27.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.553     2.223    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.489 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.489    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.433ns (71.837%)  route 0.562ns (28.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.562     2.232    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.501 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.409ns (69.898%)  route 0.607ns (30.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.607     2.254    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.522 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.522    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.453ns (71.408%)  route 0.582ns (28.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.582     2.252    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.541 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.441ns (70.117%)  route 0.614ns (29.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.614     2.284    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.560 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.560    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.420ns (66.602%)  route 0.712ns (33.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.712     2.359    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.638 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.638    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.433ns (60.535%)  route 0.934ns (39.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.586     1.530    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.470     2.141    bseg_driver/ctr/S[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.186 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.650    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.897 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.897    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.419ns (59.701%)  route 0.958ns (40.299%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.236     1.912    aseg_driver/ctr/S[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.679    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.912 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.912    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.409ns (58.657%)  route 0.993ns (41.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.230     1.906    aseg_driver/ctr/S[1]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.763     2.714    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.937 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.937    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.486ns (61.831%)  route 0.917ns (38.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.230     1.906    aseg_driver/ctr/S[1]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.048     1.954 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.641    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.938 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.938    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.747ns  (logic 1.643ns (28.586%)  route 4.104ns (71.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.151     4.670    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.953     5.747    reset_cond/M_reset_cond_in
    SLICE_X42Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.643ns (29.047%)  route 4.013ns (70.953%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.151     4.670    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.862     5.656    reset_cond/M_reset_cond_in
    SLICE_X56Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.643ns (29.047%)  route 4.013ns (70.953%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.151     4.670    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.862     5.656    reset_cond/M_reset_cond_in
    SLICE_X56Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.643ns (31.007%)  route 3.656ns (68.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.151     4.670    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.504     5.298    reset_cond/M_reset_cond_in
    SLICE_X51Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.630ns (38.252%)  route 2.632ns (61.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.632     4.138    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.262 r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.430     4.835    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 1.640ns (41.251%)  route 2.336ns (58.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.336     3.852    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.976 r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.976    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.436     4.841    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.641ns (42.178%)  route 2.250ns (57.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.250     3.768    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     3.892 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.892    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X9Y3           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.450     4.855    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.331ns  (logic 1.658ns (49.784%)  route 1.673ns (50.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.673     3.207    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.331 r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.331    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.439     4.844    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.295ns  (logic 1.639ns (49.728%)  route 1.656ns (50.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.656     3.171    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X4Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.295 r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.295    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X4Y4           FDRE                                         r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.517     4.922    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.081ns  (logic 1.624ns (52.724%)  route 1.456ns (47.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.456     2.957    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.124     3.081 r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.081    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X6Y10          FDRE                                         r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.515     4.920    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.313ns (37.147%)  route 0.529ns (62.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.529     0.797    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.842    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X6Y10          FDRE                                         r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.862     2.052    forLoop_idx_0_936060137[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  forLoop_idx_0_936060137[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_936060137[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.341ns (38.188%)  route 0.553ns (61.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.553     0.849    forLoop_idx_0_936060137[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.894 r  forLoop_idx_0_936060137[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.894    forLoop_idx_0_936060137[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.825     2.015    forLoop_idx_0_936060137[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.327ns (33.526%)  route 0.648ns (66.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.648     0.930    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X4Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.975    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X4Y4           FDRE                                         r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.864     2.054    forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  forLoop_idx_0_902089637[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.347ns (33.481%)  route 0.689ns (66.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.689     0.990    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.035 r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.035    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.825     2.015    forLoop_idx_0_936060137[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  forLoop_idx_0_936060137[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.330ns (26.117%)  route 0.933ns (73.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.933     1.218    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.263 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.263    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X9Y3           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.329ns (24.101%)  route 1.035ns (75.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.035     1.318    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.363 r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.363    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.822     2.012    forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  forLoop_idx_0_902089637[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.319ns (21.522%)  route 1.163ns (78.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.163     1.437    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     2.007    forLoop_idx_0_936060137[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_936060137[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.331ns (16.974%)  route 1.621ns (83.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.422     1.709    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.198     1.952    reset_cond/M_reset_cond_in
    SLICE_X51Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.331ns (15.700%)  route 1.779ns (84.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.422     1.709    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.357     2.110    reset_cond/M_reset_cond_in
    SLICE_X56Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.331ns (15.700%)  route 1.779ns (84.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.422     1.709    reset_cond/butt_reset_IBUF
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.357     2.110    reset_cond/M_reset_cond_in
    SLICE_X56Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





