<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part295.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part297.htm">Next &gt;</a></p><p class="s32" style="padding-top: 12pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark334">&zwnj;</a>Verilog</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="229" alt="image" src="Image_343.png"/></span></p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_INT_COMPLEX_MULT component ACX_INT_COMPLEX_MULT is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">int_size : integer := <span style=" color: #090;">16</span>; int_unsigned_a : integer := <span style=" color: #090;">0</span>; int_unsigned_b : integer := <span style=" color: #090;">0</span>; conjugate_b    : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">dout_size     : integer := <span style=" color: #090;">36</span>;</p><p style="padding-top: 1pt;padding-left: 12pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_INT_COMPLEX_MULT component ACX_INT_COMPLEX_MULT is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">int_size : integer := <span style=" color: #090;">16</span>; int_unsigned_a : integer := <span style=" color: #090;">0</span>; int_unsigned_b : integer := <span style=" color: #090;">0</span>; conjugate_b    : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">dout_size     : integer := <span style=" color: #090;">36</span>;</p><p style="padding-top: 1pt;padding-left: 12pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_INT_COMPLEX_MULT component ACX_INT_COMPLEX_MULT is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">int_size : integer := <span style=" color: #090;">16</span>; int_unsigned_a : integer := <span style=" color: #090;">0</span>; int_unsigned_b : integer := <span style=" color: #090;">0</span>; conjugate_b    : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">dout_size     : integer := <span style=" color: #090;">36</span>;</p><p style="padding-top: 1pt;padding-left: 12pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part295.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part297.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
