// Seed: 4065660877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  ;
  wire \id_7 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input logic [7:0] id_16;
  input wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_9,
      id_10
  );
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output reg id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_16[-1]) id_5 = #1 id_7;
  assign id_11 = id_15;
  assign id_4  = id_18;
endmodule
