synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 28 23:19:25 2022


Command Line:  synthesis -f traffic_lights_impl1_lattice.synproj -gui -msgset D:/diamond/project/Lab3/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = traffic_light.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/diamond/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/diamond/project/Lab3/impl1 (searchpath added)
-p D:/diamond/project/Lab3 (searchpath added)
VHDL library = work
VHDL design file = D:/diamond/project/Lab3/traffic_light.vhd
NGD file = traffic_lights_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/diamond/project/Lab3/impl1". VHDL-1504
Analyzing VHDL file d:/diamond/project/lab3/traffic_light.vhd. VHDL-1481
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(5): analyzing entity traffic_light. VHDL-1012
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(24): analyzing architecture traffic_light_arch. VHDL-1010
unit traffic_light is not yet analyzed. VHDL-1485
unit traffic_light is not yet analyzed. VHDL-1485
d:/diamond/project/lab3/traffic_light.vhd(5): executing traffic_light(traffic_light_arch)

WARNING - synthesis: d:/diamond/project/lab3/traffic_light.vhd(97): clk should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/diamond/project/lab3/traffic_light.vhd(97): clk should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/diamond/project/lab3/traffic_light.vhd(114): incomplete sensitivity list specified, assuming completeness. VHDL-1613
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(175): others clause is never selected. VHDL-1172
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(194): others clause is never selected. VHDL-1172
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(202): others clause is never selected. VHDL-1172
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(208): others clause is never selected. VHDL-1172
INFO - synthesis: d:/diamond/project/lab3/traffic_light.vhd(210): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/diamond/project/lab3/traffic_light.vhd(318): Register select_left_259 is stuck at Zero. VDB-5013
WARNING - synthesis: d:/diamond/project/lab3/traffic_light.vhd(22): replacing existing netlist traffic_light(traffic_light_arch). VHDL-1205
Top module name (VHDL): traffic_light
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/diamond/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = traffic_light.
WARNING - synthesis: I/O Port row[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port row[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port row[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port row[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[0] 's net has no driver and is unused.
######## Converting I/O port rck to output.
######## Converting I/O port sck to output.
######## Converting I/O port data to output.
######## Missing driver on net row[3]. Patching with GND.
######## Missing driver on net row[2]. Patching with GND.
######## Missing driver on net row[1]. Patching with GND.
######## Missing driver on net row[0]. Patching with GND.



WARNING - synthesis: Bit 8 of Register data_reg is stuck at One
WARNING - synthesis: Bit 9 of Register data_reg is stuck at One
WARNING - synthesis: Bit 0 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 1 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 2 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 3 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 4 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 5 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 6 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 7 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 8 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 9 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 10 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 11 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 12 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 13 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 14 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 15 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 16 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 17 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 18 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 19 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 20 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 21 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 22 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 23 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 24 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 25 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 26 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 27 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 28 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 29 of Register baseboard_state is stuck at Zero
WARNING - synthesis: I/O Port column[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port column[0] 's net has no driver and is unused.
Duplicate register/latch removal. led1_i1 is a one-to-one match with display_left_i2.
Duplicate register/latch removal. led2_i1 is a one-to-one match with display_left_i3.
Duplicate register/latch removal. display_right_i3 is a one-to-one match with display_right_i2.
Duplicate register/latch removal. led1_i1 is a one-to-one match with display_right_i3.
Duplicate register/latch removal. led2_i1 is a one-to-one match with led1_i1.
Duplicate register/latch removal. display_left_i1 is a one-to-one match with display_left_i4.
Duplicate register/latch removal. display_right_i1 is a one-to-one match with display_right_i6.
Duplicate register/latch removal. display_right_i5 is a one-to-one match with display_right_i4.
Duplicate register/latch removal. display_left_i6 is a one-to-one match with display_left_i5.
Duplicate register/latch removal. display_left_i1 is a one-to-one match with display_left_i6.
Duplicate register/latch removal. display_right_i1 is a one-to-one match with display_right_i5.
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance select_segment_i0 will be ignored.
WARNING - synthesis: Initial value found on instance clk_output_245 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in traffic_light_drc.log.
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/diamond/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'column[3]' has no load.
WARNING - synthesis: input pad net 'column[3]' has no legal load.
WARNING - synthesis: logical net 'column[2]' has no load.
WARNING - synthesis: input pad net 'column[2]' has no legal load.
WARNING - synthesis: logical net 'column[1]' has no load.
WARNING - synthesis: input pad net 'column[1]' has no legal load.
WARNING - synthesis: logical net 'column[0]' has no load.
WARNING - synthesis: input pad net 'column[0]' has no legal load.
WARNING - synthesis: DRC complete with 8 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file traffic_lights_impl1.ngd.

################### Begin Area Report (traffic_light)######################
Number of register bits => 247 of 4635 (5 % )
CCU2D => 136
FD1P3AX => 116
FD1P3IX => 67
FD1P3JX => 6
FD1S3AX => 53
FD1S3AY => 4
FD1S3JX => 1
GSR => 1
IB => 5
LUT4 => 405
OB => 31
PFUMX => 27
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 246
  Net : clk_1s, loads : 7
Clock Enable Nets
Number of Clock Enables: 17
Top 10 highest fanout Clock Enables:
  Net : clk_c_enable_106, loads : 34
  Net : clk_c_enable_187, loads : 32
  Net : clk_c_enable_39, loads : 32
  Net : clk_c_enable_180, loads : 32
  Net : clk_c_enable_137, loads : 32
  Net : clk_c_enable_144, loads : 16
  Net : clk_c_enable_175, loads : 3
  Net : clk_c_enable_184, loads : 2
  Net : clk_c_enable_145, loads : 2
  Net : clk_c_enable_179, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : menu_0, loads : 53
  Net : menu_1, loads : 41
  Net : n5952, loads : 36
  Net : clk_c_enable_106, loads : 34
  Net : n6681, loads : 34
  Net : n10746, loads : 33
  Net : n10730, loads : 33
  Net : n10056, loads : 32
  Net : n4054, loads : 32
  Net : clk_c_enable_137, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1s]                  |  200.000 MHz|  217.486 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   70.185 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 88.879  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.047  secs
--------------------------------------------------------------
