**Name:** ARUSHI KUMARI LOHRA

**Company:** CODETECH IT SOLUTION

**ID:** CT6WDS1300

**Domain:** VLSI DESIGN

**Duration:** JULY 15th, 2024 to AUGUST30th, 2024

**Mentor:** Neela Santhosh Kumar


## Ovrview of the project

### Project: DIGITAL LOGIC DESIGN WITH VERILOG

### Objective
The objective of this project is to design, implement, and simulate a RAM (Random Access Memory) module using Verilog Hardware Description Language (HDL) on EDA Playground. This project aims to provide a comprehensive understanding of RAM architecture, memory access mechanisms, and the practical aspects of digital memory design and verification.

### Key Activities
1. **Requirement Analysis**: Define the specifications for the RAM module, including memory size, data width, and address width.
2. **Design**: Develop the Verilog code for the RAM module, incorporating features such as read and write operations, address decoding, and data storage.
3. **Implementation**: Implement the RAM design on EDA Playground, ensuring that the code is syntactically correct and adheres to the design specifications.
4. **Simulation**: Create testbenches to verify the functionality of the RAM module. Perform simulations to check read/write operations, timing constraints, and overall behavior of the memory.
5. **Debugging**: Identify and fix any issues or bugs in the design through iterative testing and refinement.
6. **Documentation**: Document the design process, code, simulation results, and any challenges encountered during the project.

### Technology Used
- **Verilog HDL**: For designing the RAM module.
- **EDA Playground**: An online platform for writing, simulating, and verifying Verilog code.
- **Testbenches**: For simulating the RAM module and verifying its functionality.
- **Waveform Viewer**: To visually inspect the simulation results and debug the design.

### Key Insights
1. **Understanding RAM Architecture**: Gained a thorough understanding of how RAM operates, including the principles of data storage, retrieval, and address decoding.
2. **Design Challenges**: Encountered and resolved challenges related to memory access timing, ensuring synchronous read/write operations, and handling edge cases.
3. **Simulation and Verification**: Learned the importance of comprehensive testbenches in verifying the functionality of digital designs, ensuring that the RAM module behaves as expected under various conditions.
4. **Debugging Skills**: Improved debugging skills by identifying and correcting errors in the Verilog code through iterative testing and analysis of simulation waveforms.
5. **Practical Application of Verilog**: Enhanced proficiency in Verilog HDL, particularly in the context of designing and simulating memory modules, which is critical for digital system design.
