digraph depgraph {
n0 [label="221:DMA_LOAD"];
n1 [label="220:ISUB"];
n1 -> n0;
n2 [label="213:DMA_LOAD"];
n3 [label="212:ISUB"];
n3 -> n2;
n4 [label="222:IXOR"];
n5 [label="214:IXOR"];
n5 -> n4;
n0 -> n4;
n6 [label="244:IOR"];
n7 [label="237:ISHL"];
n7 -> n6;
n8 [label="243:IUSHR"];
n8 -> n6;
n9 [label="229:IXOR"];
n9 -> n7;
n10 [label="206:IXOR"];
n11 [label="198:DMA_LOAD"];
n11 -> n10;
n12 [label="205:DMA_LOAD"];
n12 -> n10;
n13 [label="197:ISUB"];
n13 -> n11;
n14 [label="226:IXOR"];
n4 -> n14;
n15 [label="246:DMA_STORE"];
n6 -> n15;
n14 -> n9;
n16 [label="204:ISUB"];
n16 -> n12;
n9 -> n8;
n17 [label="242:ISUB"];
n17 -> n8;
n10 -> n5;
n2 -> n5;
n18 [label="247:IADD"];
n18 -> n13 [constraint=false,color=blue,label="1"];
n19 [label="183:IFGE"];
n18 -> n19 [constraint=false,color=blue,label="1"];
n18 -> n15 [constraint=false,color=blue,label="1"];
n18 -> n3 [constraint=false,color=blue,label="1"];
n18 -> n9 [constraint=false,color=blue,label="1"];
n18 -> n1 [constraint=false,color=blue,label="1"];
n18 -> n16 [constraint=false,color=blue,label="1"];
n18 -> n18 [constraint=false,color=blue,label="1"];
}