set ::GLOBAL_phy_arch_name                  ghrd_hps_system_emif_ph2_0_emif_ph2_phy_arch_fp_400_xiyxeoy

set var(MEM_TECHNOLOGY)                     MEM_TECHNOLOGY_LPDDR4
set var(PHY_REFCLK_FREQ_MHZ)                199.95
set var(PHY_MEMCLK_FREQ_MHZ)                1333.0
set var(MEM_DQ_WIDTH)                       32
set var(PHY_NOC_EN)                         false
set var(MEM_CLK_ASYNC)                      1
set var(CLK_DIV_VCO_MEM)                    1
set var(CLK_DIV_MEM_REF)                    7
set var(CLK_DIV_MEM_PHY)                    2
set var(PLL_C_DIV_0)                        2
set var(PLL_C_DIV_1)                        256
set var(PLL_N_DIV)                          3
set var(PLL_M_DIV)                          20
set var(CLK_DIV_VCO_CORE)                   8
set var(DQ_PER_DQS)                         8
set var(LOCKSTEP_ROLE)                      OFF
