
*** Running vivado
    with args -log tinycpu.vds -m64 -mode batch -messageDb vivado.pb -notrace -source tinycpu.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source tinycpu.tcl -notrace
Command: synth_design -top tinycpu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 285.215 ; gain = 113.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tinycpu' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (1#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Imem' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Imem.v:23]
INFO: [Synth 8-256] done synthesizing module 'Imem' (2#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Imem.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'MPC' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/MPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'MPC' (4#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/MPC.v:23]
INFO: [Synth 8-638] synthesizing module 'CUmem' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/CUmem.v:23]
INFO: [Synth 8-256] done synthesizing module 'CUmem' (5#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/CUmem.v:23]
INFO: [Synth 8-638] synthesizing module 'psw' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:23]
WARNING: [Synth 8-567] referenced signal 'NE' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'HI' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'HS' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'LO' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'LS' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
INFO: [Synth 8-256] done synthesizing module 'psw' (6#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:23]
INFO: [Synth 8-638] synthesizing module 'mem_256x16' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'mem_256x16' (7#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:208]
INFO: [Synth 8-638] synthesizing module 'DBUS' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/DBUS.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBUS' (8#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/DBUS.v:23]
WARNING: [Synth 8-567] referenced signal 'jmp' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:219]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:219]
WARNING: [Synth 8-567] referenced signal 'IR_data' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:219]
INFO: [Synth 8-638] synthesizing module 'Regsfile' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:23]
WARNING: [Synth 8-567] referenced signal 'R0' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R3' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R4' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R5' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R6' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R7' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R0' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R3' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R4' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R5' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R6' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R7' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
INFO: [Synth 8-256] done synthesizing module 'Regsfile' (9#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:23]
INFO: [Synth 8-638] synthesizing module 'alu_16bit' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:35]
INFO: [Synth 8-226] default block is never used [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:89]
WARNING: [Synth 8-567] referenced signal 'data_sub_tmp' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:87]
INFO: [Synth 8-256] done synthesizing module 'alu_16bit' (10#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC_out[0] with 1st driver pin 'tinycpu:/PC/PC_out[0]' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net PC_out[0] with 2nd driver pin 'GND' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net PC_out[0] is connected to constant driver, other driver is ignored [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Micro_ins[0] with 1st driver pin 'tinycpu:/CU/Micro_ins[0]' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Micro_ins[0] with 2nd driver pin 'GND' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Micro_ins[0] is connected to constant driver, other driver is ignored [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net en with 1st driver pin 'tinycpu:/CU/Micro_ins[0]' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net en with 2nd driver pin 'GND' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:105]
CRITICAL WARNING: [Synth 8-5559] multi-driven net en is connected to constant driver, other driver is ignored [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:105]
WARNING: [Synth 8-3848] Net DBUS_out in module/entity tinycpu does not have driver. [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:82]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Addr[0] with 1st driver pin 'tinycpu:/PC/PC_out[0]' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Addr[0] with 2nd driver pin 'GND' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Addr[0] is connected to constant driver, other driver is ignored [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:113]
INFO: [Synth 8-256] done synthesizing module 'tinycpu' (11#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:23]
WARNING: [Synth 8-3917] design tinycpu has port PC_out[15] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[14] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[13] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[12] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[11] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[10] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[9] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[8] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[7] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[6] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[5] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[4] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[3] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[2] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[1] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[0] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[31] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[30] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[29] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[28] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[27] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[26] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[25] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[24] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[23] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[22] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[21] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[20] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[19] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[18] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[17] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[16] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[15] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[14] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[13] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[12] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[11] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[10] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[9] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[8] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[7] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[6] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[5] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[4] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[3] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[2] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[1] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 321.500 ; gain = 149.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 321.500 ; gain = 149.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 321.500 ; gain = 149.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:53]
INFO: [Synth 8-5546] ROM "Instra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_entry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:89]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:39]
INFO: [Synth 8-5546] ROM "ZF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "AR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'A_port_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'B_port_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'data_sub_tmp_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'PC_in_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'AR_in_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'Dio_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 392.543 ; gain = 220.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  32 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	  16 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 12    
	  44 Input     16 Bit        Muxes := 1     
	  22 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tinycpu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Imem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  44 Input     16 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input     11 Bit        Muxes := 1     
Module MPC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module CUmem 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
Module psw 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DBUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Regsfile 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
Module alu_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	  16 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 593.414 ; gain = 421.805
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ZF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "AR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design tinycpu has port PC_out[15] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[14] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[13] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[12] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[11] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[10] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[9] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[8] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[7] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[6] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[5] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[4] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[3] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[2] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[1] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port PC_out[0] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[31] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[30] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[29] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[28] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[27] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[26] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[25] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[24] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[23] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[22] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[21] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[20] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[19] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[18] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[17] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[16] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[15] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[14] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[13] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[12] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[11] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[10] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[9] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[8] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[7] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[6] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[5] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[4] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[3] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[2] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[1] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 593.414 ; gain = 421.805
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 593.414 ; gain = 421.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
warning: Removed RAM Dmem/RAM_reg due to inactive write enable
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\PC_in_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_in_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Dio_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\ICache/IR_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\P/CF_reg ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\P/ZF_reg ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\AR_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[8] ) is unused and will be removed from module tinycpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 607.168 ; gain = 435.559
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 607.168 ; gain = 435.559

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 607.168 ; gain = 435.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |    16|
|5     |LUT4   |     4|
|6     |LUT5   |    15|
|7     |LUT6   |    86|
|8     |LD     |    17|
|9     |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   203|
|2     |  ALU    |alu_16bit |   155|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 607.988 ; gain = 399.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 607.988 ; gain = 436.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 229 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 672.961 ; gain = 467.238
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 672.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 08 19:02:43 2019...
