[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 5CSEMA4U23I7 production of INTEL from the text:Cyclone V Device Datasheet\nOnline Version\nSend Feedback CV-51002ID: 683801\nVersion: 2019.11.27\nContents\nCyclone V Device Datasheet....................................................................................................................................................... 3\nElectrical Characteristics...................................................................................................................................................... 4\nOperating Conditions..................................................................................................................................................4\nSwitching Characteristics....................................................................................................................................................24\nTransceiver Performance Specifications....................................................................................................................... 25\nCore Performance Specifications.................................................................................................................................40\nPeriphery Performance..............................................................................................................................................45\nHPS Specifications....................................................................................................................................................51\nConfiguration Specifications................................................................................................................................................67\nPOR Specifications....................................................................................................................................................68\nFPGA JTAG Configuration Timing................................................................................................................................ 68\nFPP Configuration Timing.......................................................................................................................................... 69\nActive Serial (AS) Configuration Timing.......................................................................................................................73\nDCLK Frequency Specification in the AS Configuration Scheme.......................................................................................75\nPassive Serial (PS) Configuration Timing..................................................................................................................... 75\nInitialization............................................................................................................................................................ 77\nConfiguration Files....................................................................................................................................................77\nMinimum Configuration Time Estimation......................................................................................................................79\nRemote System Upgrades......................................................................................................................................... 80\nUser Watchdog Internal Oscillator Frequency Specifications............................................................................................81\nI/O Timing....................................................................................................................................................................... 81\nProgrammable IOE Delay.......................................................................................................................................... 82\nProgrammable Output Buffer Delay.............................................................................................................................82\nGlossary.......................................................................................................................................................................... 83\nDocument Revision History for Cyclone V Device Datasheet.....................................................................................................89Contents\nCyclone V Device DatasheetSend Feedback\n2\nCyclone V Device Datasheet\nThis datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing\nfor Cyclone® V devices.\nCyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in –C6 (fastest), –C7, and\n–C8 speed grades. Industrial grade devices are offered in the –I7 speed grade. Automotive devices are offered in the –A7\nspeed grade.\nCyclone V SoC devices are also offered in a low-power variant, as indicated by the L power option in the device part number.\nThese devices have 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for\ndevices with 85K LE and 110K LE. Note that the L power option devices are only available in –I7 speed grade, and have the\nequivalent operating conditions and timing specifications as the standard –I7 speed grade devices.\nTable 1. Low Power Variants\nDensity Ordering Part Number (OPN) Static Power Reduction\n25K LE 5CSEBA2U19I7LN 30%\n5CSEBA2U23I7LN\n5CSXFC2C6U23I7LN\n40K LE 5CSEBA4U19I7LN\n5CSEBA4U23I7LN\n5CSXFC4C6U23I7LN\n85K LE 5CSEBA5U19I7LN 20%\n5CSEBA5U23I7LN\n5CSXC5C6U23I7LN\ncontinued...   683801 | 2019.11.27\nSend Feedback\nIntel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance\nof its FPGA and semiconductor products to current specifications in accordance with Intel\'s standard warranty, but reserves the right to make changes to any\nproducts and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or\nservice described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before\nrelying on any published information and before placing orders for products or services.\n*Other names and brands may be claimed as the property of others.ISO\n9001:2015\nRegistered\nDensity Ordering Part Number (OPN) Static Power Reduction\n110K LE 5CSEBA6U19I7LN\n5CSEBA6U23I7LN\n5CSXFC6C6U23I7LN\nTo estimate total power consumption for a low-power device, listed in Table 1 on page 3:\n1. Multiply the Total Static Power reported by the Early Power Estimator (EPE) by the appropriate scale factor:\n• For 25K LE and 40K LE devices, use 0.7\n• For 85K LE and 110K LE devices, use 0.8\n2. Add the result from Step 1 on page 4 to the Total Dynamic Power reported by the EPE.\nRelated Information\nCyclone V Device Overview\nProvides more information about the densities and packages of devices in the Cyclone V family.\nElectrical Characteristics\nThe following sections describe the operating conditions and power consumption of Cyclone V devices.\nOperating Conditions\nCyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and\nreliability of the Cyclone V devices, you must consider the operating requirements described in this section.\nAbsolute Maximum Ratings\nThis section defines the maximum operating conditions for Cyclone V devices. The values are based on experiments\nconducted with the devices and theoretical modeling of breakdown and damage mechanisms.\nThe functional operation of the device is not implied for these conditions.\nCaution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device\noperation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n4\nTable 2. Absolute Maximum Ratings for Cyclone V Devices\nSymbol Description Minimum Maximum Unit\nVCC Core voltage and periphery circuitry power supply –0.5 1.43 V\nVCCPGM Configuration pins power supply –0.5 3.90 V\nVCC_AUX Auxiliary supply –0.5 3.25 V\nVCCBAT Battery back-up power supply for design security volatile key register –0.5 3.90 V\nVCCPD I/O pre-driver power supply –0.5 3.90 V\nVCCIO I/O power supply –0.5 3.90 V\nVCCA_FPLL Phase-locked loop (PLL) analog power supply –0.5 3.25 V\nVCCH_GXB Transceiver high voltage power –0.5 3.25 V\nVCCE_GXB Transceiver power –0.5 1.50 V\nVCCL_GXB Transceiver clock network power –0.5 1.50 V\nVI DC input voltage –0.5 3.80 V\nVCC_HPS HPS core voltage and periphery circuitry power supply –0.5 1.43 V\nVCCPD_HPS HPS I/O pre-driver power supply –0.5 3.90 V\nVCCIO_HPS HPS I/O power supply –0.5 3.90 V\nVCCRSTCLK_HPS HPS reset and clock input pins power supply –0.5 3.90 V\nVCCPLL_HPS HPS PLL analog power supply –0.5 3.25 V\nVCC_AUX_SHARED(1)HPS auxiliary power supply –0.5 3.25 V\nIOUT DC output current per pin –25 40 mA\nTJ Operating junction temperature –55 125 °C\nTSTG Storage temperature (no bias) –65 150 °C\n(1)VCC_AUX_SHARED  must be powered by the same source as V CC_AUX  for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5\nand A6 devices.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n5\nMaximum Allowed Overshoot and Undershoot Voltage\nDuring transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input\ncurrents less than 100 mA and periods shorter than 20 ns.\nThe maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal\nis equivalent to 100% duty cycle.\nFor example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device\nlifetime of 10 years, this amounts to 1.5 years.\nTable 3. Maximum Allowed Overshoot During Transitions for Cyclone V Devices\nThis table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.\nSymbol Description Condition (V) Overshoot Duration as % of High Time Unit\nVi (AC) AC input voltage 3.8 100 %\n3.85 68 %\n3.9 45 %\n3.95 28 %\n4 15 %\n4.05 13 %\n4.1 11 %\n4.15 9 %\n4.2 8 %\n4.25 7 %\n4.3 5.4 %\n4.35 3.2 %\n4.4 1.9 %\n4.45 1.1 %\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n6\nSymbol Description Condition (V) Overshoot Duration as % of High Time Unit\n4.5 0.6 %\n4.55 0.4 %\n4.6 0.2 %\nFor an overshoot of 3.8 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period.\nPercentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on\nwith 100% I/O toggle rate and 50% duty cycle signal.\nFigure 1. Cyclone V Devices Overshoot Duration\n3.3 V4 V4.1 V\nTDT\nRecommended Operating Conditions\nThis section lists the functional operation limits for the AC and DC parameters for Cyclone V devices.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n7\nRecommended Operating Conditions\nTable 4. Recommended Operating Conditions for Cyclone V Devices\nThis table lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.\nSymbol Description Condition Minimum(2)Typical Maximum(2)Unit\nVCC Core voltage, periphery circuitry power supply,\ntransceiver physical coding sublayer (PCS)\npower supply, and transceiver PCI Express*\n(PCIe*) hard IP digital power supplyDevices without internal\nscrubbing feature1.07 1.1 1.13 V\nDevices with internal\nscrubbing feature (with SC\nsuffix) (3)1.12 1.15 1.18 V\nVCC_AUX Auxiliary supply — 2.375 2.5 2.625 V\nVCCPD(4)I/O pre-driver power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\nVCCIO I/O buffers power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\n1.8 V 1.71 1.8 1.89 V\n1.5 V 1.425 1.5 1.575 V\n1.35 V 1.283 1.35 1.418 V\n1.25 V 1.19 1.25 1.31 V\n1.2 V 1.14 1.2 1.26 V\ncontinued...   \n(2)The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance\nrequirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.\n(3)The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For\ndevice availability and ordering, contact your local Intel sales representatives.\n(4)VCCPD must be 2.5 V when V CCIO is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. V CCPD must be 3.0 V when V CCIO is 3.0 V. V CCPD must be 3.3 V\nwhen V CCIO is 3.3 V.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n8\nSymbol Description Condition Minimum(2)Typical Maximum(2)Unit\nVCCPGM Configuration pins power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\n1.8 V 1.71 1.8 1.89 V\nVCCA_FPLL(5)PLL analog voltage regulator power supply — 2.375 2.5 2.625 V\nVCCBAT(6)Battery back-up power supply\n(For design security volatile key register)— 1.2 — 3.0 V\nVI DC input voltage — –0.5 — 3.6 V\nVO Output voltage — 0 — VCCIO V\nTJ Operating junction temperature Commercial 0 — 85 °C\nIndustrial –40 — 100 °C\nAutomotive –40 — 125 °C\ntRAMP(7)Power supply ramp time Standard POR 200µs — 100ms —\nFast POR 200µs — 4ms —\n(2)The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance\nrequirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.\n(5)PLL digital voltage is regulated from V CCA_FPLL .\n(6)If you do not use the design security feature in Cyclone V devices, connect V CCBAT to a 1.5-V, 2.5-V, or 3.0-V power supply. Cyclone V\npower-on reset (POR) circuitry monitors V CCBAT. Cyclone V devices do not exit POR if V CCBAT is not powered up.\n(7)This is also applicable to HPS power supply. For HPS power supply, refer to t RAMP specifications for standard POR when HPS_PORSEL\n= 0 and t RAMP specifications for fast POR when HPS_PORSEL  = 1.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n9\nTransceiver Power Supply Operating Conditions\nTable 5. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices\nSymbol Description Minimum(8)Typical Maximum(8)Unit\nVCCH_GXBL Transceiver high voltage power (left side) 2.375 2.5 2.625 V\nVCCE_GXBL(9)(10)Transmitter and receiver power (left side) 1.07/1.17 1.1/1.2 1.13/1.23 V\nVCCL_GXBL(9)(10)Clock network power (left side) 1.07/1.17 1.1/1.2 1.13/1.23 V\nRelated Information\n•PCIe Supported Configurations and Placement Guidelines\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices\nwhich require full compliance to the PCIe Gen2 transmit jitter specification.\n•6.144-Gbps Support Capability in Cyclone V GT Devices\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for\nCPRI 6.144 Gbps.\n(8)The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance\nrequirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.\n(9)Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems\nwhich require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex\nchannels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol Configurations in\nCyclone V Devices  chapter.\n(10)Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter\nspecification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT and ST devices only). For more\ninformation about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the\nTransceiver Protocol Configurations in Cyclone V Devices  chapter.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n10\nHPS Power Supply Operating Conditions\nTable 6. HPS Power Supply Operating Conditions for Cyclone V SX and ST Devices\nThis table lists the steady-state voltage and current values expected from Cyclone V system-on-a-chip (SoC) devices with Arm*-based hard processor system\n(HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the Recommended Operating Conditions for Cyclone V Devices  table for the\nsteady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.\nSymbol Description Condition Minimum(11)Typical Maximum(11)Unit\nVCC_HPS HPS core voltage and periphery circuitry power\nsupply— 1.07 1.1 1.13 V\nVCCPD_HPS  (12)HPS I/O pre-driver power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\nVCCIO_HPS HPS I/O buffers power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\n1.8 V 1.71 1.8 1.89 V\n1.5 V 1.425 1.5 1.575 V\n1.35 V (13)1.283 1.35 1.418 V\n1.2 V 1.14 1.2 1.26 V\nVCCRSTCLK_HPS HPS reset and clock input pins power supply 3.3 V 3.135 3.3 3.465 V\n3.0 V 2.85 3.0 3.15 V\n2.5 V 2.375 2.5 2.625 V\ncontinued...   \n(11)The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance\nrequirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.\n(12)VCCPD_HPS  must be 2.5 V when V CCIO_HPS  is 2.5, 1.8, 1.5, or 1.2 V. V CCPD_HPS  must be 3.0 V when V CCIO_HPS  is 3.0 V. V CCPD_HPS  must be\n3.3 V when V CCIO_HPS  is 3.3 V.\n(13)VCCIO_HPS  1.35 V is supported for HPS row I/O bank only.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n11\nSymbol Description Condition Minimum(11)Typical Maximum(11)Unit\n1.8 V 1.71 1.8 1.89 V\nVCCPLL_HPS HPS PLL analog voltage regulator power supply — 2.375 2.5 2.625 V\nVCC_AUX_SHARED(14)HPS auxiliary power supply — 2.375 2.5 2.625 V\nRelated Information\nRecommended Operating Conditions  on page 8\nProvides the steady-state voltage values for the FPGA portion of the device.\nDC Characteristics\nSupply Current and Power Consumption\nIntel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel®\nQuartus® Prime Power Analyzer feature.\nUse the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a\nmagnitude estimate of the device power because these currents vary greatly with the resources you use.\nThe Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you\ncomplete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated\nsignal activities that, when combined with detailed circuit models, yields very accurate power estimates.\nRelated Information\n•Early Power Estimator User Guide\nProvides more information about power estimation tools.\n•Power Analysis chapter, Intel Quartus Prime Handbook\nProvides more information about power estimation tools.\n(11)The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance\nrequirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.\n(14)VCC_AUX_SHARED  must be powered by the same source as V CC_AUX  for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5\nand A6 devices.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n12\nI/O Pin Leakage Current\nTable 7. I/O Pin Leakage Current for Cyclone V Devices\nSymbol Description Condition Min Typ Max Unit\nII Input pin VI = 0 V to V CCIOMAX –30 — 30 µA\nIOZ Tri-stated I/O pin VO = 0 V to V CCIOMAX –30 — 30 µA\nBus Hold Specifications\nTable 8. Bus Hold Parameters for Cyclone V Devices\nThe bus-hold trip points are based on calculated input voltages from the JEDEC* standard.\nParameter Symbol Condition VCCIO (V) Unit\n1.2 1.5 1.8 2.5 3.0 3.3\nMin Max Min Max Min Max Min Max Min Max Min Max\nBus-hold, low,\nsustaining\ncurrentISUSL VIN > V IL\n(max)8 — 12 — 30 — 50 — 70 — 70 — µA\nBus-hold, high,\nsustaining\ncurrentISUSH VIN < V IH\n(min)–8 — –12 — –30 — –50 — –70 — –70 — µA\nBus-hold, low,\noverdrive currentIODL 0 V < V IN <\nVCCIO— 125 — 175 — 200 — 300 — 500 — 500 µA\nBus-hold, high,\noverdrive currentIODH 0 V <V IN\n<VCCIO— –125 — –175 — –200 — –300 — –500 — –500 µA\nBus-hold trip\npointVTRIP — 0.3 0.9 0.375 1.125 0.68 1.07 0.7 1.7 0.8 2 0.8 2 V\nOCT Calibration Accuracy Specifications\nIf you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to\nthe calibration block.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n13\nTable 9. OCT Calibration Accuracy Specifications for Cyclone V Devices\nCalibration accuracy for the calibrated on-chip series termination (R S OCT) and on-chip parallel termination (R T OCT) are applicable at the moment of calibration.\nWhen process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.\nSymbol Description Condition (V) Calibration Accuracy Unit\n–C6 –I7, –C7 –C8, –A7\n25-Ω R S Internal series termination with\ncalibration (25-Ω setting)VCCIO = 3.0, 2.5, 1.8, 1.5,\n1.2±15 ±15 ±15 %\n50-Ω R S Internal series termination with\ncalibration (50-Ω setting)VCCIO = 3.0, 2.5, 1.8, 1.5,\n1.2±15 ±15 ±15 %\n34-Ω and 40-Ω R S Internal series termination with\ncalibration (34-Ω and 40-Ω setting)VCCIO = 1.5, 1.35, 1.25, 1.2 ±15 ±15 ±15 %\n48-Ω, 60-Ω, and 80-Ω R S Internal series termination with\ncalibration (48-Ω, 60-Ω, and 80-Ω\nsetting)VCCIO = 1.2 ±15 ±15 ±15 %\n50-Ω R T Internal parallel termination with\ncalibration (50-Ω setting)VCCIO = 2.5, 1.8, 1.5, 1.2 –10 to +40 –10 to +40 –10 to +40 %\n20-Ω, 30-Ω, 40-Ω,60-Ω, and\n120-Ω R TInternal parallel termination with\ncalibration (20-Ω, 30-Ω, 40-Ω, 60-Ω,\nand 120-Ω setting)VCCIO = 1.5, 1.35, 1.25 –10 to +40 –10 to +40 –10 to +40 %\n60-Ω and 120-Ω R T Internal parallel termination with\ncalibration (60-Ω and 120-Ω setting)VCCIO = 1.2 –10 to +40 –10 to +40 –10 to +40 %\n25-Ω R S_left_shift Internal left shift series termination\nwith calibration (25-Ω R S_left_shift\nsetting)VCCIO = 3.0, 2.5, 1.8, 1.5,\n1.2±15 ±15 ±15 %Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n14\nOCT Without Calibration Resistance Tolerance Specifications\nTable 10. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices\nThis table lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.\nSymbol Description Condition (V) Resistance Tolerance Unit\n–C6 –I7, –C7 –C8, –A7\n25-Ω R S Internal series termination without\ncalibration (25-Ω setting)VCCIO = 3.0, 2.5 ±30 ±40 ±40 %\n25-Ω R S Internal series termination without\ncalibration (25-Ω setting)VCCIO = 1.8, 1.5 ±30 ±40 ±40 %\n25-Ω R S Internal series termination without\ncalibration (25-Ω setting)VCCIO = 1.2 ±35 ±50 ±50 %\n50-Ω R S Internal series termination without\ncalibration (50-Ω setting)VCCIO = 3.0, 2.5 ±30 ±40 ±40 %\n50-Ω R S Internal series termination without\ncalibration (50-Ω setting)VCCIO = 1.8, 1.5 ±30 ±40 ±40 %\n50-Ω R S Internal series termination without\ncalibration (50-Ω setting)VCCIO = 1.2 ±35 ±50 ±50 %\n100-Ω R D Internal differential termination (100-Ω\nsetting)VCCIO = 2.5 ±25 ±40 ±40 %\nFigure 2. Equation for OCT Variation Without Recalibration\nThe definitions for the equation are as follows:\n• The R OCT value calculated shows the range of OCT resistance with the variation of temperature and V CCIO.\n• R SCAL is the OCT resistance value at power-up.\n• ΔT is the variation of temperature with respect to the temperature at power up.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n15\n• ΔV is the variation of voltage with respect to the V CCIO at power up.\n• dR/dT is the percentage change of R SCAL with temperature.\n• dR/dV is the percentage change of R SCAL with voltage.\nOCT Variation after Power-Up Calibration\nTable 11. OCT Variation after Power-Up Calibration for Cyclone V Devices\nThis table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V CCIO range of ±5% and a temperature\nrange of 0°C to 85°C.\nSymbol Description VCCIO (V) Value Unit\ndR/dV OCT variation with voltage without recalibration 3.0 0.100 %/mV\n2.5 0.100\n1.8 0.100\n1.5 0.100\n1.35 0.150\n1.25 0.150\n1.2 0.150\ndR/dT OCT variation with temperature without recalibration 3.0 0.189 %/°C\n2.5 0.208\n1.8 0.266\n1.5 0.273\n1.35 0.200\n1.25 0.200\n1.2 0.317Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n16\nPin Capacitance\nTable 12. Pin Capacitance for Cyclone V Devices\nSymbol Description Maximum Unit\nCIOTB Input capacitance on top and bottom I/O pins 6 pF\nCIOLR Input capacitance on left and right I/O pins 6 pF\nCOUTFB Input capacitance on dual-purpose clock output and feedback pins 6 pF\nHot Socketing\nTable 13. Hot Socketing Specifications for Cyclone V Devices\nSymbol Description Maximum Unit\nIIOPIN (DC) DC current per I/O pin 300 μA\nIIOPIN (AC) AC current per I/O pin 8(15)mA\nIXCVR-TX (DC) DC current per transceiver transmitter (TX) pin 100 mA\nIXCVR-RX (DC) DC current per transceiver receiver (RX) pin 50 mA\nInternal Weak Pull-Up Resistor\nAll I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.\n(15)The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I IOPIN| = C dv/dt, in which C is the I/O pin capacitance and\ndv/dt is the slew rate.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n17\nTable 14. Internal Weak Pull-Up Resistor Values for Cyclone V Devices\nSymbol Description Condition (V)(16)Value(17)Unit\nRPU Value of the I/O pin pull-up resistor before and during configuration, as well\nas user mode if you have enabled the programmable pull-up resistor\noption.VCCIO = 3.3 ±5% 25 kΩ\nVCCIO = 3.0 ±5% 25 kΩ\nVCCIO = 2.5 ±5% 25 kΩ\nVCCIO = 1.8 ±5% 25 kΩ\nVCCIO = 1.5 ±5% 25 kΩ\nVCCIO = 1.35 ±5% 25 kΩ\nVCCIO = 1.25 ±5% 25 kΩ\nVCCIO = 1.2 ±5% 25 kΩ\nRelated Information\nCyclone V Device Family Pin Connection Guidelines\nProvides more information about the pins that support internal weak pull-up and internal weak pull-down features.\nI/O Standard Specifications\nTables in this section list the input voltage (V IH and V IL), output voltage (V OH and V OL), and current drive characteristics (I OH\nand I OL) for various I/O standards supported by Cyclone V devices.\nYou must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.\n(16)Pin pull-up resistance values may be lower if an external source drives the pin higher than V CCIO.\n(17)Valid with ±10% tolerances to cover changes over PVT.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n18\nSingle-Ended I/O Standards\nTable 15. Single-Ended I/O Standards for Cyclone V Devices\nI/O Standard VCCIO (V) VIL (V) VIH (V) VOL (V) VOH (V) IOL(18)\n(mA)IOH(18)\n(mA)\nMin Typ Max Min Max Min Max Max Min\n3.3-V LVTTL 3.135 3.3 3.465 –0.3 0.8 1.7 3.6 0.45 2.4 4 –4\n3.3-V LVCMOS 3.135 3.3 3.465 –0.3 0.8 1.7 3.6 0.2 VCCIO – 0.2 2 –2\n3.0-V LVTTL 2.85 3 3.15 –0.3 0.8 1.7 3.6 0.4 2.4 2 –2\n3.0-V LVCMOS 2.85 3 3.15 –0.3 0.8 1.7 3.6 0.2 VCCIO – 0.2 0.1 –0.1\n3.0-V PCI* 2.85 3 3.15 — 0.3 × V CCIO 0.5 × V CCIO VCCIO + 0.3 0.1 × V CCIO 0.9 × V CCIO 1.5 –0.5\n3.0-V PCI-X 2.85 3 3.15 — 0.35 × V CCIO 0.5 × V CCIO VCCIO + 0.3 0.1 × V CCIO 0.9 × V CCIO 1.5 –0.5\n2.5 V 2.375 2.5 2.625 –0.3 0.7 1.7 3.6 0.4 2 1 –1\n1.8 V 1.71 1.8 1.89 –0.3 0.35 × V CCIO 0.65 × V CCIO VCCIO + 0.3 0.45 VCCIO – 0.45 2 –2\n1.5 V 1.425 1.5 1.575 –0.3 0.35 × V CCIO 0.65 × V CCIO VCCIO + 0.3 0.25 × V CCIO 0.75 × V CCIO 2 –2\n1.2 V 1.14 1.2 1.26 –0.3 0.35 × V CCIO 0.65 × V CCIO VCCIO + 0.3 0.25 × V CCIO 0.75 × V CCIO 2 –2\nSingle-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications\nTable 16. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices\nI/O Standard VCCIO (V) VREF (V) VTT (V)\nMin Typ Max Min Typ Max Min Typ Max\nSSTL-2 Class I,\nII2.375 2.5 2.625 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO VREF – 0.04 VREF VREF + 0.04\nSSTL-18 Class I,\nII1.71 1.8 1.89 0.833 0.9 0.969 VREF – 0.04 VREF VREF + 0.04\ncontinued...   \n(18)To meet the I OL and I OH specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL\nspecification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I OL\nand I OH specifications in the datasheet.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n19\nI/O Standard VCCIO (V) VREF (V) VTT (V)\nMin Typ Max Min Typ Max Min Typ Max\nSSTL-15 Class I,\nII1.425 1.5 1.575 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO\nSSTL-135 Class\nI, II1.283 1.35 1.418 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO\nSSTL-125 Class\nI, II1.19 1.25 1.26 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO\nHSTL-18 Class I,\nII1.71 1.8 1.89 0.85 0.9 0.95 — VCCIO/2 —\nHSTL-15 Class I,\nII1.425 1.5 1.575 0.68 0.75 0.9 — VCCIO/2 —\nHSTL-12 Class I,\nII1.14 1.2 1.26 0.47 × V CCIO 0.5 × V CCIO 0.53 × V CCIO — VCCIO/2 —\nHSUL-12 1.14 1.2 1.3 0.49 × V CCIO 0.5 × V CCIO 0.51 × V CCIO — — —\nSingle-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications\nTable 17. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices\nI/O Standard VIL(DC)  (V) VIH(DC)  (V) VIL(AC)  (V) VIH(AC)  (V) VOL (V) VOH (V) IOL(19)\n(mA)IOH(19)\n(mA)\nMin Max Min Max Max Min Max Min\nSSTL-2 Class I –0.3 VREF – 0.15 VREF + 0.15 VCCIO + 0.3 VREF – 0.31 VREF + 0.31 VTT – 0.608 VTT + 0.608 8.1 –8.1\nSSTL-2 Class\nII–0.3 VREF – 0.15 VREF + 0.15 VCCIO + 0.3 VREF – 0.31 VREF + 0.31 VTT – 0.81 VTT + 0.81 16.2 –16.2\nSSTL-18 Class\nI–0.3 VREF – 0.125 VREF + 0.125 VCCIO + 0.3 VREF – 0.25 VREF + 0.25 VTT – 0.603 VTT + 0.603 6.7 –6.7\nSSTL-18 Class\nII–0.3 VREF – 0.125 VREF + 0.125 VCCIO + 0.3 VREF – 0.25 VREF + 0.25 0.28 VCCIO – 0.28 13.4 –13.4\ncontinued...   \n(19)To meet the I OL and I OH specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI\nspecification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I OL\nand I OH specifications in the datasheet.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n20\nI/O Standard VIL(DC)  (V) VIH(DC)  (V) VIL(AC)  (V) VIH(AC)  (V) VOL (V) VOH (V) IOL(19)\n(mA)IOH(19)\n(mA)\nMin Max Min Max Max Min Max Min\nSSTL-15 Class\nI— VREF – 0.1 VREF + 0.1 — VREF – 0.175 VREF + 0.175 0.2 × V CCIO 0.8 × V CCIO 8 –8\nSSTL-15 Class\nII— VREF – 0.1 VREF + 0.1 — VREF – 0.175 VREF + 0.175 0.2 × V CCIO 0.8 × V CCIO 16 –16\nSSTL-135 — VREF – 0.09 VREF + 0.09 — VREF – 0.16 VREF + 0.16 0.2 × V CCIO 0.8 × V CCIO — —\nSSTL-125 — VREF – 0.85 VREF + 0.85 — VREF – 0.15 VREF + 0.15 0.2 × V CCIO 0.8 × V CCIO — —\nHSTL-18 Class\nI— VREF – 0.1 VREF + 0.1 — VREF – 0.2 VREF + 0.2 0.4 VCCIO – 0.4 8 –8\nHSTL-18 Class\nII— VREF – 0.1 VREF + 0.1 — VREF – 0.2 VREF + 0.2 0.4 VCCIO – 0.4 16 –16\nHSTL-15 Class\nI— VREF – 0.1 VREF + 0.1 — VREF – 0.2 VREF + 0.2 0.4 VCCIO – 0.4 8 –8\nHSTL-15 Class\nII— VREF – 0.1 VREF + 0.1 — VREF – 0.2 VREF + 0.2 0.4 VCCIO – 0.4 16 –16\nHSTL-12 Class\nI–0.15 VREF – 0.08 VREF + 0.08 VCCIO + 0.15 VREF – 0.15 VREF + 0.15 0.25 × V CCIO 0.75 × V CCIO 8 –8\nHSTL-12 Class\nII–0.15 VREF – 0.08 VREF + 0.08 VCCIO+ 0.15 VREF – 0.15 VREF + 0.15 0.25 × V CCIO 0.75 × V CCIO 16 –16\nHSUL-12 — VREF – 0.13 VREF + 0.13 — VREF – 0.22 VREF + 0.22 0.1 × V CCIO 0.9 × V CCIO — —\n(19)To meet the I OL and I OH specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI\nspecification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I OL\nand I OH specifications in the datasheet.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n21\nDifferential SSTL I/O Standards\nTable 18. Differential SSTL I/O Standards for Cyclone V Devices\nI/O Standard VCCIO (V) VSWING(DC)  (V) VX(AC) (V) VSWING(AC)  (V)\nMin Typ Max Min Max Min Typ Max Min Max\nSSTL-2 Class I,\nII2.375 2.5 2.625 0.3 VCCIO + 0.6 VCCIO/2 – 0.2 — VCCIO/2 + 0.2 0.62 VCCIO + 0.6\nSSTL-18 Class\nI, II1.71 1.8 1.89 0.25 VCCIO + 0.6 VCCIO/2 –\n0.175— VCCIO/2 +\n0.1750.5 VCCIO + 0.6\nSSTL-15 Class\nI, II1.425 1.5 1.575 0.2(20)VCCIO/2 – 0.15 — VCCIO/2 + 0.15 2(VIH(AC) –\nVREF)2(VIL(AC) –\nVREF)\nSSTL-135 1.283 1.35 1.45 0.18(20)VCCIO/2 – 0.15 VCCIO/2 VCCIO/2 + 0.15 2(VIH(AC) –\nVREF)2(VIL(AC) –\nVREF)\nSSTL-125 1.19 1.25 1.31 0.18(20)VCCIO/2 – 0.15 VCCIO/2 VCCIO/2 + 0.15 2(VIH(AC) –\nVREF)2(VIL(AC) –\nVREF)\nDifferential HSTL and HSUL I/O Standards\nTable 19. Differential HSTL and HSUL I/O Standards for Cyclone V Devices\nI/O Standard VCCIO (V) VDIF(DC)  (V) VX(AC) (V) VCM(DC)  (V) VDIF(AC)  (V)\nMin Typ Max Min Max Min Typ Max Min Typ Max Min Max\nHSTL-18 Class\nI, II1.71 1.8 1.89 0.2 — 0.78 — 1.12 0.78 — 1.12 0.4 —\nHSTL-15 Class\nI, II1.425 1.5 1.575 0.2 — 0.68 — 0.9 0.68 — 0.9 0.4 —\nHSTL-12 Class\nI, II1.14 1.2 1.26 0.16 VCCIO + 0.3 — 0.5 × V CCIO — 0.4 × V CCIO 0.5 × V CCIO 0.6 × V CCIO 0.3 VCCIO +\n0.48\nHSUL-12 1.14 1.2 1.3 0.26 0.26 0.5 × V CCIO\n– 0.120.5 × V CCIO 0.5 × V CCIO\n+ 0.120.4 × V CCIO 0.5 × V CCIO 0.6 × V CCIO 0.44 0.44\n(20)The maximum value for V SWING(DC)  is not defined. However, each single-ended signal needs to be within the respective single-ended\nlimits (V IH(DC)  and V IL(DC)).Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n22\nDifferential I/O Standard Specifications\nTable 20. Differential I/O Standard Specifications for Cyclone V Devices\nDifferential inputs are powered by V CCPD which requires 2.5 V.\nI/O Standard VCCIO (V) VID (mV)(21)VICM(DC)  (V) VOD (V)(22)VOCM (V)(22)(23)\nMin Typ Max Min Condition Max Min Condition Max Min Typ Max Min Typ Max\nPCML Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock\nI/O pin specifications, refer to Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices  table.\n2.5 V LVDS(24)2.375 2.5 2.625 100 VCM = 1.25\nV— 0.05 DMAX ≤ 700\nMbps1.80 0.247 — 0.6 1.125 1.25 1.375\n1.05 DMAX > 700\nMbps1.55\nBLVDS(25)(26)2.375 2.5 2.625 100 — — — — — — — — — — —\nRSDS (HIO)(27)2.375 2.5 2.625 100 VCM = 1.25\nV— 0.25 — 1.45 0.1 0.2 0.6 0.5 1.2 1.4\nMini-LVDS (HIO)\n(28)2.375 2.5 2.625 200 — 600 0.300 — 1.425 0.25 — 0.6 1 1.2 1.4\ncontinued...   \n(21)The minimum V ID value is applicable over the entire common mode range, V CM.\n(22)RL range: 90 ≤ R L ≤ 110 Ω.\n(23)This applies to default pre-emphasis setting only.\n(24)For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700\nMbps and 0.00 V to 1.85 V for data rate below 700 Mbps.\n(25)There are no fixed V ICM, VOD, and V OCM specifications for BLVDS. They depend on the system topology.\n(26)For more information about BLVDS interface support in Intel devices, refer to AN522: Implementing Bus LVDS Interface in Supported\nIntel Device Families .\n(27)For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.\n(28)For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n23\nI/O Standard VCCIO (V) VID (mV)(21)VICM(DC)  (V) VOD (V)(22)VOCM (V)(22)(23)\nMin Typ Max Min Condition Max Min Condition Max Min Typ Max Min Typ Max\nLVPECL(29)— — — 300 — — 0.60 DMAX ≤ 700\nMbps1.80 — — — — — —\n1.00 DMAX > 700\nMbps1.60\nSLVS 2.375 2.5 2.625 100 VCM = 1.25\nV— 0.05 — 1.80 — — — — — —\nSub-LVDS 2.375 2.5 2.625 100 VCM = 1.25\nV— 0.05 — 1.80 — — — — — —\nHiSpi 2.375 2.5 2.625 100 VCM = 1.25\nV— 0.05 — 1.80 — — — — — —\nRelated Information\n•AN522: Implementing Bus LVDS Interface in Supported Intel Device Families\nProvides more information about BLVDS interface support in Intel devices.\n•Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices  on page 25\nProvides the specifications for transmitter, receiver, and reference clock I/O pin.\nSwitching Characteristics\nThis section provides performance characteristics of Cyclone V core and periphery blocks.\n(21)The minimum V ID value is applicable over the entire common mode range, V CM.\n(22)RL range: 90 ≤ R L ≤ 110 Ω.\n(23)This applies to default pre-emphasis setting only.\n(29)For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700\nMbps and 0.45 V to 1.95 V for data rate below 700 Mbps.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n24\nTransceiver Performance Specifications\nTransceiver Specifications for Cyclone V GX, GT, SX, and ST Devices\nTable 21. Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nSupported I/O standards 1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL(31), HCSL, and LVDS\nInput frequency from\nREFCLK  input pins(32)— 27 — 550 27 — 550 27 — 550 MHz\nRise time Measure at ±60 mV of\ndifferential signal(33)— — 400 — — 400 — — 400 ps\nFall time Measure at ±60 mV of\ndifferential signal(33)— — 400 — — 400 — — 400 ps\nDuty cycle — 45 — 55 45 — 55 45 — 55 %\nPeak-to-peak differential\ninput voltage— 200 — 2000 200 — 2000 200 — 2000 mV\nSpread-spectrum\nmodulating clock frequencyPCIe 30 — 33 30 — 33 30 — 33 kHz\nSpread-spectrum\ndownspreadPCIe — 0 to –\n0.5%— — 0 to –\n0.5%— — 0 to –\n0.5%— —\nOn-chip termination\nresistors— — 100 — — 100 — — 100 — Ω\ncontinued...   \n(30)Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.\n(31)Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this\ntable.\n(32)The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For\nmore information about CPRI 6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices  chapter.\n(33)REFCLK  performance requires to meet transmitter REFCLK  phase noise specification.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n25\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nVICM (AC coupled) — VCCE_GXBL  supply(34)(35)VCCE_GXBL  supply VCCE_GXBL  supply V\nVICM (DC coupled) HCSL I/O standard for\nthe PCIe reference\nclock250 — 550 250 — 550 250 — 550 mV\nTransmitter REFCLK  phase\nnoise(36)10 Hz — — –50 — — –50 — — –50 dBc/Hz\n100 Hz — — –80 — — –80 — — –80 dBc/Hz\n1 KHz — — –110 — — –110 — — –110 dBc/Hz\n10 KHz — — –120 — — –120 — — –120 dBc/Hz\n100 KHz — — –120 — — –120 — — –120 dBc/Hz\n≥1 MHz — — –130 — — –130 — — –130 dBc/Hz\nRREF — — 2000\n±1%— — 2000\n±1%— — 2000\n±1%— Ω\n(30)Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.\n(34)Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems\nwhich require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex\nchannels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol Configurations in\nCyclone V Devices  chapter.\n(35)Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter\nspecification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more\ninformation about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the\nTransceiver Protocol Configurations in Cyclone V Devices  chapter.\n(36)The transmitter REFCLK  phase jitter is 30 ps p-p at bit error rate (BER) 10-12.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n26\nTable 22. Transceiver Clocks Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nfixedclk  clock frequency PCIe Receiver Detect — 125 — — 125 — — 125 — MHz\nTransceiver Reconfiguration\nController IP\n(mgmt_clk_clk ) clock\nfrequency— 75 — 100/125(3\n7)75 — 100/125(\n37)75 — 100/125(3\n7)MHz\nTable 23. Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nSupported I/O standards 1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS\nData rate(38)— 614 — 5000/614\n4(35)614 — 3125 614 — 2500 Mbps\nAbsolute V MAX for a receiver\npin(39)— — — 1.2 — — 1.2 — — 1.2 V\nAbsolute V MIN for a receiver\npin— –0.4 — — –0.4 — — –0.4 — — V\nMaximum peak-to-peak\ndifferential input voltage\nVID (diff p-p) before device\nconfiguration— — — 1.6 — — 1.6 — — 1.6 V\nMaximum peak-to-peak\ndifferential input voltage\nVID (diff p-p) after device\nconfiguration— — — 2.2 — — 2.2 — — 2.2 V\ncontinued...   \n(37)The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not\nenabled.\n(38)To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.\n(39)The device cannot tolerate prolonged operation at this absolute maximum.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n27\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nMinimum differential eye\nopening at the receiver\nserial input pins(40)— 110 — — 110 — — 110 — — mV\nDifferential on-chip\ntermination resistors85-Ω setting — 85 — — 85 — — 85 — Ω\n100-Ω setting — 100 — — 100 — — 100 — Ω\n120-Ω setting — 120 — — 120 — — 120 — Ω\n150-Ω setting — 150 — — 150 — — 150 — Ω\nVICM (AC coupled) 2.5 V PCML, LVPECL,\nand LVDSVCCE_GXBL  supply(34)(35)VCCE_GXBL  supply VCCE_GXBL  supply V\n1.5 V PCML 0.65/0.75/0.8 (41)V\ntLTR(42)— — — 10 — — 10 — — 10 µs\ntLTD(43)— — — 4 — — 4 — — 4 µs\ntLTD_manual(44)— — — 4 — — 4 — — 4 µs\ntLTR_LTD_manual(45)— 15 — — 15 — — 15 — — µs\ncontinued...   \n(40)The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature.\nIf you enable the Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the\nequalization level.\n(41)The AC coupled V ICM = 650 mV for Cyclone V GX and SX in PCIe mode only. The AC coupled V ICM = 750mV for Cyclone V GT and ST\nin PCIe mode only.\n(42)tLTR is the time required for the receive clock data recovery (CDR) to lock to the input reference clock frequency after coming out of\nreset.\n(43)tLTD is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata  signal goes high.\n(44)tLTD_manual  is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata  signal goes high\nwhen the CDR is functioning in the manual mode.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n28\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nProgrammable ppm\ndetector(46)— ±62.5, 100, 125, 200, 250, 300, 500, and 1000 ppm\nRun length — — — 200 — — 200 — — 200 UI\nProgrammable equalization\nAC and DC gainAC gain setting = 0\nto 3 (47)\nDC gain setting = 0\nto 1Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V\nGX, GT, SX, and ST Devices  and CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and\nDC Gain for Cyclone V GX, GT, SX, and ST Devices  diagrams.dB\nTable 24. Transmitter Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nSupported I/O standards 1.5 V PCML\nData rate — 614 — 5000/614\n4(35)614 — 3125 614 — 2500 Mbps\nVOCM (AC coupled) — — 650 — — 650 — — 650 — mV\nDifferential on-chip\ntermination resistors85-Ω setting — 85 — — 85 — — 85 — Ω\n100-Ω setting — 100 — — 100 — — 100 — Ω\n120-Ω setting — 120 — — 120 — — 120 — Ω\n150-Ω setting — 150 — — 150 — — 150 — Ω\ncontinued...   \n(45)tLTR_LTD_manual  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref  signal goes\nhigh when the CDR is functioning in the manual mode.\n(46)The rate matcher supports only up to ±300 parts per million (ppm).\n(47)The Intel Quartus Prime software allows AC gain setting = 3 for design with data rate between 614 Mbps and 1.25 Gbps only.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n29\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nIntra-differential pair skew TX V CM = 0.65 V and\nslew rate of 15 ps— — 15 — — 15 — — 15 ps\nIntra-transceiver block\ntransmitter channel-to-\nchannel skew×6 PMA bonded\nmode— — 180 — — 180 — — 180 ps\nInter-transceiver block\ntransmitter channel-to-\nchannel skew×N PMA bonded\nmode— — 500 — — 500 — — 500 ps\nTable 25. CMU PLL Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nSupported data range — 614 — 5000/614\n4(35)614 — 3125 614 — 2500 Mbps\nfPLL supported data range — 614 — 3125 614 — 3125 614 — 2500 Mbps\nTable 26. Transceiver-FPGA Fabric Interface Specifications for Cyclone V GX, GT, SX, and ST Devices\nSymbol/Description Condition Transceiver Speed Grade 5(30)Transceiver Speed Grade 6 Transceiver Speed Grade 7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nInterface speed (single-\nwidth mode)— 25 — 187.5 25 — 187.5 25 — 163.84 MHz\nInterface speed (double-\nwidth mode)— 25 — 163.84 25 — 163.84 25 — 156.25 MHz\nRelated Information\n•CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain  on page 32\n•CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain  on page 33\n•PCIe Supported Configurations and Placement Guidelines\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices\nwhich require full compliance to the PCIe Gen2 transmit jitter specification.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n30\n•6.144-Gbps Support Capability in Cyclone V GT Devices\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for\nCPRI 6.144 Gbps.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n31\nCTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain\nFigure 3. Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC\nGain for Cyclone V GX, GT, SX, and ST Devices\nCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n32\nCTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain\nFigure 4. CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and\nST Devices\nCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n33\nTypical TX V OD Setting for Cyclone V Transceiver Channels with termination of 100 Ω\nTable 27. Typical TX V OD Setting for Cyclone V Transceiver Channels with termination of 100 Ω\nSymbol VOD Setting(48)VOD Value (mV) VOD Setting(48)VOD Value (mV)\nVOD differential peak-to-peak typical 6(49)120 34 680\n7(49)140 35 700\n8(49)160 36 720\n9 180 37 740\n10 200 38 760\n11 220 39 780\n12 240 40 800\n13 260 41 820\n14 280 42 840\n15 300 43 860\n16 320 44 880\n17 340 45 900\n18 360 46 920\n19 380 47 940\n20 400 48 960\n21 420 49 980\n22 440 50 1000\n23 460 51 1020\n24 480 52 1040\ncontinued...   \n(48)Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.\n(49)Only valid for data rates ≤ 5 Gbps.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n34\nSymbol VOD Setting(48)VOD Value (mV) VOD Setting(48)VOD Value (mV)\n25 500 53 1060\n26 520 54 1080\n27 540 55 1100\n28 560 56 1120\n29 580 57 1140\n30 600 58 1160\n31 620 59 1180\n32 640 60 1200\n33 660\nTransmitter Pre-Emphasis Levels\nThe following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the\nfollowing conditions:\n• Low-frequency data pattern—five 1s and five 0s\n• Data rate—2.5 Gbps\nThe levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-\nemphasis levels may change with data pattern and data rate.\nCyclone V devices only support 1st post tap pre-emphasis with the following conditions:\n• The 1st post tap pre-emphasis settings must satisfy |B| + |C| ≤ 60 where |B| = V OD setting with termination value, R TERM\n= 100 Ω and |C| = 1st post tap pre-emphasis setting.\n• |B| – |C| > 5 for data rates < 5 Gbps and |B| – |C| > 8.25 for data rates > 5 Gbps.\n• (V MAX/VMIN – 1)% < 600%, where V MAX = |B| + |C| and V MIN = |B| – |C|.\n(48)Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n35\nExceptions for PCIe Gen2 design:\n• V OD setting = 50 and pre-emphasis setting = 22 are allowed for PCIe Gen2 design with transmit de-emphasis –6dB\nsetting ( pipe_txdeemp  = 1’b0) using Intel PCIe Hard IP and PIPE IP cores.\n• V OD setting = 50 and pre-emphasis setting = 12 are allowed for PCIe Gen2 design with transmit de-emphasis –3.5dB\nsetting ( pipe_txdeemp  = 1’b1) using Intel PCIe Hard IP and PIPE IP cores.\nFor example, when V OD = 800 mV, the corresponding V OD value setting is 40. The following conditions show that the 1st post\ntap pre-emphasis setting = 2 is valid:\n• |B| + |C| ≤ 60 → 40 + 2 = 42\n• |B| – |C| > 5 → 40 – 2 = 38\n• (V MAX/VMIN – 1)% < 600% → (42/38 – 1)% = 10.52%\nTo predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Cyclone V HSSI HSPICE\nmodels.\nTable 28. Transmitter Pre-Emphasis Levels for Cyclone V Devices\nIntel Quartus Prime 1st\nPost Tap Pre-Emphasis\nSettingIntel Quartus Prime V OD Setting Unit\n10 (200 mV) 20 (400 mV) 30 (600 mV) 35 (700 mV) 40 (800 mV) 45 (900 mV) 50 (1000 mV)\n0 0 0 0 0 0 0 0 dB\n1 1.97 0.88 0.43 0.32 0.24 0.19 0.13 dB\n2 3.58 1.67 0.95 0.76 0.61 0.5 0.41 dB\n3 5.35 2.48 1.49 1.2 1 0.83 0.69 dB\n4 7.27 3.31 2 1.63 1.36 1.14 0.96 dB\n5 — 4.19 2.55 2.1 1.76 1.49 1.26 dB\n6 — 5.08 3.11 2.56 2.17 1.83 1.56 dB\n7 — 5.99 3.71 3.06 2.58 2.18 1.87 dB\n8 — 6.92 4.22 3.47 2.93 2.48 2.11 dB\n9 — 7.92 4.86 4 3.38 2.87 2.46 dB\n10 — 9.04 5.46 4.51 3.79 3.23 2.77 dB\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n36\nIntel Quartus Prime 1st\nPost Tap Pre-Emphasis\nSettingIntel Quartus Prime V OD Setting Unit\n10 (200 mV) 20 (400 mV) 30 (600 mV) 35 (700 mV) 40 (800 mV) 45 (900 mV) 50 (1000 mV)\n11 — 10.2 6.09 5.01 4.23 3.61 — dB\n12 — 11.56 6.74 5.51 4.68 3.97 — dB\n13 — 12.9 7.44 6.1 5.12 4.36 — dB\n14 — 14.44 8.12 6.64 5.57 4.76 — dB\n15 — — 8.87 7.21 6.06 5.14 — dB\n16 — — 9.56 7.73 6.49 — — dB\n17 — — 10.43 8.39 7.02 — — dB\n18 — — 11.23 9.03 7.52 — — dB\n19 — — 12.18 9.7 8.02 — — dB\n20 — — 13.17 10.34 8.59 — — dB\n21 — — 14.2 11.1 — — — dB\n22 — — 15.38 11.87 — — — dB\n23 — — — 12.67 — — — dB\n24 — — — 13.48 — — — dB\n25 — — — 14.37 — — — dB\n26 — — — — — — — dB\n27 — — — — — — — dB\n28 — — — — — — — dB\n29 — — — — — — — dB\n30 — — — — — — — dB\n31 — — — — — — — dB\nRelated Information\nSPICE Models for Intel Devices\nProvides the Cyclone V HSSI HSPICE models.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n37\nTransceiver Compliance Specification\nThe following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone\nV GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications,\ncontact your Intel Sales Representative.\nTable 29. Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST Devices\nProtocol Sub-protocol Data Rate (Mbps)\nPCIe PCIe Gen1 2,500\nPCIe Gen2(50)5,000\nPCIe Cable 2,500\nXAUI XAUI 2135 3,125\nSerial RapidIO® (SRIO) SRIO 1250 SR 1,250\nSRIO 1250 LR 1,250\nSRIO 2500 SR 2,500\nSRIO 2500 LR 2,500\nSRIO 3125 SR 3,125\nSRIO 3125 LR 3,125\nSRIO 5000 SR 5,000\nSRIO 5000 MR 5,000\nSRIO 5000 LR 5,000\nCommon Public Radio Interface (CPRI) CPRI E6LV 614.4\nCPRI E6HV 614.4\nCPRI E6LVII 614.4\ncontinued...   \n(50)For PCIe Gen2 sub-protocol, Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for Cyclone V\nGT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the\nmaximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol\nConfigurations in Cyclone V Devices  chapter.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n38\nProtocol Sub-protocol Data Rate (Mbps)\nCPRI E12LV 1,228.8\nCPRI E12HV 1,228.8\nCPRI E12LVII 1,228.8\nCPRI E24LV 2,457.6\nCPRI E24LVII 2,457.6\nCPRI E30LV 3,072\nCPRI E30LVII 3,072\nCPRI E48LVII(51)4,915.2\nCPRI E60LVII(51)6,144\nGbps Ethernet (GbE) GbE 1250 1,250\nOBSAI OBSAI 768 768\nOBSAI 1536 1,536\nOBSAI 3072 3,072\nSerial digital interface (SDI) SDI 270 SD 270\nSDI 1485 HD 1,485\nSDI 2970 3G 2,970\nVbyOne VbyOne 3750 3,750\nHiGig+ HIGIG 3750 3,750\nRelated Information\n•PCIe Supported Configurations and Placement Guidelines\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices\nwhich require full compliance to the PCIe Gen2 transmit jitter specification.\n(51)For CPRI E48LVII and E60LVII, Intel recommends increasing the V CCE_GXBL  and V CCL_GXBL  typical value from 1.1 V to 1.2 V for full\ncompliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST\ndevices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI\n6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices  chapter.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n39\n•6.144-Gbps Support Capability in Cyclone V GT Devices\nProvides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for\nCPRI 6.144 Gbps.\nCore Performance Specifications\nClock Tree Specifications\nTable 30. Clock Tree Specifications for Cyclone V Devices\nParameter Performance Unit\n–C6 –C7, –I7 –C8, –A7\nGlobal clock and Regional clock 550 550 460 MHz\nPeripheral clock 155 155 155 MHz\nPLL Specifications\nTable 31. PLL Specifications for Cyclone V Devices\nThis table lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.\nSymbol Parameter Condition Min Typ Max Unit\nfIN Input clock frequency –C6 speed grade 5 — 670(52)MHz\n–C7, –I7 speed grades 5 — 622(52)MHz\n–C8, –A7 speed grades 5 — 500(52)MHz\nfINPFD Integer input clock frequency to the phase\nfrequency detector (PFD)— 5 — 325 MHz\nfFINPFD Fractional input clock frequency to the PFD — 50 — 160 MHz\ncontinued...   \n(52)This specification is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is\ndifferent for each I/O standard.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n40\nSymbol Parameter Condition Min Typ Max Unit\nfVCO(53)PLL voltage-controlled oscillator (VCO)\noperating range–C6, –C7, –I7 speed\ngrades600 — 1600 MHz\n–C8, –A7 speed grades 600 — 1300 MHz\ntEINDUTY Input clock or external feedback clock input\nduty cycle— 40 — 60 %\nfOUT Output frequency for internal global or\nregional clock–C6, –C7, –I7 speed\ngrades— — 550(54)MHz\n–C8, –A7 speed grades — — 460(54)MHz\nfOUT_EXT Output frequency for external clock output –C6, –C7, –I7 speed\ngrades— — 667(54)MHz\n–C8, –A7 speed grades — — 533(54)MHz\ntOUTDUTY Duty cycle for external clock output (when set\nto 50%)— 45 50 55 %\ntFCOMP External feedback clock compensation time — — — 10 ns\ntDYCONFIGCLK Dynamic configuration clock for mgmt_clk\nand scanclk— — — 100 MHz\ntLOCK Time required to lock from end-of-device\nconfiguration or deassertion of areset— — — 1 ms\ntDLOCK Time required to lock dynamically (after\nswitchover or reconfiguring any non-post-\nscale counters/delays)— — — 1 ms\nfCLBW PLL closed-loop bandwidth Low — 0.3 — MHz\nMedium — 1.5 — MHz\nHigh(55)— 4 — MHz\ncontinued...   \n(53)The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post divider value. Therefore, if the\nVCO post divider value is 2, the frequency reported can be lower than the f VCO specification.\n(54)This specification is limited by the lower of the two: I/O f MAX or F OUT of the PLL.\n(55)High bandwidth PLL settings are not supported in external feedback mode.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n41\nSymbol Parameter Condition Min Typ Max Unit\ntPLL_PSERR Accuracy of PLL phase shift — — — ±50 ps\ntARESET Minimum pulse width on the areset  signal — 10 — — ns\ntINCCJ(56)(57)Input clock cycle-to-cycle jitter FREF ≥ 100 MHz — — 0.15 UI (p-p)\nFREF < 100 MHz — — ±750 ps (p-p)\ntOUTPJ_DC(58)Period jitter for dedicated clock output in\ninteger PLLFOUT ≥ 100 MHz — — 300 ps (p-p)\nFOUT < 100 MHz — — 30 mUI (p-p)\ntFOUTPJ_DC(58)Period jitter for dedicated clock output in\nfractional PLLFOUT ≥ 100 MHz — — 425(61), 300(59)ps (p-p)\nFOUT < 100 MHz — — 42.5(61), 30(59)mUI (p-p)\ntOUTCCJ_DC(58)Cycle-to-cycle jitter for dedicated clock output\nin integer PLLFOUT ≥ 100 MHz — — 300 ps (p-p)\nFOUT < 100 MHz — — 30 mUI (p-p)\ntFOUTCCJ_DC(58)Cycle-to-cycle jitter for dedicated clock output\nin fractional PLLFOUT ≥ 100 MHz — — 425(61), 300(59)ps (p-p)\nFOUT < 100 MHz — — 42.5(61), 30(59)mUI (p-p)\ntOUTPJ_IO(58)(60)Period jitter for clock output on a regular I/O\nin integer PLLFOUT ≥ 100 MHz — — 650 ps (p-p)\nFOUT < 100 MHz — — 65 mUI (p-p)\ncontinued...   \n(56)A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with\njitter < 120 ps.\n(57)FREF is fIN/N, specification applies when N = 1.\n(58)Peak-to-peak jitter with a probability level of 10–12 (14 sigma, 99.99999999974404% confidence level). The output jitter specification\napplies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter\nspecifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Cyclone V\nDevices  table.\n(59)This specification only covers fractional PLL for low bandwidth. The f VCO for fractional value range 0.20–0.80 must be ≥ 1200 MHz.\n(60)External memory interface clock output jitter specifications use a different measurement method, which are available in Memory\nOutput Clock Jitter Specification for Cyclone V Devices  table.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n42\nSymbol Parameter Condition Min Typ Max Unit\ntFOUTPJ_IO(58)(60)(61)Period jitter for clock output on a regular I/O\nin fractional PLLFOUT ≥ 100 MHz — — 650 ps (p-p)\nFOUT < 100 MHz — — 65 mUI (p-p)\ntOUTCCJ_IO(58)(60)Cycle-to-cycle jitter for clock output on\nregular I/O in integer PLLFOUT ≥ 100 MHz — — 650 ps (p-p)\nFOUT < 100 MHz — — 65 mUI (p-p)\ntFOUTCCJ_IO(58)(60)(61)Cycle-to-cycle jitter for clock output on\nregular I/O in fractional PLLFOUT ≥ 100 MHz — — 650 ps (p-p)\nFOUT < 100 MHz — — 65 mUI (p-p)\ntCASC_OUTPJ_DC(58)(62)Period jitter for dedicated clock output in\ncascaded PLLsFOUT ≥ 100 MHz — — 300 ps (p-p)\nFOUT < 100 MHz — — 30 mUI (p-p)\ntDRIFT Frequency drift after PFDENA  is disabled for a\nduration of 100 µs— — — ±10 %\ndKBIT Bit number of Delta Sigma Modulator (DSM) — 8 24 32 Bits\nkVALUE Numerator of fraction — 128 8388608 2147483648 —\nfRES Resolution of VCO frequency fINPFD = 100 MHz 390625 5.96 0.023 Hz\nRelated Information\nMemory Output Clock Jitter Specifications  on page 49\nProvides more information about the external memory interface clock output jitter specifications.\n(61)This specification only covers fractional PLL for low bandwidth. The f VCO for fractional value range 0.05–0.95 must be ≥ 1000 MHz.\n(62)The cascaded PLL specification is only applicable with the following conditions:\n• Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz\n• Downstream PLL: Downstream PLL BW > 2 MHzCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n43\nDSP Block Performance Specifications\nTable 32. DSP Block Performance Specifications for Cyclone V Devices\nMode Performance Unit\n–C6 –C7, –I7 –C8, –A7\nModes using One DSP Block Independent 9 × 9 multiplication 340 300 260 MHz\nIndependent 18 × 19 multiplication 287 250 200 MHz\nIndependent 18 × 18 multiplication 287 250 200 MHz\nIndependent 27 × 27 multiplication 250 200 160 MHz\nIndependent 18 × 25 multiplication 310 250 200 MHz\nIndependent 20 × 24 multiplication 310 250 200 MHz\nTwo 18 × 19 multiplier adder mode 310 250 200 MHz\n18 × 18 multiplier added summed with 36-bit input 310 250 200 MHz\nModes using Two DSP Blocks Complex 18 × 19 multiplication 310 250 200 MHz\nMemory Block Performance Specifications\nTo achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from\nan on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block\nclocking schemes.\nWhen you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f MAX.\nTable 33. Memory Block Performance Specifications for Cyclone V Devices\nMemory Mode Resources Used Performance Unit\nALUTs Memory –C6 –C7, –I7 –C8, –A7\nMLAB Single port, all supported widths 0 1 420 350 300 MHz\nSimple dual-port, all supported widths 0 1 420 350 300 MHz\nSimple dual-port with read and write at the same\naddress0 1 340 290 240 MHz\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n44\nMemory Mode Resources Used Performance Unit\nALUTs Memory –C6 –C7, –I7 –C8, –A7\nROM, all supported width 0 1 420 350 300 MHz\nM10K Block Single-port, all supported widths 0 1 315 275 240 MHz\nSimple dual-port, all supported widths 0 1 315 275 240 MHz\nSimple dual-port with the read-during-write\noption set to Old Data , all supported widths0 1 275 240 180 MHz\nTrue dual port, all supported widths 0 1 315 275 240 MHz\nROM, all supported widths 0 1 315 275 240 MHz\nPeriphery Performance\nThis section describes the periphery performance, high-speed I/O, and external memory interface.\nActual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and\nperform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable\nfrequency in your system.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n45\nHigh-Speed I/O Specifications\nTable 34. High-Speed I/O Specifications for Cyclone V Devices\nWhen J = 1 or 2, bypass the serializer/deserializer (SERDES) block.\nFor LVDS applications, you must use the PLLs in integer PLL mode. This is achieved by using the LVDS clock network.\nThe Cyclone V devices support the following output standards using true LVDS output buffer types on all I/O banks.\n• True RSDS output standard with data rates of up to 360 Mbps\n• True mini-LVDS output standard with data rates of up to 400 Mbps\nSymbol Condition –C6 –C7, –I7 –C8, –A7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nfHSCLK_in  (input clock frequency) True Differential I/O\nStandardsClock boost\nfactor W = 1 to\n40(63)5 — 437.5 5 — 420 5 — 320 MHz\nfHSCLK_in  (input clock frequency) Single-Ended I/O\nStandardsClock boost\nfactor W = 1 to\n40(63)5 — 320 5 — 320 5 — 275 MHz\nfHSCLK_OUT  (output clock frequency) — 5 — 420 5 — 370 5 — 320 MHz\nTransmitter True Differential I/O Standards -\nfHSDR (data rate)SERDES factor J\n=4 to 10(64)(65)— 840(65)— 740(65)— 640 Mbps\ncontinued...   \n(63)Clock boost factor (W) is the ratio between the input data rate and the input clock rate.\n(64)The F max specification is based on the fast clock used for serial data. The interface F max is also dependent on the parallel clock domain\nwhich is design dependent and requires timing analysis.\n(65)The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global,\nregional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n46\nSymbol Condition –C6 –C7, –I7 –C8, –A7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nSERDES factor J\n= 1 to 2, uses\nDDR registers(65)—(66) (65)—(66) (65)—(66)Mbps\nEmulated Differential I/O\nStandards with Three External\nOutput Resistor Networks- f HSDR\n(data rate)(67)SERDES factor J\n= 4 to 10(65)— 640(65)— 640(65)— 550 Mbps\nEmulated Differential I/O\nStandards with One External\nOutput Resistor Network - f HSDR\n(data rate)SERDES factor J\n= 4 to 10(65)— 170(65)— 170(65)— 170 Mbps\ntx Jitter -True Differential I/O\nStandards(67)Total Jitter for\nData Rate, 600\nMbps – 840\nMbps— — 350 — — 380 — — 500 ps\nTotal Jitter for\nData Rate <\n600Mbps— — 0.21 — — 0.23 — — 0.30 UI\ntx Jitter -Emulated Differential I/O\nStandards with Three External\nOutput Resistor NetworksTotal Jitter for\nData Rate <\n640Mbps— — 500 — — 500 — — 500 ps\ntx Jitter -Emulated Differential I/O\nStandards with One External\nOutput Resistor NetworkTotal Jitter for\nData Rate <\n640Mbps— — 0.15 — — 0.15 — — 0.15 UI\ntDUTY TX output clock\nduty cycle for\nboth True and45 50 55 45 50 55 45 50 55 %\ncontinued...   \n(66)The maximum ideal data rate is the SERDES factor (J) × PLL max output frequency (f out), provided you can close the design timing\nand the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure\nanalysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the\nmaximum data rate supported.\n(67)You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board\nskew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n47\nSymbol Condition –C6 –C7, –I7 –C8, –A7 Unit\nMin Typ Max Min Typ Max Min Typ Max\nEmulated\nDifferential I/O\nStandards\ntRISE and t FALL True Differential\nI/O Standards— — 200 — — 200 — — 200 ps\nEmulated\nDifferential I/O\nStandards with\nThree External\nOutput Resistor\nNetworks— — 250 — — 250 — — 300 ps\nEmulated\nDifferential I/O\nStandards with\nOne External\nOutput Resistor\nNetwork— — 300 — — 300 — — 300 ps\nTCCS True Differential\nI/O Standards— — 200 — — 250 — — 250 ps\nEmulated\nDifferential I/O\nStandards with\nThree External\nOutput Resistor\nNetworks— — 300 — — 300 — — 300 ps\nEmulated\nDifferential I/O\nStandards with\nOne External\nOutput Resistor\nNetwork— — 300 — — 300 — — 300 ps\nReceiver fHSDR (data rate) SERDES factor J\n=4 to 10(64)(65)— 875(67) (65)— 840(67) (65)— 640(67)Mbps\nSERDES factor J\n= 1 to 2, uses\nDDR registers(65)—(66) (65)—(66) (65)—(66)Mbps\nSampling Window — — — 350 — — 350 — — 350 psCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n48\nDLL Frequency Range Specifications\nTable 35. DLL Frequency Range Specifications for Cyclone V Devices\nParameter –C6 –C7, –I7 –C8 Unit\nDLL operating frequency range 167 – 400 167 – 400 167 – 333 MHz\nDQS Logic Block Specifications\nTable 36. DQS Phase Shift Error Specification for DLL-Delayed Clock (t DQS_PSERR ) for Cyclone V Devices\nThis error specification is the absolute maximum and minimum error.\nNumber of DQS Delay Buffer –C6 –C7, –I7 –C8 Unit\n2 40 80 80 ps\nMemory Output Clock Jitter Specifications\nTable 37. Memory Output Clock Jitter Specifications for Cyclone V Devices\nThe memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.\nThe memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10–12, equivalent to 14 sigma.\nIntel recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.\nParameter Clock Network Symbol –C6 –C7, –I7 –C8 Unit\nMin Max Min Max Min Max\nClock period jitter PHYCLK tJIT(per) –60 60 –70 70 –70 70 ps\nCycle-to-cycle period jitter PHYCLK tJIT(cc) — 90 — 100 — 100 psCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n49\nOCT Calibration Block Specifications\nTable 38. OCT Calibration Block Specifications for Cyclone V Devices\nSymbol Description Min Typ Max Unit\nOCTUSRCLK Clock required by OCT calibration blocks — — 20 MHz\nTOCTCAL Number of OCTUSRCLK  clock cycles required for R S OCT/R T\nOCT calibration— 1000 — Cycles\nTOCTSHIFT Number of OCTUSRCLK  clock cycles required for OCT code to\nshift out— 32 — Cycles\nTRS_RT Time required between the dyn_term_ctrl  and oe signal\ntransitions in a bidirectional I/O buffer to dynamically switch\nbetween R S OCT and R T OCT— 2.5 — ns\nFigure 5. Timing Diagram for oe and dyn_term_ctrl Signals\nTX RX RX\noe\ndyn_term_ctrl\nTRS_RTTRS_RTTristate TristateCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n50\nDuty Cycle Distortion (DCD) Specifications\nTable 39. Worst-Case DCD on Cyclone V I/O Pins\nThe output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.\nSymbol –C6 –C7, –I7 –C8, –A7 Unit\nMin Max Min Max Min Max\nOutput Duty Cycle 45 55 45 55 45 55 %\nHPS Specifications\nThis section provides HPS specifications and timing for Cyclone V devices.\nFor HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six\nclock cycles of HPS_CLK1.\nHPS Clock Performance\nTable 40. HPS Clock Performance for Cyclone V Devices\nSymbol/Description –C6 –C7, –I7 –A7 –C8 Unit\nmpu_base_clk (microprocessor unit clock) 925 800 700 600 MHz\nmain_base_clk (L3/L4 interconnect clock) 400 400 350 300 MHz\nh2f_user0_clk 100 100 100 100 MHz\nh2f_user1_clk 100 100 100 100 MHz\nh2f_user2_clk 200 200 160 160 MHzCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n51\nHPS PLL Specifications\nHPS PLL VCO Frequency Range\nTable 41. HPS PLL VCO Frequency Range for Cyclone V Devices\nDescription Speed Grade Minimum Maximum Unit\nVCO range –C7, –I7, –A7, –C8 320 1,600 MHz\n–C6 320 1,850 MHz\nHPS PLL Input Clock Range\nThe HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS_CLK1 and HPS_CLK2 inputs.\nRelated Information\nClock Select, Booting and Configuration chapter\nProvides more information about the clock range for different values of clock select (CSEL).\nHPS PLL Input Jitter\nUse the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value\n(N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is\ndivided by this value. The range of the denominator is 1 to 64.\nMaximum input jitter = Input clock period × Divide value (N) × 0.02\nTable 42. Examples of Maximum Input Jitter\nInput Reference Clock Period Divide Value (N) Maximum Jitter Unit\n40 ns 1 0.8 ns\n40 ns 2 1.6 ns\n40 ns 4 3.2 nsCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n52\nQuad SPI Flash Timing Characteristics\nTable 43. Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices\nSymbol Description Min Typ Max Unit\nFclk SCLK_OUT clock frequency (External clock) — — 108 MHz\nTqspi_clk QSPI_CLK clock period (Internal reference clock) 2.32 — — ns\nTdutycycle SCLK_OUT duty cycle 45 — 55 %\nTdssfrst Output delay QSPI_SS valid before first clock edge — 1/2 cycle of\nSCLK_OUT— ns\nTdsslst Output delay QSPI_SS valid after last clock edge –1 — 1 ns\nTdio I/O data output delay –1 — 1 ns\nTdin_start Input data valid start — — (2 + R delay) ×\nTqspi_clk  – 7.52 (68)ns\nTdin_end Input data valid end (2 + R delay) ×\nTqspi_clk  – 1.21 (68)— — ns\nFigure 6. Quad SPI Flash Timing Diagram\nThis timing diagram illustrates clock polarity mode 0 and clock phase mode 0.\nQSPI_SS\nSCLK_OUT\nQSPI_DATATdin_startTdsslst\nTdio\nTdin_endTdssfrst\nData Out Data In\n(68)Rdelay is set by programming the register qspiregs.rddatacap . For the SoC EDS software version 13.1 and later, Intel provides\nautomatic Quad SPI calibration in the preloader. For more information about R delay, refer to the Quad SPI Flash Controller  chapter in\nthe Cyclone V Hard Processor System Technical Reference Manual .Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n53\nRelated Information\nQuad SPI Flash Controller Chapter, Cyclone V Hard Processor System Technical Reference Manual\nProvides more information about R delay.\nSPI Timing Characteristics\nTable 44. SPI Master Timing Requirements for Cyclone V Devices\nThe setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.\nSymbol Description Min Max Unit\nTclk CLK clock period 16.67 — ns\nTsu SPI Master-in slave-out (MISO) setup time 8.35 (69)— ns\nTh SPI MISO hold time 1 — ns\nTdutycycle SPI_CLK duty cycle 45 55 %\nTdssfrst Output delay SPI_SS valid before first clock edge 8 — ns\nTdsslst Output delay SPI_SS valid after last clock edge 8 — ns\nTdio Master-out slave-in (MOSI) output delay –1 1 ns\n(69)This value is based on rx_sample_dly  = 1 and spi_m_clk  = 120 MHz. spi_m_clk  is the internal clock that is used by SPI Master\nto derive it’s SCLK_OUT . These timings are based on rx_sample_dly  of 1. This delay can be adjusted as needed to accommodate\nslower response times from the slave. Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point.\nIt is very crucial to do a calibration to get the correct rx_sample_dly  value because each SPI slave device may have different\noutput delay and each application board may have different path delay. For more information about rx_sample_delay , refer to the\nSPI Controller  chapter in the Hard Processor System Technical Reference Manual .Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n54\nFigure 7. SPI Master Timing Diagram\nSPI_SS\nSPI_CLK (scpol = 0)\nSPI_MOSI (scph = 1)\nSPI_MISO (scph = 1)Tdssfrst\nSPI_CLK (scpol = 1)\nSPI_MOSI (scph = 0)\nSPI_MISO (scph = 0)Tdio\nTdioTdsslst\nTsuTh\nTsuTh\nTable 45. SPI Slave Timing Requirements for Cyclone V Devices\nThe setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.\nSymbol Description Min Max Unit\nTclk CLK clock period 20 — ns\nTs MOSI Setup time 5 — ns\nTh MOSI Hold time 5 — ns\nTsuss Setup time SPI_SS valid before first clock edge 8 — ns\nThss Hold time SPI_SS valid after last clock edge 8 — ns\nTd MISO output delay — 6 nsCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n55\nFigure 8. SPI Slave Timing Diagram\nSPI_SS\nSPI_CLK (scpol = 0)\nSPI_MOSI (scph = 1)SPI_MISO (scph = 1)SPI_CLK (scpol = 1)\nSPI_MOSI (scph = 0)SPI_MISO (scph = 0)Tsuss\nTd\nTd\nTs\nThTsThThss\nRelated Information\nSPI Controller, Cyclone V Hard Processor System Technical Reference Manual\nProvides more information about rx_sample_delay .Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n56\nSD/MMC Timing Characteristics\nTable 46. Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices\nAfter power up or cold reset, the Boot ROM uses drvsel  = 3 and smplsel  = 0 to execute the code. At the same time, the SD/MMC controller enters the\nIdentification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC_CLK_OUT  changes from a maximum of 400 kHz\n(Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC_CLK  and the CSEL  setting. The value of\nSDMMC_CLK  is based on the external oscillator frequency and has a maximum value of 50 MHz.\nAfter the Boot ROM code exits and control is passed to the preloader, software can adjust the value of drvsel  and smplsel  via the system manager. drvsel\ncan be set from 1 to 7 and smplsel  can be set from 0 to 7. While the preloader is executing, the values for SDMMC_CLK  and SDMMC_CLK_OUT  increase to a\nmaximum of 200 MHz and 50 MHz respectively.\nSymbol Description Min Max Unit\nTsdmmc_clk  (internal reference\nclock)SDMMC_CLK clock period (Identification\nmode)20 — ns\nSDMMC_CLK clock period (Default speed\nmode)5 — ns\nSDMMC_CLK clock period (High speed\nmode)5 — ns\nTsdmmc_clk_out  (interface output\nclock)SDMMC_CLK_OUT clock period\n(Identification mode)2500 — ns\nSDMMC_CLK_OUT clock period (Default\nspeed mode)40 — ns\nSDMMC_CLK_OUT clock period (High speed\nmode)20 — ns\nTdutycycle SDMMC_CLK_OUT duty cycle 45 55 %\nTd SDMMC_CMD/SDMMC_D output delay (Tsdmmc_clk  × drvsel )/2 – 1.23 \n(70)(Tsdmmc_clk  × drvsel )/2 +\n1.69 (70)ns\nTsu Input setup time 1.05 – (T sdmmc_clk  × smplsel )/2 \n(71)— ns\nTh Input hold time (Tsdmmc_clk  × smplsel )/2 (71) — ns\n(70)drvsel  is the drive clock phase shift select value.\n(71)smplsel  is the sample clock phase shift select value.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n57\nFigure 9. SD/MMC Timing Diagram\nCommand/Data InSDMMC_CLK_OUT\nSDMMC_CMD & SDMMC_D (Out)\nSDMMC_CMD & SDMMC_D (In)Command/Data Out\nTsuTd\nTh\nRelated Information\nBooting and Configuration Chapter, Cyclone V Hard Processor System Technical Reference Manual\nProvides more information about CSEL  pin settings in the SD/MMC Controller CSEL Pin Settings  table.\nUSB Timing Characteristics\nPHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that\ndesigners use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.\nTable 47. USB Timing Requirements for Cyclone V Devices\nSymbol Description Min Typ Max Unit\nTclk USB CLK clock period — 16.67 — ns\nTd CLK to USB_STP/USB_DATA[7:0] output delay 4.4 — 11 ns\nTsu Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] 2 — — ns\nTh Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] 1 — — nsCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n58\nFigure 10. USB Timing Diagram\nUSB_CLK\nUSB_STP\nUSB_DATA[7:0]\nUSB_DIR & USB_NXTTo PHY From PHY\nTsuThTd\nEthernet Media Access Controller (EMAC) Timing Characteristics\nTable 48. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Cyclone V Devices\nSymbol Description Min Typ Max Unit\nTclk (1000Base-T) TX_CLK clock period — 8 — ns\nTclk (100Base-T) TX_CLK clock period — 40 — ns\nTclk (10Base-T) TX_CLK clock period — 400 — ns\nTdutycycle TX_CLK duty cycle 45 — 55 %\nTd TX_CLK to TXD/TX_CTL output data delay –0.85 — 0.15 ns\nFigure 11. RGMII TX Timing Diagram\nTX_CLK\nTX_D[3:0]\nTX_CTLTdCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n59\nTable 49. RGMII RX Timing Requirements for Cyclone V Devices\nSymbol Description Min Typ Unit\nTclk (1000Base-T) RX_CLK clock period — 8 ns\nTclk (100Base-T) RX_CLK clock period — 40 ns\nTclk (10Base-T) RX_CLK clock period — 400 ns\nTsu RX_D/RX_CTL setup time 1 — ns\nTh RX_D/RX_CTL hold time 1 — ns\nFigure 12. RGMII RX Timing Diagram\nRX_CLK\nRX_D[3:0]\nRX_CTLTsuTh\nTable 50. Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices\nSymbol Description Min Typ Max Unit\nTclk MDC clock period — 400 — ns\nTd MDC to MDIO output data delay 10 — 20 ns\nTs Setup time for MDIO data 10 — — ns\nTh Hold time for MDIO data 0 — — nsCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n60\nFigure 13. MDIO Timing Diagram\nMDC\nMDIO_OUT\nMDIO_INTsuThTd\nI2C Timing Characteristics\nTable 51. I2C Timing Requirements for Cyclone V Devices\nSymbol Description Standard Mode Fast Mode Unit\nMin Max Min Max\nTclk Serial clock (SCL) clock period 10 — 2.5 — µs\nTclkhigh SCL high time 4.7 — 0.6 — µs\nTclklow SCL low time 4 — 1.3 — µs\nTs Setup time for serial data line (SDA) data to SCL 0.25 — 0.1 — µs\nTh Hold time for SCL to SDA data 0 3.45 0 0.9 µs\nTd SCL to SDA output data delay — 0.2 — 0.2 µs\nTsu_start Setup time for a repeated start condition 4.7 — 0.6 — µs\nThd_start Hold time for a repeated start condition 4 — 0.6 — µs\nTsu_stop Setup time for a stop condition 4 — 0.6 — µsCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n61\nFigure 14. I2C Timing Diagram\nData InTd\nData OutI2C_SCL\nI2C_SDATs\nThTsu_startThd_startTsu_stop\nNAND Timing Characteristics\nTable 52. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices\nThe NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI\n1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND\ncontroller.\nSymbol Description Min Max Unit\nTwp(72)Write enable pulse width 10 — ns\nTwh(72)Write enable hold time 7 — ns\nTrp(72)Read enable pulse width 10 — ns\nTreh(72)Read enable hold time 7 — ns\nTclesu(72)Command latch enable to write enable setup time 10 — ns\nTcleh(72)Command latch enable to write enable hold time 5 — ns\nTcesu(72)Chip enable to write enable setup time 15 — ns\nTceh(72)Chip enable to write enable hold time 5 — ns\nTalesu(72)Address latch enable to write enable setup time 10 — ns\nTaleh(72)Address latch enable to write enable hold time 5 — ns\nTdsu(72)Data to write enable setup time 10 — ns\nTdh(72)Data to write enable hold time 5 — ns\ncontinued...   \n(72)Timing of the NAND interface is controlled through the NAND configuration registers.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n62\nSymbol Description Min Max Unit\nTcea Chip enable to data access time — 25 ns\nTrea Read enable to data access time — 16 ns\nTrhz Read enable to data high impedance — 100 ns\nTrr Ready to read enable low 20 — ns\nFigure 15. NAND Command Latch Timing Diagram\nCommandNAND_CLE\nNAND_CE\nNAND_WE\nNAND_DQ[7:0]Tclesu\nTcesuTcleh\nTcehTwp\nTalesu Taleh\nTdsuTdhNAND_ALECyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n63\nFigure 16. NAND Address Latch Timing Diagram\nAddressNAND_CLE\nNAND_WE\nNAND_ALE\nNAND_DQ[7:0]TclesuTcesu\nTwhTwp\nTalesu Taleh\nTdsuTdhNAND_CECyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n64\nFigure 17. NAND Data Write Timing Diagram\nNAND_CLE\nNAND_WE\nNAND_ALE\nNAND_DQ[7:0]TcehTcleh\nTwp\nTalesu\nTdsu\nTdhNAND_CE\nDinCyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n65\nFigure 18. NAND Data Read Timing Diagram\nNAND_RE\nNAND_RB\nNAND_DQ[7:0]NAND_CE\nDoutTcea\nTrpTreh\nTreaTrhzTrr\nArm Trace Timing Characteristics\nTable 53. Arm Trace Timing Requirements for Cyclone V Devices\nMost debugging tools have a mechanism to adjust the capture point of trace data.\nDescription Min Max Unit\nCLK clock period 12.5 — ns\nCLK maximum duty cycle 45 55 %\nCLK to D0 –D7 output data delay –1 1 ns\nUART Interface\nThe maximum UART baud rate is 6.25 megasymbols per second.\nGPIO Interface\nThe minimum detectable general-purpose I/O (GPIO) pulse width is 2 μs. The pulse width is based on a debounce clock\nfrequency of 1 MHz.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n66\nCAN Interface\nThe maximum controller area network (CAN) data rate is 1 Mbps.\nHPS JTAG Timing Specifications\nTable 54. HPS JTAG Timing Parameters and Values for Cyclone V Devices\nSymbol Description Min Max Unit\ntJCP TCK clock period 30 — ns\ntJCH TCK clock high time 14 — ns\ntJCL TCK clock low time 14 — ns\ntJPSU (TDI) TDI JTAG port setup time 2 — ns\ntJPSU (TMS) TMS JTAG port setup time 3 — ns\ntJPH JTAG port hold time 5 — ns\ntJPCO JTAG port clock to output — 12(73)ns\ntJPZX JTAG port high impedance to valid output — 14(73)ns\ntJPXZ JTAG port valid output to high impedance — 14(73)ns\nConfiguration Specifications\nThis section provides configuration specifications and timing for Cyclone V devices.\n(73)A 1-ns adder is required for each V CCIO _HPS  voltage step down from 3.0 V. For example, t JPCO= 13 ns if V CCIO _HPS  of the TDO I/O bank\n= 2.5 V, or 14 ns if it equals 1.8 V.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n67\nPOR Specifications\nTable 55. Fast and Standard POR Delay Specification for Cyclone V Devices\nPOR Delay Minimum Maximum Unit\nFast 4 12(74)ms\nStandard 100 300 ms\nRelated Information\nMSEL Pin Settings\nProvides more information about POR delay based on MSEL  pin settings for each configuration scheme.\nFPGA JTAG Configuration Timing\nTable 56. FPGA JTAG Timing Parameters and Values for Cyclone V Devices\nSymbol Description Min Max Unit\ntJCP TCK clock period 30, 167(75)— ns\ntJCH TCK clock high time 14 — ns\ntJCL TCK clock low time 14 — ns\ntJPSU (TDI) TDI JTAG port setup time 1 — ns\ntJPSU (TMS) TMS JTAG port setup time 3 — ns\ntJPH JTAG port hold time 5 — ns\ncontinued...   \n(74)The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.\n(75)The minimum TCK clock period is 167 ns if V CCBAT is within the range 1.2 V – 1.5 V when you perform the volatile key programming.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n68\nSymbol Description Min Max Unit\ntJPCO JTAG port clock to output — 11(76)ns\ntJPZX JTAG port high impedance to valid output — 14(76)ns\ntJPXZ JTAG port valid output to high impedance — 14(76)ns\nFPP Configuration Timing\nDCLK-to-DATA[] Ratio (r) for FPP Configuration\nFast passive parallel (FPP) configuration requires a different DCLK -to-DATA[]  ratio when you turn on encryption or the\ncompression feature.\nDepending on the DCLK -to-DATA[]  ratio, the host must send a DCLK  frequency that is r times the DATA[]  rate in byte per\nsecond (Bps) or word per second (Wps). For example, in FPP ×16 where the r is 2, the DCLK  frequency must be 2 times the\nDATA[]  rate in Wps.\nCyclone V devices use additional clock cycles to decrypt and decompress the configuration data. If the DCLK -to-DATA[]  ratio\nis greater than 1, at the end of configuration, you can only stop the DCLK  (DCLK -to-DATA[]  ratio – 1) clock cycles after the\nlast data is latched into the Cyclone V device.\nTable 57. DCLK-to-DATA[] Ratio for Cyclone V Devices\nThe specifications in this table are not applicable to Cyclone V QS package.\nConfiguration Scheme Encryption Compression DCLK-to-DATA[] Ratio (r)\nFPP (8-bit wide) Off Off 1\nOn Off 1\nOff On 2\nOn On 2\nFPP (16-bit wide) Off Off 1\ncontinued...   \n(76)A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank =\n2.5 V, or 14 ns if it equals 1.8 V.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n69\nConfiguration Scheme Encryption Compression DCLK-to-DATA[] Ratio (r)\nOn Off 2\nOff On 4\nOn On 4\nFPP Configuration Timing when DCLK-to-DATA[] = 1\nWhen you enable decompression or the design security feature, the DCLK -to-DATA[]  ratio varies for FPP ×8 and FPP ×16. For\nthe respective DCLK -to-DATA[]  ratio, refer to the DCLK -to-DATA[]  Ratio for Cyclone V Devices  table.\nTable 58. FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices\nThe specifications in this table are not applicable to Cyclone V QS package.\nSymbol Parameter Minimum Maximum Unit\ntCF2CD nCONFIG  low to CONF_DONE  low — 600 ns\ntCF2ST0 nCONFIG  low to nSTATUS  low — 600 ns\ntCFG nCONFIG  low pulse width 2 — µs\ntSTATUS nSTATUS  low pulse width 268 1506(77)µs\ntCF2ST1 nCONFIG  high to nSTATUS  high — 1506(78)µs\ntCF2CK(79)nCONFIG  high to first rising edge on DCLK 1506 — µs\ntST2CK(79)nSTATUS  high to first rising edge of DCLK 2 — µs\ntDSU DATA[]  setup time before rising edge on DCLK 5.5 — ns\ntDH DATA[]  hold time after rising edge on DCLK 0 — ns\ntCH DCLK  high time 0.45 × 1/f MAX — s\ncontinued...   \n(77)You can obtain this value if you do not delay configuration by extending the nCONFIG  or the nSTATUS  low pulse width.\n(78)You can obtain this value if you do not delay configuration by externally holding the nSTATUS  low.\n(79)If nSTATUS  is monitored, follow the t ST2CK specification. If nSTATUS  is not monitored, follow the t CF2CK specification.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n70\nSymbol Parameter Minimum Maximum Unit\ntCL DCLK  low time 0.45 × 1/f MAX — s\ntCLK DCLK  period 1/fMAX — s\nfMAX DCLK  frequency (FPP ×8/ ×16) — 125 MHz\ntCD2UM CONF_DONE  high to user mode(80) 175 437 µs\ntCD2CU CONF_DONE  high to CLKUSR  enabled 4× maximum DCLK  period — —\ntCD2UMC CONF_DONE  high to user mode with CLKUSR  option on tCD2CU  + (T init × CLKUSR  period) — —\nTinit Number of clock cycles required for device initialization 8,576 — Cycles\nRelated Information\n•FPP Configuration Timing\nProvides the FPP configuration timing waveforms.\n•DCLK-to-DATA[] Ratio (r) for FPP Configuration  on page 69\nFPP Configuration Timing when DCLK-to-DATA[] >1\nTable 59. FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices\nThe specifications in this table are not applicable to Cyclone V QS package.\nUse these timing parameters when you use the decompression and design security features.\nSymbol Parameter Minimum Maximum Unit\ntCF2CD nCONFIG  low to CONF_DONE  low — 600 ns\ntCF2ST0 nCONFIG  low to nSTATUS  low — 600 ns\ntCFG nCONFIG  low pulse width 2 — µs\ntSTATUS nSTATUS  low pulse width 268 1506(81)µs\ncontinued...   \n(80)The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.\n(81)This value can be obtained if you do not delay configuration by extending the nCONFIG  or nSTATUS  low pulse width.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n71\nSymbol Parameter Minimum Maximum Unit\ntCF2ST1 nCONFIG  high to nSTATUS  high — 1506(82)µs\ntCF2CK(83)nCONFIG  high to first rising edge on DCLK 1506 — µs\ntST2CK(83)nSTATUS  high to first rising edge of DCLK 2 — µs\ntDSU DATA[]  setup time before rising edge on DCLK 5.5 — ns\ntDH DATA[]  hold time after rising edge on DCLK N – 1/f DCLK(84)— s\ntCH DCLK  high time 0.45 × 1/f MAX — s\ntCL DCLK  low time 0.45 × 1/f MAX — s\ntCLK DCLK  period 1/fMAX — s\nfMAX DCLK  frequency (FPP ×8/ ×16) — 125 MHz\ntR Input rise time — 40 ns\ntF Input fall time — 40 ns\ntCD2UM CONF_DONE  high to user mode(85) 175 437 µs\ntCD2CU CONF_DONE  high to CLKUSR  enabled 4 × maximum DCLK  period — —\ntCD2UMC CONF_DONE  high to user mode with CLKUSR  option on tCD2CU  + (T init × CLKUSR  period) — —\nTinit Number of clock cycles required for device initialization 8,576 — Cycles\nRelated Information\nFPP Configuration Timing\nProvides the FPP configuration timing waveforms.\n(82)This value can be obtained if you do not delay configuration by externally holding nSTATUS  low.\n(83)If nSTATUS  is monitored, follow the t ST2CK specification. If nSTATUS  is not monitored, follow the t CF2CK specification.\n(84)N is the DCLK -to-DATA[]  ratio and f DCLK is the DCLK  frequency of the system.\n(85)The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n72\nActive Serial (AS) Configuration Timing\nTable 60. AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non Cyclone V QS Packages)\nThe minimum and maximum numbers apply to both the internal oscillator and CLKUSR  when either one is used as the clock source for device configuration.\nThe t CF2CD, tCF2ST0 , tCFG, tSTATUS , and t CF2ST1  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters\nfor Cyclone V Devices  table. You can obtain the t CF2ST1  value if you do not delay configuration by externally holding nSTATUS  low.\nSymbol Parameter Condition Minimum Maximum Unit\ntCO (86)DCLK  falling edge to the AS_DATA[3:0] /ASDO  output — — 2 ns\ntSU(87)Data setup time before the falling edge on DCLK — 1.5 — ns\ntDH(87)Data hold time after the falling edge on DCLK –6 speed grade 2.3(88)— ns\n–7 or –8 speed\ngrades2.9(89)/2.7(88)— ns\ntCD2UM CONF_DONE  high to user mode — 175 437 µs\ntCD2CU CONF_DONE  high to CLKUSR  enabled — 4 × maximum DCLK  period — —\ntCD2UMC CONF_DONE  high to user mode with CLKUSR  option on — tCD2CU  + (T init × CLKUSR\nperiod)— —\nTinit Number of clock cycles required for device initialization — 8,576 — Cycles\n(86)Load capacitance for DCLK  = 6 pF and AS_DATA /ASDO  = 8 pF. Intel recommends obtaining the t CO for a given link (including receiver,\ntransmission lines, connectors, termination resistors, and other components) through IBIS or HSPICE simulation.\n(87)To evaluate the data setup (t SU) and data hold time (t DH) slack on your board in order to ensure you are meeting the t SU and t DH\nrequirement, Intel recommends following the guideline in the "Evaluating Data Setup and Hold Timing Slack" chapter in AN822: Intel\nFPGA Configuration Device Migration Guideline .\n(88)Specification for the commercial grade devices.\n(89)Specification for the industrial and automotive grade devices.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n73\nTable 61. AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Cyclone V QS Package)\nThe minimum and maximum numbers apply to both the internal oscillator and CLKUSR  when either one is used as the clock source for device configuration.\nThe t CF2CD, tCF2ST0 , tCFG, tSTATUS , and t CF2ST1  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters\nfor Cyclone V Devices  table. You can obtain the t CF2ST1  value if you do not delay configuration by externally holding nSTATUS  low.\nSymbol Parameter Condition Minimum Maximum Unit\ntCO DCLK  falling edge to the AS_DATA[3:0] /ASDO  output — –1.3 0 ns\ntSU Data setup time before the falling edge on DCLK — 2.9 — ns\ntDH Data hold time after the falling edge on DCLK –6 speed grade 0.5(88)— ns\n–7 or –8 speed\ngrades1.3(90)/1.1(88)— ns\ntCD2UM CONF_DONE  high to user mode — 175 437 µs\ntCD2CU CONF_DONE  high to CLKUSR  enabled — 4 × maximum DCLK  period — —\ntCD2UMC CONF_DONE  high to user mode with CLKUSR  option on — tCD2CU  + (T init × CLKUSR\nperiod)— —\nTinit Number of clock cycles required for device initialization — 8,576 — Cycles\nRelated Information\n•Passive Serial (PS) Configuration Timing  on page 75\n•AS Configuration Timing\nProvides the AS configuration timing waveform.\n•Evaluating Data Setup and Hold Timing Slack chapter, AN822: Intel FPGA Configuration Device Migration Guideline\n(90)Specification for the industrial grade devices.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n74\nDCLK Frequency Specification in the AS Configuration Scheme\nTable 62. DCLK Frequency Specification in the AS Configuration Scheme\nThe specifications in this table are applicable to both Cyclone V QS and non QS packages.\nThis table lists the internal clock frequency specification for the AS configuration scheme. The DCLK  frequency specification applies when you use the internal\noscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK  frequency of 100 MHz.\nParameter Minimum Typical Maximum Unit\nDCLK  frequency in AS configuration scheme 5.3 7.9 12.5 MHz\n10.6 15.7 25.0 MHz\n21.3 31.4 50.0 MHz\n42.6 62.9 100.0 MHz\nPassive Serial (PS) Configuration Timing\nTable 63. PS Timing Parameters for Cyclone V Devices\nThe specifications in this table are not applicable to Cyclone V QS package.\nSymbol Parameter Minimum Maximum Unit\ntCF2CD nCONFIG  low to CONF_DONE  low — 600 ns\ntCF2ST0 nCONFIG  low to nSTATUS  low — 600 ns\ntCFG nCONFIG  low pulse width 2 — µs\ntSTATUS nSTATUS  low pulse width 268 1506(91)µs\ntCF2ST1 nCONFIG  high to nSTATUS  high — 1506(92)µs\ntCF2CK(93)nCONFIG  high to first rising edge on DCLK 1506 — µs\ncontinued...   \n(91)You can obtain this value if you do not delay configuration by extending the nCONFIG  or nSTATUS  low pulse width.\n(92)You can obtain this value if you do not delay configuration by externally holding nSTATUS  low.\n(93)If nSTATUS  is monitored, follow the t ST2CK specification. If nSTATUS  is not monitored, follow the t CF2CK specification.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n75\nSymbol Parameter Minimum Maximum Unit\ntST2CK(93)nSTATUS  high to first rising edge of DCLK 2 — µs\ntDSU DATA[]  setup time before rising edge on DCLK 5.5 — ns\ntDH DATA[]  hold time after rising edge on DCLK 0 — ns\ntCH DCLK  high time 0.45 × 1/f MAX — s\ntCL DCLK  low time 0.45 × 1/f MAX — s\ntCLK DCLK  period 1/fMAX — s\nfMAX DCLK  frequency — 125 MHz\ntCD2UM CONF_DONE  high to user mode(94) 175 437 µs\ntCD2CU CONF_DONE  high to CLKUSR  enabled 4 × maximum DCLK  period — —\ntCD2UMC CONF_DONE  high to user mode with CLKUSR  option on tCD2CU  + (T init × CLKUSR  period) — —\nTinit Number of clock cycles required for device initialization 8,576 — Cycles\nRelated Information\nPS Configuration Timing\nProvides the PS configuration timing waveform.\n(94)The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n76\nInitialization\nTable 64. Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices\nInitialization Clock Source Configuration Scheme Maximum Frequency (MHz) Minimum Number of Clock Cycles\nInternal Oscillator AS, PS, and FPP 12.5 Tinit\nCLKUSR(95) PS and FPP 125\nAS 100\nDCLK PS and FPP 125\nConfiguration Files\nTable 65. Uncompressed .rbf Sizes for Cyclone V Devices\nUse this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file ( .hex ) or tabular text file ( .ttf )\nformat, have different file sizes.\nFor the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of the Intel Quartus Prime\nsoftware, any design targeted for the same device has the same uncompressed configuration file size.\nThe IOCSR raw binary file ( .rbf ) size is specifically for the Configuration via Protocol (CvP) feature.\nVariant Member Code Configuration .rbf Size (bits) IOCSR .rbf Size (bits) Recommended EPCQ Serial\nConfiguration Device(96)\nCyclone V E (97)A2 21,061,280 275,608 EPCQ64\nA4 21,061,280 275,608 EPCQ64\nA5 33,958,560 322,072 EPCQ128\nA7 56,167,552 435,288 EPCQ128\ncontinued...   \n(95)To enable CLKUSR  as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR)  option in the Intel\nQuartus Prime software from the General  panel of the Device and Pin Options  dialog box.\n(96)The recommended EPCQ serial configuration devices are able to store more than one image.\n(97)No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n77\nVariant Member Code Configuration .rbf Size (bits) IOCSR .rbf Size (bits) Recommended EPCQ Serial\nConfiguration Device(96)\nA9 102,871,776 400,408 EPCQ256\nCyclone V GX C3 14,510,912 320,280 EPCQ32\nC4 33,958,560 322,072 EPCQ128\nC5 33,958,560 322,072 EPCQ128\nC7 56,167,552 435,288 EPCQ128\nC9 102,871,776 400,408 EPCQ256\nCyclone V GT D5 33,958,560 322,072 EPCQ128\nD7 56,167,552 435,288 EPCQ128\nD9 102,871,776 400,408 EPCQ256\nCyclone V SE (97)A2 33,958,560 322,072 EPCQ128\nA4 33,958,560 322,072 EPCQ128\nA5 56,057,632 324,888 EPCQ128\nA6 56,057,632 324,888 EPCQ128\nCyclone V SX C2 33,958,560 322,072 EPCQ128\nC4 33,958,560 322,072 EPCQ128\nC5 56,057,632 324,888 EPCQ128\nC6 56,057,632 324,888 EPCQ128\nCyclone V ST D5 56,057,632 324,888 EPCQ128\nD6 56,057,632 324,888 EPCQ128\n(96)The recommended EPCQ serial configuration devices are able to store more than one image.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n78\nMinimum Configuration Time Estimation\nTable 66. Minimum Configuration Time Estimation for Cyclone V Devices\nThe estimated values are based on the configuration .rbf  sizes in Uncompressed .rbf Sizes for Cyclone V Devices  table.\nVariant Member Code Active Serial(98)Fast Passive Parallel(99)\nWidth DCLK (MHz) Minimum Configuration\nTime (ms)Width DCLK (MHz) Minimum Configuration\nTime (ms)\nCyclone V E A2 4 100 53 16 125 11\nA4 4 100 53 16 125 11\nA5 4 100 85 16 125 17\nA7 4 100 140 16 125 28\nA9 4 100 257 16 125 51\nCyclone V GX C3 4 100 36 16 125 7\nC4 4 100 85 16 125 17\nC5 4 100 85 16 125 17\nC7 4 100 140 16 125 28\nC9 4 100 257 16 125 51\nCyclone V GT D5 4 100 85 16 125 17\nD7 4 100 140 16 125 28\nD9 4 100 257 16 125 51\nCyclone V SE A2 4 100 85 16 125 17\nA4 4 100 85 16 125 17\nA5 4 100 140 16 125 28\nA6 4 100 140 16 125 28\ncontinued...   \n(98)DCLK  frequency of 100 MHz using external CLKUSR .\n(99)Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n79\nVariant Member Code Active Serial(98)Fast Passive Parallel(99)\nWidth DCLK (MHz) Minimum Configuration\nTime (ms)Width DCLK (MHz) Minimum Configuration\nTime (ms)\nCyclone V SX C2 4 100 85 16 125 17\nC4 4 100 85 16 125 17\nC5 4 100 140 16 125 28\nC6 4 100 140 16 125 28\nCyclone V ST D5 4 100 140 16 125 28\nD6 4 100 140 16 125 28\nRelated Information\nConfiguration Files  on page 77\nRemote System Upgrades\nTable 67. Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices\nParameter Minimum Unit\ntRU_nCONFIG(100)250 ns\ntRU_nRSTIMER(101)250 ns\n(98)DCLK  frequency of 100 MHz using external CLKUSR .\n(99)Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.\n(100)This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing\nspecification.\n(101)This is equivalent to strobing the reset timer input of the Remote Update Intel FPGA IP core high for the minimum timing\nspecification.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n80\nRelated Information\n•Remote System Upgrade State Machine\nProvides more information about configuration reset ( RU_CONFIG ) signal.\n•User Watchdog Timer\nProvides more information about reset_timer  (RU_nRSTIMER ) signal.\nUser Watchdog Internal Oscillator Frequency Specifications\nTable 68. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices\nParameter Minimum Typical Maximum Unit\nUser watchdog internal oscillator frequency 5.3 7.9 12.5 MHz\nI/O Timing\nIntel offers two ways to determine I/O timing—the Excel-based I/O timing and the Intel Quartus Prime Timing Analyzer.\nExcel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used\nprior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.\nThe Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the\ndesign after you complete place-and-route.\nRelated Information\nCyclone V I/O Timing Spreadsheet\nProvides the Cyclone V Excel-based I/O timing spreadsheet.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n81\nProgrammable IOE Delay\nTable 69. I/O element (IOE) Programmable Delay for Cyclone V Devices\nParameter(102\n)Available\nSettingsMinimum\nOffset(103)Fast Model Slow Model Unit\nIndustrial Commercial –C6 –C7 –C8 –I7 –A7\nD1 32 0 0.508 0.517 0.971 1.187 1.194 1.179 1.160 ns\nD3 8 0 1.761 1.793 3.291 4.022 3.961 3.999 3.929 ns\nD4 32 0 0.510 0.519 1.180 1.187 1.195 1.180 1.160 ns\nD5 32 0 0.508 0.517 0.970 1.186 1.194 1.179 1.179 ns\nProgrammable Output Buffer Delay\nTable 70. Programmable Output Buffer Delay for Cyclone V Devices\nThis table lists the delay chain settings that control the rising and falling edge delays of the output buffer.\nYou can set the programmable output buffer delay in the Intel Quartus Prime software by setting the Output Buffer Delay Control  assignment to either\npositive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay  assignment.\nSymbol Parameter Typical Unit\nDOUTBUF Rising and/or falling edge delay 0 (default) ps\n50 ps\n100 ps\n150 ps\n(102)You can set this value in the Intel Quartus Prime software by selecting D1, D3, D4, and D5 in the Assignment Name  column of\nAssignment Editor .\n(103)Minimum offset does not include the intrinsic delay.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n82\nGlossary\nTable 71. Glossary\nTerm Definition\nDifferential I/O standards Receiver Input Waveforms\n \nSingle-Ended Waveform\nDifferential WaveformPositive Channel (p) = V IH\nNegative Channel (n) = V IL\nGroundVID\nVID\nVIDp - n = 0 VVCM\n \nTransmitter Output Waveforms\n \ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n83\nTerm Definition\nSingle-Ended Waveform\nDifferential WaveformPositive Channel (p) = V OH\nNegative Channel (n) = V OL\nGroundVOD\nVOD\nVODp - n = 0 VVCM\n \nfHSCLK Left/right PLL input clock frequency.\nfHSDR High-speed I/O block—Maximum/minimum LVDS data transfer rate (f HSDR =1/TUI).\nJ High-speed I/O block—Deserialization factor (width of parallel data bus).\nJTAG timing specifications JTAG Timing Specifications\n \ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n84\nTerm Definition\nTDOTCK\ntJPZX tJPCOtJPH\ntJPXZ tJCP\n tJPSU  tJCL  tJCHTDITMS\n \nPLL specifications Diagram of PLL specifications\n \ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n85\nTerm Definition\nCore Clock\nExternal FeedbackReconfigurable in User ModeLegendCLK\nN\nPFDSwitchover\nDelta Sigma \nModulatorVCO CP LFCLKOUT Pins\nGCLK\nRCLKCounters \nC0..C174\nNote:\n(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.fIN fINPFD\nfVCOfOUT_EXT\nfOUT\n \nRL Receiver differential input discrete resistor (external to the Cyclone V device).\nSampling window (SW) Timing diagram—The period of time during which the data must be valid in order to capture it correctly. The setup and hold times\ndetermine the ideal strobe position in the sampling window, as shown:\n \nBit Time\n0.5 x TCCS RSKM Sampling Window\n(SW)RSKM 0.5 x TCCS\n \ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n86\nTerm Definition\nSingle-ended voltage referenced\nI/O standardThe JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage\nlevels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of\nthe receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.\nThe new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide\npredictable receiver timing in the presence of input waveform ringing.\nSingle-Ended Voltage Referenced I/O Standard\n \n \nVIH(AC)\nVIH(DC)\nVREFVIL(DC)\nVIL(AC)VOH\nVOLVCCIO\nVSS\n \ntC High-speed receiver/transmitter input and output clock period.\nTCCS (channel-to-channel-skew) The timing difference between the fastest and slowest output edges, including the t CO variation and clock skew, across channels driven\nby the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).\ntDUTY High-speed I/O block—Duty cycle on high-speed transmitter output clock.\ntFALL Signal high-to-low transition time (80–20%)\ntINCCJ Cycle-to-cycle jitter tolerance on the PLL clock input\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n87\nTerm Definition\ntOUTPJ_IO Period jitter on the GPIO driven by a PLL\ntOUTPJ_DC Period jitter on the dedicated clock output driven by a PLL\ntRISE Signal low-to-high transition time (20–80%)\nTiming Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = 1/(Receiver Input Clock Frequency\nMultiplication Factor) = t C/w)\nVCM(DC) DC common mode input voltage.\nVICM Input common mode voltage—The common mode of the differential signal at the receiver.\nVID Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential\ntransmission at the receiver.\nVDIF(AC) AC differential input voltage—Minimum AC input differential voltage required for switching.\nVDIF(DC) DC differential input voltage— Minimum DC input differential voltage required for switching.\nVIH Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.\nVIH(AC) High-level AC input voltage\nVIH(DC) High-level DC input voltage\nVIL Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.\nVIL(AC) Low-level AC input voltage\nVIL(DC) Low-level DC input voltage\nVOCM Output common mode voltage—The common mode of the differential signal at the transmitter.\nVOD Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential\ntransmission line at the transmitter.\nVSWING Differential input voltage\nVX Input differential cross point voltage\nVOX Output differential cross point voltage\nW High-speed I/O block—Clock boost factorCyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n88\nDocument Revision History for Cyclone V Device Datasheet\nDocument\nVersionChanges\n2019.11.27 • Updated t CO parameter in the AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non Cyclone V QS Packages)  table.\n• Added active serial (AS) configuration timing for Cyclone V QS package.\n• Added a note to indicate that the specifications are not applicable to Cyclone V QS package in the following tables:\n—DCLK-to-DATA[] Ratio for Cyclone V Devices\n—FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices\n—FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices\n—PS Timing Parameters for Cyclone V Devices\n• Added a note to indicate that the specifications are applicable to both Cyclone V QS and non QS packages in the DCLK Frequency Specification in the\nAS Configuration Scheme  table.\n2019.01.25 •Changed "VCO post-scale counter K value" to "VCO post divider value" in the f VCO note in the PLL Specifications for Cyclone V Devices  table.\n• Updated the AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices  table.\n— Updated t DH specifications. These specifications are applicable to the commercial, industrial, and automotive grade devices.\n— Added note to t CO and t SU.\n2018.05.07 • Added description about the low-power option ("L" suffix) for Cyclone V SE and SX devices.\n• Added the Cyclone V Devices Overshoot Duration  diagram.\n• Removed the description on SD/MMC interface calibration support in the Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone\nV Devices  table. This feature is currently supported in the preloader.\n• Removed the note to Cyclone V SE A2 and A4 devices, and Cyclone V SX C2 and C4 devices in the Uncompressed .rbf Sizes for Cyclone V Devices\ntable. These devices are currently supported in the Intel Quartus Prime software.\n• Removed PowerPlay text from tool name.\n• Updated the IP name from ALTREMOTE_UPDATE to Remote Update Intel FPGA IP.\n• Rebranded as Intel.\n• Added the Low Power Variants table and the estimating power consumption steps to the "Cyclone V Device Datasheet" Overview section.\n• Updated the minimum value for t DH to 2.5 for -6 speed grade/2.9 for -7 and -8 speed grade.Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n89\nDate Version Changes\nDecember 2016 2016.12.09 • Updated V ICM (AC coupled) specifications for 1.5 V PCML in Receiver Specifications for Cyclone V GX, GT, SX, and ST\nDevices table.\n• Added maximum specification for T d in Management Data Input/Output (MDIO) Timing Requirements for Cyclone V\nDevices table.\n• Updated T init specifications in the following tables:\n— FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices\n— FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices\n— AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices\n— PS Timing Parameters for Cyclone V Devices\nJune 2016 2016.06.10 • Changed pin capacitance to maximum values.\n• Updated SPI Master Timing Requirements for Cyclone V Devices table.\n— Added T su and T h specifications.\n— Removed T dinmax  specifications.\n• Updated SPI Master Timing Diagram.\n• Updated T clk spec from maximum to minimum in I2C Timing Requirements for Cyclone V Devices table.\nDecember 2015 2015.12.04 • Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices table.\n— Updated F clk, Tdutycycle , and T dssfrst specifications.\n— Added T qspi_clk , Tdin_start , and T din_end  specifications.\n— Removed T dinmax  specifications.\n• Updated the minimum specification for T clk to 16.67 ns and removed the maximum specification in SPI Master Timing\nRequirements for Cyclone V Devices table.\n• Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table.\n— Updated T clk to T sdmmc_clk_out  symbol.\n— Updated T sdmmc_clk_out  and T d specifications.\n— Added T sdmmc_clk , Tsu, and T h specifications.\n— Removed T dinmax  specifications.\n• Updated the following diagrams:\n— Quad SPI Flash Timing Diagram\n— SD/MMC Timing Diagram\n• Updated configuration .rbf sizes for Cyclone V devices.\n• Changed instances of Quartus II  to Quartus Prime .\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n90\nDate Version Changes\nJune 2015 2015.06.12 • Updated the supported data rates for the following output standards using true LVDS output buffer types in the High-\nSpeed I/O Specifications for Cyclone V Devices table:\n— True RSDS output standard: data rates of up to 360 Mbps\n— True mini-LVDS output standard: data rates of up to 400 Mbps\n• Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.\n• Updated T h location in I2C Timing Diagram.\n• Updated T wp location in NAND Address Latch Timing Diagram.\n• Updated the maximum value for t CO from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in\nCyclone V Devices table.\n• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Cyclone V\nDevices chapter.\n— FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1\n— FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1\n— AS Configuration Timing Waveform\n— PS Configuration Timing Waveform\nMarch 2015 2015.03.31 • Added V CC specifications for devices with internal scrubbing feature (with SC suffix) in Recommended Operating Conditions\ntable.\n• Corrected the unit for t DH from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices\ntable.\nJanuary 2015 2015.01.23 • Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps. Updated the note in the following\ntables:\n— Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices\n— Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices\n— Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices\n• Updated the description for V CC_AUX_SHARED  to “HPS auxiliary power supply”. Added a note to state that V CC_AUX_SHARED\nmust be powered by the same source as VCC_AUX for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and\nA6 devices. Updated in the following tables:\n— Absolute Maximum Ratings for Cyclone V Devices\n— HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices\n• Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum\nachievable frequency for general purpose I/O standards.\n• Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal.\nAdded a note to the conditions: REFCLK  performance requires to meet transmitter REFCLK  phase noise specification.\n• Updated f VCO maximum value from 1400 MHz to 1600 MHz for –C7 and –I7 speed grades in the PLL specifications table.\n• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in\ndesign.\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n91\nDate Version Changes\n• Added the following notes in the High-Speed I/O Specifications for Cyclone V Devices table:\n— The Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output\nbuffer types on all I/O banks.\n— The Cyclone V devices support true mini-LVDS output standard with data rates of up to 340 Mbps using true LVDS\noutput buffer types on all I/O banks.\n• Updated HPS Clock Performance main_base_clk specifications from 462 MHz to 400 MHz for –C6 speed grade.\n• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for –C7, –I7, –A7, and –C8 speed grades) and 1,850 MHz (for –\nC6 speed grade).\n• Changed the symbol for HPS PLL input jitter divide value from NR to N.\n• Removed “Slave select pulse width (Texas Instruments SSP mode)” parameter from the following tables:\n— SPI Master Timing Requirements for Cyclone V Devices\n— SPI Slave Timing Requirements for Cyclone V Devices\n• Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not\nfunction properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip\nUSB3300 PHY device that has been proven to be successful on the development board.\n• Added HPS JTAG timing specifications.\n•Updated the configuration .rbf  size (bits) for Cyclone V devices.\n• Added a note to Uncompressed .rbf Sizes for Cyclone V Devices table: The recommended EPCQ serial configuration\ndevices are able to store more than one image.\nJuly 2014 3.9 • Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power\nsupply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget\nfor the dynamic tolerance requirements.\n• Added a note in Table 19: Differential inputs are powered by V CCPD which requires 2.5 V.\n• Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20.\n• Updated h2f_user2_clk specification for –C6, –C7, and –I7 speed grades in Table 34.\n• Updated description in “HPS PLL Specifications” section.\n• Updated VCO range maximum specification in Table 35.\n• Updated T d and T h specifications in Table 41.\n• Added T h specification in Table 43 and Figure 10.\n• Updated a note in Figure 17, Figure 18, and Figure 20 as follows: Do not leave DCLK floating after configuration. DCLK is\nignored after configuration is complete. It can toggle high or low if required.\n• Removed “Remote update only in AS mode” specification in Table 54.\n• Added DCLK device initialization clock source specification in Table 56.\n•Added description in “Configuration Files” section: The IOCSR .rbf  size is specifically for the Configuration via Protocol\n(CvP) feature.\n• Added "Recommended EPCQ Serial Configuration Device" values in Table 57.\n• Removed f MAX_RU_CLK  specification in Table 59.\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n92\nDate Version Changes\nFebruary 2014 3.8 • Updated V CCRSTCLK_HPS  maximum specification in Table 1.\n• Added V CC_AUX_SHARED  specification in Table 1.\nDecember 2013 3.7 • Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 44, Table 51, Table 52, Table\n55, and Table 61.\n• Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table\n14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 27, Table 28, Table 32,\nTable 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, Table 58, Table 59, Table 60, and\nTable 62.\nNovember 2013 3.6 Updated Table 23, Table 30, and Table 31.\nOctober 2013 3.5 • Added “HPS PLL Specifications”.\n• Added Table 23, Table 35, and Table 36.\n• Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 28, Table 34, Table 37, Table\n38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, and Table 53.\n• Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16.\n• Removed table: GPIO Pulse Width for Cyclone V Devices.\nJune 2013 3.4 • Updated Table 20, Table 27, and Table 34.\n• Updated “UART Interface” and “CAN Interface” sections.\n• Removed the following tables:\n— Table 45: UART Baud Rate for Cyclone V Devices\n— Table 47: CAN Pulse Width for Cyclone V Devices\nMay 2013 3.3 • Added Table 33.\n• Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20.\n• Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 32, Table 35, Table 36, Table 43,\nTable 53, Table 54, Table 57, and Table 61.\nMarch 2013 3.2 • Added HPS reset information in the “HPS Specifications” section.\n• Added Table 57.\n• Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56.\n• Updated Figure 18.\nJanuary 2013 3.1 Updated Table 4, Table 20, and Table 56.\ncontinued...   Cyclone V Device Datasheet\n683801 | 2019.11.27\nSend FeedbackCyclone V Device Datasheet\n93\nDate Version Changes\nNovember 2012 3.0 • Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 25, Table 28, Table 52,\nTable 55, Table 56, and Table 59.\n• Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices.\n• Added HPS information:\n— Added “HPS Specifications” section.\n— Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table\n44, Table 45, and Table 46.\n— Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14,\nFigure 15, and Figure 16.\n— Updated Table 3.\nJune 2012 2.0 Updated for the Quartus Prime software v12.0 release:\n• Restructured document.\n• Removed “Power Consumption” section.\n• Updated Table 1,Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 31, Table 34, Table 36, Table 37,\nTable 38, Table 39, Table 41, Table 43, and Table 46.\n• Added Table 22, Table 23, and Table 29.\n• Added Figure 1 and Figure 2.\n• Added “Initialization” and “Configuration Files” sections.\nFebruary 2012 1.2 • Added automotive speed grade information.\n• Added Figure 2–1.\n• Updated Table 2–3, Table 2–8, Table 2–9, Table 2–19, Table 2–20, Table 2–21, Table 2–22, Table 2–23, Table 2–24, Table\n2–25, Table 2–26, Table 2–27, Table 2–28, Table 2–30, Table 2–35, and Table 2–43.\n• Minor text edits.\nNovember 2011 1.1 • Added Table 2–5.\n• Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.\nOctober 2011 1.0 Initial release.Cyclone V Device Datasheet\n683801 | 2019.11.27\nCyclone V Device DatasheetSend Feedback\n94\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Intel:   \n\xa0 5CSEBA5U19A7N\xa0 5CSEBA5U19C6N\xa0 5CSEBA5U19C7N\xa0 5CSEBA5U19C7SN\xa0 5CSEBA5U19C8N\xa0\n5CSEBA5U19C8SN\xa0 5CSEBA5U19I7N\xa0 5CSEBA5U19I7SN\xa0 5CSEBA5U23A7N\xa0 5CSEBA5U23C6N\xa0 5CSEBA5U23C7N\n\xa0 5CSEBA5U23C7SN\xa0 5CSEBA5U23C8N\xa0 5CSEBA5U23C8SN\xa0 5CSEBA5U23I7N\xa0 5CSEBA5U23I7SN\xa0\n5CSEBA6U19A7N\xa0 5CSEBA6U19C6N\xa0 5CSEBA6U19C7N\xa0 5CSEBA6U19C7SN\xa0 5CSEBA6U19C8N\xa0\n5CSEBA6U19C8NES\xa0 5CSEBA6U19C8SN\xa0 5CSEBA6U19I7N\xa0 5CSEBA6U19I7SN\xa0 5CSEBA6U23A7N\xa0\n5CSEBA6U23C6N\xa0 5CSEBA6U23C7N\xa0 5CSEBA6U23C7SN\xa0 5CSEBA6U23C8N\xa0 5CSEBA6U23C8SN\xa0\n5CSEBA6U23I7N\xa0 5CSEBA6U23I7SN\xa0 5CSEMA5F31A7N\xa0 5CSEMA5F31C6N\xa0 5CSEMA5F31C7N\xa0 5CSEMA5F31C8N\xa0\n5CSEMA5F31I7N\xa0 5CSEMA5U23A7N\xa0 5CSEMA5U23C6N\xa0 5CSEMA5U23C7N\xa0 5CSEMA5U23C8N\xa0 5CSEMA5U23I7N\xa0\n5CSEMA6F31A7N\xa0 5CSEMA6F31C6N\xa0 5CSEMA6F31C7N\xa0 5CSEMA6F31C8N\xa0 5CSEMA6F31I7N\xa0 5CSEMA6U23A7N\xa0\n5CSEMA6U23C6N\xa0 5CSEMA6U23C7N\xa0 5CSEMA6U23C8N\xa0 5CSEMA6U23I7N\xa0 5CSTFD5D5F31I7N\xa0\n5CSTFD6D5F31I7N\xa0 5CSXFC5C6U23A7N\xa0 5CSXFC5C6U23C6N\xa0 5CSXFC5C6U23C7N\xa0 5CSXFC5C6U23C8N\xa0\n5CSXFC5C6U23I7N\xa0 5CSXFC5D6F31C6N\xa0 5CSXFC5D6F31C7N\xa0 5CSXFC5D6F31C8N\xa0 5CSXFC5D6F31I7N\xa0\n5CSXFC6C6U23A7N\xa0 5CSXFC6C6U23C6N\xa0 5CSXFC6C6U23C7N\xa0 5CSXFC6C6U23C8N\xa0 5CSXFC6C6U23I7N\xa0\n5CSXFC6D6F31C6N\xa0 5CSXFC6D6F31C7N\xa0 5CSXFC6D6F31C8N\xa0 5CSXFC6D6F31I7N\xa0 5CSEMA2U23C8N\xa0\n5CSEBA4U23C6N\xa0 5CSEBA2U19A7N\xa0 5CSEBA5U23I7\xa0 5CSEBA2U23C8SN\xa0 5CSEBA2U23C6N\xa0 5CSEMA2U23I7N\xa0\n5CSEBA4U23A7N\xa0 5CSEBA2U19I7N\xa0 5CSEMA4U23C6N\xa0 5CSEBA2U19C8SN\xa0 5CSEBA2U23I7SN\xa0\n5CSEMA2U23C6N\xa0 5CSEBA2U23I7N\xa0 5CSEBA4U23C8N\xa0 5CSEBA4U19I7SN\xa0 5CSEBA4U23C7N\xa0 5CSEMA2U23C7N\n\xa0 5CSEBA2U19I7SN\xa0 5CSEBA2U19C7N\xa0 5CSEBA2U23C8N\xa0 5CSEBA4U19A7N\xa0 5CSEBA4U23I7SN\xa0\n5CSEBA2U19C6N\xa0 5CSEBA4U19C7N\xa0 5CSEBA4U19C6N\xa0 5CSEMA4U23C7N\n'}]
!==============================================================================!
### Component Summary: Intel Cyclone V FPGA (5CSEMA4U23I7)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core Voltage (VCC): 1.1 V (typical)
  - I/O Voltage (VCCIO): 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V (varies by configuration)
  - Auxiliary Supply Voltage (VCC_AUX): 2.5 V (typical)

- **Current Ratings:**
  - Maximum DC output current per pin: 40 mA
  - Total I/O current: Limited by the power supply configuration

- **Power Consumption:**
  - Static Power Reduction: Up to 30% for low-power variants
  - Dynamic power consumption varies based on design and usage

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C

- **Package Type:**
  - Available in various packages, including FPGAs in BGA format

- **Special Features:**
  - Low-power variants available
  - Integrated hard processor system (HPS) with ARM Cortex-A9
  - Supports various I/O standards including LVDS, PCIe, and others
  - Configurable via multiple methods (AS, FPP, PS)

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The **Intel Cyclone V FPGA** (5CSEMA4U23I7) is a low-power, high-performance field-programmable gate array (FPGA) designed for a variety of applications. It features a combination of programmable logic and hard processor systems, making it suitable for complex designs that require both flexibility and processing power. The device supports a wide range of I/O standards and offers various configuration options, allowing for easy integration into different systems.

#### Typical Applications:
- **Embedded Systems:** Ideal for applications requiring a combination of hardware programmability and software processing capabilities, such as robotics and automation.
- **Signal Processing:** Used in applications that require real-time data processing, such as audio and video processing.
- **Communications:** Suitable for networking and communication systems, including those utilizing PCIe and Ethernet interfaces.
- **Industrial Control:** Employed in control systems for manufacturing and industrial automation.
- **Consumer Electronics:** Utilized in devices that require custom logic and processing capabilities, such as smart appliances and IoT devices.

This FPGA is particularly valued for its balance of performance, power efficiency, and flexibility, making it a popular choice in both commercial and industrial applications.