[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19178       tick       1703390        754374        705645       1703390 
      2  19178       tick       4152093       2021625       2003275       4152093 
      3  19178       tick       4122960       2007401       1989062       4122960 
      4  19178       tick       4143355       2017429       1977882       4143355 
      5  19178       tick       4139758       2015199       1972398       4139758 
      6  19178       tick       4141935       2015813       1978653       4141935 
      7  19178       tick       4140806       2015666       1991601       4140806 
      8  19178       tick       4053634       1971801       1956976       4053634 
      9  19178       tick       4211754       2050150       2033157       4211754 
     10  19178       tick       4137958       2015461       1997266       4137958 
     11  19178       tick       4124222       2008500       1992749       4124222 
     12  19178       tick       4138726       2014423       1999539       4138726 
     13  19178       tick       4140353       2015951       1996955       4140353 
     14  19178       tick       4130726       2012055       1993971       4130726 
     15  19178       tick       4139568       2014760       1998247       4139568 
     16  19178       tick       4144236       2016239       1996613       4144236 
     17  19178       tick       4127855       2009650       1994037       4127855 
     18  19178       tick       4132758       2011757       1995881       4132758 
     19  19178       tick       4130852       2010962       1994955       4130852 
     20  19178       tick       4139931       2013937       1998936       4139931 
     21  19178       exit       1896884        923409        914156       1896884 
