Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Jun  8 23:17:37 2021
| Host              : ip-172-31-48-57.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type min -max_paths 10 -sort_by group -input_pins -file /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/reports/21_06_08-202958.postroute_design_timing_min.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[1].reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[0].reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.093ns (40.086%)  route 0.139ns (59.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.789ns
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      2.455ns (routing 0.309ns, distribution 2.146ns)
  Clock Net Delay (Destination): 2.815ns (routing 0.338ns, distribution 2.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.455     5.880    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X92Y30         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[1].reg_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y30         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.938 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[1].reg_reg[1][0]/Q
                         net (fo=1, routed)           0.117     6.055    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/regX_gen[0].reg_reg[0][63]_0[0]
    SLICE_X89Y30                                                      r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/regX_gen[0].reg[0][0]_i_1__0/I2
    SLICE_X89Y30         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     6.090 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/regX_gen[0].reg[0][0]_i_1__0/O
                         net (fo=1, routed)           0.022     6.112    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[0].reg_reg[0][63]_1[0]
    SLICE_X89Y30         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[0].reg_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.815     5.789    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X89Y30         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[0].reg_reg[0][0]/C
                         clock pessimism              0.259     6.048                     
    SLICE_X89Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     6.108    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/out_buf/regX_gen[0].reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -6.108                     
                         arrival time                           6.112                     
  -------------------------------------------------------------------
                         slack                                  0.004                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.112ns (63.277%)  route 0.065ns (36.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      2.560ns (routing 0.309ns, distribution 2.251ns)
  Clock Net Delay (Destination): 2.864ns (routing 0.338ns, distribution 2.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.560     5.985    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X73Y137        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X73Y137        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     6.044 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.056     6.100    reconfigurable <hidden>
    SLICE_X71Y137                                                     r  reconfigurable <hidden>
    SLICE_X71Y137        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     6.153 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     6.162    reconfigurable <hidden>
    SLICE_X71Y137        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.864     5.838    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X71Y137        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.253     6.091                     
    SLICE_X71Y137        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.153    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.153                     
                         arrival time                           6.162                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.123ns (40.196%)  route 0.183ns (59.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      2.508ns (routing 0.309ns, distribution 2.199ns)
  Clock Net Delay (Destination): 2.829ns (routing 0.338ns, distribution 2.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.508     5.933    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X79Y240        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X79Y240        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.992 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.173     6.165    reconfigurable <hidden>
    SLICE_X78Y239                                                     r  reconfigurable <hidden>
    SLICE_X78Y239        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.064     6.229 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.010     6.239    reconfigurable <hidden>
    SLICE_X78Y239        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.829     5.803    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X78Y239        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.365     6.168                     
    SLICE_X78Y239        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     6.230    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.230                     
                         arrival time                           6.239                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.143ns (45.110%)  route 0.174ns (54.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Net Delay (Source):      2.524ns (routing 0.309ns, distribution 2.215ns)
  Clock Net Delay (Destination): 2.821ns (routing 0.338ns, distribution 2.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.524     5.949    boundary       <hidden>
    SLICE_X64Y357        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y357        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     6.009 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.161     6.170    reconfigurable <hidden>
    SLICE_X60Y362                                                     r  reconfigurable <hidden>
    SLICE_X60Y362        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.083     6.253 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.013     6.266    reconfigurable <hidden>
    SLICE_X60Y362        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.821     5.795    boundary       <hidden>
    SLICE_X60Y362        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.401     6.196                     
    SLICE_X60Y362        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     6.257    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.257                     
                         arrival time                           6.266                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.123ns (56.422%)  route 0.095ns (43.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    5.772ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      2.347ns (routing 0.309ns, distribution 2.038ns)
  Clock Net Delay (Destination): 2.667ns (routing 0.338ns, distribution 2.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.347     5.772    boundary       WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X88Y384        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X88Y384        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     5.831 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          0.086     5.917    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]_0[1]
    SLICE_X87Y384                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1/I2
    SLICE_X87Y384        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.064     5.981 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1/O
                         net (fo=1, routed)           0.009     5.990    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1_n_0
    SLICE_X87Y384        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.667     5.641    boundary       WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X87Y384        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.278     5.919                     
    SLICE_X87Y384        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.981    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.981                     
                         arrival time                           5.990                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[12].reg_reg[12][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[11].reg_reg[11][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.001ns
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.708ns (routing 0.309ns, distribution 2.399ns)
  Clock Net Delay (Destination): 3.027ns (routing 0.338ns, distribution 2.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.708     6.133    boundary       WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X38Y274        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[12].reg_reg[12][63]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y274        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     6.191 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[12].reg_reg[12][63]/Q
                         net (fo=2, routed)           0.125     6.316    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/output[319]
    SLICE_X37Y274        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[11].reg_reg[11][63]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      3.027     6.001    boundary       WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X37Y274        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[11].reg_reg[11][63]/C
                         clock pessimism              0.243     6.244                     
    SLICE_X37Y274        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.306    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[11].reg_reg[11][63]
  -------------------------------------------------------------------
                         required time                         -6.306                     
                         arrival time                           6.316                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.018ns
    Source Clock Delay      (SCD):    6.152ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      2.727ns (routing 0.309ns, distribution 2.418ns)
  Clock Net Delay (Destination): 3.044ns (routing 0.338ns, distribution 2.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.727     6.152    boundary       WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X42Y231        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][49]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y231        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     6.210 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][49]/Q
                         net (fo=2, routed)           0.120     6.330    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/output[881]
    SLICE_X40Y231        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][49]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      3.044     6.018    boundary       WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X40Y231        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][49]/C
                         clock pessimism              0.240     6.258                     
    SLICE_X40Y231        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     6.320    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][49]
  -------------------------------------------------------------------
                         required time                         -6.320                     
                         arrival time                           6.330                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINBDIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    6.070ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.645ns (routing 0.309ns, distribution 2.336ns)
  Clock Net Delay (Destination): 3.043ns (routing 0.338ns, distribution 2.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.645     6.070    boundary       <hidden>
    SLICE_X47Y382        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y382        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.129 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.119     6.248    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[206]
    RAMB36_X3Y76         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINBDIN[30]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      3.043     6.017    boundary       WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y76         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.249     6.266                     
    RAMB36_X3Y76         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[30])
                                                     -0.028     6.238    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -6.238                     
                         arrival time                           6.248                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_3/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.077ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      2.685ns (routing 0.309ns, distribution 2.376ns)
  Clock Net Delay (Destination): 3.103ns (routing 0.338ns, distribution 2.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.685     6.110    boundary       <hidden>
    SLICE_X48Y541        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y541        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     6.170 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.134     6.304    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[126]
    RAMB36_X3Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_3/DINADIN[30]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      3.103     6.077    boundary       WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.245     6.322                     
    RAMB36_X3Y108        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.028     6.294    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashin_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -6.294                     
                         arrival time                           6.304                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[9].reg_reg[9][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[8].reg_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      2.684ns (routing 0.309ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.011ns (routing 0.338ns, distribution 2.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      2.684     6.109    boundary       WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/clk_extra_a3
    SLICE_X48Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[9].reg_reg[9][19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y552        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     6.169 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[9].reg_reg[9][19]/Q
                         net (fo=2, routed)           0.134     6.303    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/output[467]
    SLICE_X43Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[8].reg_reg[8][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      3.011     5.985    boundary       WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/clk_extra_a3
    SLICE_X43Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[8].reg_reg[8][19]/C
                         clock pessimism              0.248     6.233                     
    SLICE_X43Y552        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.293    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/regX_gen[8].reg_reg[8][19]
  -------------------------------------------------------------------
                         required time                         -6.293                     
                         arrival time                           6.303                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.840ns
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.566ns (routing 0.412ns, distribution 2.154ns)
  Clock Net Delay (Destination): 2.877ns (routing 0.453ns, distribution 2.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.566     5.982    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X103Y140       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X103Y140       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.041 r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.072     6.113    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[2]
    SLICE_X101Y140                                                    r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[5]_i_1__0/I2
    SLICE_X101Y140       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     6.135 r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[5]_i_1__0/O
                         net (fo=1, routed)           0.024     6.159    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[5]_i_1__0_n_0
    SLICE_X101Y140       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.877     5.840    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X101Y140       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.249     6.089                     
    SLICE_X101Y140       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     6.149    reconfigurable   WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.149                     
                         arrival time                           6.159                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.551ns (routing 0.412ns, distribution 2.139ns)
  Clock Net Delay (Destination): 2.850ns (routing 0.453ns, distribution 2.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.551     5.967    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X106Y167       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y167       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     6.027 r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/Q
                         net (fo=3, routed)           0.107     6.134    reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[50]
    SLICE_X105Y167       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.850     5.813    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X105Y167       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/C
                         clock pessimism              0.249     6.062                     
    SLICE_X105Y167       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     6.124    reconfigurable   WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.124                     
                         arrival time                           6.134                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.876ns
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      2.572ns (routing 0.412ns, distribution 2.160ns)
  Clock Net Delay (Destination): 2.913ns (routing 0.453ns, distribution 2.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.572     5.988    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[1->0]   
    SLICE_X92Y186        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y186        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     6.046 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.170     6.216    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X93Y186        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.913     5.876    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X93Y186        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.253     6.129                     
    SLICE_X93Y186        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     6.206    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -6.206                     
                         arrival time                           6.216                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      2.556ns (routing 0.412ns, distribution 2.144ns)
  Clock Net Delay (Destination): 2.848ns (routing 0.453ns, distribution 2.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.556     5.972    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X95Y251        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y251        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.030 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.110     6.140    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/Q[6]
    SLICE_X94Y250        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.848     5.811    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X94Y250        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/C
                         clock pessimism              0.257     6.068                     
    SLICE_X94Y250        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.130    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.130                     
                         arrival time                           6.140                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.058ns (22.137%)  route 0.204ns (77.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.570ns (routing 0.412ns, distribution 2.158ns)
  Clock Net Delay (Destination): 2.970ns (routing 0.453ns, distribution 2.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.570     5.986    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/clk1x
    SLR Crossing[1->0]   
    SLICE_X88Y225        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X88Y225        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     6.044 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][10]/Q
                         net (fo=2, routed)           0.204     6.248    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/probeDelay1_reg[15][10]
    SLICE_X87Y230        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.970     5.933    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X87Y230        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.250     6.183                     
    SLICE_X87Y230        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     6.238    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -6.238                     
                         arrival time                           6.248                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdyCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.093ns (47.208%)  route 0.104ns (52.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.865ns
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.572ns (routing 0.412ns, distribution 2.160ns)
  Clock Net Delay (Destination): 2.902ns (routing 0.453ns, distribution 2.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.572     5.988    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X99Y137        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdyCount_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y137        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.046 f  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdyCount_reg[1]/Q
                         net (fo=7, routed)           0.075     6.121    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdyCount_reg_n_0_[1]
    SLICE_X100Y137                                                    f  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_i_1/I0
    SLICE_X100Y137       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     6.156 r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_i_1/O
                         net (fo=1, routed)           0.029     6.185    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_i_1_n_0
    SLICE_X100Y137       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.902     5.865    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X100Y137       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
                         clock pessimism              0.250     6.115                     
    SLICE_X100Y137       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     6.175    reconfigurable   WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg
  -------------------------------------------------------------------
                         required time                         -6.175                     
                         arrival time                           6.185                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.824ns
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.563ns (routing 0.412ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.861ns (routing 0.453ns, distribution 2.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.563     5.979    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X89Y218        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.037 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]/Q
                         net (fo=1, routed)           0.068     6.105    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg_n_0_[3]
    SLICE_X91Y218                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[2]_i_1__8/I5
    SLICE_X91Y218        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.022     6.127 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[2]_i_1__8/O
                         net (fo=1, routed)           0.020     6.147    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[2]_i_1__8_n_0
    SLICE_X91Y218        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.861     5.824    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X91Y218        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.252     6.076                     
    SLICE_X91Y218        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.136    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.136                     
                         arrival time                           6.147                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_0/inst/PROBE_PIPE.shift_probes_reg[3][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.060ns (23.256%)  route 0.198ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Net Delay (Source):      2.566ns (routing 0.412ns, distribution 2.154ns)
  Clock Net Delay (Destination): 2.871ns (routing 0.453ns, distribution 2.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.566     5.982    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/clk1x
    SLR Crossing[1->0]   
    SLICE_X99Y180        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/PROBE_PIPE.shift_probes_reg[3][55]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y180        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     6.042 r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/PROBE_PIPE.shift_probes_reg[3][55]/Q
                         net (fo=2, routed)           0.198     6.240    reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[63]_0[39]
    SLICE_X99Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.871     5.834    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X99Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/C
                         clock pessimism              0.333     6.167                     
    SLICE_X99Y177        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     6.229    reconfigurable   WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]
  -------------------------------------------------------------------
                         required time                         -6.229                     
                         arrival time                           6.240                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.108ns (40.299%)  route 0.160ns (59.702%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.005ns
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.743ns (routing 0.412ns, distribution 2.331ns)
  Clock Net Delay (Destination): 3.042ns (routing 0.453ns, distribution 2.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.743     6.159    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X56Y239        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y239        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.217 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=15, routed)          0.140     6.357    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/Q[7]
    SLICE_X57Y243                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3/I0
    SLICE_X57Y243        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     6.380 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3/O
                         net (fo=1, routed)           0.010     6.390    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0
    SLICE_X57Y243                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[7]
    SLICE_X57Y243        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     6.417 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.010     6.427    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X57Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       3.042     6.005    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X57Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/C
                         clock pessimism              0.351     6.356                     
    SLICE_X57Y243        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.416    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.416                     
                         arrival time                           6.427                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.829ns
    Source Clock Delay      (SCD):    5.969ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.553ns (routing 0.412ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.866ns (routing 0.453ns, distribution 2.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.553     5.969    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X94Y244        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X94Y244        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     6.030 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.071     6.101    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/Q[12]
    SLICE_X94Y246        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.866     5.829    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X94Y246        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.199     6.028                     
    SLICE_X94Y246        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.090    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.090                     
                         arrival time                           6.101                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.693ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Net Delay (Source):      2.622ns (routing 0.441ns, distribution 2.181ns)
  Clock Net Delay (Destination): 2.938ns (routing 0.481ns, distribution 2.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.622     5.870    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X84Y209        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y209        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.928 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.081     6.009    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.938     6.693    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.760     5.933                     
    SLICE_X84Y208        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     5.993    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.993                     
                         arrival time                           6.009                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      1.567ns (routing 0.263ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.291ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.567     3.632    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X94Y187        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X94Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.671 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     3.704    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X94Y187        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.739     4.119    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X94Y187        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.481     3.638                     
    SLICE_X94Y187        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.685    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.685                     
                         arrival time                           3.704                     
  -------------------------------------------------------------------
                         slack                                  0.019                     

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      1.544ns (routing 0.263ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.291ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.544     3.609    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/tck
    SLICE_X96Y207        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.648 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.033     3.681    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp
    SLICE_X96Y207        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.716     4.096    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/tck
    SLICE_X96Y207        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
                         clock pessimism             -0.481     3.615                     
    SLICE_X96Y207        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.662    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.662                     
                         arrival time                           3.681                     
  -------------------------------------------------------------------
                         slack                                  0.019                     

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.177ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Net Delay (Source):      1.593ns (routing 0.263ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.291ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.593     3.658    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X84Y207        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y207        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.697 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.797     4.177    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.475     3.702                     
    SLICE_X84Y208        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.044     3.746    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.746                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.022                     

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Net Delay (Source):      2.538ns (routing 0.441ns, distribution 2.097ns)
  Clock Net Delay (Destination): 2.817ns (routing 0.481ns, distribution 2.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.538     5.786    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X102Y260       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y260       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     5.844 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.122     5.966    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/D[0]
    SLICE_X101Y259       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.817     6.572    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X101Y259       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism             -0.691     5.881                     
    SLICE_X101Y259       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.943    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.943                     
                         arrival time                           5.966                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      1.559ns (routing 0.263ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.291ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.559     3.624    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X92Y185        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y185        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.663 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.038     3.701    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X92Y185        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.731     4.111    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X92Y185        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.481     3.630                     
    SLICE_X92Y185        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.677    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.677                     
                         arrival time                           3.701                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (37.037%)  route 0.102ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.693ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Net Delay (Source):      2.622ns (routing 0.441ns, distribution 2.181ns)
  Clock Net Delay (Destination): 2.938ns (routing 0.481ns, distribution 2.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.622     5.870    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X84Y209        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y209        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     5.930 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.102     6.032    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.938     6.693    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y208        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.760     5.933                     
    SLICE_X84Y208        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     6.008    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -6.008                     
                         arrival time                           6.032                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.539ns (routing 0.263ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.291ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.539     3.604    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X98Y259        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X98Y259        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.643 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.039     3.682    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X98Y259        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.706     4.086    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X98Y259        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -0.476     3.610                     
    SLICE_X98Y259        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.657    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.657                     
                         arrival time                           3.682                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.060ns (30.457%)  route 0.137ns (69.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.568ns (routing 0.441ns, distribution 2.127ns)
  Clock Net Delay (Destination): 2.864ns (routing 0.481ns, distribution 2.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.568     5.816    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y186        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y186        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     5.876 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.137     6.013    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X94Y187        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.864     6.619    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X94Y187        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.693     5.926                     
    SLICE_X94Y187        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.988    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.988                     
                         arrival time                           6.013                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      1.567ns (routing 0.263ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.567     3.632    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X94Y183        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.671 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.040     3.711    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.482     3.638                     
    SLICE_X94Y183        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.685    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.685                     
                         arrival time                           3.711                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.039ns (9.489%)  route 0.372ns (90.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.496ns (routing 0.248ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.209ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     1.925    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.942 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.496     3.438    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.477 r  static         <hidden>
                         net (fo=5, routed)           0.372     3.849    boundary       <hidden>
    SLICE_X79Y328        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.173     1.595    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.614 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168942, routed)      1.665     3.279    boundary       <hidden>
    SLICE_X79Y328        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism              0.357     3.636                     
                         clock uncertainty            0.177     3.813                     
    SLICE_X79Y328        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     3.793    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.793                     
                         arrival time                           3.849                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.570ns (routing 0.248ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.277ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     1.925    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.942 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.570     3.512    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X88Y204        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X88Y204        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.550 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128     3.678    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X87Y205        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.166     1.588    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.607 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.789     3.396    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X87Y205        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.202     3.598                     
    SLICE_X87Y205        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.578    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.578                     
                         arrival time                           3.678                     
  -------------------------------------------------------------------
                         slack                                  0.100                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.291ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     3.768    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y183        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.740     4.120    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y183        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.434     3.686                     
    SLICE_X94Y183        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.666    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.666                     
                         arrival time                           3.768                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      1.615ns (routing 0.263ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.291ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.615     3.680    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y209        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X80Y209        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.719 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     3.813    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X79Y209        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.793     4.173    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y209        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.444     3.729                     
    SLICE_X79Y209        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     3.709    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.709                     
                         arrival time                           3.813                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.037ns (25.170%)  route 0.110ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.562ns (routing 0.263ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.291ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.562     3.627    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y183        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.664 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.110     3.774    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X93Y183        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.739     4.119    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X93Y183        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.434     3.685                     
    SLICE_X93Y183        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     3.665    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.665                     
                         arrival time                           3.774                     
  -------------------------------------------------------------------
                         slack                                  0.109                     

Slack (MET) :             3.905ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.232ns (5.577%)  route 3.928ns (94.423%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.301ns
  Inter-SLR Compensation: 0.053ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.591ns
    Common Clock Delay      (CCD):    2.236ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450     1.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.614 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.521     2.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y420       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X146Y420       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.174 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=56, routed)          1.362     3.536    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X143Y359                                                    f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I2
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     3.595 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          1.160     4.755    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLR Crossing[1->0]   
    SLICE_X100Y261                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X100Y261       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.060     4.815 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.106     4.921    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X103Y261                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X103Y261       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     4.962 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           1.294     6.256    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[0->1]   
    SLICE_X143Y388                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/I2
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     6.289 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.006     6.295    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624     1.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.815 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.776     2.591    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism             -0.301     2.290                     
                         inter-SLR compensation       0.053     2.343                     
    SLICE_X143Y388       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.390    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.390                     
                         arrival time                           6.295                     
  -------------------------------------------------------------------
                         slack                                  3.905                     

Slack (MET) :             4.152ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck fall@16.000ns - drck fall@16.000ns)
  Data Path Delay:        4.276ns  (logic 0.356ns (8.326%)  route 3.920ns (91.674%))
  Logic Levels:           7  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 18.474 - 16.000 ) 
    Source Clock Delay      (SCD):    2.132ns = ( 18.132 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Inter-SLR Compensation: 0.036ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.474ns
    Common Clock Delay      (CCD):    2.236ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.052    16.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    16.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450    17.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    17.614 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.518    18.132    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    18.170 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.061    18.231    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060    18.291 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.922    19.213    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014    19.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          1.160    20.387    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLR Crossing[1->0]   
    SLICE_X100Y261                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X100Y261       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.060    20.447 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.106    20.553    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X103Y261                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X103Y261       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041    20.594 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           1.491    22.085    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[0->1]   
    SLICE_X144Y418                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060    22.145 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.123    22.268    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/I1
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059    22.327 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.048    22.375    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/I2
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024    22.399 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.009    22.408    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.057    16.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    16.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624    17.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052    17.815 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.659    18.474    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.301    18.173                     
                         inter-SLR compensation       0.036    18.209                     
    SLICE_X144Y423       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    18.256    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -18.256                     
                         arrival time                          22.408                     
  -------------------------------------------------------------------
                         slack                                  4.152                     




