{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704310324971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704310324971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 03:32:04 2024 " "Processing started: Thu Jan 04 03:32:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704310324971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704310324971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704310324971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1704310325116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/upsample.v 1 1 " "Found 1 design units, including 1 entities, in source file src/upsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 upsample " "Found entity 1: upsample" {  } { { "src/upsample.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/upsample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_3 " "Found entity 1: DWT_3" {  } { { "src/DWT_3.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_y_6k " "Found entity 1: tb_y_6k" {  } { { "src/FIR/y_6k_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k_5 " "Found entity 1: y_6k_5" {  } { { "src/FIR/y_6k_5.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k_4 " "Found entity 1: y_6k_4" {  } { { "src/FIR/y_6k_4.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_y_6k_3 " "Found entity 1: tb_y_6k_3" {  } { { "src/FIR/y_6k_3_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_3_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k_3 " "Found entity 1: y_6k_3" {  } { { "src/FIR/y_6k_3.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_y_6k_2 " "Found entity 1: tb_y_6k_2" {  } { { "src/FIR/y_6k_2_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k_2 " "Found entity 1: y_6k_2" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_y_6k_1 " "Found entity 1: tb_y_6k_1" {  } { { "src/FIR/y_6k_1_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k_1 " "Found entity 1: y_6k_1" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/y_6k.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/y_6k.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_6k " "Found entity 1: y_6k" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/par_gen_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/par_gen_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_par_gen " "Found entity 1: tb_par_gen" {  } { { "src/FIR/par_gen_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/par_gen_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/par_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/par_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_gen " "Found entity 1: par_gen" {  } { { "src/FIR/par_gen.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/par_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR_tb.v(70) " "Verilog HDL information at FIR_tb.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "src/FIR/FIR_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_tb.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/fir_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/fir_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FIR " "Found entity 1: tb_FIR" {  } { { "src/FIR/FIR_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/fir_src_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/fir_src_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FIR_src " "Found entity 1: tb_FIR_src" {  } { { "src/FIR/FIR_src_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/fir_src.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/fir_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_src " "Found entity 1: FIR_src" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "src/FIR/FIR.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir/com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir/com.v" { { "Info" "ISGN_ENTITY_NAME" "1 com " "Found entity 1: com" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DWT " "Found entity 1: tb_DWT" {  } { { "src/DWT_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DWT_2 " "Found entity 1: tb_DWT_2" {  } { { "src/DWT_2_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_2 " "Found entity 1: DWT_2" {  } { { "src/DWT_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DWT_1 " "Found entity 1: tb_DWT_1" {  } { { "src/DWT_1_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1 " "Found entity 1: DWT_1" {  } { { "src/DWT_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dwt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dwt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT " "Found entity 1: DWT" {  } { { "src/DWT.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/downsample.v 1 1 " "Found 1 design units, including 1 entities, in source file src/downsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsample " "Found entity 1: downsample" {  } { { "src/downsample.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/downsample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_gen_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_gen_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_gen " "Found entity 1: tb_data_gen" {  } { { "src/data_gen_tb.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/data_gen_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "src/data_gen.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_data.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_data " "Found entity 1: signal_data" {  } { { "signal_data.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/signal_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325194 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_src FIR_src.v(18) " "Verilog HDL Parameter Declaration warning at FIR_src.v(18): Parameter Declaration in module \"FIR_src\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_src FIR_src.v(19) " "Verilog HDL Parameter Declaration warning at FIR_src.v(19): Parameter Declaration in module \"FIR_src\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k y_6k.v(21) " "Verilog HDL Parameter Declaration warning at y_6k.v(21): Parameter Declaration in module \"y_6k\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k y_6k.v(22) " "Verilog HDL Parameter Declaration warning at y_6k.v(22): Parameter Declaration in module \"y_6k\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_5 y_6k_5.v(21) " "Verilog HDL Parameter Declaration warning at y_6k_5.v(21): Parameter Declaration in module \"y_6k_5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_5.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_5.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_5 y_6k_5.v(22) " "Verilog HDL Parameter Declaration warning at y_6k_5.v(22): Parameter Declaration in module \"y_6k_5\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_5.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_5.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_4 y_6k_4.v(21) " "Verilog HDL Parameter Declaration warning at y_6k_4.v(21): Parameter Declaration in module \"y_6k_4\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_4.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_4.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_4 y_6k_4.v(22) " "Verilog HDL Parameter Declaration warning at y_6k_4.v(22): Parameter Declaration in module \"y_6k_4\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_4.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_4.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_3 y_6k_3.v(21) " "Verilog HDL Parameter Declaration warning at y_6k_3.v(21): Parameter Declaration in module \"y_6k_3\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_3.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_3.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_3 y_6k_3.v(22) " "Verilog HDL Parameter Declaration warning at y_6k_3.v(22): Parameter Declaration in module \"y_6k_3\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_3.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_3.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_2 y_6k_2.v(21) " "Verilog HDL Parameter Declaration warning at y_6k_2.v(21): Parameter Declaration in module \"y_6k_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_2 y_6k_2.v(22) " "Verilog HDL Parameter Declaration warning at y_6k_2.v(22): Parameter Declaration in module \"y_6k_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_1 y_6k_1.v(21) " "Verilog HDL Parameter Declaration warning at y_6k_1.v(21): Parameter Declaration in module \"y_6k_1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "y_6k_1 y_6k_1.v(22) " "Verilog HDL Parameter Declaration warning at y_6k_1.v(22): Parameter Declaration in module \"y_6k_1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "com com.v(21) " "Verilog HDL Parameter Declaration warning at com.v(21): Parameter Declaration in module \"com\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "com com.v(22) " "Verilog HDL Parameter Declaration warning at com.v(22): Parameter Declaration in module \"com\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1704310325196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DWT " "Elaborating entity \"DWT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704310325223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data4 DWT.v(251) " "Verilog HDL or VHDL warning at DWT.v(251): object \"data4\" assigned a value but never read" {  } { { "src/DWT.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704310325223 "|DWT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 DWT.v(89) " "Verilog HDL assignment warning at DWT.v(89): truncated value with size 32 to match size of target (25)" {  } { { "src/DWT.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325235 "|DWT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWT_1 DWT_1:u_DWT_1 " "Elaborating entity \"DWT_1\" for hierarchy \"DWT_1:u_DWT_1\"" {  } { { "src/DWT.v" "u_DWT_1" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_1.v(51) " "Verilog HDL assignment warning at DWT_1.v(51): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325266 "|DWT|DWT_1:u_DWT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_1.v(53) " "Verilog HDL assignment warning at DWT_1.v(53): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325266 "|DWT|DWT_1:u_DWT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_1.v(54) " "Verilog HDL assignment warning at DWT_1.v(54): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325266 "|DWT|DWT_1:u_DWT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_1.v(99) " "Verilog HDL assignment warning at DWT_1.v(99): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325266 "|DWT|DWT_1:u_DWT_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen DWT_1:u_DWT_1\|data_gen:u_data_gen " "Elaborating entity \"data_gen\" for hierarchy \"DWT_1:u_DWT_1\|data_gen:u_data_gen\"" {  } { { "src/DWT_1.v" "u_data_gen" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_gen.v(25) " "Verilog HDL assignment warning at data_gen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "src/data_gen.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/data_gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325266 "|DWT|DWT_1:u_DWT_1|data_gen:u_data_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_data DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data " "Elaborating entity \"signal_data\" for hierarchy \"DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\"" {  } { { "src/data_gen.v" "u_signal_data" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/data_gen.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component\"" {  } { { "signal_data.v" "altsyncram_component" { Text "E:/quartus/VLSI/DWT/FPGA/project/signal_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component\"" {  } { { "signal_data.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/signal_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../matlab/signal_data.mif " "Parameter \"init_file\" = \"../../matlab/signal_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325313 ""}  } { { "signal_data.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/signal_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704310325313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qab1 " "Found entity 1: altsyncram_qab1" {  } { { "db/altsyncram_qab1.tdf" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/db/altsyncram_qab1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704310325363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704310325363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qab1 DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component\|altsyncram_qab1:auto_generated " "Elaborating entity \"altsyncram_qab1\" for hierarchy \"DWT_1:u_DWT_1\|data_gen:u_data_gen\|signal_data:u_signal_data\|altsyncram:altsyncram_component\|altsyncram_qab1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325364 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 201 E:/quartus/VLSI/DWT/matlab/signal_data.mif " "Memory depth (256) in the design file differs from memory depth (201) in the Memory Initialization File \"E:/quartus/VLSI/DWT/matlab/signal_data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "signal_data.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/signal_data.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1704310325366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR DWT_1:u_DWT_1\|FIR:u_FIR_1 " "Elaborating entity \"FIR\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\"" {  } { { "src/DWT_1.v" "u_FIR_1" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325385 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "x_com " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"x_com\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1704310325387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_gen DWT_1:u_DWT_1\|FIR:u_FIR_1\|par_gen:u_par_gen " "Elaborating entity \"par_gen\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|par_gen:u_par_gen\"" {  } { { "src/FIR/FIR.v" "u_par_gen" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 par_gen.v(24) " "Verilog HDL assignment warning at par_gen.v(24): truncated value with size 32 to match size of target (3)" {  } { { "src/FIR/par_gen.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/par_gen.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325388 "|DWT|DWT_1:u_DWT_1|FIR:u_FIR_1|par_gen:u_par_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_src DWT_1:u_DWT_1\|FIR:u_FIR_1\|FIR_src:u_FIR_src " "Elaborating entity \"FIR_src\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|FIR_src:u_FIR_src\"" {  } { { "src/FIR/FIR.v" "u_FIR_src" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k:u_y_6k " "Elaborating entity \"y_6k\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k:u_y_6k\"" {  } { { "src/FIR/FIR.v" "u_y_6k" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k_1 DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k_1:u_y_6k_1 " "Elaborating entity \"y_6k_1\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k_1:u_y_6k_1\"" {  } { { "src/FIR/FIR.v" "u_y_6k_1" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k_2 DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k_2:u_y_6k_2 " "Elaborating entity \"y_6k_2\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|y_6k_2:u_y_6k_2\"" {  } { { "src/FIR/FIR.v" "u_y_6k_2" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com DWT_1:u_DWT_1\|FIR:u_FIR_1\|com:com_gen\[0\].u_com " "Elaborating entity \"com\" for hierarchy \"DWT_1:u_DWT_1\|FIR:u_FIR_1\|com:com_gen\[0\].u_com\"" {  } { { "src/FIR/FIR.v" "com_gen\[0\].u_com" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsample downsample:u_downsample " "Elaborating entity \"downsample\" for hierarchy \"downsample:u_downsample\"" {  } { { "src/DWT.v" "u_downsample" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 downsample.v(37) " "Verilog HDL assignment warning at downsample.v(37): truncated value with size 32 to match size of target (4)" {  } { { "src/downsample.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/downsample.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325409 "|DWT|downsample:u_downsample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWT_2 DWT_2:u_DWT_2 " "Elaborating entity \"DWT_2\" for hierarchy \"DWT_2:u_DWT_2\"" {  } { { "src/DWT.v" "u_DWT_2" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_2.v(41) " "Verilog HDL assignment warning at DWT_2.v(41): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325409 "|DWT|DWT_2:u_DWT_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_2.v(43) " "Verilog HDL assignment warning at DWT_2.v(43): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325409 "|DWT|DWT_2:u_DWT_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_2.v(44) " "Verilog HDL assignment warning at DWT_2.v(44): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325409 "|DWT|DWT_2:u_DWT_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_2.v(68) " "Verilog HDL assignment warning at DWT_2.v(68): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325409 "|DWT|DWT_2:u_DWT_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR DWT_2:u_DWT_2\|FIR:u_FIR_D " "Elaborating entity \"FIR\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\"" {  } { { "src/DWT_2.v" "u_FIR_D" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "x_com " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"x_com\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1704310325409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_gen DWT_2:u_DWT_2\|FIR:u_FIR_D\|par_gen:u_par_gen " "Elaborating entity \"par_gen\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|par_gen:u_par_gen\"" {  } { { "src/FIR/FIR.v" "u_par_gen" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 par_gen.v(24) " "Verilog HDL assignment warning at par_gen.v(24): truncated value with size 32 to match size of target (3)" {  } { { "src/FIR/par_gen.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/par_gen.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|par_gen:u_par_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_src DWT_2:u_DWT_2\|FIR:u_FIR_D\|FIR_src:u_FIR_src " "Elaborating entity \"FIR_src\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|FIR_src:u_FIR_src\"" {  } { { "src/FIR/FIR.v" "u_FIR_src" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 FIR_src.v(26) " "Verilog HDL assignment warning at FIR_src.v(26): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|FIR_src:u_FIR_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 FIR_src.v(27) " "Verilog HDL assignment warning at FIR_src.v(27): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|FIR_src:u_FIR_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 FIR_src.v(28) " "Verilog HDL assignment warning at FIR_src.v(28): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|FIR_src:u_FIR_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 FIR_src.v(29) " "Verilog HDL assignment warning at FIR_src.v(29): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/FIR_src.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR_src.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|FIR_src:u_FIR_src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k:u_y_6k " "Elaborating entity \"y_6k\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k:u_y_6k\"" {  } { { "src/FIR/FIR.v" "u_y_6k" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k.v(29) " "Verilog HDL assignment warning at y_6k.v(29): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k:u_y_6k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k.v(30) " "Verilog HDL assignment warning at y_6k.v(30): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k:u_y_6k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k.v(31) " "Verilog HDL assignment warning at y_6k.v(31): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k:u_y_6k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k.v(32) " "Verilog HDL assignment warning at y_6k.v(32): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k:u_y_6k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k_1 DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k_1:u_y_6k_1 " "Elaborating entity \"y_6k_1\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k_1:u_y_6k_1\"" {  } { { "src/FIR/FIR.v" "u_y_6k_1" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_1.v(29) " "Verilog HDL assignment warning at y_6k_1.v(29): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_1:u_y_6k_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_1.v(30) " "Verilog HDL assignment warning at y_6k_1.v(30): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_1:u_y_6k_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_1.v(31) " "Verilog HDL assignment warning at y_6k_1.v(31): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_1:u_y_6k_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_1.v(32) " "Verilog HDL assignment warning at y_6k_1.v(32): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_1.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325417 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_1:u_y_6k_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_6k_2 DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k_2:u_y_6k_2 " "Elaborating entity \"y_6k_2\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|y_6k_2:u_y_6k_2\"" {  } { { "src/FIR/FIR.v" "u_y_6k_2" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_2.v(29) " "Verilog HDL assignment warning at y_6k_2.v(29): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_2:u_y_6k_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_2.v(30) " "Verilog HDL assignment warning at y_6k_2.v(30): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_2:u_y_6k_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_2.v(31) " "Verilog HDL assignment warning at y_6k_2.v(31): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_2:u_y_6k_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 y_6k_2.v(32) " "Verilog HDL assignment warning at y_6k_2.v(32): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/y_6k_2.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/y_6k_2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|y_6k_2:u_y_6k_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com DWT_2:u_DWT_2\|FIR:u_FIR_D\|com:com_gen\[0\].u_com " "Elaborating entity \"com\" for hierarchy \"DWT_2:u_DWT_2\|FIR:u_FIR_D\|com:com_gen\[0\].u_com\"" {  } { { "src/FIR/FIR.v" "com_gen\[0\].u_com" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/FIR.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 com.v(29) " "Verilog HDL assignment warning at com.v(29): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|com:com_gen[0].u_com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 com.v(30) " "Verilog HDL assignment warning at com.v(30): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|com:com_gen[0].u_com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 com.v(31) " "Verilog HDL assignment warning at com.v(31): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|com:com_gen[0].u_com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 com.v(32) " "Verilog HDL assignment warning at com.v(32): truncated value with size 25 to match size of target (20)" {  } { { "src/FIR/com.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/FIR/com.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325427 "|DWT|DWT_2:u_DWT_2|FIR:u_FIR_D|com:com_gen[0].u_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsample downsample:u_downsample_2 " "Elaborating entity \"downsample\" for hierarchy \"downsample:u_downsample_2\"" {  } { { "src/DWT.v" "u_downsample_2" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 downsample.v(37) " "Verilog HDL assignment warning at downsample.v(37): truncated value with size 32 to match size of target (4)" {  } { { "src/downsample.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/downsample.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325441 "|DWT|downsample:u_downsample_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upsample upsample:u_upsample " "Elaborating entity \"upsample\" for hierarchy \"upsample:u_upsample\"" {  } { { "src/DWT.v" "u_upsample" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 upsample.v(31) " "Verilog HDL assignment warning at upsample.v(31): truncated value with size 32 to match size of target (25)" {  } { { "src/upsample.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/upsample.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325442 "|DWT|upsample:u_upsample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWT_3 DWT_3:u_DWT_3 " "Elaborating entity \"DWT_3\" for hierarchy \"DWT_3:u_DWT_3\"" {  } { { "src/DWT.v" "u_DWT_3" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DWT_3.v(28) " "Verilog HDL assignment warning at DWT_3.v(28): truncated value with size 32 to match size of target (9)" {  } { { "src/DWT_3.v" "" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT_3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704310325443 "|DWT|DWT_3:u_DWT_3"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_DWT_4 DWT_4 " "Node instance \"u_DWT_4\" instantiates undefined entity \"DWT_4\"" {  } { { "src/DWT.v" "u_DWT_4" { Text "E:/quartus/VLSI/DWT/FPGA/project/src/DWT.v" 249 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704310325448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/VLSI/DWT/FPGA/project/output_files/DWT.map.smsg " "Generated suppressed messages file E:/quartus/VLSI/DWT/FPGA/project/output_files/DWT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704310325478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 54 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704310325513 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 04 03:32:05 2024 " "Processing ended: Thu Jan 04 03:32:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704310325513 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704310325513 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704310325513 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704310325513 ""}
