Analysis & Synthesis report for microcontroller
Sat Jul 15 21:20:45 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |cpu_pipelined
 10. Parameter Settings for User Entity Instance: pc_container:pc_u
 11. Parameter Settings for User Entity Instance: pc_container:pc_u|pc:pc_u
 12. Parameter Settings for User Entity Instance: pc_container:pc_u|adder:increment_adder
 13. Parameter Settings for User Entity Instance: branch_calculator:branch_calculator_u
 14. Parameter Settings for User Entity Instance: branch_calculator:branch_calculator_u|adder:branch_calculate_u
 15. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_u
 16. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_u|address_decoder:address_decoder_u
 17. Parameter Settings for User Entity Instance: register_file:register_file_u
 18. Parameter Settings for User Entity Instance: alu:alu_u
 19. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:one_bit_alu_least
 20. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:one_bit_alu_most
 21. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:1:one_bit_aluX
 22. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:2:one_bit_aluX
 23. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:3:one_bit_aluX
 24. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:4:one_bit_aluX
 25. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:5:one_bit_aluX
 26. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:6:one_bit_aluX
 27. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:7:one_bit_aluX
 28. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:8:one_bit_aluX
 29. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:9:one_bit_aluX
 30. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:10:one_bit_aluX
 31. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:11:one_bit_aluX
 32. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:12:one_bit_aluX
 33. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:13:one_bit_aluX
 34. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:14:one_bit_aluX
 35. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:15:one_bit_aluX
 36. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:16:one_bit_aluX
 37. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:17:one_bit_aluX
 38. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:18:one_bit_aluX
 39. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:19:one_bit_aluX
 40. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:20:one_bit_aluX
 41. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:21:one_bit_aluX
 42. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:22:one_bit_aluX
 43. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:23:one_bit_aluX
 44. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:24:one_bit_aluX
 45. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:25:one_bit_aluX
 46. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:26:one_bit_aluX
 47. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:27:one_bit_aluX
 48. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:28:one_bit_aluX
 49. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:29:one_bit_aluX
 50. Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:30:one_bit_aluX
 51. Parameter Settings for User Entity Instance: immediate_generator:immediate_generator_u
 52. Parameter Settings for User Entity Instance: data_memory:data_memory_u
 53. Parameter Settings for User Entity Instance: control_unit:control_unit_u
 54. Parameter Settings for User Entity Instance: if_id_pipe_reg:if_id_pipe_reg_u
 55. Parameter Settings for User Entity Instance: id_ex_pipe_reg:id_ex_pipe_reg_u
 56. Parameter Settings for User Entity Instance: ex_mem_pipe_reg:ex_mem_pipe_reg_u
 57. Parameter Settings for User Entity Instance: mem_wb_pipe_reg:mem_wb_pipe_reg_u
 58. Port Connectivity Checks: "control_unit:control_unit_u"
 59. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:30:one_bit_aluX"
 60. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:29:one_bit_aluX"
 61. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:28:one_bit_aluX"
 62. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:27:one_bit_aluX"
 63. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:26:one_bit_aluX"
 64. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:25:one_bit_aluX"
 65. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:24:one_bit_aluX"
 66. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:23:one_bit_aluX"
 67. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:22:one_bit_aluX"
 68. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:21:one_bit_aluX"
 69. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:20:one_bit_aluX"
 70. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:19:one_bit_aluX"
 71. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:18:one_bit_aluX"
 72. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:17:one_bit_aluX"
 73. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:16:one_bit_aluX"
 74. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:15:one_bit_aluX"
 75. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:14:one_bit_aluX"
 76. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:13:one_bit_aluX"
 77. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:12:one_bit_aluX"
 78. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:11:one_bit_aluX"
 79. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:10:one_bit_aluX"
 80. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:9:one_bit_aluX"
 81. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:8:one_bit_aluX"
 82. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:7:one_bit_aluX"
 83. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:6:one_bit_aluX"
 84. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:5:one_bit_aluX"
 85. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:4:one_bit_aluX"
 86. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:3:one_bit_aluX"
 87. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:2:one_bit_aluX"
 88. Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:1:one_bit_aluX"
 89. Port Connectivity Checks: "alu:alu_u|one_bit_alu:one_bit_alu_most"
 90. Port Connectivity Checks: "alu:alu_u|one_bit_alu:one_bit_alu_least"
 91. Port Connectivity Checks: "alu:alu_u"
 92. Port Connectivity Checks: "instruction_memory:instruction_memory_u|address_decoder:address_decoder_u"
 93. Port Connectivity Checks: "branch_calculator:branch_calculator_u|adder:branch_calculate_u"
 94. Port Connectivity Checks: "pc_container:pc_u|adder:increment_adder"
 95. Port Connectivity Checks: "pc_container:pc_u"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 15 21:20:45 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; microcontroller                             ;
; Top-level Entity Name              ; cpu_pipelined                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; cpu_pipelined      ; microcontroller    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+
; cpu/forwarding_unit.vhd          ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd     ;         ;
; cpu/mem_wb_pipe_reg.vhd          ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd     ;         ;
; cpu/if_id_pipe_reg.vhd           ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd      ;         ;
; cpu/id_ex_pipe_reg.vhd           ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd      ;         ;
; cpu/ex_mem_pipe_reg.vhd          ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd     ;         ;
; cpu/cpu_pipelined.vhd            ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd       ;         ;
; cpu/control_unit.vhd             ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd        ;         ;
; cpu/branch_controller.vhd        ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd   ;         ;
; cpu/branch_calculator.vhd        ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd   ;         ;
; cpu/register_file.vhd            ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd       ;         ;
; cpu/pc_container.vhd             ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd        ;         ;
; cpu/pc.vhd                       ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd                  ;         ;
; cpu/one_bit_alu.vhd              ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd         ;         ;
; cpu/instruction_memory.vhd       ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd  ;         ;
; cpu/immediate_generator.vhd      ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd ;         ;
; cpu/half_adder.vhd               ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd          ;         ;
; cpu/full_adder.vhd               ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd          ;         ;
; cpu/data_memory.vhd              ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd         ;         ;
; cpu/alu_controller.vhd           ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd      ;         ;
; cpu/alu.vhd                      ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd                 ;         ;
; cpu/address_decoder.vhd          ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd     ;         ;
; cpu/adder.vhd                    ; yes             ; User VHDL File  ; C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd               ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
;                                             ;         ;
; Total combinational functions               ; 0       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 0       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 2       ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; reset_n ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 2       ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; |cpu_pipelined             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |cpu_pipelined      ; cpu_pipelined ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cpu_pipelined ;
+-----------------+-------+-----------------------------------------------------+
; Parameter Name  ; Value ; Type                                                ;
+-----------------+-------+-----------------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                                      ;
; OPERATION_WIDTH ; 3     ; Signed Integer                                      ;
+-----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_container:pc_u ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; data_width     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_container:pc_u|pc:pc_u ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_width     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_container:pc_u|adder:increment_adder ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch_calculator:branch_calculator_u ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch_calculator:branch_calculator_u|adder:branch_calculate_u ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_u ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_u|address_decoder:address_decoder_u ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:register_file_u ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u ;
+-----------------+-------+------------------------------+
; Parameter Name  ; Value ; Type                         ;
+-----------------+-------+------------------------------+
; data_width      ; 32    ; Signed Integer               ;
; operation_width ; 3     ; Signed Integer               ;
+-----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:one_bit_alu_least ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                             ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:one_bit_alu_most ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                            ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:1:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:2:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:3:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:4:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:5:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:6:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:7:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:8:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:9:one_bit_aluX ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:10:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:11:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:12:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:13:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:14:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:15:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:16:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:17:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:18:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:19:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:20:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:21:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:22:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:23:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:24:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:25:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:26:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:27:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:28:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:29:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:30:one_bit_aluX ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; operation_width ; 3     ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immediate_generator:immediate_generator_u ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory_u ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_width     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:control_unit_u ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id_pipe_reg:if_id_pipe_reg_u ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex_pipe_reg:id_ex_pipe_reg_u ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem_pipe_reg:ex_mem_pipe_reg_u ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb_pipe_reg:mem_wb_pipe_reg_u ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_unit_u"                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_string[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:30:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:29:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:28:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:27:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:26:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:25:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:24:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:23:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:22:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:21:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:20:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:19:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:18:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:17:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:16:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:15:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:14:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:13:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:12:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:11:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:10:one_bit_aluX"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:9:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:8:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:7:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:6:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:5:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:4:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:3:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:2:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:\ONE_BIT_ALU_GEN:1:one_bit_aluX"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:one_bit_alu_most" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u|one_bit_alu:one_bit_alu_least"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_u"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:instruction_memory_u|address_decoder:address_decoder_u"                                ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; double_word_address[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch_calculator:branch_calculator_u|adder:branch_calculate_u"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_container:pc_u|adder:increment_adder"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_container:pc_u"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_address_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controls[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 15 21:20:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu/forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd Line: 13
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/mem_wb_pipe_reg.vhd
    Info (12022): Found design unit 1: mem_wb_pipe_reg-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd Line: 27
    Info (12023): Found entity 1: mem_wb_pipe_reg File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/if_id_pipe_reg.vhd
    Info (12022): Found design unit 1: if_id_pipe_reg-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd Line: 23
    Info (12023): Found entity 1: if_id_pipe_reg File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/id_ex_pipe_reg.vhd
    Info (12022): Found design unit 1: id_ex_pipe_reg-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd Line: 37
    Info (12023): Found entity 1: id_ex_pipe_reg File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/ex_mem_pipe_reg.vhd
    Info (12022): Found design unit 1: ex_mem_pipe_reg-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd Line: 30
    Info (12023): Found entity 1: ex_mem_pipe_reg File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cpu_pipelined.vhd
    Info (12022): Found design unit 1: cpu_pipelined-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 15
    Info (12023): Found entity 1: cpu_pipelined File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd Line: 15
    Info (12023): Found entity 1: control_unit File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/branch_controller.vhd
    Info (12022): Found design unit 1: branch_controller-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd Line: 13
    Info (12023): Found entity 1: branch_controller File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/branch_calculator.vhd
    Info (12022): Found design unit 1: branch_calculator-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd Line: 17
    Info (12023): Found entity 1: branch_calculator File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/register_file.vhd
    Info (12022): Found design unit 1: register_file-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd Line: 31
    Info (12023): Found entity 1: register_file File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/pc_container.vhd
    Info (12022): Found design unit 1: pc_container-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd Line: 28
    Info (12023): Found entity 1: pc_container File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/pc.vhd
    Info (12022): Found design unit 1: pc-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd Line: 22
    Info (12023): Found entity 1: pc File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/one_bit_alu.vhd
    Info (12022): Found design unit 1: one_bit_alu-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd Line: 26
    Info (12023): Found entity 1: one_bit_alu File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd Line: 23
    Info (12023): Found entity 1: instruction_memory File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu/immediate_generator.vhd
    Info (12022): Found design unit 1: immediate_generator-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 15
    Info (12023): Found entity 1: immediate_generator File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/half_adder.vhd
    Info (12022): Found design unit 1: half_adder-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd Line: 14
    Info (12023): Found entity 1: half_adder File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd Line: 15
    Info (12023): Found entity 1: full_adder File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/data_memory.vhd
    Info (12022): Found design unit 1: data_memory-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 25
    Info (12023): Found entity 1: data_memory File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cpu_tb.vhd
    Info (12022): Found design unit 1: cpu_tb-sim File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd Line: 8
    Info (12023): Found entity 1: cpu_tb File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cpu.vhd
    Info (12022): Found design unit 1: cpu-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd Line: 15
    Info (12023): Found entity 1: cpu File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/alu_controller.vhd
    Info (12022): Found design unit 1: alu_controller-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 15
    Info (12023): Found entity 1: alu_controller File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu/alu.vhd
    Info (12022): Found design unit 1: alu-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd Line: 26
    Info (12023): Found entity 1: alu File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu/address_decoder.vhd
    Info (12022): Found design unit 1: address_decoder-rtl File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd Line: 16
    Info (12023): Found entity 1: address_decoder File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu/adder.vhd
    Info (12022): Found design unit 1: adder-arch File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd Line: 18
    Info (12023): Found entity 1: adder File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd Line: 5
Info (12127): Elaborating entity "cpu_pipelined" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu_pipelined.vhd(282): object "alu_cout" assigned a value but never read File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at cpu_pipelined.vhd(290): object "pc_address_piped_if" assigned a value but never read File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 290
Info (12128): Elaborating entity "pc_container" for hierarchy "pc_container:pc_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 318
Warning (10036): Verilog HDL or VHDL warning at pc_container.vhd(59): object "added_cout" assigned a value but never read File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd Line: 59
Info (12128): Elaborating entity "pc" for hierarchy "pc_container:pc_u|pc:pc_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd Line: 64
Info (12128): Elaborating entity "adder" for hierarchy "pc_container:pc_u|adder:increment_adder" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd Line: 72
Info (12128): Elaborating entity "full_adder" for hierarchy "pc_container:pc_u|adder:increment_adder|full_adder:\adder_GEN:0:adderX" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd Line: 34
Info (12128): Elaborating entity "half_adder" for hierarchy "pc_container:pc_u|adder:increment_adder|full_adder:\adder_GEN:0:adderX|half_adder:adder1" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd Line: 26
Info (12128): Elaborating entity "branch_controller" for hierarchy "branch_controller:branch_controller_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 326
Info (12128): Elaborating entity "branch_calculator" for hierarchy "branch_calculator:branch_calculator_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at branch_calculator.vhd(31): object "cout" assigned a value but never read File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd Line: 31
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instruction_memory_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 338
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "instruction_array" into its bus
Info (12128): Elaborating entity "address_decoder" for hierarchy "instruction_memory:instruction_memory_u|address_decoder:address_decoder_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd Line: 59
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 345
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 366
Warning (10540): VHDL Signal Declaration warning at alu.vhd(54): used explicit default value for signal "zero_vector" because signal was never assigned a value File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd Line: 54
Info (12128): Elaborating entity "one_bit_alu" for hierarchy "alu:alu_u|one_bit_alu:one_bit_alu_least" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd Line: 61
Info (12128): Elaborating entity "alu_controller" for hierarchy "alu_controller:alu_controller_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 375
Warning (10492): VHDL Process Statement warning at alu_controller.vhd(22): signal "func" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 22
Warning (10631): VHDL Process Statement warning at alu_controller.vhd(19): inferring latch(es) for signal or variable "alu_controls", which holds its previous value in one or more paths through the process File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (10041): Inferred latch for "alu_controls[0]" at alu_controller.vhd(19) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (10041): Inferred latch for "alu_controls[1]" at alu_controller.vhd(19) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (10041): Inferred latch for "alu_controls[2]" at alu_controller.vhd(19) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (10041): Inferred latch for "alu_controls[3]" at alu_controller.vhd(19) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (10041): Inferred latch for "alu_controls[4]" at alu_controller.vhd(19) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd Line: 19
Info (12128): Elaborating entity "immediate_generator" for hierarchy "immediate_generator:immediate_generator_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 381
Warning (10631): VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable "immediate_buffer_I", which holds its previous value in one or more paths through the process File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Warning (10631): VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable "immediate_buffer_S", which holds its previous value in one or more paths through the process File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Warning (10631): VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable "immediate_buffer_SB", which holds its previous value in one or more paths through the process File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[0]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[1]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[2]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[3]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[4]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[5]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[6]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[7]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[8]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[9]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[10]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_SB[11]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[0]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[1]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[2]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[3]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[4]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[5]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[6]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[7]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[8]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[9]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[10]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_S[11]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[0]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[1]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[2]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[3]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[4]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[5]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[6]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[7]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[8]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[9]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[10]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (10041): Inferred latch for "immediate_buffer_I[11]" at immediate_generator.vhd(28) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd Line: 28
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 391
Info (10041): Inferred latch for "read_buffer[0]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[1]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[2]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[3]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[4]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[5]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[6]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[7]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[8]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[9]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[10]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[11]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[12]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[13]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[14]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[15]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[16]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[17]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[18]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[19]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[20]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[21]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[22]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[23]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[24]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[25]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[26]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[27]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[28]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[29]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[30]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (10041): Inferred latch for "read_buffer[31]" at data_memory.vhd(45) File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd Line: 45
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 399
Info (12128): Elaborating entity "if_id_pipe_reg" for hierarchy "if_id_pipe_reg:if_id_pipe_reg_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 410
Info (12128): Elaborating entity "id_ex_pipe_reg" for hierarchy "id_ex_pipe_reg:id_ex_pipe_reg_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 419
Info (12128): Elaborating entity "ex_mem_pipe_reg" for hierarchy "ex_mem_pipe_reg:ex_mem_pipe_reg_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 437
Info (12128): Elaborating entity "mem_wb_pipe_reg" for hierarchy "mem_wb_pipe_reg:mem_wb_pipe_reg_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 456
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forwarding_unit_u" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 468
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhd(19): signal "rd_addr_wb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd Line: 19
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhd(26): signal "rd_addr_wb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd Line: 26
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_n" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 11
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd Line: 11
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Sat Jul 15 21:20:45 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:27


