Release 12.4 Drc M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Tue Apr 02 13:29:23 2013

drc -z top.ncd top.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net slowenable is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
