Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 28 23:05:51 2022
| Host         : DESKTOP-9HE5DLC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 179 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.071       -0.212                      3                  295        0.036        0.000                      0                  295       -0.808       -3.365                       9                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk                      {0.000 4.000}        8.000           125.000         
  clk_out1_video_clock       {0.000 3.368}        6.737           148.438         
    rgb2dvi_m0/U0/SerialClk  {0.000 0.674}        1.347           742.188         
  clk_out2_video_clock       {0.000 0.674}        1.347           742.188         
  clkfbout_video_clock       {0.000 8.000}        16.000          62.500          
sys_clk_pin                  {0.000 10.000}       20.000          50.000          
  clk_out1_video_clock_1     {0.000 8.421}        16.842          59.375          
  clk_out2_video_clock_1     {0.000 1.684}        3.368           296.875         
  clkfbout_video_clock_1     {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_video_clock             3.298        0.000                      0                  295        0.122        0.000                      0                  295        2.868        0.000                       0                   181  
    rgb2dvi_m0/U0/SerialClk                                                                                                                                                   -0.320       -2.557                       8                     8  
  clk_out2_video_clock                                                                                                                                                        -0.808       -0.808                       1                     2  
  clkfbout_video_clock                                                                                                                                                        13.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    8.000        0.000                       0                     1  
  clk_out1_video_clock_1          13.404        0.000                      0                  295        0.122        0.000                      0                  295        7.921        0.000                       0                   181  
  clk_out2_video_clock_1                                                                                                                                                       1.213        0.000                       0                     2  
  clkfbout_video_clock_1                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_video_clock_1  clk_out1_video_clock         -0.071       -0.212                      3                  295        0.036        0.000                      0                  295  
clk_out1_video_clock    clk_out1_video_clock_1       -0.071       -0.212                      3                  295        0.036        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clock
  To Clock:  clk_out1_video_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 5.448 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856     5.448    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.626     6.074    
                         clock uncertainty           -0.086     5.987    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524     5.463    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 5.448 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856     5.448    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.626     6.074    
                         clock uncertainty           -0.086     5.987    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524     5.463    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 5.448 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856     5.448    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.626     6.074    
                         clock uncertainty           -0.086     5.987    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524     5.463    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.086     5.988    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429     5.559    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.559    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.086     5.988    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429     5.559    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.559    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.086     5.988    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429     5.559    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.559    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.086     5.988    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429     5.559    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.559    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.027ns (31.583%)  route 2.225ns (68.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.452 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    -0.635    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.478    -0.157 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.760     0.603    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X113Y146       LUT5 (Prop_lut5_I3_O)        0.301     0.904 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.465     1.368    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I1_O)        0.124     1.492 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           1.000     2.493    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.617 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.617    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.860     5.452    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.625     6.077    
                         clock uncertainty           -0.086     5.990    
    SLICE_X110Y145       FDRE (Setup_fdre_C_D)        0.031     6.021    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.698ns (57.980%)  route 1.231ns (42.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X106Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=5, routed)           0.654     0.435    hdmi_color_bar/h_cnt[1]
    SLICE_X106Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.266 r  hdmi_color_bar/h_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.266    hdmi_color_bar/h_cnt_reg[4]_i_1_n_0
    SLICE_X106Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.380 r  hdmi_color_bar/h_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.380    hdmi_color_bar/h_cnt_reg[8]_i_1_n_0
    SLICE_X106Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.714 r  hdmi_color_bar/h_cnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.576     2.290    hdmi_color_bar/data0[10]
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.086     5.988    
    SLICE_X107Y143       FDRE (Setup_fdre_C_D)       -0.240     5.748    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.748    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_clock rise@6.737ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.828ns (26.432%)  route 2.305ns (73.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 5.449 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    -0.635    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y143       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.881     0.702    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X113Y144       LUT6 (Prop_lut6_I1_O)        0.124     0.826 f  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1/O
                         net (fo=4, routed)           0.648     1.474    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1_n_0
    SLICE_X112Y144       LUT5 (Prop_lut5_I1_O)        0.124     1.598 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.775     2.373    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X109Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.497 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.497    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      6.737     6.737 r  
    K17                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.141 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.303    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.489 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.501    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.592 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857     5.449    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.585     6.034    
                         clock uncertainty           -0.086     5.947    
    SLICE_X109Y144       FDRE (Setup_fdre_C_D)        0.029     5.976    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          5.976    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  3.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.705    -0.502    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.361 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.305    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.978    -0.737    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.427    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.067    -0.283    hdmi_color_bar/vs_reg
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.234    -0.491    
    SLICE_X109Y140       FDRE (Hold_fdre_C_D)         0.075    -0.416    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.121    -0.228    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.353    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.715    -0.492    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=9, routed)           0.121    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X112Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.477    
    SLICE_X112Y137       FDRE (Hold_fdre_C_D)         0.121    -0.356    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.123    -0.226    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.181    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.120    -0.354    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.129    -0.219    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X112Y145       FDSE (Hold_fdse_C_D)         0.060    -0.413    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.684%)  route 0.148ns (44.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y141       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.148    -0.201    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.353    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y138       LUT4 (Prop_lut4_I1_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.992    -0.723    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.245    -0.478    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.092    -0.386    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    hdmi_color_bar/clk_out1
    SLICE_X111Y142       FDRE                                         r  hdmi_color_bar/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  hdmi_color_bar/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.150    -0.200    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.070    -0.403    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.140%)  route 0.140ns (42.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.209    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.045    -0.164 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.995    -0.720    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X111Y147       FDRE (Hold_fdre_C_D)         0.092    -0.380    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y16   video_clock_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y123    rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y142    rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y141    rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y148    rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y147    rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y146    rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y145    rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y124    rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y142   hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y142   hdmi_color_bar/active_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y142   hdmi_color_bar/active_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y142   hdmi_color_bar/active_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y142   hdmi_color_bar/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y142   hdmi_color_bar/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y142   hdmi_color_bar/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y141   hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y143   hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y141   hdmi_color_bar/active_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi_m0/U0/SerialClk
  To Clock:  rgb2dvi_m0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.557ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi_m0/U0/SerialClk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { rgb2dvi_m0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y123  rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y142  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y141  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y146  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y145  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y124  rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_clock
  To Clock:  clk_out2_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.808ns,  Total Violation       -0.808ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y17   video_clock_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock
  To Clock:  clkfbout_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y18   video_clock_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clock_1
  To Clock:  clk_out1_video_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       13.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.085    16.094    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.570    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.085    16.094    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.570    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636     2.166    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.085    16.094    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.570    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.085    16.095    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.666    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.085    16.095    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.666    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.085    16.095    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.666    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715     0.495    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297     0.792 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325     1.118    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.242 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164     1.406    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124     1.530 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656     2.186    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.085    16.095    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.666    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.027ns (31.583%)  route 2.225ns (68.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 15.557 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    -0.635    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.478    -0.157 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.760     0.603    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X113Y146       LUT5 (Prop_lut5_I3_O)        0.301     0.904 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.465     1.368    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I1_O)        0.124     1.492 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           1.000     2.493    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.617 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.617    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.860    15.557    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.625    16.182    
                         clock uncertainty           -0.085    16.097    
    SLICE_X110Y145       FDRE (Setup_fdre_C_D)        0.031    16.128    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         16.128    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.564ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.698ns (57.980%)  route 1.231ns (42.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    -0.638    hdmi_color_bar/clk_out1
    SLICE_X106Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=5, routed)           0.654     0.435    hdmi_color_bar/h_cnt[1]
    SLICE_X106Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.266 r  hdmi_color_bar/h_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.266    hdmi_color_bar/h_cnt_reg[4]_i_1_n_0
    SLICE_X106Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.380 r  hdmi_color_bar/h_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.380    hdmi_color_bar/h_cnt_reg[8]_i_1_n_0
    SLICE_X106Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.714 r  hdmi_color_bar/h_cnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.576     2.290    hdmi_color_bar/data0[10]
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.085    16.095    
    SLICE_X107Y143       FDRE (Setup_fdre_C_D)       -0.240    15.855    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.855    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                 13.564    

Slack (MET) :             13.585ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.842ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.828ns (26.432%)  route 2.305ns (73.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    -0.635    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y143       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.881     0.702    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X113Y144       LUT6 (Prop_lut6_I1_O)        0.124     0.826 f  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1/O
                         net (fo=4, routed)           0.648     1.474    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1_n_0
    SLICE_X112Y144       LUT5 (Prop_lut5_I1_O)        0.124     1.598 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.775     2.373    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X109Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.497 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.497    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.585    16.139    
                         clock uncertainty           -0.085    16.054    
    SLICE_X109Y144       FDRE (Setup_fdre_C_D)        0.029    16.083    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         16.083    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 13.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.705    -0.502    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.361 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.305    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.978    -0.737    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.427    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.067    -0.283    hdmi_color_bar/vs_reg
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.234    -0.491    
    SLICE_X109Y140       FDRE (Hold_fdre_C_D)         0.075    -0.416    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.121    -0.228    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.353    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.715    -0.492    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=9, routed)           0.121    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X112Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.477    
    SLICE_X112Y137       FDRE (Hold_fdre_C_D)         0.121    -0.356    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.123    -0.226    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.181    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.120    -0.354    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.129    -0.219    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X112Y145       FDSE (Hold_fdse_C_D)         0.060    -0.413    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.684%)  route 0.148ns (44.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y141       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.148    -0.201    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.353    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y138       LUT4 (Prop_lut4_I1_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.992    -0.723    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.245    -0.478    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.092    -0.386    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    hdmi_color_bar/clk_out1
    SLICE_X111Y142       FDRE                                         r  hdmi_color_bar/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  hdmi_color_bar/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.150    -0.200    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.070    -0.403    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.140%)  route 0.140ns (42.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.209    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.045    -0.164 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.995    -0.720    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X111Y147       FDRE (Hold_fdre_C_D)         0.092    -0.380    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clock_1
Waveform(ns):       { 0.000 8.421 }
Period(ns):         16.842
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.842      14.687     BUFGCTRL_X0Y16   video_clock_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y123    rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y142    rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y141    rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y148    rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y147    rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y146    rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y145    rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.842      15.175     OLOGIC_X1Y124    rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.842      15.593     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.842      196.518    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X111Y137   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X111Y136   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X111Y137   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y136   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X111Y137   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X112Y137   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X108Y136   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X112Y137   rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y143   hdmi_color_bar/active_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y143   hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y143   hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X111Y141   hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y143   hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y143   hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.421       7.921      SLICE_X109Y141   hdmi_color_bar/active_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_clock_1
  To Clock:  clk_out2_video_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_clock_1
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.368
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.368       1.213      BUFGCTRL_X0Y17   video_clock_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.368       2.119      MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.368       209.992    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_1
  To Clock:  clkfbout_video_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   video_clock_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clock_1
  To Clock:  clk_out1_video_clock

Setup :            3  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.922 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    19.008    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    18.922    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.626    19.547    
                         clock uncertainty           -0.086    19.461    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    18.937    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.922 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    19.008    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    18.922    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.626    19.547    
                         clock uncertainty           -0.086    19.461    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    18.937    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.922 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    19.008    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    18.922    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.626    19.547    
                         clock uncertainty           -0.086    19.461    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    18.937    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    19.028    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    19.548    
                         clock uncertainty           -0.086    19.462    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    19.033    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    19.028    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.626    19.548    
                         clock uncertainty           -0.086    19.462    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    19.033    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    19.028    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.626    19.548    
                         clock uncertainty           -0.086    19.462    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    19.033    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    17.337    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    17.634 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    17.960    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.084 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    18.248    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    18.372 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    19.028    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.626    19.548    
                         clock uncertainty           -0.086    19.462    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    19.033    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        3.252ns  (logic 1.027ns (31.583%)  route 2.225ns (68.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.926 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.635ns = ( 16.207 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    16.207    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.478    16.685 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.760    17.445    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X113Y146       LUT5 (Prop_lut5_I3_O)        0.301    17.746 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.465    18.211    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I1_O)        0.124    18.335 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           1.000    19.335    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I0_O)        0.124    19.459 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    19.459    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.860    18.926    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.625    19.550    
                         clock uncertainty           -0.086    19.464    
    SLICE_X110Y145       FDRE (Setup_fdre_C_D)        0.031    19.495    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        2.929ns  (logic 1.698ns (57.980%)  route 1.231ns (42.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 16.204 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    16.204    hdmi_color_bar/clk_out1
    SLICE_X106Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419    16.623 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=5, routed)           0.654    17.277    hdmi_color_bar/h_cnt[1]
    SLICE_X106Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    18.108 r  hdmi_color_bar/h_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.108    hdmi_color_bar/h_cnt_reg[4]_i_1_n_0
    SLICE_X106Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  hdmi_color_bar/h_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.222    hdmi_color_bar/h_cnt_reg[8]_i_1_n_0
    SLICE_X106Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.556 r  hdmi_color_bar/h_cnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.576    19.133    hdmi_color_bar/data0[10]
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    19.548    
                         clock uncertainty           -0.086    19.462    
    SLICE_X107Y143       FDRE (Setup_fdre_C_D)       -0.240    19.222    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.222    
                         arrival time                         -19.133    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock rise@20.211ns - clk_out1_video_clock_1 rise@16.842ns)
  Data Path Delay:        3.133ns  (logic 0.828ns (26.432%)  route 2.305ns (73.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.923 - 20.211 ) 
    Source Clock Delay      (SCD):    -0.635ns = ( 16.207 - 16.842 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    18.317 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.602    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    11.843 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    14.049    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.150 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    16.207    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y143       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456    16.663 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.881    17.544    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X113Y144       LUT6 (Prop_lut6_I1_O)        0.124    17.668 f  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1/O
                         net (fo=4, routed)           0.648    18.316    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1_n_0
    SLICE_X112Y144       LUT5 (Prop_lut5_I1_O)        0.124    18.440 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.775    19.216    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X109Y144       LUT6 (Prop_lut6_I2_O)        0.124    19.340 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    19.340    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     20.211    20.211 r  
    K17                                               0.000    20.211 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.211    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.615 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.777    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.962 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.975    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.066 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    18.923    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.585    19.507    
                         clock uncertainty           -0.086    19.421    
    SLICE_X109Y144       FDRE (Setup_fdre_C_D)        0.029    19.450    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         19.450    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.705    -0.502    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.361 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.305    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.978    -0.737    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.086    -0.416    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.341    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.067    -0.283    hdmi_color_bar/vs_reg
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.234    -0.491    
                         clock uncertainty            0.086    -0.405    
    SLICE_X109Y140       FDRE (Hold_fdre_C_D)         0.075    -0.330    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.121    -0.228    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.267    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.715    -0.492    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=9, routed)           0.121    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X112Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.477    
                         clock uncertainty            0.086    -0.391    
    SLICE_X112Y137       FDRE (Hold_fdre_C_D)         0.121    -0.270    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.123    -0.226    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.181    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.120    -0.268    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.129    -0.219    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.086    -0.387    
    SLICE_X112Y145       FDSE (Hold_fdse_C_D)         0.060    -0.327    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.684%)  route 0.148ns (44.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y141       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.148    -0.201    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.267    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y138       LUT4 (Prop_lut4_I1_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.992    -0.723    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.245    -0.478    
                         clock uncertainty            0.086    -0.392    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.092    -0.300    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    hdmi_color_bar/clk_out1
    SLICE_X111Y142       FDRE                                         r  hdmi_color_bar/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  hdmi_color_bar/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.150    -0.200    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.086    -0.387    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.070    -0.317    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.140%)  route 0.140ns (42.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.209    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.045    -0.164 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.995    -0.720    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.086    -0.386    
    SLICE_X111Y147       FDRE (Hold_fdre_C_D)         0.092    -0.294    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clock
  To Clock:  clk_out1_video_clock_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    15.639    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.086    16.093    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.569    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    15.639    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.086    16.093    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.569    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.804ns  (logic 0.964ns (34.380%)  route 1.840ns (65.620%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 15.553 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.636    15.639    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.856    15.553    hdmi_color_bar/clk_out1
    SLICE_X108Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.626    16.179    
                         clock uncertainty           -0.086    16.093    
    SLICE_X108Y142       FDRE (Setup_fdre_C_R)       -0.524    15.569    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    15.659    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.086    16.094    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.665    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    15.659    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.086    16.094    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.665    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    15.659    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.086    16.094    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.665    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.824ns  (logic 0.964ns (34.137%)  route 1.860ns (65.863%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X107Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           0.715    13.969    hdmi_color_bar/h_cnt[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I0_O)        0.297    14.266 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.325    14.591    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    14.715 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=2, routed)           0.164    14.879    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X107Y143       LUT4 (Prop_lut4_I0_O)        0.124    15.003 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.656    15.659    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.086    16.094    
    SLICE_X107Y143       FDRE (Setup_fdre_C_R)       -0.429    15.665    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        3.252ns  (logic 1.027ns (31.583%)  route 2.225ns (68.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 15.557 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.635ns = ( 12.838 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    12.838    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.478    13.316 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.760    14.076    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X113Y146       LUT5 (Prop_lut5_I3_O)        0.301    14.377 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.465    14.842    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I1_O)        0.124    14.966 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           1.000    15.966    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I0_O)        0.124    16.090 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    16.090    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.860    15.557    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y145       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.625    16.182    
                         clock uncertainty           -0.086    16.096    
    SLICE_X110Y145       FDRE (Setup_fdre_C_D)        0.031    16.127    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         16.127    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        2.929ns  (logic 1.698ns (57.980%)  route 1.231ns (42.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 12.835 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.054    12.835    hdmi_color_bar/clk_out1
    SLICE_X106Y142       FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419    13.254 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=5, routed)           0.654    13.909    hdmi_color_bar/h_cnt[1]
    SLICE_X106Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    14.740 r  hdmi_color_bar/h_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.740    hdmi_color_bar/h_cnt_reg[4]_i_1_n_0
    SLICE_X106Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.854 r  hdmi_color_bar/h_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.854    hdmi_color_bar/h_cnt_reg[8]_i_1_n_0
    SLICE_X106Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.188 r  hdmi_color_bar/h_cnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.576    15.764    hdmi_color_bar/data0[10]
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    hdmi_color_bar/clk_out1
    SLICE_X107Y143       FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.626    16.180    
                         clock uncertainty           -0.086    16.094    
    SLICE_X107Y143       FDRE (Setup_fdre_C_D)       -0.240    15.854    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.854    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_video_clock_1 rise@16.842ns - clk_out1_video_clock rise@13.474ns)
  Data Path Delay:        3.133ns  (logic 0.828ns (26.432%)  route 2.305ns (73.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.554 - 16.842 ) 
    Source Clock Delay      (SCD):    -0.635ns = ( 12.838 - 13.474 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    14.948 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.233    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     8.474 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    10.680    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.781 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         2.057    12.838    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y143       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456    13.294 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.881    14.176    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X113Y144       LUT6 (Prop_lut6_I1_O)        0.124    14.300 f  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1/O
                         net (fo=4, routed)           0.648    14.948    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_9__1_n_0
    SLICE_X112Y144       LUT5 (Prop_lut5_I1_O)        0.124    15.072 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.775    15.847    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X109Y144       LUT6 (Prop_lut6_I2_O)        0.124    15.971 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    15.971    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                     16.842    16.842 r  
    K17                                               0.000    16.842 r  sys_clk (IN)
                         net (fo=0)                   0.000    16.842    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.246 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.408    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.594 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.606    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.697 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    15.554    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.585    16.139    
                         clock uncertainty           -0.086    16.053    
    SLICE_X109Y144       FDRE (Setup_fdre_C_D)        0.029    16.082    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         16.082    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.705    -0.502    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.361 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.305    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.978    -0.737    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.086    -0.416    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.341    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.067    -0.283    hdmi_color_bar/vs_reg
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    hdmi_color_bar/clk_out1
    SLICE_X109Y140       FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.234    -0.491    
                         clock uncertainty            0.086    -0.405    
    SLICE_X109Y140       FDRE (Hold_fdre_C_D)         0.075    -0.330    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.121    -0.228    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.267    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.715    -0.492    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=9, routed)           0.121    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X112Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.990    -0.725    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y137       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.477    
                         clock uncertainty            0.086    -0.391    
    SLICE_X112Y137       FDRE (Hold_fdre_C_D)         0.121    -0.270    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.123    -0.226    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.181 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.181    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.120    -0.268    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.129    -0.219    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.086    -0.387    
    SLICE_X112Y145       FDSE (Hold_fdse_C_D)         0.060    -0.327    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.684%)  route 0.148ns (44.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y141       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.148    -0.201    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X112Y140       LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.993    -0.722    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y140       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.086    -0.388    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.121    -0.267    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.716    -0.491    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.230    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y138       LUT4 (Prop_lut4_I1_O)        0.045    -0.185 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.992    -0.723    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y138       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.245    -0.478    
                         clock uncertainty            0.086    -0.392    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.092    -0.300    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.717    -0.490    hdmi_color_bar/clk_out1
    SLICE_X111Y142       FDRE                                         r  hdmi_color_bar/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  hdmi_color_bar/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.150    -0.200    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.994    -0.721    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y144       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.086    -0.387    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.070    -0.317    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock_1  {rise@0.000ns fall@8.421ns period=16.842ns})
  Path Group:             clk_out1_video_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock_1 rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.140%)  route 0.140ns (42.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.718    -0.489    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y146       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.209    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.045    -0.164 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.995    -0.720    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y147       FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.086    -0.386    
    SLICE_X111Y147       FDRE (Hold_fdre_C_D)         0.092    -0.294    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.130    





