@E: CD297 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd":301:20:301:34|Width mismatch, location has width 16, value 24
@E::Errors, while synthesis.

