# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISC-V-CPU.srcs/sources_1/new" \
"../../../../RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v" \

verilog work  --include "../../../../RISC-V-CPU.srcs/sources_1/new" \
"../../../../RISC-V-CPU.srcs/sources_1/new/tb_decoder_riscv_obf.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
