#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 22 15:12:36 2017
# Process ID: 5604
# Current directory: C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.runs/synth_1
# Command line: vivado.exe -log cla_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cla_fpga.tcl
# Log file: C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.runs/synth_1/cla_fpga.vds
# Journal file: C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cla_fpga.tcl -notrace
Command: synth_design -top cla_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5664 
WARNING: [Synth 8-2611] redeclaration of ansi port clk_4sec is not allowed [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:73]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_5KHz is not allowed [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:73]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 293.031 ; gain = 82.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cla_fpga' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:186]
INFO: [Synth 8-638] synthesizing module 'cla' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:22]
INFO: [Synth 8-638] synthesizing module 'quad_add' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:32]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:39]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:39]
INFO: [Synth 8-256] done synthesizing module 'quad_add' (2#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:32]
INFO: [Synth 8-638] synthesizing module 'carry' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:47]
INFO: [Synth 8-256] done synthesizing module 'carry' (3#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:47]
INFO: [Synth 8-638] synthesizing module 'overall_sum' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:58]
INFO: [Synth 8-638] synthesizing module 'basic_add' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:65]
INFO: [Synth 8-256] done synthesizing module 'basic_add' (4#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:65]
INFO: [Synth 8-256] done synthesizing module 'overall_sum' (5#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:58]
INFO: [Synth 8-256] done synthesizing module 'cla' (6#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:22]
INFO: [Synth 8-638] synthesizing module 'show_double_number' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:149]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:126]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (7#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:126]
INFO: [Synth 8-256] done synthesizing module 'show_double_number' (8#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:145]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:112]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (9#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:102]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:72]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (10#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:72]
INFO: [Synth 8-256] done synthesizing module 'cla_fpga' (11#1) [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/sources_1/new/CLA.v:186]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 310.848 ; gain = 100.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 310.848 ; gain = 100.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/constrs_1/new/fpga.xdc]
Finished Parsing XDC File [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/constrs_1/new/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.srcs/constrs_1/new/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cla_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cla_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 629.664 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "in1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "in2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module basic_add 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module bcd_to_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 7     
Module show_double_number 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "U1/in2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "U4/x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U4/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design cla_fpga has port LEDOUT[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    27|
|4     |LUT2   |     3|
|5     |LUT3   |    13|
|6     |LUT4   |    11|
|7     |LUT5   |    12|
|8     |LUT6   |    17|
|9     |FDRE   |    36|
|10    |IBUF   |    11|
|11    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   163|
|2     |  U3     |led_mux |    29|
|3     |  U4     |clk_gen |    82|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 629.664 ; gain = 100.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 629.664 ; gain = 419.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 629.664 ; gain = 419.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anahit Sarao/Desktop/cmpe125labs/adder_tmp/adder_tmp.runs/synth_1/cla_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 629.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 15:13:08 2017...
