<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 31568 has been inferred" OldID="for.body.load.10," ID="inputseq" BundleName="gmem0" VarName="input" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" LoopName="image_traverse" ParentFunc="load_input(TYPE*, hls::stream&lt;TYPE, 0&gt;&amp;, int, hls::stream&lt;unsigned int, 0&gt;&amp;, hls::stream&lt;unsigned int, 0&gt;&amp;, int, int)" Length="31568" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 31568 has been inferred" OldID="for.inc.store.9," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" LoopName="mem_wr" ParentFunc="store_result(TYPE*, hls::stream&lt;TYPE, 0&gt;&amp;, int)" Length="31568" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" ID="inputseq" BundleName="gmem0" VarName="input" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" LoopName="image_traverse" ParentFunc="load_input(TYPE*, hls::stream&lt;TYPE, 0&gt;&amp;, int, hls::stream&lt;unsigned int, 0&gt;&amp;, hls::stream&lt;unsigned int, 0&gt;&amp;, int, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" LoopName="mem_wr" ParentFunc="store_result(TYPE*, hls::stream&lt;TYPE, 0&gt;&amp;, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 31568 and bit width 512 in loop 'image_traverse' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5" LoopName="image_traverse" Length="31568" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 31568 and bit width 512 in loop 'mem_wr' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5" LoopName="mem_wr" Length="31568" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

