// Seed: 1627331559
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input tri id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input wire id_11,
    input tri1 id_12
);
  logic id_14;
endmodule
module module_0 #(
    parameter id_3 = 32'd27
) (
    output supply0 module_1,
    output supply0 id_1,
    output uwire id_2,
    input wand _id_3,
    input tri id_4,
    input uwire id_5,
    output tri1 id_6
);
  logic id_8;
  logic [-1 'b0 : -1] id_9;
  logic id_10;
  wire id_11;
  wire [id_3 : 1 'b0] id_12;
  logic id_13;
  logic [1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_5,
      id_6,
      id_2,
      id_5,
      id_6,
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_10 = 0;
  wire id_15;
  assign id_11 = id_9;
endmodule
