<stg><name>conv2d</name>


<trans_list>

<trans id="314" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:0  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:1  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:25  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:26  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:48  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:49  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:63  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:65  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:2  %input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:3  %input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:27  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:28  %kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:48  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:49  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:50  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:51  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:63  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:65  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:69  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:4  %input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:5  %input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:29  %kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:30  %kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:50  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:51  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:52  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:53  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:64  %tmp_s = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:66  %tmp_15_0_0_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_0_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:69  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:71  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:73  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:90  %tmp_15_0_1 = mul nsw i32 %input_load_1, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_0_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:6  %input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:7  %input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:31  %kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:32  %kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:52  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:53  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:54  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:55  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:68  %tmp_15_0_0_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_0_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:71  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:73  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:75  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:77  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:81  %tmp1 = add i32 %tmp_s, %tmp_15_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:91  %tmp_15_0_1_0_1 = mul nsw i32 %input_load_2, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_0_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:92  %tmp_15_0_1_0_2 = mul nsw i32 %input_load_3, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_0_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:108  %tmp_15_0_2 = mul nsw i32 %input_load_2, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_0_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:109  %tmp_15_0_2_0_1 = mul nsw i32 %input_load_3, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_0_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:8  %input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:9  %input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:33  %kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:54  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:55  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:56  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:57  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:70  %tmp_15_0_0_1 = mul nsw i32 %input_load_5, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:75  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:77  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:79  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:99  %tmp8 = add i32 %tmp_15_0_1, %tmp_15_0_1_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:110  %tmp_15_0_2_0_2 = mul nsw i32 %input_load_4, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_0_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:117  %tmp15 = add i32 %tmp_15_0_2, %tmp_15_0_2_0_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:131  %tmp_15_1 = mul nsw i32 %input_load_5, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:10  %input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:11  %input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:56  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:57  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:58  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:59  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:72  %tmp_15_0_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:74  %tmp_15_0_0_1_2 = mul nsw i32 %input_load_7, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:79  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:82  %tmp2 = add i32 %tmp_15_0_0_0_2, %tmp_15_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:93  %tmp_15_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:94  %tmp_15_0_1_1_1 = mul nsw i32 %input_load_7, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:111  %tmp_15_0_2_1 = mul nsw i32 %input_load_7, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:132  %tmp_15_1_0_0_1 = mul nsw i32 %input_load_6, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_0_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:133  %tmp_15_1_0_0_2 = mul nsw i32 %input_load_7, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_0_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:12  %input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:13  %input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:58  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:59  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:60  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:61  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:95  %tmp_15_0_1_1_2 = mul nsw i32 %input_load_8, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:100  %tmp9 = add i32 %tmp_15_0_1_0_2, %tmp_15_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:112  %tmp_15_0_2_1_1 = mul nsw i32 %input_load_8, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:113  %tmp_15_0_2_1_2 = mul nsw i32 %input_load_9, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:118  %tmp16 = add i32 %tmp_15_0_2_0_2, %tmp_15_0_2_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:140  %tmp22 = add i32 %tmp_15_1, %tmp_15_1_0_0_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:149  %tmp_15_1_1 = mul nsw i32 %input_load_6, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:150  %tmp_15_1_1_0_1 = mul nsw i32 %input_load_7, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_0_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:151  %tmp_15_1_1_0_2 = mul nsw i32 %input_load_8, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_0_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:167  %tmp_15_1_2 = mul nsw i32 %input_load_7, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:14  %input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:15  %input_addr_15 = getelementptr [25 x i32]* %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:60  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:61  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:62  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:76  %tmp_15_0_0_2 = mul nsw i32 %input_load_10, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:78  %tmp_15_0_0_2_1 = mul nsw i32 %input_load_11, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:96  %tmp_15_0_1_2 = mul nsw i32 %input_load_11, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:126  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:134  %tmp_15_1_0_1 = mul nsw i32 %input_load_10, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:135  %tmp_15_1_0_1_1 = mul nsw i32 %input_load_11, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:152  %tmp_15_1_1_1 = mul nsw i32 %input_load_11, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:158  %tmp29 = add i32 %tmp_15_1_1, %tmp_15_1_1_0_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:168  %tmp_15_1_2_0_1 = mul nsw i32 %input_load_8, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_0_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:16  %input_addr_16 = getelementptr [25 x i32]* %input_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:17  %input_addr_17 = getelementptr [25 x i32]* %input_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:62  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:80  %tmp_15_0_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:97  %tmp_15_0_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:98  %tmp_15_0_1_2_2 = mul nsw i32 %input_load_13, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:114  %tmp_15_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:115  %tmp_15_0_2_2_1 = mul nsw i32 %input_load_13, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:126  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:127  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:128  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:136  %tmp_15_1_0_1_2 = mul nsw i32 %input_load_12, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:141  %tmp23 = add i32 %tmp_15_1_0_0_2, %tmp_15_1_0_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:153  %tmp_15_1_1_1_1 = mul nsw i32 %input_load_12, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:159  %tmp30 = add i32 %tmp_15_1_1_0_2, %tmp_15_1_1_1

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:176  %tmp36 = add i32 %tmp_15_1_2, %tmp_15_1_2_0_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:18  %input_addr_18 = getelementptr [25 x i32]* %input_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:19  %input_addr_19 = getelementptr [25 x i32]* %input_r, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:84  %tmp4 = add i32 %tmp_15_0_0_1_1, %tmp_15_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:85  %tmp6 = add i32 %tmp_15_0_0_2_1, %tmp_15_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:86  %tmp5 = add i32 %tmp6, %tmp_15_0_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:87  %tmp3 = add i32 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:102  %tmp11 = add i32 %tmp_15_0_1_1_1, %tmp_15_0_1_1_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:103  %tmp13 = add i32 %tmp_15_0_1_2_1, %tmp_15_0_1_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:104  %tmp12 = add i32 %tmp13, %tmp_15_0_1_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:105  %tmp10 = add i32 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:116  %tmp_15_0_2_2_2 = mul nsw i32 %input_load_14, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:127  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:128  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:129  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:130  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:137  %tmp_15_1_0_2 = mul nsw i32 %input_load_15, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:154  %tmp_15_1_1_1_2 = mul nsw i32 %input_load_13, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:169  %tmp_15_1_2_0_2 = mul nsw i32 %input_load_9, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_0_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:170  %tmp_15_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:171  %tmp_15_1_2_1_1 = mul nsw i32 %input_load_13, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:172  %tmp_15_1_2_1_2 = mul nsw i32 %input_load_14, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:20  %input_addr_20 = getelementptr [25 x i32]* %input_r, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:21  %input_addr_21 = getelementptr [25 x i32]* %input_r, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:34  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:35  %output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:83  %tmp = add i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:88  %sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_2_0_0_2_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:89  store i32 %sum_2_0_0_2_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:101  %tmp7 = add i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:106  %sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7

]]></Node>
<StgValue><ssdm name="sum_2_0_1_2_2"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:107  store i32 %sum_2_0_1_2_2, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:120  %tmp18 = add i32 %tmp_15_0_2_1_1, %tmp_15_0_2_1_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:121  %tmp20 = add i32 %tmp_15_0_2_2_1, %tmp_15_0_2_2_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:122  %tmp19 = add i32 %tmp20, %tmp_15_0_2_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:123  %tmp17 = add i32 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:129  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:130  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:138  %tmp_15_1_0_2_1 = mul nsw i32 %input_load_16, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:139  %tmp_15_1_0_2_2 = mul nsw i32 %input_load_17, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2_2"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:155  %tmp_15_1_1_2 = mul nsw i32 %input_load_16, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:156  %tmp_15_1_1_2_1 = mul nsw i32 %input_load_17, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:173  %tmp_15_1_2_2 = mul nsw i32 %input_load_17, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:177  %tmp37 = add i32 %tmp_15_1_2_0_2, %tmp_15_1_2_1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:185  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:186  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:190  %tmp_15_2 = mul nsw i32 %input_load_10, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:191  %tmp_15_2_0_0_1 = mul nsw i32 %input_load_11, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:22  %input_addr_22 = getelementptr [25 x i32]* %input_r, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:23  %input_addr_23 = getelementptr [25 x i32]* %input_r, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:36  %output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:119  %tmp14 = add i32 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:124  %sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14

]]></Node>
<StgValue><ssdm name="sum_2_0_2_2_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:125  store i32 %sum_2_0_2_2_2, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:143  %tmp25 = add i32 %tmp_15_1_0_1_1, %tmp_15_1_0_1_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:144  %tmp27 = add i32 %tmp_15_1_0_2_1, %tmp_15_1_0_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:145  %tmp26 = add i32 %tmp27, %tmp_15_1_0_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:146  %tmp24 = add i32 %tmp26, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:157  %tmp_15_1_1_2_2 = mul nsw i32 %input_load_18, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2_2"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:174  %tmp_15_1_2_2_1 = mul nsw i32 %input_load_18, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2_1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:175  %tmp_15_1_2_2_2 = mul nsw i32 %input_load_19, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:185  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:186  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:187  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:188  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:192  %tmp_15_2_0_0_2 = mul nsw i32 %input_load_12, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_0_2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:193  %tmp_15_2_0_1 = mul nsw i32 %input_load_15, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:194  %tmp_15_2_0_1_1 = mul nsw i32 %input_load_16, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:195  %tmp_15_2_0_1_2 = mul nsw i32 %input_load_17, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1_2"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:199  %tmp43 = add i32 %tmp_15_2, %tmp_15_2_0_0_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:24  %input_addr_24 = getelementptr [25 x i32]* %input_r, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:37  %output_addr_3 = getelementptr [9 x i32]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:142  %tmp21 = add i32 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:147  %sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21

]]></Node>
<StgValue><ssdm name="sum_2_1_0_2_2"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:148  store i32 %sum_2_1_0_2_2, i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:161  %tmp32 = add i32 %tmp_15_1_1_1_1, %tmp_15_1_1_1_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:162  %tmp34 = add i32 %tmp_15_1_1_2_1, %tmp_15_1_1_2_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:163  %tmp33 = add i32 %tmp34, %tmp_15_1_1_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:164  %tmp31 = add i32 %tmp33, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:179  %tmp39 = add i32 %tmp_15_1_2_1_1, %tmp_15_1_2_1_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:180  %tmp41 = add i32 %tmp_15_1_2_2_1, %tmp_15_1_2_2_2

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:181  %tmp40 = add i32 %tmp41, %tmp_15_1_2_2

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:182  %tmp38 = add i32 %tmp40, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:187  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:188  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:189  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:196  %tmp_15_2_0_2 = mul nsw i32 %input_load_20, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:197  %tmp_15_2_0_2_1 = mul nsw i32 %input_load_21, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2_1"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:200  %tmp44 = add i32 %tmp_15_2_0_0_2, %tmp_15_2_0_1

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:208  %tmp_15_2_1 = mul nsw i32 %input_load_11, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2_1"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:209  %tmp_15_2_1_0_1 = mul nsw i32 %input_load_12, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_0_1"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:210  %tmp_15_2_1_0_2 = mul nsw i32 %input_load_13, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_0_2"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:211  %tmp_15_2_1_1 = mul nsw i32 %input_load_16, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:212  %tmp_15_2_1_1_1 = mul nsw i32 %input_load_17, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:38  %output_addr_4 = getelementptr [9 x i32]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:39  %output_addr_5 = getelementptr [9 x i32]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:160  %tmp28 = add i32 %tmp30, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:165  %sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28

]]></Node>
<StgValue><ssdm name="sum_2_1_1_2_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:166  store i32 %sum_2_1_1_2_2, i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:178  %tmp35 = add i32 %tmp37, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:183  %sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35

]]></Node>
<StgValue><ssdm name="sum_2_1_2_2_2"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:184  store i32 %sum_2_1_2_2_2, i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:189  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:198  %tmp_15_2_0_2_2 = mul nsw i32 %input_load_22, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:213  %tmp_15_2_1_1_2 = mul nsw i32 %input_load_18, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:214  %tmp_15_2_1_2 = mul nsw i32 %input_load_21, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:215  %tmp_15_2_1_2_1 = mul nsw i32 %input_load_22, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2_1"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:216  %tmp_15_2_1_2_2 = mul nsw i32 %input_load_23, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2_2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:217  %tmp50 = add i32 %tmp_15_2_1, %tmp_15_2_1_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:218  %tmp51 = add i32 %tmp_15_2_1_0_2, %tmp_15_2_1_1

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:226  %tmp_15_2_2 = mul nsw i32 %input_load_12, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2_2"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:227  %tmp_15_2_2_0_1 = mul nsw i32 %input_load_13, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_0_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:202  %tmp46 = add i32 %tmp_15_2_0_1_1, %tmp_15_2_0_1_2

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:203  %tmp48 = add i32 %tmp_15_2_0_2_1, %tmp_15_2_0_2_2

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:204  %tmp47 = add i32 %tmp48, %tmp_15_2_0_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:205  %tmp45 = add i32 %tmp47, %tmp46

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:220  %tmp53 = add i32 %tmp_15_2_1_1_1, %tmp_15_2_1_1_2

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:221  %tmp55 = add i32 %tmp_15_2_1_2_1, %tmp_15_2_1_2_2

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:222  %tmp54 = add i32 %tmp55, %tmp_15_2_1_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:223  %tmp52 = add i32 %tmp54, %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:228  %tmp_15_2_2_0_2 = mul nsw i32 %input_load_14, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_0_2"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:229  %tmp_15_2_2_1 = mul nsw i32 %input_load_17, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:230  %tmp_15_2_2_1_1 = mul nsw i32 %input_load_18, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:231  %tmp_15_2_2_1_2 = mul nsw i32 %input_load_19, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1_2"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:232  %tmp_15_2_2_2 = mul nsw i32 %input_load_22, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:233  %tmp_15_2_2_2_1 = mul nsw i32 %input_load_23, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2_1"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:234  %tmp_15_2_2_2_2 = mul nsw i32 %input_load_24, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2_2"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:235  %tmp57 = add i32 %tmp_15_2_2, %tmp_15_2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:40  %output_addr_6 = getelementptr [9 x i32]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:41  %output_addr_7 = getelementptr [9 x i32]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:201  %tmp42 = add i32 %tmp44, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:206  %sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42

]]></Node>
<StgValue><ssdm name="sum_2_2_0_2_2"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:207  store i32 %sum_2_2_0_2_2, i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:219  %tmp49 = add i32 %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:224  %sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49

]]></Node>
<StgValue><ssdm name="sum_2_2_1_2_2"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:225  store i32 %sum_2_2_1_2_2, i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:236  %tmp58 = add i32 %tmp_15_2_2_0_2, %tmp_15_2_2_1

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:238  %tmp60 = add i32 %tmp_15_2_2_1_1, %tmp_15_2_2_1_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:239  %tmp62 = add i32 %tmp_15_2_2_2_1, %tmp_15_2_2_2_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:240  %tmp61 = add i32 %tmp62, %tmp_15_2_2_2

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:241  %tmp59 = add i32 %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:42  %output_addr_8 = getelementptr [9 x i32]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:43  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:44  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:45  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11.preheader.0:46  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11.preheader.0:47  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:237  %tmp56 = add i32 %tmp58, %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:242  %sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56

]]></Node>
<StgValue><ssdm name="sum_2_2_2_2_2"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:243  store i32 %sum_2_2_2_2_2, i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0">
<![CDATA[
.preheader11.preheader.0:244  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="330" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="331" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="332" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="333" from="input_r" to="input_addr" fromId="330" toId="18">
</dataflow>
<dataflow id="335" from="StgValue_334" to="input_addr" fromId="334" toId="18">
</dataflow>
<dataflow id="336" from="StgValue_334" to="input_addr" fromId="334" toId="18">
</dataflow>
<dataflow id="337" from="input_r" to="input_addr_1" fromId="330" toId="19">
</dataflow>
<dataflow id="338" from="StgValue_334" to="input_addr_1" fromId="334" toId="19">
</dataflow>
<dataflow id="340" from="StgValue_339" to="input_addr_1" fromId="339" toId="19">
</dataflow>
<dataflow id="341" from="kernel" to="kernel_addr" fromId="331" toId="20">
</dataflow>
<dataflow id="342" from="StgValue_334" to="kernel_addr" fromId="334" toId="20">
</dataflow>
<dataflow id="343" from="StgValue_334" to="kernel_addr" fromId="334" toId="20">
</dataflow>
<dataflow id="344" from="kernel" to="kernel_addr_1" fromId="331" toId="21">
</dataflow>
<dataflow id="345" from="StgValue_334" to="kernel_addr_1" fromId="334" toId="21">
</dataflow>
<dataflow id="346" from="StgValue_339" to="kernel_addr_1" fromId="339" toId="21">
</dataflow>
<dataflow id="347" from="input_addr" to="input_load" fromId="18" toId="22">
</dataflow>
<dataflow id="348" from="input_addr_1" to="input_load_1" fromId="19" toId="23">
</dataflow>
<dataflow id="349" from="kernel_addr" to="kernel_load" fromId="20" toId="24">
</dataflow>
<dataflow id="350" from="kernel_addr_1" to="kernel_load_1" fromId="21" toId="25">
</dataflow>
<dataflow id="351" from="input_r" to="input_addr_2" fromId="330" toId="26">
</dataflow>
<dataflow id="352" from="StgValue_334" to="input_addr_2" fromId="334" toId="26">
</dataflow>
<dataflow id="354" from="StgValue_353" to="input_addr_2" fromId="353" toId="26">
</dataflow>
<dataflow id="355" from="input_r" to="input_addr_3" fromId="330" toId="27">
</dataflow>
<dataflow id="356" from="StgValue_334" to="input_addr_3" fromId="334" toId="27">
</dataflow>
<dataflow id="358" from="StgValue_357" to="input_addr_3" fromId="357" toId="27">
</dataflow>
<dataflow id="359" from="kernel" to="kernel_addr_2" fromId="331" toId="28">
</dataflow>
<dataflow id="360" from="StgValue_334" to="kernel_addr_2" fromId="334" toId="28">
</dataflow>
<dataflow id="361" from="StgValue_353" to="kernel_addr_2" fromId="353" toId="28">
</dataflow>
<dataflow id="362" from="kernel" to="kernel_addr_3" fromId="331" toId="29">
</dataflow>
<dataflow id="363" from="StgValue_334" to="kernel_addr_3" fromId="334" toId="29">
</dataflow>
<dataflow id="364" from="StgValue_357" to="kernel_addr_3" fromId="357" toId="29">
</dataflow>
<dataflow id="365" from="input_addr" to="input_load" fromId="18" toId="30">
</dataflow>
<dataflow id="366" from="input_addr_1" to="input_load_1" fromId="19" toId="31">
</dataflow>
<dataflow id="367" from="input_addr_2" to="input_load_2" fromId="26" toId="32">
</dataflow>
<dataflow id="368" from="input_addr_3" to="input_load_3" fromId="27" toId="33">
</dataflow>
<dataflow id="369" from="kernel_addr" to="kernel_load" fromId="20" toId="34">
</dataflow>
<dataflow id="370" from="kernel_addr_1" to="kernel_load_1" fromId="21" toId="35">
</dataflow>
<dataflow id="371" from="kernel_addr_2" to="kernel_load_2" fromId="28" toId="36">
</dataflow>
<dataflow id="372" from="kernel_addr_3" to="kernel_load_3" fromId="29" toId="37">
</dataflow>
<dataflow id="373" from="input_r" to="input_addr_4" fromId="330" toId="38">
</dataflow>
<dataflow id="374" from="StgValue_334" to="input_addr_4" fromId="334" toId="38">
</dataflow>
<dataflow id="376" from="StgValue_375" to="input_addr_4" fromId="375" toId="38">
</dataflow>
<dataflow id="377" from="input_r" to="input_addr_5" fromId="330" toId="39">
</dataflow>
<dataflow id="378" from="StgValue_334" to="input_addr_5" fromId="334" toId="39">
</dataflow>
<dataflow id="380" from="StgValue_379" to="input_addr_5" fromId="379" toId="39">
</dataflow>
<dataflow id="381" from="kernel" to="kernel_addr_4" fromId="331" toId="40">
</dataflow>
<dataflow id="382" from="StgValue_334" to="kernel_addr_4" fromId="334" toId="40">
</dataflow>
<dataflow id="383" from="StgValue_375" to="kernel_addr_4" fromId="375" toId="40">
</dataflow>
<dataflow id="384" from="kernel" to="kernel_addr_5" fromId="331" toId="41">
</dataflow>
<dataflow id="385" from="StgValue_334" to="kernel_addr_5" fromId="334" toId="41">
</dataflow>
<dataflow id="386" from="StgValue_379" to="kernel_addr_5" fromId="379" toId="41">
</dataflow>
<dataflow id="387" from="input_addr_2" to="input_load_2" fromId="26" toId="42">
</dataflow>
<dataflow id="388" from="input_addr_3" to="input_load_3" fromId="27" toId="43">
</dataflow>
<dataflow id="389" from="input_addr_4" to="input_load_4" fromId="38" toId="44">
</dataflow>
<dataflow id="390" from="input_addr_5" to="input_load_5" fromId="39" toId="45">
</dataflow>
<dataflow id="391" from="input_load" to="tmp_s" fromId="30" toId="46">
</dataflow>
<dataflow id="392" from="kernel_load" to="tmp_s" fromId="34" toId="46">
</dataflow>
<dataflow id="393" from="input_load_1" to="tmp_15_0_0_0_1" fromId="31" toId="47">
</dataflow>
<dataflow id="394" from="kernel_load_1" to="tmp_15_0_0_0_1" fromId="35" toId="47">
</dataflow>
<dataflow id="395" from="kernel_addr_2" to="kernel_load_2" fromId="28" toId="48">
</dataflow>
<dataflow id="396" from="kernel_addr_3" to="kernel_load_3" fromId="29" toId="49">
</dataflow>
<dataflow id="397" from="kernel_addr_4" to="kernel_load_4" fromId="40" toId="50">
</dataflow>
<dataflow id="398" from="kernel_addr_5" to="kernel_load_5" fromId="41" toId="51">
</dataflow>
<dataflow id="399" from="input_load_1" to="tmp_15_0_1" fromId="31" toId="52">
</dataflow>
<dataflow id="400" from="kernel_load" to="tmp_15_0_1" fromId="34" toId="52">
</dataflow>
<dataflow id="401" from="input_r" to="input_addr_6" fromId="330" toId="53">
</dataflow>
<dataflow id="402" from="StgValue_334" to="input_addr_6" fromId="334" toId="53">
</dataflow>
<dataflow id="404" from="StgValue_403" to="input_addr_6" fromId="403" toId="53">
</dataflow>
<dataflow id="405" from="input_r" to="input_addr_7" fromId="330" toId="54">
</dataflow>
<dataflow id="406" from="StgValue_334" to="input_addr_7" fromId="334" toId="54">
</dataflow>
<dataflow id="408" from="StgValue_407" to="input_addr_7" fromId="407" toId="54">
</dataflow>
<dataflow id="409" from="kernel" to="kernel_addr_6" fromId="331" toId="55">
</dataflow>
<dataflow id="410" from="StgValue_334" to="kernel_addr_6" fromId="334" toId="55">
</dataflow>
<dataflow id="411" from="StgValue_403" to="kernel_addr_6" fromId="403" toId="55">
</dataflow>
<dataflow id="412" from="kernel" to="kernel_addr_7" fromId="331" toId="56">
</dataflow>
<dataflow id="413" from="StgValue_334" to="kernel_addr_7" fromId="334" toId="56">
</dataflow>
<dataflow id="414" from="StgValue_407" to="kernel_addr_7" fromId="407" toId="56">
</dataflow>
<dataflow id="415" from="input_addr_4" to="input_load_4" fromId="38" toId="57">
</dataflow>
<dataflow id="416" from="input_addr_5" to="input_load_5" fromId="39" toId="58">
</dataflow>
<dataflow id="417" from="input_addr_6" to="input_load_6" fromId="53" toId="59">
</dataflow>
<dataflow id="418" from="input_addr_7" to="input_load_7" fromId="54" toId="60">
</dataflow>
<dataflow id="419" from="input_load_2" to="tmp_15_0_0_0_2" fromId="42" toId="61">
</dataflow>
<dataflow id="420" from="kernel_load_2" to="tmp_15_0_0_0_2" fromId="48" toId="61">
</dataflow>
<dataflow id="421" from="kernel_addr_4" to="kernel_load_4" fromId="40" toId="62">
</dataflow>
<dataflow id="422" from="kernel_addr_5" to="kernel_load_5" fromId="41" toId="63">
</dataflow>
<dataflow id="423" from="kernel_addr_6" to="kernel_load_6" fromId="55" toId="64">
</dataflow>
<dataflow id="424" from="kernel_addr_7" to="kernel_load_7" fromId="56" toId="65">
</dataflow>
<dataflow id="425" from="tmp_s" to="tmp1" fromId="46" toId="66">
</dataflow>
<dataflow id="426" from="tmp_15_0_0_0_1" to="tmp1" fromId="47" toId="66">
</dataflow>
<dataflow id="427" from="input_load_2" to="tmp_15_0_1_0_1" fromId="42" toId="67">
</dataflow>
<dataflow id="428" from="kernel_load_1" to="tmp_15_0_1_0_1" fromId="35" toId="67">
</dataflow>
<dataflow id="429" from="input_load_3" to="tmp_15_0_1_0_2" fromId="43" toId="68">
</dataflow>
<dataflow id="430" from="kernel_load_2" to="tmp_15_0_1_0_2" fromId="48" toId="68">
</dataflow>
<dataflow id="431" from="input_load_2" to="tmp_15_0_2" fromId="42" toId="69">
</dataflow>
<dataflow id="432" from="kernel_load" to="tmp_15_0_2" fromId="34" toId="69">
</dataflow>
<dataflow id="433" from="input_load_3" to="tmp_15_0_2_0_1" fromId="43" toId="70">
</dataflow>
<dataflow id="434" from="kernel_load_1" to="tmp_15_0_2_0_1" fromId="35" toId="70">
</dataflow>
<dataflow id="435" from="input_r" to="input_addr_8" fromId="330" toId="71">
</dataflow>
<dataflow id="436" from="StgValue_334" to="input_addr_8" fromId="334" toId="71">
</dataflow>
<dataflow id="438" from="StgValue_437" to="input_addr_8" fromId="437" toId="71">
</dataflow>
<dataflow id="439" from="input_r" to="input_addr_9" fromId="330" toId="72">
</dataflow>
<dataflow id="440" from="StgValue_334" to="input_addr_9" fromId="334" toId="72">
</dataflow>
<dataflow id="442" from="StgValue_441" to="input_addr_9" fromId="441" toId="72">
</dataflow>
<dataflow id="443" from="kernel" to="kernel_addr_8" fromId="331" toId="73">
</dataflow>
<dataflow id="444" from="StgValue_334" to="kernel_addr_8" fromId="334" toId="73">
</dataflow>
<dataflow id="445" from="StgValue_437" to="kernel_addr_8" fromId="437" toId="73">
</dataflow>
<dataflow id="446" from="input_addr_6" to="input_load_6" fromId="53" toId="74">
</dataflow>
<dataflow id="447" from="input_addr_7" to="input_load_7" fromId="54" toId="75">
</dataflow>
<dataflow id="448" from="input_addr_8" to="input_load_8" fromId="71" toId="76">
</dataflow>
<dataflow id="449" from="input_addr_9" to="input_load_9" fromId="72" toId="77">
</dataflow>
<dataflow id="450" from="input_load_5" to="tmp_15_0_0_1" fromId="58" toId="78">
</dataflow>
<dataflow id="451" from="kernel_load_3" to="tmp_15_0_0_1" fromId="49" toId="78">
</dataflow>
<dataflow id="452" from="kernel_addr_6" to="kernel_load_6" fromId="55" toId="79">
</dataflow>
<dataflow id="453" from="kernel_addr_7" to="kernel_load_7" fromId="56" toId="80">
</dataflow>
<dataflow id="454" from="kernel_addr_8" to="kernel_load_8" fromId="73" toId="81">
</dataflow>
<dataflow id="455" from="tmp_15_0_1" to="tmp8" fromId="52" toId="82">
</dataflow>
<dataflow id="456" from="tmp_15_0_1_0_1" to="tmp8" fromId="67" toId="82">
</dataflow>
<dataflow id="457" from="input_load_4" to="tmp_15_0_2_0_2" fromId="57" toId="83">
</dataflow>
<dataflow id="458" from="kernel_load_2" to="tmp_15_0_2_0_2" fromId="48" toId="83">
</dataflow>
<dataflow id="459" from="tmp_15_0_2" to="tmp15" fromId="69" toId="84">
</dataflow>
<dataflow id="460" from="tmp_15_0_2_0_1" to="tmp15" fromId="70" toId="84">
</dataflow>
<dataflow id="461" from="input_load_5" to="tmp_15_1" fromId="58" toId="85">
</dataflow>
<dataflow id="462" from="kernel_load" to="tmp_15_1" fromId="34" toId="85">
</dataflow>
<dataflow id="463" from="input_r" to="input_addr_10" fromId="330" toId="86">
</dataflow>
<dataflow id="464" from="StgValue_334" to="input_addr_10" fromId="334" toId="86">
</dataflow>
<dataflow id="466" from="StgValue_465" to="input_addr_10" fromId="465" toId="86">
</dataflow>
<dataflow id="467" from="input_r" to="input_addr_11" fromId="330" toId="87">
</dataflow>
<dataflow id="468" from="StgValue_334" to="input_addr_11" fromId="334" toId="87">
</dataflow>
<dataflow id="470" from="StgValue_469" to="input_addr_11" fromId="469" toId="87">
</dataflow>
<dataflow id="471" from="input_addr_8" to="input_load_8" fromId="71" toId="88">
</dataflow>
<dataflow id="472" from="input_addr_9" to="input_load_9" fromId="72" toId="89">
</dataflow>
<dataflow id="473" from="input_addr_10" to="input_load_10" fromId="86" toId="90">
</dataflow>
<dataflow id="474" from="input_addr_11" to="input_load_11" fromId="87" toId="91">
</dataflow>
<dataflow id="475" from="input_load_6" to="tmp_15_0_0_1_1" fromId="74" toId="92">
</dataflow>
<dataflow id="476" from="kernel_load_4" to="tmp_15_0_0_1_1" fromId="62" toId="92">
</dataflow>
<dataflow id="477" from="input_load_7" to="tmp_15_0_0_1_2" fromId="75" toId="93">
</dataflow>
<dataflow id="478" from="kernel_load_5" to="tmp_15_0_0_1_2" fromId="63" toId="93">
</dataflow>
<dataflow id="479" from="kernel_addr_8" to="kernel_load_8" fromId="73" toId="94">
</dataflow>
<dataflow id="480" from="tmp_15_0_0_0_2" to="tmp2" fromId="61" toId="95">
</dataflow>
<dataflow id="481" from="tmp_15_0_0_1" to="tmp2" fromId="78" toId="95">
</dataflow>
<dataflow id="482" from="input_load_6" to="tmp_15_0_1_1" fromId="74" toId="96">
</dataflow>
<dataflow id="483" from="kernel_load_3" to="tmp_15_0_1_1" fromId="49" toId="96">
</dataflow>
<dataflow id="484" from="input_load_7" to="tmp_15_0_1_1_1" fromId="75" toId="97">
</dataflow>
<dataflow id="485" from="kernel_load_4" to="tmp_15_0_1_1_1" fromId="62" toId="97">
</dataflow>
<dataflow id="486" from="input_load_7" to="tmp_15_0_2_1" fromId="75" toId="98">
</dataflow>
<dataflow id="487" from="kernel_load_3" to="tmp_15_0_2_1" fromId="49" toId="98">
</dataflow>
<dataflow id="488" from="input_load_6" to="tmp_15_1_0_0_1" fromId="74" toId="99">
</dataflow>
<dataflow id="489" from="kernel_load_1" to="tmp_15_1_0_0_1" fromId="35" toId="99">
</dataflow>
<dataflow id="490" from="input_load_7" to="tmp_15_1_0_0_2" fromId="75" toId="100">
</dataflow>
<dataflow id="491" from="kernel_load_2" to="tmp_15_1_0_0_2" fromId="48" toId="100">
</dataflow>
<dataflow id="492" from="input_r" to="input_addr_12" fromId="330" toId="101">
</dataflow>
<dataflow id="493" from="StgValue_334" to="input_addr_12" fromId="334" toId="101">
</dataflow>
<dataflow id="495" from="StgValue_494" to="input_addr_12" fromId="494" toId="101">
</dataflow>
<dataflow id="496" from="input_r" to="input_addr_13" fromId="330" toId="102">
</dataflow>
<dataflow id="497" from="StgValue_334" to="input_addr_13" fromId="334" toId="102">
</dataflow>
<dataflow id="499" from="StgValue_498" to="input_addr_13" fromId="498" toId="102">
</dataflow>
<dataflow id="500" from="input_addr_10" to="input_load_10" fromId="86" toId="103">
</dataflow>
<dataflow id="501" from="input_addr_11" to="input_load_11" fromId="87" toId="104">
</dataflow>
<dataflow id="502" from="input_addr_12" to="input_load_12" fromId="101" toId="105">
</dataflow>
<dataflow id="503" from="input_addr_13" to="input_load_13" fromId="102" toId="106">
</dataflow>
<dataflow id="504" from="input_load_8" to="tmp_15_0_1_1_2" fromId="88" toId="107">
</dataflow>
<dataflow id="505" from="kernel_load_5" to="tmp_15_0_1_1_2" fromId="63" toId="107">
</dataflow>
<dataflow id="506" from="tmp_15_0_1_0_2" to="tmp9" fromId="68" toId="108">
</dataflow>
<dataflow id="507" from="tmp_15_0_1_1" to="tmp9" fromId="96" toId="108">
</dataflow>
<dataflow id="508" from="input_load_8" to="tmp_15_0_2_1_1" fromId="88" toId="109">
</dataflow>
<dataflow id="509" from="kernel_load_4" to="tmp_15_0_2_1_1" fromId="62" toId="109">
</dataflow>
<dataflow id="510" from="input_load_9" to="tmp_15_0_2_1_2" fromId="89" toId="110">
</dataflow>
<dataflow id="511" from="kernel_load_5" to="tmp_15_0_2_1_2" fromId="63" toId="110">
</dataflow>
<dataflow id="512" from="tmp_15_0_2_0_2" to="tmp16" fromId="83" toId="111">
</dataflow>
<dataflow id="513" from="tmp_15_0_2_1" to="tmp16" fromId="98" toId="111">
</dataflow>
<dataflow id="514" from="tmp_15_1" to="tmp22" fromId="85" toId="112">
</dataflow>
<dataflow id="515" from="tmp_15_1_0_0_1" to="tmp22" fromId="99" toId="112">
</dataflow>
<dataflow id="516" from="input_load_6" to="tmp_15_1_1" fromId="74" toId="113">
</dataflow>
<dataflow id="517" from="kernel_load" to="tmp_15_1_1" fromId="34" toId="113">
</dataflow>
<dataflow id="518" from="input_load_7" to="tmp_15_1_1_0_1" fromId="75" toId="114">
</dataflow>
<dataflow id="519" from="kernel_load_1" to="tmp_15_1_1_0_1" fromId="35" toId="114">
</dataflow>
<dataflow id="520" from="input_load_8" to="tmp_15_1_1_0_2" fromId="88" toId="115">
</dataflow>
<dataflow id="521" from="kernel_load_2" to="tmp_15_1_1_0_2" fromId="48" toId="115">
</dataflow>
<dataflow id="522" from="input_load_7" to="tmp_15_1_2" fromId="75" toId="116">
</dataflow>
<dataflow id="523" from="kernel_load" to="tmp_15_1_2" fromId="34" toId="116">
</dataflow>
<dataflow id="524" from="input_r" to="input_addr_14" fromId="330" toId="117">
</dataflow>
<dataflow id="525" from="StgValue_334" to="input_addr_14" fromId="334" toId="117">
</dataflow>
<dataflow id="527" from="StgValue_526" to="input_addr_14" fromId="526" toId="117">
</dataflow>
<dataflow id="528" from="input_r" to="input_addr_15" fromId="330" toId="118">
</dataflow>
<dataflow id="529" from="StgValue_334" to="input_addr_15" fromId="334" toId="118">
</dataflow>
<dataflow id="531" from="StgValue_530" to="input_addr_15" fromId="530" toId="118">
</dataflow>
<dataflow id="532" from="input_addr_12" to="input_load_12" fromId="101" toId="119">
</dataflow>
<dataflow id="533" from="input_addr_13" to="input_load_13" fromId="102" toId="120">
</dataflow>
<dataflow id="534" from="input_addr_14" to="input_load_14" fromId="117" toId="121">
</dataflow>
<dataflow id="535" from="input_load_10" to="tmp_15_0_0_2" fromId="103" toId="122">
</dataflow>
<dataflow id="536" from="kernel_load_6" to="tmp_15_0_0_2" fromId="79" toId="122">
</dataflow>
<dataflow id="537" from="input_load_11" to="tmp_15_0_0_2_1" fromId="104" toId="123">
</dataflow>
<dataflow id="538" from="kernel_load_7" to="tmp_15_0_0_2_1" fromId="80" toId="123">
</dataflow>
<dataflow id="539" from="input_load_11" to="tmp_15_0_1_2" fromId="104" toId="124">
</dataflow>
<dataflow id="540" from="kernel_load_6" to="tmp_15_0_1_2" fromId="79" toId="124">
</dataflow>
<dataflow id="541" from="input_addr_15" to="input_load_15" fromId="118" toId="125">
</dataflow>
<dataflow id="542" from="input_load_10" to="tmp_15_1_0_1" fromId="103" toId="126">
</dataflow>
<dataflow id="543" from="kernel_load_3" to="tmp_15_1_0_1" fromId="49" toId="126">
</dataflow>
<dataflow id="544" from="input_load_11" to="tmp_15_1_0_1_1" fromId="104" toId="127">
</dataflow>
<dataflow id="545" from="kernel_load_4" to="tmp_15_1_0_1_1" fromId="62" toId="127">
</dataflow>
<dataflow id="546" from="input_load_11" to="tmp_15_1_1_1" fromId="104" toId="128">
</dataflow>
<dataflow id="547" from="kernel_load_3" to="tmp_15_1_1_1" fromId="49" toId="128">
</dataflow>
<dataflow id="548" from="tmp_15_1_1" to="tmp29" fromId="113" toId="129">
</dataflow>
<dataflow id="549" from="tmp_15_1_1_0_1" to="tmp29" fromId="114" toId="129">
</dataflow>
<dataflow id="550" from="input_load_8" to="tmp_15_1_2_0_1" fromId="88" toId="130">
</dataflow>
<dataflow id="551" from="kernel_load_1" to="tmp_15_1_2_0_1" fromId="35" toId="130">
</dataflow>
<dataflow id="552" from="input_r" to="input_addr_16" fromId="330" toId="131">
</dataflow>
<dataflow id="553" from="StgValue_334" to="input_addr_16" fromId="334" toId="131">
</dataflow>
<dataflow id="555" from="StgValue_554" to="input_addr_16" fromId="554" toId="131">
</dataflow>
<dataflow id="556" from="input_r" to="input_addr_17" fromId="330" toId="132">
</dataflow>
<dataflow id="557" from="StgValue_334" to="input_addr_17" fromId="334" toId="132">
</dataflow>
<dataflow id="559" from="StgValue_558" to="input_addr_17" fromId="558" toId="132">
</dataflow>
<dataflow id="560" from="input_addr_14" to="input_load_14" fromId="117" toId="133">
</dataflow>
<dataflow id="561" from="input_load_12" to="tmp_15_0_0_2_2" fromId="119" toId="134">
</dataflow>
<dataflow id="562" from="kernel_load_8" to="tmp_15_0_0_2_2" fromId="94" toId="134">
</dataflow>
<dataflow id="563" from="input_load_12" to="tmp_15_0_1_2_1" fromId="119" toId="135">
</dataflow>
<dataflow id="564" from="kernel_load_7" to="tmp_15_0_1_2_1" fromId="80" toId="135">
</dataflow>
<dataflow id="565" from="input_load_13" to="tmp_15_0_1_2_2" fromId="120" toId="136">
</dataflow>
<dataflow id="566" from="kernel_load_8" to="tmp_15_0_1_2_2" fromId="94" toId="136">
</dataflow>
<dataflow id="567" from="input_load_12" to="tmp_15_0_2_2" fromId="119" toId="137">
</dataflow>
<dataflow id="568" from="kernel_load_6" to="tmp_15_0_2_2" fromId="79" toId="137">
</dataflow>
<dataflow id="569" from="input_load_13" to="tmp_15_0_2_2_1" fromId="120" toId="138">
</dataflow>
<dataflow id="570" from="kernel_load_7" to="tmp_15_0_2_2_1" fromId="80" toId="138">
</dataflow>
<dataflow id="571" from="input_addr_15" to="input_load_15" fromId="118" toId="139">
</dataflow>
<dataflow id="572" from="input_addr_16" to="input_load_16" fromId="131" toId="140">
</dataflow>
<dataflow id="573" from="input_addr_17" to="input_load_17" fromId="132" toId="141">
</dataflow>
<dataflow id="574" from="input_load_12" to="tmp_15_1_0_1_2" fromId="119" toId="142">
</dataflow>
<dataflow id="575" from="kernel_load_5" to="tmp_15_1_0_1_2" fromId="63" toId="142">
</dataflow>
<dataflow id="576" from="tmp_15_1_0_0_2" to="tmp23" fromId="100" toId="143">
</dataflow>
<dataflow id="577" from="tmp_15_1_0_1" to="tmp23" fromId="126" toId="143">
</dataflow>
<dataflow id="578" from="input_load_12" to="tmp_15_1_1_1_1" fromId="119" toId="144">
</dataflow>
<dataflow id="579" from="kernel_load_4" to="tmp_15_1_1_1_1" fromId="62" toId="144">
</dataflow>
<dataflow id="580" from="tmp_15_1_1_0_2" to="tmp30" fromId="115" toId="145">
</dataflow>
<dataflow id="581" from="tmp_15_1_1_1" to="tmp30" fromId="128" toId="145">
</dataflow>
<dataflow id="582" from="tmp_15_1_2" to="tmp36" fromId="116" toId="146">
</dataflow>
<dataflow id="583" from="tmp_15_1_2_0_1" to="tmp36" fromId="130" toId="146">
</dataflow>
<dataflow id="584" from="input_r" to="input_addr_18" fromId="330" toId="147">
</dataflow>
<dataflow id="585" from="StgValue_334" to="input_addr_18" fromId="334" toId="147">
</dataflow>
<dataflow id="587" from="StgValue_586" to="input_addr_18" fromId="586" toId="147">
</dataflow>
<dataflow id="588" from="input_r" to="input_addr_19" fromId="330" toId="148">
</dataflow>
<dataflow id="589" from="StgValue_334" to="input_addr_19" fromId="334" toId="148">
</dataflow>
<dataflow id="591" from="StgValue_590" to="input_addr_19" fromId="590" toId="148">
</dataflow>
<dataflow id="592" from="tmp_15_0_0_1_1" to="tmp4" fromId="92" toId="149">
</dataflow>
<dataflow id="593" from="tmp_15_0_0_1_2" to="tmp4" fromId="93" toId="149">
</dataflow>
<dataflow id="594" from="tmp_15_0_0_2_1" to="tmp6" fromId="123" toId="150">
</dataflow>
<dataflow id="595" from="tmp_15_0_0_2_2" to="tmp6" fromId="134" toId="150">
</dataflow>
<dataflow id="596" from="tmp6" to="tmp5" fromId="150" toId="151">
</dataflow>
<dataflow id="597" from="tmp_15_0_0_2" to="tmp5" fromId="122" toId="151">
</dataflow>
<dataflow id="598" from="tmp5" to="tmp3" fromId="151" toId="152">
</dataflow>
<dataflow id="599" from="tmp4" to="tmp3" fromId="149" toId="152">
</dataflow>
<dataflow id="600" from="tmp_15_0_1_1_1" to="tmp11" fromId="97" toId="153">
</dataflow>
<dataflow id="601" from="tmp_15_0_1_1_2" to="tmp11" fromId="107" toId="153">
</dataflow>
<dataflow id="602" from="tmp_15_0_1_2_1" to="tmp13" fromId="135" toId="154">
</dataflow>
<dataflow id="603" from="tmp_15_0_1_2_2" to="tmp13" fromId="136" toId="154">
</dataflow>
<dataflow id="604" from="tmp13" to="tmp12" fromId="154" toId="155">
</dataflow>
<dataflow id="605" from="tmp_15_0_1_2" to="tmp12" fromId="124" toId="155">
</dataflow>
<dataflow id="606" from="tmp12" to="tmp10" fromId="155" toId="156">
</dataflow>
<dataflow id="607" from="tmp11" to="tmp10" fromId="153" toId="156">
</dataflow>
<dataflow id="608" from="input_load_14" to="tmp_15_0_2_2_2" fromId="133" toId="157">
</dataflow>
<dataflow id="609" from="kernel_load_8" to="tmp_15_0_2_2_2" fromId="94" toId="157">
</dataflow>
<dataflow id="610" from="input_addr_16" to="input_load_16" fromId="131" toId="158">
</dataflow>
<dataflow id="611" from="input_addr_17" to="input_load_17" fromId="132" toId="159">
</dataflow>
<dataflow id="612" from="input_addr_18" to="input_load_18" fromId="147" toId="160">
</dataflow>
<dataflow id="613" from="input_addr_19" to="input_load_19" fromId="148" toId="161">
</dataflow>
<dataflow id="614" from="input_load_15" to="tmp_15_1_0_2" fromId="139" toId="162">
</dataflow>
<dataflow id="615" from="kernel_load_6" to="tmp_15_1_0_2" fromId="79" toId="162">
</dataflow>
<dataflow id="616" from="input_load_13" to="tmp_15_1_1_1_2" fromId="120" toId="163">
</dataflow>
<dataflow id="617" from="kernel_load_5" to="tmp_15_1_1_1_2" fromId="63" toId="163">
</dataflow>
<dataflow id="618" from="input_load_9" to="tmp_15_1_2_0_2" fromId="89" toId="164">
</dataflow>
<dataflow id="619" from="kernel_load_2" to="tmp_15_1_2_0_2" fromId="48" toId="164">
</dataflow>
<dataflow id="620" from="input_load_12" to="tmp_15_1_2_1" fromId="119" toId="165">
</dataflow>
<dataflow id="621" from="kernel_load_3" to="tmp_15_1_2_1" fromId="49" toId="165">
</dataflow>
<dataflow id="622" from="input_load_13" to="tmp_15_1_2_1_1" fromId="120" toId="166">
</dataflow>
<dataflow id="623" from="kernel_load_4" to="tmp_15_1_2_1_1" fromId="62" toId="166">
</dataflow>
<dataflow id="624" from="input_load_14" to="tmp_15_1_2_1_2" fromId="133" toId="167">
</dataflow>
<dataflow id="625" from="kernel_load_5" to="tmp_15_1_2_1_2" fromId="63" toId="167">
</dataflow>
<dataflow id="626" from="input_r" to="input_addr_20" fromId="330" toId="168">
</dataflow>
<dataflow id="627" from="StgValue_334" to="input_addr_20" fromId="334" toId="168">
</dataflow>
<dataflow id="629" from="StgValue_628" to="input_addr_20" fromId="628" toId="168">
</dataflow>
<dataflow id="630" from="input_r" to="input_addr_21" fromId="330" toId="169">
</dataflow>
<dataflow id="631" from="StgValue_334" to="input_addr_21" fromId="334" toId="169">
</dataflow>
<dataflow id="633" from="StgValue_632" to="input_addr_21" fromId="632" toId="169">
</dataflow>
<dataflow id="634" from="output_r" to="output_addr" fromId="332" toId="170">
</dataflow>
<dataflow id="635" from="StgValue_334" to="output_addr" fromId="334" toId="170">
</dataflow>
<dataflow id="636" from="StgValue_334" to="output_addr" fromId="334" toId="170">
</dataflow>
<dataflow id="637" from="output_r" to="output_addr_1" fromId="332" toId="171">
</dataflow>
<dataflow id="638" from="StgValue_334" to="output_addr_1" fromId="334" toId="171">
</dataflow>
<dataflow id="639" from="StgValue_339" to="output_addr_1" fromId="339" toId="171">
</dataflow>
<dataflow id="640" from="tmp2" to="tmp" fromId="95" toId="172">
</dataflow>
<dataflow id="641" from="tmp1" to="tmp" fromId="66" toId="172">
</dataflow>
<dataflow id="642" from="tmp3" to="sum_2_0_0_2_2" fromId="152" toId="173">
</dataflow>
<dataflow id="643" from="tmp" to="sum_2_0_0_2_2" fromId="172" toId="173">
</dataflow>
<dataflow id="644" from="sum_2_0_0_2_2" to="StgValue_174" fromId="173" toId="174">
</dataflow>
<dataflow id="645" from="output_addr" to="StgValue_174" fromId="170" toId="174">
</dataflow>
<dataflow id="646" from="tmp9" to="tmp7" fromId="108" toId="175">
</dataflow>
<dataflow id="647" from="tmp8" to="tmp7" fromId="82" toId="175">
</dataflow>
<dataflow id="648" from="tmp10" to="sum_2_0_1_2_2" fromId="156" toId="176">
</dataflow>
<dataflow id="649" from="tmp7" to="sum_2_0_1_2_2" fromId="175" toId="176">
</dataflow>
<dataflow id="650" from="sum_2_0_1_2_2" to="StgValue_177" fromId="176" toId="177">
</dataflow>
<dataflow id="651" from="output_addr_1" to="StgValue_177" fromId="171" toId="177">
</dataflow>
<dataflow id="652" from="tmp_15_0_2_1_1" to="tmp18" fromId="109" toId="178">
</dataflow>
<dataflow id="653" from="tmp_15_0_2_1_2" to="tmp18" fromId="110" toId="178">
</dataflow>
<dataflow id="654" from="tmp_15_0_2_2_1" to="tmp20" fromId="138" toId="179">
</dataflow>
<dataflow id="655" from="tmp_15_0_2_2_2" to="tmp20" fromId="157" toId="179">
</dataflow>
<dataflow id="656" from="tmp20" to="tmp19" fromId="179" toId="180">
</dataflow>
<dataflow id="657" from="tmp_15_0_2_2" to="tmp19" fromId="137" toId="180">
</dataflow>
<dataflow id="658" from="tmp19" to="tmp17" fromId="180" toId="181">
</dataflow>
<dataflow id="659" from="tmp18" to="tmp17" fromId="178" toId="181">
</dataflow>
<dataflow id="660" from="input_addr_18" to="input_load_18" fromId="147" toId="182">
</dataflow>
<dataflow id="661" from="input_addr_19" to="input_load_19" fromId="148" toId="183">
</dataflow>
<dataflow id="662" from="input_load_16" to="tmp_15_1_0_2_1" fromId="158" toId="184">
</dataflow>
<dataflow id="663" from="kernel_load_7" to="tmp_15_1_0_2_1" fromId="80" toId="184">
</dataflow>
<dataflow id="664" from="input_load_17" to="tmp_15_1_0_2_2" fromId="159" toId="185">
</dataflow>
<dataflow id="665" from="kernel_load_8" to="tmp_15_1_0_2_2" fromId="94" toId="185">
</dataflow>
<dataflow id="666" from="input_load_16" to="tmp_15_1_1_2" fromId="158" toId="186">
</dataflow>
<dataflow id="667" from="kernel_load_6" to="tmp_15_1_1_2" fromId="79" toId="186">
</dataflow>
<dataflow id="668" from="input_load_17" to="tmp_15_1_1_2_1" fromId="159" toId="187">
</dataflow>
<dataflow id="669" from="kernel_load_7" to="tmp_15_1_1_2_1" fromId="80" toId="187">
</dataflow>
<dataflow id="670" from="input_load_17" to="tmp_15_1_2_2" fromId="159" toId="188">
</dataflow>
<dataflow id="671" from="kernel_load_6" to="tmp_15_1_2_2" fromId="79" toId="188">
</dataflow>
<dataflow id="672" from="tmp_15_1_2_0_2" to="tmp37" fromId="164" toId="189">
</dataflow>
<dataflow id="673" from="tmp_15_1_2_1" to="tmp37" fromId="165" toId="189">
</dataflow>
<dataflow id="674" from="input_addr_20" to="input_load_20" fromId="168" toId="190">
</dataflow>
<dataflow id="675" from="input_addr_21" to="input_load_21" fromId="169" toId="191">
</dataflow>
<dataflow id="676" from="input_load_10" to="tmp_15_2" fromId="103" toId="192">
</dataflow>
<dataflow id="677" from="kernel_load" to="tmp_15_2" fromId="34" toId="192">
</dataflow>
<dataflow id="678" from="input_load_11" to="tmp_15_2_0_0_1" fromId="104" toId="193">
</dataflow>
<dataflow id="679" from="kernel_load_1" to="tmp_15_2_0_0_1" fromId="35" toId="193">
</dataflow>
<dataflow id="680" from="input_r" to="input_addr_22" fromId="330" toId="194">
</dataflow>
<dataflow id="681" from="StgValue_334" to="input_addr_22" fromId="334" toId="194">
</dataflow>
<dataflow id="683" from="StgValue_682" to="input_addr_22" fromId="682" toId="194">
</dataflow>
<dataflow id="684" from="input_r" to="input_addr_23" fromId="330" toId="195">
</dataflow>
<dataflow id="685" from="StgValue_334" to="input_addr_23" fromId="334" toId="195">
</dataflow>
<dataflow id="687" from="StgValue_686" to="input_addr_23" fromId="686" toId="195">
</dataflow>
<dataflow id="688" from="output_r" to="output_addr_2" fromId="332" toId="196">
</dataflow>
<dataflow id="689" from="StgValue_334" to="output_addr_2" fromId="334" toId="196">
</dataflow>
<dataflow id="690" from="StgValue_353" to="output_addr_2" fromId="353" toId="196">
</dataflow>
<dataflow id="691" from="tmp16" to="tmp14" fromId="111" toId="197">
</dataflow>
<dataflow id="692" from="tmp15" to="tmp14" fromId="84" toId="197">
</dataflow>
<dataflow id="693" from="tmp17" to="sum_2_0_2_2_2" fromId="181" toId="198">
</dataflow>
<dataflow id="694" from="tmp14" to="sum_2_0_2_2_2" fromId="197" toId="198">
</dataflow>
<dataflow id="695" from="sum_2_0_2_2_2" to="StgValue_199" fromId="198" toId="199">
</dataflow>
<dataflow id="696" from="output_addr_2" to="StgValue_199" fromId="196" toId="199">
</dataflow>
<dataflow id="697" from="tmp_15_1_0_1_1" to="tmp25" fromId="127" toId="200">
</dataflow>
<dataflow id="698" from="tmp_15_1_0_1_2" to="tmp25" fromId="142" toId="200">
</dataflow>
<dataflow id="699" from="tmp_15_1_0_2_1" to="tmp27" fromId="184" toId="201">
</dataflow>
<dataflow id="700" from="tmp_15_1_0_2_2" to="tmp27" fromId="185" toId="201">
</dataflow>
<dataflow id="701" from="tmp27" to="tmp26" fromId="201" toId="202">
</dataflow>
<dataflow id="702" from="tmp_15_1_0_2" to="tmp26" fromId="162" toId="202">
</dataflow>
<dataflow id="703" from="tmp26" to="tmp24" fromId="202" toId="203">
</dataflow>
<dataflow id="704" from="tmp25" to="tmp24" fromId="200" toId="203">
</dataflow>
<dataflow id="705" from="input_load_18" to="tmp_15_1_1_2_2" fromId="182" toId="204">
</dataflow>
<dataflow id="706" from="kernel_load_8" to="tmp_15_1_1_2_2" fromId="94" toId="204">
</dataflow>
<dataflow id="707" from="input_load_18" to="tmp_15_1_2_2_1" fromId="182" toId="205">
</dataflow>
<dataflow id="708" from="kernel_load_7" to="tmp_15_1_2_2_1" fromId="80" toId="205">
</dataflow>
<dataflow id="709" from="input_load_19" to="tmp_15_1_2_2_2" fromId="183" toId="206">
</dataflow>
<dataflow id="710" from="kernel_load_8" to="tmp_15_1_2_2_2" fromId="94" toId="206">
</dataflow>
<dataflow id="711" from="input_addr_20" to="input_load_20" fromId="168" toId="207">
</dataflow>
<dataflow id="712" from="input_addr_21" to="input_load_21" fromId="169" toId="208">
</dataflow>
<dataflow id="713" from="input_addr_22" to="input_load_22" fromId="194" toId="209">
</dataflow>
<dataflow id="714" from="input_addr_23" to="input_load_23" fromId="195" toId="210">
</dataflow>
<dataflow id="715" from="input_load_12" to="tmp_15_2_0_0_2" fromId="119" toId="211">
</dataflow>
<dataflow id="716" from="kernel_load_2" to="tmp_15_2_0_0_2" fromId="48" toId="211">
</dataflow>
<dataflow id="717" from="input_load_15" to="tmp_15_2_0_1" fromId="139" toId="212">
</dataflow>
<dataflow id="718" from="kernel_load_3" to="tmp_15_2_0_1" fromId="49" toId="212">
</dataflow>
<dataflow id="719" from="input_load_16" to="tmp_15_2_0_1_1" fromId="158" toId="213">
</dataflow>
<dataflow id="720" from="kernel_load_4" to="tmp_15_2_0_1_1" fromId="62" toId="213">
</dataflow>
<dataflow id="721" from="input_load_17" to="tmp_15_2_0_1_2" fromId="159" toId="214">
</dataflow>
<dataflow id="722" from="kernel_load_5" to="tmp_15_2_0_1_2" fromId="63" toId="214">
</dataflow>
<dataflow id="723" from="tmp_15_2" to="tmp43" fromId="192" toId="215">
</dataflow>
<dataflow id="724" from="tmp_15_2_0_0_1" to="tmp43" fromId="193" toId="215">
</dataflow>
<dataflow id="725" from="input_r" to="input_addr_24" fromId="330" toId="216">
</dataflow>
<dataflow id="726" from="StgValue_334" to="input_addr_24" fromId="334" toId="216">
</dataflow>
<dataflow id="728" from="StgValue_727" to="input_addr_24" fromId="727" toId="216">
</dataflow>
<dataflow id="729" from="output_r" to="output_addr_3" fromId="332" toId="217">
</dataflow>
<dataflow id="730" from="StgValue_334" to="output_addr_3" fromId="334" toId="217">
</dataflow>
<dataflow id="731" from="StgValue_357" to="output_addr_3" fromId="357" toId="217">
</dataflow>
<dataflow id="732" from="tmp23" to="tmp21" fromId="143" toId="218">
</dataflow>
<dataflow id="733" from="tmp22" to="tmp21" fromId="112" toId="218">
</dataflow>
<dataflow id="734" from="tmp24" to="sum_2_1_0_2_2" fromId="203" toId="219">
</dataflow>
<dataflow id="735" from="tmp21" to="sum_2_1_0_2_2" fromId="218" toId="219">
</dataflow>
<dataflow id="736" from="sum_2_1_0_2_2" to="StgValue_220" fromId="219" toId="220">
</dataflow>
<dataflow id="737" from="output_addr_3" to="StgValue_220" fromId="217" toId="220">
</dataflow>
<dataflow id="738" from="tmp_15_1_1_1_1" to="tmp32" fromId="144" toId="221">
</dataflow>
<dataflow id="739" from="tmp_15_1_1_1_2" to="tmp32" fromId="163" toId="221">
</dataflow>
<dataflow id="740" from="tmp_15_1_1_2_1" to="tmp34" fromId="187" toId="222">
</dataflow>
<dataflow id="741" from="tmp_15_1_1_2_2" to="tmp34" fromId="204" toId="222">
</dataflow>
<dataflow id="742" from="tmp34" to="tmp33" fromId="222" toId="223">
</dataflow>
<dataflow id="743" from="tmp_15_1_1_2" to="tmp33" fromId="186" toId="223">
</dataflow>
<dataflow id="744" from="tmp33" to="tmp31" fromId="223" toId="224">
</dataflow>
<dataflow id="745" from="tmp32" to="tmp31" fromId="221" toId="224">
</dataflow>
<dataflow id="746" from="tmp_15_1_2_1_1" to="tmp39" fromId="166" toId="225">
</dataflow>
<dataflow id="747" from="tmp_15_1_2_1_2" to="tmp39" fromId="167" toId="225">
</dataflow>
<dataflow id="748" from="tmp_15_1_2_2_1" to="tmp41" fromId="205" toId="226">
</dataflow>
<dataflow id="749" from="tmp_15_1_2_2_2" to="tmp41" fromId="206" toId="226">
</dataflow>
<dataflow id="750" from="tmp41" to="tmp40" fromId="226" toId="227">
</dataflow>
<dataflow id="751" from="tmp_15_1_2_2" to="tmp40" fromId="188" toId="227">
</dataflow>
<dataflow id="752" from="tmp40" to="tmp38" fromId="227" toId="228">
</dataflow>
<dataflow id="753" from="tmp39" to="tmp38" fromId="225" toId="228">
</dataflow>
<dataflow id="754" from="input_addr_22" to="input_load_22" fromId="194" toId="229">
</dataflow>
<dataflow id="755" from="input_addr_23" to="input_load_23" fromId="195" toId="230">
</dataflow>
<dataflow id="756" from="input_addr_24" to="input_load_24" fromId="216" toId="231">
</dataflow>
<dataflow id="757" from="input_load_20" to="tmp_15_2_0_2" fromId="207" toId="232">
</dataflow>
<dataflow id="758" from="kernel_load_6" to="tmp_15_2_0_2" fromId="79" toId="232">
</dataflow>
<dataflow id="759" from="input_load_21" to="tmp_15_2_0_2_1" fromId="208" toId="233">
</dataflow>
<dataflow id="760" from="kernel_load_7" to="tmp_15_2_0_2_1" fromId="80" toId="233">
</dataflow>
<dataflow id="761" from="tmp_15_2_0_0_2" to="tmp44" fromId="211" toId="234">
</dataflow>
<dataflow id="762" from="tmp_15_2_0_1" to="tmp44" fromId="212" toId="234">
</dataflow>
<dataflow id="763" from="input_load_11" to="tmp_15_2_1" fromId="104" toId="235">
</dataflow>
<dataflow id="764" from="kernel_load" to="tmp_15_2_1" fromId="34" toId="235">
</dataflow>
<dataflow id="765" from="input_load_12" to="tmp_15_2_1_0_1" fromId="119" toId="236">
</dataflow>
<dataflow id="766" from="kernel_load_1" to="tmp_15_2_1_0_1" fromId="35" toId="236">
</dataflow>
<dataflow id="767" from="input_load_13" to="tmp_15_2_1_0_2" fromId="120" toId="237">
</dataflow>
<dataflow id="768" from="kernel_load_2" to="tmp_15_2_1_0_2" fromId="48" toId="237">
</dataflow>
<dataflow id="769" from="input_load_16" to="tmp_15_2_1_1" fromId="158" toId="238">
</dataflow>
<dataflow id="770" from="kernel_load_3" to="tmp_15_2_1_1" fromId="49" toId="238">
</dataflow>
<dataflow id="771" from="input_load_17" to="tmp_15_2_1_1_1" fromId="159" toId="239">
</dataflow>
<dataflow id="772" from="kernel_load_4" to="tmp_15_2_1_1_1" fromId="62" toId="239">
</dataflow>
<dataflow id="773" from="output_r" to="output_addr_4" fromId="332" toId="240">
</dataflow>
<dataflow id="774" from="StgValue_334" to="output_addr_4" fromId="334" toId="240">
</dataflow>
<dataflow id="775" from="StgValue_375" to="output_addr_4" fromId="375" toId="240">
</dataflow>
<dataflow id="776" from="output_r" to="output_addr_5" fromId="332" toId="241">
</dataflow>
<dataflow id="777" from="StgValue_334" to="output_addr_5" fromId="334" toId="241">
</dataflow>
<dataflow id="778" from="StgValue_379" to="output_addr_5" fromId="379" toId="241">
</dataflow>
<dataflow id="779" from="tmp30" to="tmp28" fromId="145" toId="242">
</dataflow>
<dataflow id="780" from="tmp29" to="tmp28" fromId="129" toId="242">
</dataflow>
<dataflow id="781" from="tmp31" to="sum_2_1_1_2_2" fromId="224" toId="243">
</dataflow>
<dataflow id="782" from="tmp28" to="sum_2_1_1_2_2" fromId="242" toId="243">
</dataflow>
<dataflow id="783" from="sum_2_1_1_2_2" to="StgValue_244" fromId="243" toId="244">
</dataflow>
<dataflow id="784" from="output_addr_4" to="StgValue_244" fromId="240" toId="244">
</dataflow>
<dataflow id="785" from="tmp37" to="tmp35" fromId="189" toId="245">
</dataflow>
<dataflow id="786" from="tmp36" to="tmp35" fromId="146" toId="245">
</dataflow>
<dataflow id="787" from="tmp38" to="sum_2_1_2_2_2" fromId="228" toId="246">
</dataflow>
<dataflow id="788" from="tmp35" to="sum_2_1_2_2_2" fromId="245" toId="246">
</dataflow>
<dataflow id="789" from="sum_2_1_2_2_2" to="StgValue_247" fromId="246" toId="247">
</dataflow>
<dataflow id="790" from="output_addr_5" to="StgValue_247" fromId="241" toId="247">
</dataflow>
<dataflow id="791" from="input_addr_24" to="input_load_24" fromId="216" toId="248">
</dataflow>
<dataflow id="792" from="input_load_22" to="tmp_15_2_0_2_2" fromId="229" toId="249">
</dataflow>
<dataflow id="793" from="kernel_load_8" to="tmp_15_2_0_2_2" fromId="94" toId="249">
</dataflow>
<dataflow id="794" from="input_load_18" to="tmp_15_2_1_1_2" fromId="182" toId="250">
</dataflow>
<dataflow id="795" from="kernel_load_5" to="tmp_15_2_1_1_2" fromId="63" toId="250">
</dataflow>
<dataflow id="796" from="input_load_21" to="tmp_15_2_1_2" fromId="208" toId="251">
</dataflow>
<dataflow id="797" from="kernel_load_6" to="tmp_15_2_1_2" fromId="79" toId="251">
</dataflow>
<dataflow id="798" from="input_load_22" to="tmp_15_2_1_2_1" fromId="229" toId="252">
</dataflow>
<dataflow id="799" from="kernel_load_7" to="tmp_15_2_1_2_1" fromId="80" toId="252">
</dataflow>
<dataflow id="800" from="input_load_23" to="tmp_15_2_1_2_2" fromId="230" toId="253">
</dataflow>
<dataflow id="801" from="kernel_load_8" to="tmp_15_2_1_2_2" fromId="94" toId="253">
</dataflow>
<dataflow id="802" from="tmp_15_2_1" to="tmp50" fromId="235" toId="254">
</dataflow>
<dataflow id="803" from="tmp_15_2_1_0_1" to="tmp50" fromId="236" toId="254">
</dataflow>
<dataflow id="804" from="tmp_15_2_1_0_2" to="tmp51" fromId="237" toId="255">
</dataflow>
<dataflow id="805" from="tmp_15_2_1_1" to="tmp51" fromId="238" toId="255">
</dataflow>
<dataflow id="806" from="input_load_12" to="tmp_15_2_2" fromId="119" toId="256">
</dataflow>
<dataflow id="807" from="kernel_load" to="tmp_15_2_2" fromId="34" toId="256">
</dataflow>
<dataflow id="808" from="input_load_13" to="tmp_15_2_2_0_1" fromId="120" toId="257">
</dataflow>
<dataflow id="809" from="kernel_load_1" to="tmp_15_2_2_0_1" fromId="35" toId="257">
</dataflow>
<dataflow id="810" from="tmp_15_2_0_1_1" to="tmp46" fromId="213" toId="258">
</dataflow>
<dataflow id="811" from="tmp_15_2_0_1_2" to="tmp46" fromId="214" toId="258">
</dataflow>
<dataflow id="812" from="tmp_15_2_0_2_1" to="tmp48" fromId="233" toId="259">
</dataflow>
<dataflow id="813" from="tmp_15_2_0_2_2" to="tmp48" fromId="249" toId="259">
</dataflow>
<dataflow id="814" from="tmp48" to="tmp47" fromId="259" toId="260">
</dataflow>
<dataflow id="815" from="tmp_15_2_0_2" to="tmp47" fromId="232" toId="260">
</dataflow>
<dataflow id="816" from="tmp47" to="tmp45" fromId="260" toId="261">
</dataflow>
<dataflow id="817" from="tmp46" to="tmp45" fromId="258" toId="261">
</dataflow>
<dataflow id="818" from="tmp_15_2_1_1_1" to="tmp53" fromId="239" toId="262">
</dataflow>
<dataflow id="819" from="tmp_15_2_1_1_2" to="tmp53" fromId="250" toId="262">
</dataflow>
<dataflow id="820" from="tmp_15_2_1_2_1" to="tmp55" fromId="252" toId="263">
</dataflow>
<dataflow id="821" from="tmp_15_2_1_2_2" to="tmp55" fromId="253" toId="263">
</dataflow>
<dataflow id="822" from="tmp55" to="tmp54" fromId="263" toId="264">
</dataflow>
<dataflow id="823" from="tmp_15_2_1_2" to="tmp54" fromId="251" toId="264">
</dataflow>
<dataflow id="824" from="tmp54" to="tmp52" fromId="264" toId="265">
</dataflow>
<dataflow id="825" from="tmp53" to="tmp52" fromId="262" toId="265">
</dataflow>
<dataflow id="826" from="input_load_14" to="tmp_15_2_2_0_2" fromId="133" toId="266">
</dataflow>
<dataflow id="827" from="kernel_load_2" to="tmp_15_2_2_0_2" fromId="48" toId="266">
</dataflow>
<dataflow id="828" from="input_load_17" to="tmp_15_2_2_1" fromId="159" toId="267">
</dataflow>
<dataflow id="829" from="kernel_load_3" to="tmp_15_2_2_1" fromId="49" toId="267">
</dataflow>
<dataflow id="830" from="input_load_18" to="tmp_15_2_2_1_1" fromId="182" toId="268">
</dataflow>
<dataflow id="831" from="kernel_load_4" to="tmp_15_2_2_1_1" fromId="62" toId="268">
</dataflow>
<dataflow id="832" from="input_load_19" to="tmp_15_2_2_1_2" fromId="183" toId="269">
</dataflow>
<dataflow id="833" from="kernel_load_5" to="tmp_15_2_2_1_2" fromId="63" toId="269">
</dataflow>
<dataflow id="834" from="input_load_22" to="tmp_15_2_2_2" fromId="229" toId="270">
</dataflow>
<dataflow id="835" from="kernel_load_6" to="tmp_15_2_2_2" fromId="79" toId="270">
</dataflow>
<dataflow id="836" from="input_load_23" to="tmp_15_2_2_2_1" fromId="230" toId="271">
</dataflow>
<dataflow id="837" from="kernel_load_7" to="tmp_15_2_2_2_1" fromId="80" toId="271">
</dataflow>
<dataflow id="838" from="input_load_24" to="tmp_15_2_2_2_2" fromId="248" toId="272">
</dataflow>
<dataflow id="839" from="kernel_load_8" to="tmp_15_2_2_2_2" fromId="94" toId="272">
</dataflow>
<dataflow id="840" from="tmp_15_2_2" to="tmp57" fromId="256" toId="273">
</dataflow>
<dataflow id="841" from="tmp_15_2_2_0_1" to="tmp57" fromId="257" toId="273">
</dataflow>
<dataflow id="842" from="output_r" to="output_addr_6" fromId="332" toId="274">
</dataflow>
<dataflow id="843" from="StgValue_334" to="output_addr_6" fromId="334" toId="274">
</dataflow>
<dataflow id="844" from="StgValue_403" to="output_addr_6" fromId="403" toId="274">
</dataflow>
<dataflow id="845" from="output_r" to="output_addr_7" fromId="332" toId="275">
</dataflow>
<dataflow id="846" from="StgValue_334" to="output_addr_7" fromId="334" toId="275">
</dataflow>
<dataflow id="847" from="StgValue_407" to="output_addr_7" fromId="407" toId="275">
</dataflow>
<dataflow id="848" from="tmp44" to="tmp42" fromId="234" toId="276">
</dataflow>
<dataflow id="849" from="tmp43" to="tmp42" fromId="215" toId="276">
</dataflow>
<dataflow id="850" from="tmp45" to="sum_2_2_0_2_2" fromId="261" toId="277">
</dataflow>
<dataflow id="851" from="tmp42" to="sum_2_2_0_2_2" fromId="276" toId="277">
</dataflow>
<dataflow id="852" from="sum_2_2_0_2_2" to="StgValue_278" fromId="277" toId="278">
</dataflow>
<dataflow id="853" from="output_addr_6" to="StgValue_278" fromId="274" toId="278">
</dataflow>
<dataflow id="854" from="tmp51" to="tmp49" fromId="255" toId="279">
</dataflow>
<dataflow id="855" from="tmp50" to="tmp49" fromId="254" toId="279">
</dataflow>
<dataflow id="856" from="tmp52" to="sum_2_2_1_2_2" fromId="265" toId="280">
</dataflow>
<dataflow id="857" from="tmp49" to="sum_2_2_1_2_2" fromId="279" toId="280">
</dataflow>
<dataflow id="858" from="sum_2_2_1_2_2" to="StgValue_281" fromId="280" toId="281">
</dataflow>
<dataflow id="859" from="output_addr_7" to="StgValue_281" fromId="275" toId="281">
</dataflow>
<dataflow id="860" from="tmp_15_2_2_0_2" to="tmp58" fromId="266" toId="282">
</dataflow>
<dataflow id="861" from="tmp_15_2_2_1" to="tmp58" fromId="267" toId="282">
</dataflow>
<dataflow id="862" from="tmp_15_2_2_1_1" to="tmp60" fromId="268" toId="283">
</dataflow>
<dataflow id="863" from="tmp_15_2_2_1_2" to="tmp60" fromId="269" toId="283">
</dataflow>
<dataflow id="864" from="tmp_15_2_2_2_1" to="tmp62" fromId="271" toId="284">
</dataflow>
<dataflow id="865" from="tmp_15_2_2_2_2" to="tmp62" fromId="272" toId="284">
</dataflow>
<dataflow id="866" from="tmp62" to="tmp61" fromId="284" toId="285">
</dataflow>
<dataflow id="867" from="tmp_15_2_2_2" to="tmp61" fromId="270" toId="285">
</dataflow>
<dataflow id="868" from="tmp61" to="tmp59" fromId="285" toId="286">
</dataflow>
<dataflow id="869" from="tmp60" to="tmp59" fromId="283" toId="286">
</dataflow>
<dataflow id="870" from="output_r" to="output_addr_8" fromId="332" toId="287">
</dataflow>
<dataflow id="871" from="StgValue_334" to="output_addr_8" fromId="334" toId="287">
</dataflow>
<dataflow id="872" from="StgValue_437" to="output_addr_8" fromId="437" toId="287">
</dataflow>
<dataflow id="874" from="_ssdm_op_SpecBitsMap" to="StgValue_288" fromId="873" toId="288">
</dataflow>
<dataflow id="875" from="input_r" to="StgValue_288" fromId="330" toId="288">
</dataflow>
<dataflow id="876" from="_ssdm_op_SpecBitsMap" to="StgValue_289" fromId="873" toId="289">
</dataflow>
<dataflow id="877" from="kernel" to="StgValue_289" fromId="331" toId="289">
</dataflow>
<dataflow id="878" from="_ssdm_op_SpecBitsMap" to="StgValue_290" fromId="873" toId="290">
</dataflow>
<dataflow id="879" from="output_r" to="StgValue_290" fromId="332" toId="290">
</dataflow>
<dataflow id="881" from="_ssdm_op_SpecTopModule" to="StgValue_291" fromId="880" toId="291">
</dataflow>
<dataflow id="883" from="conv2d_str" to="StgValue_291" fromId="882" toId="291">
</dataflow>
<dataflow id="885" from="_ssdm_op_SpecPipeline" to="StgValue_292" fromId="884" toId="292">
</dataflow>
<dataflow id="887" from="StgValue_886" to="StgValue_292" fromId="886" toId="292">
</dataflow>
<dataflow id="889" from="StgValue_888" to="StgValue_292" fromId="888" toId="292">
</dataflow>
<dataflow id="890" from="StgValue_888" to="StgValue_292" fromId="888" toId="292">
</dataflow>
<dataflow id="892" from="StgValue_891" to="StgValue_292" fromId="891" toId="292">
</dataflow>
<dataflow id="894" from="p_str" to="StgValue_292" fromId="893" toId="292">
</dataflow>
<dataflow id="895" from="tmp58" to="tmp56" fromId="282" toId="293">
</dataflow>
<dataflow id="896" from="tmp57" to="tmp56" fromId="273" toId="293">
</dataflow>
<dataflow id="897" from="tmp59" to="sum_2_2_2_2_2" fromId="286" toId="294">
</dataflow>
<dataflow id="898" from="tmp56" to="sum_2_2_2_2_2" fromId="293" toId="294">
</dataflow>
<dataflow id="899" from="sum_2_2_2_2_2" to="StgValue_295" fromId="294" toId="295">
</dataflow>
<dataflow id="900" from="output_addr_8" to="StgValue_295" fromId="287" toId="295">
</dataflow>
</dataflows>


</stg>
