clk_wiz_0_sim_netlist.v,verilog,xil_defaultlib,../../../../rafia_fpga_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,incdir="../../../../rafia_fpga_core.srcs/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
