<stg><name>real_matmul_Pipeline_VITIS_LOOP_56_5</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %MatC_BRAM_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="MatC_BRAM_1_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %zext_ln54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %mul_ln57_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mul_ln57_1

]]></Node>
<StgValue><ssdm name="mul_ln57_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="2">
<![CDATA[
newFuncRoot:4 %zext_ln54_cast = zext i2 %zext_ln54_read

]]></Node>
<StgValue><ssdm name="zext_ln54_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i16 0, i16 %MatC_BRAM_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc77.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc77.i:0 %k_1 = load i8 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc77.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc77.i:2 %icmp_ln56 = icmp_eq  i8 %k_1, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc77.i:3 %add_ln56 = add i8 %k_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.i:4 %br_ln56 = br i1 %icmp_ln56, void %for.inc77.i.split, void %for.inc80.i_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
for.inc77.i.split:1 %zext_ln57 = zext i8 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc77.i.split:2 %add_ln57_1 = add i9 %mul_ln57_1_read, i9 %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
for.inc77.i.split:3 %zext_ln57_1 = zext i9 %add_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.i.split:4 %MatA_BRAM_addr = getelementptr i16 %MatA_BRAM, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="MatA_BRAM_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc77.i.split:5 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %k_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc77.i.split:6 %add_ln57_2 = add i9 %tmp_3, i9 %zext_ln54_cast

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
for.inc77.i.split:7 %zext_ln57_2 = zext i9 %add_ln57_2

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.i.split:8 %MatB_BRAM_addr = getelementptr i16 %MatB_BRAM, i64 0, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="MatB_BRAM_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="9">
<![CDATA[
for.inc77.i.split:11 %MatA_BRAM_load = load i9 %MatA_BRAM_addr

]]></Node>
<StgValue><ssdm name="MatA_BRAM_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="9">
<![CDATA[
for.inc77.i.split:12 %MatB_BRAM_load = load i9 %MatB_BRAM_addr

]]></Node>
<StgValue><ssdm name="MatB_BRAM_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc77.i.split:15 %store_ln56 = store i8 %add_ln56, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="9">
<![CDATA[
for.inc77.i.split:11 %MatA_BRAM_load = load i9 %MatA_BRAM_addr

]]></Node>
<StgValue><ssdm name="MatA_BRAM_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="9">
<![CDATA[
for.inc77.i.split:12 %MatB_BRAM_load = load i9 %MatB_BRAM_addr

]]></Node>
<StgValue><ssdm name="MatB_BRAM_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc77.i.split:13 %mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load

]]></Node>
<StgValue><ssdm name="mul_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc77.i.split:13 %mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load

]]></Node>
<StgValue><ssdm name="mul_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc77.i.split:0 %MatC_BRAM_1_0_load = load i16 %MatC_BRAM_1_0

]]></Node>
<StgValue><ssdm name="MatC_BRAM_1_0_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc77.i.split:13 %mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load

]]></Node>
<StgValue><ssdm name="mul_ln57"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc77.i.split:14 %add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc80.i_ifconv.exitStub:0 %MatC_BRAM_1_0_load_1 = load i16 %MatC_BRAM_1_0

]]></Node>
<StgValue><ssdm name="MatC_BRAM_1_0_load_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc80.i_ifconv.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %MatC_BRAM_1_0_out, i16 %MatC_BRAM_1_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.inc80.i_ifconv.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc77.i.split:9 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc77.i.split:10 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc77.i.split:14 %add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc77.i.split:16 %store_ln56 = store i16 %add_ln57, i16 %MatC_BRAM_1_0

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc77.i.split:17 %br_ln56 = br void %for.inc77.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="mul_ln57_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln57_1"/></StgValue>
</port>
<port id="63" name="MatA_BRAM" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatA_BRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="zext_ln54" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln54"/></StgValue>
</port>
<port id="65" name="MatB_BRAM" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatB_BRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="MatC_BRAM_1_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_BRAM_1_0_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="MatC_BRAM_1_0" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_67" to="k" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i2" to="zext_ln54_read" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="zext_ln54" to="zext_ln54_read" fromId="64" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i9" to="mul_ln57_1_read" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="mul_ln57_1" to="mul_ln57_1_read" fromId="62" toId="11">
</dataflow>
<dataflow id="76" from="zext_ln54_read" to="zext_ln54_cast" fromId="10" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="k" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="MatC_BRAM_1_0" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="83" from="k" to="k_1" fromId="9" toId="16">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="84" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="93" from="p_str" to="specpipeline_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="k_1" to="icmp_ln56" fromId="16" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln56" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="k_1" to="add_ln56" fromId="16" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln56" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="icmp_ln56" to="br_ln56" fromId="18" toId="20">
</dataflow>
<dataflow id="101" from="k_1" to="zext_ln57" fromId="16" toId="21">
</dataflow>
<dataflow id="102" from="mul_ln57_1_read" to="add_ln57_1" fromId="11" toId="22">
</dataflow>
<dataflow id="103" from="zext_ln57" to="add_ln57_1" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="add_ln57_1" to="zext_ln57_1" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="MatA_BRAM" to="MatA_BRAM_addr" fromId="63" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_106" to="MatA_BRAM_addr" fromId="106" toId="24">
</dataflow>
<dataflow id="108" from="zext_ln57_1" to="MatA_BRAM_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="tmp_3" fromId="109" toId="25">
</dataflow>
<dataflow id="111" from="k_1" to="tmp_3" fromId="16" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_112" to="tmp_3" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="tmp_3" to="add_ln57_2" fromId="25" toId="26">
</dataflow>
<dataflow id="115" from="zext_ln54_cast" to="add_ln57_2" fromId="12" toId="26">
</dataflow>
<dataflow id="116" from="add_ln57_2" to="zext_ln57_2" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="MatB_BRAM" to="MatB_BRAM_addr" fromId="65" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_106" to="MatB_BRAM_addr" fromId="106" toId="28">
</dataflow>
<dataflow id="119" from="zext_ln57_2" to="MatB_BRAM_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="MatA_BRAM_addr" to="MatA_BRAM_load" fromId="24" toId="29">
</dataflow>
<dataflow id="121" from="MatB_BRAM_addr" to="MatB_BRAM_load" fromId="28" toId="30">
</dataflow>
<dataflow id="122" from="add_ln56" to="store_ln56" fromId="19" toId="31">
</dataflow>
<dataflow id="123" from="k" to="store_ln56" fromId="9" toId="31">
</dataflow>
<dataflow id="124" from="MatA_BRAM_addr" to="MatA_BRAM_load" fromId="24" toId="32">
</dataflow>
<dataflow id="125" from="MatB_BRAM_addr" to="MatB_BRAM_load" fromId="28" toId="33">
</dataflow>
<dataflow id="126" from="MatB_BRAM_load" to="mul_ln57" fromId="33" toId="34">
</dataflow>
<dataflow id="127" from="MatA_BRAM_load" to="mul_ln57" fromId="32" toId="34">
</dataflow>
<dataflow id="128" from="MatB_BRAM_load" to="mul_ln57" fromId="33" toId="35">
</dataflow>
<dataflow id="129" from="MatA_BRAM_load" to="mul_ln57" fromId="32" toId="35">
</dataflow>
<dataflow id="130" from="MatC_BRAM_1_0" to="MatC_BRAM_1_0_load" fromId="8" toId="36">
</dataflow>
<dataflow id="131" from="MatB_BRAM_load" to="mul_ln57" fromId="33" toId="37">
</dataflow>
<dataflow id="132" from="MatA_BRAM_load" to="mul_ln57" fromId="32" toId="37">
</dataflow>
<dataflow id="133" from="mul_ln57" to="add_ln57" fromId="37" toId="38">
</dataflow>
<dataflow id="134" from="MatC_BRAM_1_0_load" to="add_ln57" fromId="36" toId="38">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln42" fromId="135" toId="39">
</dataflow>
<dataflow id="138" from="StgValue_137" to="speclooptripcount_ln42" fromId="137" toId="39">
</dataflow>
<dataflow id="139" from="StgValue_137" to="speclooptripcount_ln42" fromId="137" toId="39">
</dataflow>
<dataflow id="140" from="StgValue_137" to="speclooptripcount_ln42" fromId="137" toId="39">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="141" toId="40">
</dataflow>
<dataflow id="144" from="empty_12" to="specloopname_ln56" fromId="143" toId="40">
</dataflow>
<dataflow id="145" from="mul_ln57" to="add_ln57" fromId="37" toId="41">
</dataflow>
<dataflow id="146" from="MatC_BRAM_1_0_load" to="add_ln57" fromId="36" toId="41">
</dataflow>
<dataflow id="147" from="add_ln57" to="store_ln56" fromId="41" toId="42">
</dataflow>
<dataflow id="148" from="MatC_BRAM_1_0" to="store_ln56" fromId="8" toId="42">
</dataflow>
<dataflow id="149" from="MatC_BRAM_1_0" to="MatC_BRAM_1_0_load_1" fromId="8" toId="44">
</dataflow>
<dataflow id="151" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="150" toId="45">
</dataflow>
<dataflow id="152" from="MatC_BRAM_1_0_out" to="write_ln0" fromId="66" toId="45">
</dataflow>
<dataflow id="153" from="MatC_BRAM_1_0_load_1" to="write_ln0" fromId="44" toId="45">
</dataflow>
<dataflow id="154" from="icmp_ln56" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="155" from="icmp_ln56" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
