#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 11 11:39:52 2020
# Process ID: 10484
# Current directory: C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1
# Command line: vivado.exe -log ttcit_logic.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ttcit_logic.tcl -notrace
# Log file: C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic.vdi
# Journal file: C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ttcit_logic.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/{C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.cache/ip} 
Command: link_design -top ttcit_logic -part xcku040-ffva1156-1-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/temac_gbe_v9_0/temac_gbe_v9_0.dcp' for cell 'infra/eth/mac'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.dcp' for cell 'infra/eth/phy'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/FIFO_sclk_128b_32w_cnt_FWFT/FIFO_sclk_128b_32w_cnt_FWFT.dcp' for cell 'ipb_slaves/ssm/ddr4_ipbus_interface_0/rdi_fifo'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/ddr4_0/ddr4_0.dcp' for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.dcp' for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.dcp' for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/FIFO_sclk_288b_32w_FWFT/FIFO_sclk_288b_32w_FWFT.dcp' for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/.Xil/Vivado-10484-DESKTOP-T9I20SI/ddr4_1/ddr4_1.dcp' for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1'
INFO: [Netlist 29-17] Analyzing 8420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-1-c
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0 UUID: 71aabc4b-a28b-5458-8f86-199a65c0bf9e 
INFO: [Chipscope 16-324] Core: ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1 UUID: 5bd36c1b-814a-5b68-b5fd-8cccd4503b18 
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_board.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_board.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_clocks.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_clocks.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/ip_0/synth/gig_ethernet_pcs_pma_basex_156_25_gt.xdc] for cell 'infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/ip_0/synth/gig_ethernet_pcs_pma_basex_156_25_gt.xdc] for cell 'infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_288b_32w_FWFT/FIFO_sclk_288b_32w_FWFT.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_288b_32w_FWFT/FIFO_sclk_288b_32w_FWFT.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_288b_32w_FWFT/FIFO_sclk_288b_32w_FWFT.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_288b_32w_FWFT/FIFO_sclk_288b_32w_FWFT.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/ddr4_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/ddr4_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/par/ddr4_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/par/ddr4_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/ddr4_1_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/ddr4_1_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/par/ddr4_1.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/par/ddr4_1.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/ip_0/ddr4_1_microblaze_mcs_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/ip_0/ddr4_1_microblaze_mcs_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_0/bd_9c58_microblaze_I_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_0/bd_9c58_microblaze_I_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_2/bd_9c58_ilmb_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_2/bd_9c58_ilmb_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_3/bd_9c58_dlmb_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_3/bd_9c58_dlmb_0.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_10/bd_9c58_iomodule_0_0_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/bd_0/ip/ip_10/bd_9c58_iomodule_0_0_board.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_128b_32w_cnt_FWFT/FIFO_sclk_128b_32w_cnt_FWFT.xdc] for cell 'ipb_slaves/ssm/ddr4_ipbus_interface_0/rdi_fifo/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_128b_32w_cnt_FWFT/FIFO_sclk_128b_32w_cnt_FWFT.xdc] for cell 'ipb_slaves/ssm/ddr4_ipbus_interface_0/rdi_fifo/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_128b_32w_cnt_FWFT/FIFO_sclk_128b_32w_cnt_FWFT.xdc] for cell 'ipb_slaves/tdg/ddr4_ipbus_interface_1/rdi_fifo/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_sclk_128b_32w_cnt_FWFT/FIFO_sclk_128b_32w_cnt_FWFT.xdc] for cell 'ipb_slaves/tdg/ddr4_ipbus_interface_1/rdi_fifo/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0'
Sourcing Tcl File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ipbus_constrs.tcl]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ipbus_constrs.tcl:36]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ipbus_constrs.tcl:36]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.758 ; gain = 409.379
Finished Sourcing Tcl File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ipbus_constrs.tcl]
Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc:23]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc:24]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc:25]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc:26]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc:1144]
Finished Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/ttcit_logic.xdc]
Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/vrp_pins_xcku040.xdc]
Finished Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/vrp_pins_xcku040.xdc]
Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/fmc_ttc.xdc]
Finished Parsing XDC File [C:/Users/Simone Ragoni/alice/TTCit2/Constrains/fmc_ttc.xdc]
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_addr/FIFO_ddr3_intf_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0'
Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/FIFO_ddr3_intf_data_addr/FIFO_ddr3_intf_data_addr_clocks.xdc] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/ddr4_ipbus_interface_0/rdi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/ddr4_ipbus_interface_0/rdi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/ddr4_ipbus_interface_1/rdi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/ddr4_ipbus_interface_1/rdi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/u_DDR3_MI_interface/full_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rd_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/ext_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_rdout_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/int_wr_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ttcit_logic'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2159.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2884 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 9 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  IOBUF => IOBUF_ANALOG (IBUF_ANALOG, OBUFT): 2 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFTDS): 13 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 126 instances
  OBUFDS => OBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 136 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2496 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 2159.277 ; gain = 1770.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.277 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23e463ecd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2159.277 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2159.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2159.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2159.277 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2159.277 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2333.332 ; gain = 174.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2333.332 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 19c969528

Time (s): cpu = 00:00:51 ; elapsed = 00:02:03 . Memory (MB): peak = 2333.332 ; gain = 174.055

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2333.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2333.332 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 158ffb0df

Time (s): cpu = 00:01:07 ; elapsed = 00:03:31 . Memory (MB): peak = 2333.332 ; gain = 174.055

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 868 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e34314ad

Time (s): cpu = 00:01:17 ; elapsed = 00:03:39 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-389] Phase Retarget created 130 cells and removed 302 cells
INFO: [Opt 31-1021] In phase Retarget, 1069 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Phase 4 Constant propagation | Checksum: 1448f632e

Time (s): cpu = 00:01:19 ; elapsed = 00:03:41 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-389] Phase Constant propagation created 310 cells and removed 1051 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1041 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 191a5b15a

Time (s): cpu = 00:01:47 ; elapsed = 00:04:08 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10918 cells
INFO: [Opt 31-1021] In phase Sweep, 4852 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG TTC_FMC/pll/clkout0_BUFG_inst to drive 0 load(s) on clock net TTC_FMC/pll/clkout0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG infra/clocks/I_BUFG_inst to drive 0 load(s) on clock net infra/clocks/I_BUFGCE
INFO: [Opt 31-194] Inserted BUFG ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFG_inst to drive 0 load(s) on clock net ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFGCE
INFO: [Opt 31-194] Inserted BUFG ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFG_inst to drive 0 load(s) on clock net ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFGCE
INFO: [Opt 31-194] Inserted BUFG ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFG_inst to drive 0 load(s) on clock net ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFGCE
INFO: [Opt 31-193] Inserted 7 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 1d067825d

Time (s): cpu = 00:01:51 ; elapsed = 00:04:12 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 122569c35

Time (s): cpu = 00:01:59 ; elapsed = 00:04:21 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17ee06883

Time (s): cpu = 00:02:01 ; elapsed = 00:04:22 . Memory (MB): peak = 2333.332 ; gain = 174.055
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 366 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             130  |             302  |                                           1069  |
|  Constant propagation         |             310  |            1051  |                                           1041  |
|  Sweep                        |               0  |           10918  |                                           4852  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            366  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2333.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a45a43be

Time (s): cpu = 00:02:02 ; elapsed = 00:04:23 . Memory (MB): peak = 2333.332 ; gain = 174.055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.302 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 24 BRAM(s) out of a total of 115 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 18 WE to EN ports
Number of BRAM Ports augmented: 46 newly gated: 30 Total Ports: 230
Ending PowerOpt Patch Enables Task | Checksum: 1a83cf68d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4189.223 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a83cf68d

Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 4189.223 ; gain = 1855.891

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1be093483

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4189.223 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1be093483

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4189.223 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1be093483

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:33 ; elapsed = 00:06:10 . Memory (MB): peak = 4189.223 ; gain = 2029.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ttcit_logic_drc_opted.rpt -pb ttcit_logic_drc_opted.pb -rpx ttcit_logic_drc_opted.rpx
Command: report_drc -file ttcit_logic_drc_opted.rpt -pb ttcit_logic_drc_opted.pb -rpx ttcit_logic_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2b3dd9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16a261c39

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d3249539

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d3249539

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d3249539

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 238fff1e6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4189.223 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1817d3b20

Time (s): cpu = 00:03:01 ; elapsed = 00:02:18 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12f0b2bb3

Time (s): cpu = 00:03:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12f0b2bb3

Time (s): cpu = 00:03:06 ; elapsed = 00:02:22 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afef2416

Time (s): cpu = 00:03:26 ; elapsed = 00:02:37 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 193f740b1

Time (s): cpu = 00:03:27 ; elapsed = 00:02:38 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13e9e8aab

Time (s): cpu = 00:03:27 ; elapsed = 00:02:38 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 167be8808

Time (s): cpu = 00:03:36 ; elapsed = 00:02:46 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1d0cc4615

Time (s): cpu = 00:04:24 ; elapsed = 00:03:18 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1f088d0fe

Time (s): cpu = 00:04:25 ; elapsed = 00:03:19 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 12b469ccb

Time (s): cpu = 00:04:30 ; elapsed = 00:03:23 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1c0e9c6ff

Time (s): cpu = 00:04:47 ; elapsed = 00:03:32 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1d91eb253

Time (s): cpu = 00:04:53 ; elapsed = 00:03:40 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1c5385e67

Time (s): cpu = 00:04:54 ; elapsed = 00:03:41 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c5385e67

Time (s): cpu = 00:04:54 ; elapsed = 00:03:42 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 185e93d21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-32] Processed net ipb_slaves/stat_ctrl_regs/Q[2], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net ipb_slaves/ttcit_counters/sgen.sreg/rsync/E[0], inserted BUFG to drive 4320 loads.
INFO: [Physopt 32-712] Optimization is not feasible on net rst due to MARK_DEBUG attribute.
INFO: [Place 46-32] Processed net infra/clocks/rst_ipb_reg_0, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/rst, inserted BUFG to drive 1061 loads.
INFO: [Place 46-45] Replicated bufg driver ipb_slaves/tdg/u_external_memory_interface_wrapper_1/u_memory_interface_controller/rst_mem_reg_bufg_rep
INFO: [Place 46-35] Processed net ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/rst, inserted BUFG to drive 1061 loads.
INFO: [Place 46-45] Replicated bufg driver ipb_slaves/ssm/u_external_memory_interface_wrapper_0/u_memory_interface_controller/rst_mem_reg_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 5 candidate nets, 3 success, 2 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 2 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: aa337ad4

Time (s): cpu = 00:05:56 ; elapsed = 00:04:24 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.480. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 990eae13

Time (s): cpu = 00:06:16 ; elapsed = 00:04:40 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 990eae13

Time (s): cpu = 00:06:16 ; elapsed = 00:04:41 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 990eae13

Time (s): cpu = 00:06:17 ; elapsed = 00:04:41 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 111820a4f

Time (s): cpu = 00:06:20 ; elapsed = 00:04:44 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 198338d5b

Time (s): cpu = 00:06:20 ; elapsed = 00:04:44 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198338d5b

Time (s): cpu = 00:06:21 ; elapsed = 00:04:45 . Memory (MB): peak = 4189.223 ; gain = 0.000
Ending Placer Task | Checksum: 147c1774a

Time (s): cpu = 00:06:21 ; elapsed = 00:04:45 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:33 ; elapsed = 00:04:54 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4189.223 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ttcit_logic_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ttcit_logic_utilization_placed.rpt -pb ttcit_logic_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ttcit_logic_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 4189.223 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4189.223 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4189.223 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b0693c5 ConstDB: 0 ShapeSum: b4478749 RouteDB: 78735c3c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18c3448dd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4189.223 ; gain = 0.000
Post Restoration Checksum: NetGraph: ac383ea5 NumContArr: bf1f9dd0 Constraints: ecb30d05 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2580ae97a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2580ae97a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2580ae97a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 122676518

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18712f7f0

Time (s): cpu = 00:01:53 ; elapsed = 00:01:08 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.406  | TNS=0.000  | WHS=-2.659 | THS=-8271.448|

WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.

Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1e85d4b40

Time (s): cpu = 00:02:55 ; elapsed = 00:01:43 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2410f9ced

Time (s): cpu = 00:02:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19a261da4

Time (s): cpu = 00:02:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2c31fe71b

Time (s): cpu = 00:03:53 ; elapsed = 00:02:17 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14862
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X4Y5 CLEL_R_X4Y5 CLE_M_X20Y1 CLEL_R_X20Y1 CLE_M_X10Y31 CLEL_R_X10Y31 CLE_M_X9Y155 CLEL_R_X9Y155 CLE_M_X8Y17 CLEL_R_X8Y17 
 Number of Nodes with overlaps = 806
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=-0.868 | THS=-971.730|

Phase 4.1 Global Iteration 0 | Checksum: 26c65b39e

Time (s): cpu = 00:07:45 ; elapsed = 00:04:46 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 3179696d9

Time (s): cpu = 00:08:32 ; elapsed = 00:05:31 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26e8aba0b

Time (s): cpu = 00:08:56 ; elapsed = 00:05:55 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 26e8aba0b

Time (s): cpu = 00:08:56 ; elapsed = 00:05:55 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26e8aba0b

Time (s): cpu = 00:08:57 ; elapsed = 00:05:55 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26e8aba0b

Time (s): cpu = 00:08:57 ; elapsed = 00:05:55 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 26e8aba0b

Time (s): cpu = 00:08:57 ; elapsed = 00:05:56 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bf0c3eed

Time (s): cpu = 00:09:14 ; elapsed = 00:06:06 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=-0.020 | THS=-0.067 |

Phase 6.1 Hold Fix Iter | Checksum: 1db56ef27

Time (s): cpu = 00:09:23 ; elapsed = 00:06:12 . Memory (MB): peak = 4189.223 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1e1fd0408

Time (s): cpu = 00:09:24 ; elapsed = 00:06:12 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 25990a0da

Time (s): cpu = 00:10:07 ; elapsed = 00:06:37 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 25990a0da

Time (s): cpu = 00:10:07 ; elapsed = 00:06:37 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.91527 %
  Global Horizontal Routing Utilization  = 4.10578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 352087ca5

Time (s): cpu = 00:10:13 ; elapsed = 00:06:42 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 352087ca5

Time (s): cpu = 00:10:13 ; elapsed = 00:06:42 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/MGTREFCLK1
Phase 10 Depositing Routes | Checksum: 352087ca5

Time (s): cpu = 00:10:21 ; elapsed = 00:06:52 . Memory (MB): peak = 4189.223 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.477  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 2eb449552

Time (s): cpu = 00:11:00 ; elapsed = 00:07:14 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:01 ; elapsed = 00:07:15 . Memory (MB): peak = 4189.223 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:14 ; elapsed = 00:07:22 . Memory (MB): peak = 4189.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4189.223 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ttcit_logic_drc_routed.rpt -pb ttcit_logic_drc_routed.pb -rpx ttcit_logic_drc_routed.rpx
Command: report_drc -file ttcit_logic_drc_routed.rpt -pb ttcit_logic_drc_routed.pb -rpx ttcit_logic_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file ttcit_logic_methodology_drc_routed.rpt -pb ttcit_logic_methodology_drc_routed.pb -rpx ttcit_logic_methodology_drc_routed.rpx
Command: report_methodology -file ttcit_logic_methodology_drc_routed.rpt -pb ttcit_logic_methodology_drc_routed.pb -rpx ttcit_logic_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Simone Ragoni/alice/TTCit2/Work_xcku040_1c/ttcit_logic.runs/impl_1/ttcit_logic_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file ttcit_logic_power_routed.rpt -pb ttcit_logic_power_summary_routed.pb -rpx ttcit_logic_power_routed.rpx
Command: report_power -file ttcit_logic_power_routed.rpt -pb ttcit_logic_power_summary_routed.pb -rpx ttcit_logic_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
168 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file ttcit_logic_route_status.rpt -pb ttcit_logic_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ttcit_logic_timing_summary_routed.rpt -pb ttcit_logic_timing_summary_routed.pb -rpx ttcit_logic_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file ttcit_logic_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ttcit_logic_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4189.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ttcit_logic_bus_skew_routed.rpt -pb ttcit_logic_bus_skew_routed.pb -rpx ttcit_logic_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
write_mem_info: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4189.223 ; gain = 0.000
Command: write_bitstream -force ttcit_logic.bit -mask_file -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'temac_gbe_v9_0' (temac_gbe_v9_0_block) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a design_linking license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LVDS-1] Bidirection LVDS IOs: The following port(s) use the LVDS I/O standard and have bi-directional differential usage. Please note that LVDS is a fixed impedance structure optimized to 100ohm differential. This is only intended to be used in point-to-point transmissions that do not have turn around timing requirements. If the intended usage is a bus structure, please use BLVDS/BLVDS_25, instead. DATA10_N, DATA10_P, DATA11_N, DATA11_P, DATA12_N, DATA12_P, DATA1_N, DATA1_P, DATA2_N, DATA2_P, DATA3_N, DATA3_P, DATA4_N, DATA4_P, DATA5_N... and (the first 15 of 26 listed).
WARNING: [DRC RTSTAT-10] No routable loads: 313 net(s) have no routable loads. The problem bus(es) and/or net(s) are ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], ipb_slaves/ssm/u_external_memory_interface_wrapper_0/ddr4_controller_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], ipb_slaves/tdg/u_external_memory_interface_wrapper_1/ddr4_controller_1/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1]... and (the first 15 of 255 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'ttcit_logic'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf c:/Users/Simone Ragoni/alice/TTCit2/IP_xcku040_1c/ddr4_1/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "AUTO" with "2" for option MATCH_CYCLE
Creating bitmap...
Creating bitstream...
Bitstream compression saved 59996416 bits.
Writing bitstream ./ttcit_logic.bit...
Writing bitstream ./ttcit_logic.bin...
Creating mask data...
Creating bitstream...
Bitstream compression saved 109922720 bits.
Writing bitstream ./ttcit_logic.msk...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 60 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:07 ; elapsed = 00:01:47 . Memory (MB): peak = 4310.629 ; gain = 121.406
INFO: [Common 17-206] Exiting Vivado at Sun Oct 11 12:05:01 2020...
