
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//openssl_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000419520 <.init>:
  419520:	stp	x29, x30, [sp, #-16]!
  419524:	mov	x29, sp
  419528:	bl	41ee00 <ASN1_generate_nconf@plt+0x490>
  41952c:	ldp	x29, x30, [sp], #16
  419530:	ret

Disassembly of section .plt:

0000000000419540 <d2i_ECPrivateKey_bio@plt-0x20>:
  419540:	stp	x16, x30, [sp, #-16]!
  419544:	adrp	x16, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  419548:	ldr	x17, [x16, #4088]
  41954c:	add	x16, x16, #0xff8
  419550:	br	x17
  419554:	nop
  419558:	nop
  41955c:	nop

0000000000419560 <d2i_ECPrivateKey_bio@plt>:
  419560:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419564:	ldr	x17, [x16]
  419568:	add	x16, x16, #0x0
  41956c:	br	x17

0000000000419570 <ENGINE_get_ciphers@plt>:
  419570:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419574:	ldr	x17, [x16, #8]
  419578:	add	x16, x16, #0x8
  41957c:	br	x17

0000000000419580 <BF_set_key@plt>:
  419580:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419584:	ldr	x17, [x16, #16]
  419588:	add	x16, x16, #0x10
  41958c:	br	x17

0000000000419590 <BIO_meth_set_create@plt>:
  419590:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419594:	ldr	x17, [x16, #24]
  419598:	add	x16, x16, #0x18
  41959c:	br	x17

00000000004195a0 <SSL_CTX_set_srp_username@plt>:
  4195a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195a4:	ldr	x17, [x16, #32]
  4195a8:	add	x16, x16, #0x20
  4195ac:	br	x17

00000000004195b0 <OCSP_id_get0_info@plt>:
  4195b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195b4:	ldr	x17, [x16, #40]
  4195b8:	add	x16, x16, #0x28
  4195bc:	br	x17

00000000004195c0 <ECDSA_verify@plt>:
  4195c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195c4:	ldr	x17, [x16, #48]
  4195c8:	add	x16, x16, #0x30
  4195cc:	br	x17

00000000004195d0 <OCSP_response_get1_basic@plt>:
  4195d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195d4:	ldr	x17, [x16, #56]
  4195d8:	add	x16, x16, #0x38
  4195dc:	br	x17

00000000004195e0 <X509_CRL_new@plt>:
  4195e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195e4:	ldr	x17, [x16, #64]
  4195e8:	add	x16, x16, #0x40
  4195ec:	br	x17

00000000004195f0 <EC_GROUP_get_point_conversion_form@plt>:
  4195f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195f4:	ldr	x17, [x16, #72]
  4195f8:	add	x16, x16, #0x48
  4195fc:	br	x17

0000000000419600 <SSL_get_servername@plt>:
  419600:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419604:	ldr	x17, [x16, #80]
  419608:	add	x16, x16, #0x50
  41960c:	br	x17

0000000000419610 <PKCS12_create@plt>:
  419610:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419614:	ldr	x17, [x16, #88]
  419618:	add	x16, x16, #0x58
  41961c:	br	x17

0000000000419620 <BN_GENCB_new@plt>:
  419620:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419624:	ldr	x17, [x16, #96]
  419628:	add	x16, x16, #0x60
  41962c:	br	x17

0000000000419630 <OPENSSL_sk_value@plt>:
  419630:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419634:	ldr	x17, [x16, #104]
  419638:	add	x16, x16, #0x68
  41963c:	br	x17

0000000000419640 <kill@plt>:
  419640:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419644:	ldr	x17, [x16, #112]
  419648:	add	x16, x16, #0x70
  41964c:	br	x17

0000000000419650 <HMAC_CTX_new@plt>:
  419650:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419654:	ldr	x17, [x16, #120]
  419658:	add	x16, x16, #0x78
  41965c:	br	x17

0000000000419660 <EVP_MD_type@plt>:
  419660:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419664:	ldr	x17, [x16, #128]
  419668:	add	x16, x16, #0x80
  41966c:	br	x17

0000000000419670 <DH_generate_parameters_ex@plt>:
  419670:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419674:	ldr	x17, [x16, #136]
  419678:	add	x16, x16, #0x88
  41967c:	br	x17

0000000000419680 <ENGINE_get_id@plt>:
  419680:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419684:	ldr	x17, [x16, #144]
  419688:	add	x16, x16, #0x90
  41968c:	br	x17

0000000000419690 <TS_RESP_get_tst_info@plt>:
  419690:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419694:	ldr	x17, [x16, #152]
  419698:	add	x16, x16, #0x98
  41969c:	br	x17

00000000004196a0 <BIO_ADDRINFO_socktype@plt>:
  4196a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196a4:	ldr	x17, [x16, #160]
  4196a8:	add	x16, x16, #0xa0
  4196ac:	br	x17

00000000004196b0 <TS_REQ_set_msg_imprint@plt>:
  4196b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196b4:	ldr	x17, [x16, #168]
  4196b8:	add	x16, x16, #0xa8
  4196bc:	br	x17

00000000004196c0 <PKCS5_PBKDF2_HMAC@plt>:
  4196c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196c4:	ldr	x17, [x16, #176]
  4196c8:	add	x16, x16, #0xb0
  4196cc:	br	x17

00000000004196d0 <BIO_meth_set_read_ex@plt>:
  4196d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196d4:	ldr	x17, [x16, #184]
  4196d8:	add	x16, x16, #0xb8
  4196dc:	br	x17

00000000004196e0 <EVP_DigestInit_ex@plt>:
  4196e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196e4:	ldr	x17, [x16, #192]
  4196e8:	add	x16, x16, #0xc0
  4196ec:	br	x17

00000000004196f0 <ERR_reason_error_string@plt>:
  4196f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196f4:	ldr	x17, [x16, #200]
  4196f8:	add	x16, x16, #0xc8
  4196fc:	br	x17

0000000000419700 <X509_get1_email@plt>:
  419700:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419704:	ldr	x17, [x16, #208]
  419708:	add	x16, x16, #0xd0
  41970c:	br	x17

0000000000419710 <SSL_CTX_use_serverinfo_file@plt>:
  419710:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419714:	ldr	x17, [x16, #216]
  419718:	add	x16, x16, #0xd8
  41971c:	br	x17

0000000000419720 <EVP_PKEY_sign@plt>:
  419720:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419724:	ldr	x17, [x16, #224]
  419728:	add	x16, x16, #0xe0
  41972c:	br	x17

0000000000419730 <TS_CONF_set_signer_digest@plt>:
  419730:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419734:	ldr	x17, [x16, #232]
  419738:	add	x16, x16, #0xe8
  41973c:	br	x17

0000000000419740 <BIO_printf@plt>:
  419740:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419744:	ldr	x17, [x16, #240]
  419748:	add	x16, x16, #0xf0
  41974c:	br	x17

0000000000419750 <X509_check_host@plt>:
  419750:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419754:	ldr	x17, [x16, #248]
  419758:	add	x16, x16, #0xf8
  41975c:	br	x17

0000000000419760 <X509_verify_cert@plt>:
  419760:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419764:	ldr	x17, [x16, #256]
  419768:	add	x16, x16, #0x100
  41976c:	br	x17

0000000000419770 <BIO_bind@plt>:
  419770:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419774:	ldr	x17, [x16, #264]
  419778:	add	x16, x16, #0x108
  41977c:	br	x17

0000000000419780 <EVP_PKEY_paramgen@plt>:
  419780:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419784:	ldr	x17, [x16, #272]
  419788:	add	x16, x16, #0x110
  41978c:	br	x17

0000000000419790 <SSL_callback_ctrl@plt>:
  419790:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419794:	ldr	x17, [x16, #280]
  419798:	add	x16, x16, #0x118
  41979c:	br	x17

00000000004197a0 <EVP_PKEY_public_check@plt>:
  4197a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197a4:	ldr	x17, [x16, #288]
  4197a8:	add	x16, x16, #0x120
  4197ac:	br	x17

00000000004197b0 <EVP_des_ede3_wrap@plt>:
  4197b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197b4:	ldr	x17, [x16, #296]
  4197b8:	add	x16, x16, #0x128
  4197bc:	br	x17

00000000004197c0 <DSA_generate_parameters_ex@plt>:
  4197c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197c4:	ldr	x17, [x16, #304]
  4197c8:	add	x16, x16, #0x130
  4197cc:	br	x17

00000000004197d0 <BIO_debug_callback@plt>:
  4197d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197d4:	ldr	x17, [x16, #312]
  4197d8:	add	x16, x16, #0x138
  4197dc:	br	x17

00000000004197e0 <PEM_write_bio_PKCS8@plt>:
  4197e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197e4:	ldr	x17, [x16, #320]
  4197e8:	add	x16, x16, #0x140
  4197ec:	br	x17

00000000004197f0 <PKCS5_pbe2_set_iv@plt>:
  4197f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197f4:	ldr	x17, [x16, #328]
  4197f8:	add	x16, x16, #0x148
  4197fc:	br	x17

0000000000419800 <SSL_SESSION_free@plt>:
  419800:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419804:	ldr	x17, [x16, #336]
  419808:	add	x16, x16, #0x150
  41980c:	br	x17

0000000000419810 <PBEPARAM_free@plt>:
  419810:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419814:	ldr	x17, [x16, #344]
  419818:	add	x16, x16, #0x158
  41981c:	br	x17

0000000000419820 <X509_add_ext@plt>:
  419820:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419824:	ldr	x17, [x16, #352]
  419828:	add	x16, x16, #0x160
  41982c:	br	x17

0000000000419830 <i2d_PUBKEY_bio@plt>:
  419830:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419834:	ldr	x17, [x16, #360]
  419838:	add	x16, x16, #0x168
  41983c:	br	x17

0000000000419840 <X509_CRL_set_issuer_name@plt>:
  419840:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419844:	ldr	x17, [x16, #368]
  419848:	add	x16, x16, #0x170
  41984c:	br	x17

0000000000419850 <OPENSSL_LH_strhash@plt>:
  419850:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419854:	ldr	x17, [x16, #376]
  419858:	add	x16, x16, #0x178
  41985c:	br	x17

0000000000419860 <PEM_read_bio_RSAPublicKey@plt>:
  419860:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419864:	ldr	x17, [x16, #384]
  419868:	add	x16, x16, #0x180
  41986c:	br	x17

0000000000419870 <SSL_get_rbio@plt>:
  419870:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419874:	ldr	x17, [x16, #392]
  419878:	add	x16, x16, #0x188
  41987c:	br	x17

0000000000419880 <BIO_meth_set_puts@plt>:
  419880:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419884:	ldr	x17, [x16, #400]
  419888:	add	x16, x16, #0x190
  41988c:	br	x17

0000000000419890 <ASN1_d2i_bio@plt>:
  419890:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419894:	ldr	x17, [x16, #408]
  419898:	add	x16, x16, #0x198
  41989c:	br	x17

00000000004198a0 <X509_STORE_CTX_get_error_depth@plt>:
  4198a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198a4:	ldr	x17, [x16, #416]
  4198a8:	add	x16, x16, #0x1a0
  4198ac:	br	x17

00000000004198b0 <UI_add_user_data@plt>:
  4198b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198b4:	ldr	x17, [x16, #424]
  4198b8:	add	x16, x16, #0x1a8
  4198bc:	br	x17

00000000004198c0 <d2i_DHxparams@plt>:
  4198c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198c4:	ldr	x17, [x16, #432]
  4198c8:	add	x16, x16, #0x1b0
  4198cc:	br	x17

00000000004198d0 <TS_MSG_IMPRINT_set_msg@plt>:
  4198d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198d4:	ldr	x17, [x16, #440]
  4198d8:	add	x16, x16, #0x1b8
  4198dc:	br	x17

00000000004198e0 <X509_sign@plt>:
  4198e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198e4:	ldr	x17, [x16, #448]
  4198e8:	add	x16, x16, #0x1c0
  4198ec:	br	x17

00000000004198f0 <OCSP_REQUEST_add_ext@plt>:
  4198f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198f4:	ldr	x17, [x16, #456]
  4198f8:	add	x16, x16, #0x1c8
  4198fc:	br	x17

0000000000419900 <EVP_PKEY_set1_DSA@plt>:
  419900:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419904:	ldr	x17, [x16, #464]
  419908:	add	x16, x16, #0x1d0
  41990c:	br	x17

0000000000419910 <X509_ATTRIBUTE_count@plt>:
  419910:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419914:	ldr	x17, [x16, #472]
  419918:	add	x16, x16, #0x1d8
  41991c:	br	x17

0000000000419920 <i2d_ECPrivateKey_bio@plt>:
  419920:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419924:	ldr	x17, [x16, #480]
  419928:	add	x16, x16, #0x1e0
  41992c:	br	x17

0000000000419930 <EC_KEY_free@plt>:
  419930:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419934:	ldr	x17, [x16, #488]
  419938:	add	x16, x16, #0x1e8
  41993c:	br	x17

0000000000419940 <unlink@plt>:
  419940:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419944:	ldr	x17, [x16, #496]
  419948:	add	x16, x16, #0x1f0
  41994c:	br	x17

0000000000419950 <OCSP_CERTID_free@plt>:
  419950:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419954:	ldr	x17, [x16, #504]
  419958:	add	x16, x16, #0x1f8
  41995c:	br	x17

0000000000419960 <CMS_add0_recipient_password@plt>:
  419960:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419964:	ldr	x17, [x16, #512]
  419968:	add	x16, x16, #0x200
  41996c:	br	x17

0000000000419970 <X509_ATTRIBUTE_get0_object@plt>:
  419970:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419974:	ldr	x17, [x16, #520]
  419978:	add	x16, x16, #0x208
  41997c:	br	x17

0000000000419980 <OCSP_response_status@plt>:
  419980:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419984:	ldr	x17, [x16, #528]
  419988:	add	x16, x16, #0x210
  41998c:	br	x17

0000000000419990 <EVP_PKEY_get0_RSA@plt>:
  419990:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419994:	ldr	x17, [x16, #536]
  419998:	add	x16, x16, #0x218
  41999c:	br	x17

00000000004199a0 <d2i_TS_REQ_bio@plt>:
  4199a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199a4:	ldr	x17, [x16, #544]
  4199a8:	add	x16, x16, #0x220
  4199ac:	br	x17

00000000004199b0 <SSL_get_shared_ciphers@plt>:
  4199b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199b4:	ldr	x17, [x16, #552]
  4199b8:	add	x16, x16, #0x228
  4199bc:	br	x17

00000000004199c0 <EVP_PKEY_bits@plt>:
  4199c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199c4:	ldr	x17, [x16, #560]
  4199c8:	add	x16, x16, #0x230
  4199cc:	br	x17

00000000004199d0 <BIO_dump_indent@plt>:
  4199d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199d4:	ldr	x17, [x16, #568]
  4199d8:	add	x16, x16, #0x238
  4199dc:	br	x17

00000000004199e0 <EC_KEY_new@plt>:
  4199e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199e4:	ldr	x17, [x16, #576]
  4199e8:	add	x16, x16, #0x240
  4199ec:	br	x17

00000000004199f0 <X509_CRL_verify@plt>:
  4199f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199f4:	ldr	x17, [x16, #584]
  4199f8:	add	x16, x16, #0x248
  4199fc:	br	x17

0000000000419a00 <EVP_PKEY_encrypt@plt>:
  419a00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a04:	ldr	x17, [x16, #592]
  419a08:	add	x16, x16, #0x250
  419a0c:	br	x17

0000000000419a10 <TLS_client_method@plt>:
  419a10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a14:	ldr	x17, [x16, #600]
  419a18:	add	x16, x16, #0x258
  419a1c:	br	x17

0000000000419a20 <TXT_DB_read@plt>:
  419a20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a24:	ldr	x17, [x16, #608]
  419a28:	add	x16, x16, #0x260
  419a2c:	br	x17

0000000000419a30 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  419a30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a34:	ldr	x17, [x16, #616]
  419a38:	add	x16, x16, #0x268
  419a3c:	br	x17

0000000000419a40 <SSL_CTX_set_cipher_list@plt>:
  419a40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a44:	ldr	x17, [x16, #624]
  419a48:	add	x16, x16, #0x270
  419a4c:	br	x17

0000000000419a50 <OCSP_REQUEST_new@plt>:
  419a50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a54:	ldr	x17, [x16, #632]
  419a58:	add	x16, x16, #0x278
  419a5c:	br	x17

0000000000419a60 <BIO_parse_hostserv@plt>:
  419a60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a64:	ldr	x17, [x16, #640]
  419a68:	add	x16, x16, #0x280
  419a6c:	br	x17

0000000000419a70 <ERR_get_error@plt>:
  419a70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a74:	ldr	x17, [x16, #648]
  419a78:	add	x16, x16, #0x288
  419a7c:	br	x17

0000000000419a80 <fgets@plt>:
  419a80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a84:	ldr	x17, [x16, #656]
  419a88:	add	x16, x16, #0x290
  419a8c:	br	x17

0000000000419a90 <EVP_CipherInit_ex@plt>:
  419a90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a94:	ldr	x17, [x16, #664]
  419a98:	add	x16, x16, #0x298
  419a9c:	br	x17

0000000000419aa0 <ASN1_TIME_free@plt>:
  419aa0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419aa4:	ldr	x17, [x16, #672]
  419aa8:	add	x16, x16, #0x2a0
  419aac:	br	x17

0000000000419ab0 <times@plt>:
  419ab0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ab4:	ldr	x17, [x16, #680]
  419ab8:	add	x16, x16, #0x2a8
  419abc:	br	x17

0000000000419ac0 <OSSL_STORE_INFO_type_string@plt>:
  419ac0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ac4:	ldr	x17, [x16, #688]
  419ac8:	add	x16, x16, #0x2b0
  419acc:	br	x17

0000000000419ad0 <DSA_sign@plt>:
  419ad0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ad4:	ldr	x17, [x16, #696]
  419ad8:	add	x16, x16, #0x2b8
  419adc:	br	x17

0000000000419ae0 <X509V3_set_nconf@plt>:
  419ae0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ae4:	ldr	x17, [x16, #704]
  419ae8:	add	x16, x16, #0x2c0
  419aec:	br	x17

0000000000419af0 <RSA_pkey_ctx_ctrl@plt>:
  419af0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419af4:	ldr	x17, [x16, #712]
  419af8:	add	x16, x16, #0x2c8
  419afc:	br	x17

0000000000419b00 <pipe@plt>:
  419b00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b04:	ldr	x17, [x16, #720]
  419b08:	add	x16, x16, #0x2d0
  419b0c:	br	x17

0000000000419b10 <OPENSSL_sk_sort@plt>:
  419b10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b14:	ldr	x17, [x16, #728]
  419b18:	add	x16, x16, #0x2d8
  419b1c:	br	x17

0000000000419b20 <SSL_SESSION_set1_id_context@plt>:
  419b20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b24:	ldr	x17, [x16, #736]
  419b28:	add	x16, x16, #0x2e0
  419b2c:	br	x17

0000000000419b30 <RAND_load_file@plt>:
  419b30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b34:	ldr	x17, [x16, #744]
  419b38:	add	x16, x16, #0x2e8
  419b3c:	br	x17

0000000000419b40 <BIO_new_connect@plt>:
  419b40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b44:	ldr	x17, [x16, #752]
  419b48:	add	x16, x16, #0x2f0
  419b4c:	br	x17

0000000000419b50 <i2d_DSA_PUBKEY_bio@plt>:
  419b50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b54:	ldr	x17, [x16, #760]
  419b58:	add	x16, x16, #0x2f8
  419b5c:	br	x17

0000000000419b60 <SHA512@plt>:
  419b60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b64:	ldr	x17, [x16, #768]
  419b68:	add	x16, x16, #0x300
  419b6c:	br	x17

0000000000419b70 <i2d_TS_RESP_bio@plt>:
  419b70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b74:	ldr	x17, [x16, #776]
  419b78:	add	x16, x16, #0x308
  419b7c:	br	x17

0000000000419b80 <CMS_RecipientInfo_kari_get0_ctx@plt>:
  419b80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b84:	ldr	x17, [x16, #784]
  419b88:	add	x16, x16, #0x310
  419b8c:	br	x17

0000000000419b90 <SCT_validation_status_string@plt>:
  419b90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b94:	ldr	x17, [x16, #792]
  419b98:	add	x16, x16, #0x318
  419b9c:	br	x17

0000000000419ba0 <SSL_CTX_free@plt>:
  419ba0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ba4:	ldr	x17, [x16, #800]
  419ba8:	add	x16, x16, #0x320
  419bac:	br	x17

0000000000419bb0 <UI_method_set_reader@plt>:
  419bb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bb4:	ldr	x17, [x16, #808]
  419bb8:	add	x16, x16, #0x328
  419bbc:	br	x17

0000000000419bc0 <OSSL_STORE_find@plt>:
  419bc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bc4:	ldr	x17, [x16, #816]
  419bc8:	add	x16, x16, #0x330
  419bcc:	br	x17

0000000000419bd0 <BN_is_odd@plt>:
  419bd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bd4:	ldr	x17, [x16, #824]
  419bd8:	add	x16, x16, #0x338
  419bdc:	br	x17

0000000000419be0 <stpcpy@plt>:
  419be0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419be4:	ldr	x17, [x16, #832]
  419be8:	add	x16, x16, #0x340
  419bec:	br	x17

0000000000419bf0 <TS_CONF_set_signer_cert@plt>:
  419bf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bf4:	ldr	x17, [x16, #840]
  419bf8:	add	x16, x16, #0x348
  419bfc:	br	x17

0000000000419c00 <X509_VERIFY_PARAM_get_count@plt>:
  419c00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c04:	ldr	x17, [x16, #848]
  419c08:	add	x16, x16, #0x350
  419c0c:	br	x17

0000000000419c10 <SSL_CTX_set_stateless_cookie_generate_cb@plt>:
  419c10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c14:	ldr	x17, [x16, #856]
  419c18:	add	x16, x16, #0x358
  419c1c:	br	x17

0000000000419c20 <EVP_MD_do_all_sorted@plt>:
  419c20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c24:	ldr	x17, [x16, #864]
  419c28:	add	x16, x16, #0x360
  419c2c:	br	x17

0000000000419c30 <__libc_start_main@plt>:
  419c30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c34:	ldr	x17, [x16, #872]
  419c38:	add	x16, x16, #0x368
  419c3c:	br	x17

0000000000419c40 <X509_VERIFY_PARAM_new@plt>:
  419c40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c44:	ldr	x17, [x16, #880]
  419c48:	add	x16, x16, #0x370
  419c4c:	br	x17

0000000000419c50 <SSL_dane_set_flags@plt>:
  419c50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c54:	ldr	x17, [x16, #888]
  419c58:	add	x16, x16, #0x378
  419c5c:	br	x17

0000000000419c60 <alarm@plt>:
  419c60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c64:	ldr	x17, [x16, #896]
  419c68:	add	x16, x16, #0x380
  419c6c:	br	x17

0000000000419c70 <EVP_MD_CTX_md@plt>:
  419c70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c74:	ldr	x17, [x16, #904]
  419c78:	add	x16, x16, #0x388
  419c7c:	br	x17

0000000000419c80 <SRP_user_pwd_free@plt>:
  419c80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c84:	ldr	x17, [x16, #912]
  419c88:	add	x16, x16, #0x390
  419c8c:	br	x17

0000000000419c90 <X509_CRL_diff@plt>:
  419c90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c94:	ldr	x17, [x16, #920]
  419c98:	add	x16, x16, #0x398
  419c9c:	br	x17

0000000000419ca0 <fdopen@plt>:
  419ca0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ca4:	ldr	x17, [x16, #928]
  419ca8:	add	x16, x16, #0x3a0
  419cac:	br	x17

0000000000419cb0 <SSL_CIPHER_get_version@plt>:
  419cb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cb4:	ldr	x17, [x16, #936]
  419cb8:	add	x16, x16, #0x3a8
  419cbc:	br	x17

0000000000419cc0 <BN_CTX_free@plt>:
  419cc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cc4:	ldr	x17, [x16, #944]
  419cc8:	add	x16, x16, #0x3b0
  419ccc:	br	x17

0000000000419cd0 <BIO_ADDR_rawport@plt>:
  419cd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cd4:	ldr	x17, [x16, #952]
  419cd8:	add	x16, x16, #0x3b8
  419cdc:	br	x17

0000000000419ce0 <EVP_PKEY_get1_EC_KEY@plt>:
  419ce0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ce4:	ldr	x17, [x16, #960]
  419ce8:	add	x16, x16, #0x3c0
  419cec:	br	x17

0000000000419cf0 <X509_get_issuer_name@plt>:
  419cf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cf4:	ldr	x17, [x16, #968]
  419cf8:	add	x16, x16, #0x3c8
  419cfc:	br	x17

0000000000419d00 <TXT_DB_get_by_index@plt>:
  419d00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d04:	ldr	x17, [x16, #976]
  419d08:	add	x16, x16, #0x3d0
  419d0c:	br	x17

0000000000419d10 <BIO_ADDR_free@plt>:
  419d10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d14:	ldr	x17, [x16, #984]
  419d18:	add	x16, x16, #0x3d8
  419d1c:	br	x17

0000000000419d20 <CMS_decrypt_set1_pkey@plt>:
  419d20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d24:	ldr	x17, [x16, #992]
  419d28:	add	x16, x16, #0x3e0
  419d2c:	br	x17

0000000000419d30 <X509_STORE_CTX_get_current_cert@plt>:
  419d30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d34:	ldr	x17, [x16, #1000]
  419d38:	add	x16, x16, #0x3e8
  419d3c:	br	x17

0000000000419d40 <CRYPTO_memdup@plt>:
  419d40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d44:	ldr	x17, [x16, #1008]
  419d48:	add	x16, x16, #0x3f0
  419d4c:	br	x17

0000000000419d50 <SSL_get_key_update_type@plt>:
  419d50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d54:	ldr	x17, [x16, #1016]
  419d58:	add	x16, x16, #0x3f8
  419d5c:	br	x17

0000000000419d60 <SSL_is_init_finished@plt>:
  419d60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d64:	ldr	x17, [x16, #1024]
  419d68:	add	x16, x16, #0x400
  419d6c:	br	x17

0000000000419d70 <s2i_ASN1_INTEGER@plt>:
  419d70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d74:	ldr	x17, [x16, #1032]
  419d78:	add	x16, x16, #0x408
  419d7c:	br	x17

0000000000419d80 <PKCS12_mac_present@plt>:
  419d80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d84:	ldr	x17, [x16, #1040]
  419d88:	add	x16, x16, #0x410
  419d8c:	br	x17

0000000000419d90 <X509_CRL_http_nbio@plt>:
  419d90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d94:	ldr	x17, [x16, #1048]
  419d98:	add	x16, x16, #0x418
  419d9c:	br	x17

0000000000419da0 <EVP_PKEY_paramgen_init@plt>:
  419da0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419da4:	ldr	x17, [x16, #1056]
  419da8:	add	x16, x16, #0x420
  419dac:	br	x17

0000000000419db0 <OSSL_STORE_INFO_get0_CRL@plt>:
  419db0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419db4:	ldr	x17, [x16, #1064]
  419db8:	add	x16, x16, #0x428
  419dbc:	br	x17

0000000000419dc0 <SSL_CTX_set_security_callback@plt>:
  419dc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dc4:	ldr	x17, [x16, #1072]
  419dc8:	add	x16, x16, #0x430
  419dcc:	br	x17

0000000000419dd0 <X509_add1_reject_object@plt>:
  419dd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dd4:	ldr	x17, [x16, #1080]
  419dd8:	add	x16, x16, #0x438
  419ddc:	br	x17

0000000000419de0 <BIO_connect@plt>:
  419de0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419de4:	ldr	x17, [x16, #1088]
  419de8:	add	x16, x16, #0x440
  419dec:	br	x17

0000000000419df0 <EVP_CIPHER_CTX_key_length@plt>:
  419df0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419df4:	ldr	x17, [x16, #1096]
  419df8:	add	x16, x16, #0x448
  419dfc:	br	x17

0000000000419e00 <PKCS8_decrypt@plt>:
  419e00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e04:	ldr	x17, [x16, #1104]
  419e08:	add	x16, x16, #0x450
  419e0c:	br	x17

0000000000419e10 <ASN1_STRING_set@plt>:
  419e10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e14:	ldr	x17, [x16, #1112]
  419e18:	add	x16, x16, #0x458
  419e1c:	br	x17

0000000000419e20 <X509_VERIFY_PARAM_free@plt>:
  419e20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e24:	ldr	x17, [x16, #1120]
  419e28:	add	x16, x16, #0x460
  419e2c:	br	x17

0000000000419e30 <CMS_decrypt_set1_key@plt>:
  419e30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e34:	ldr	x17, [x16, #1128]
  419e38:	add	x16, x16, #0x468
  419e3c:	br	x17

0000000000419e40 <EVP_CIPHER_flags@plt>:
  419e40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e44:	ldr	x17, [x16, #1136]
  419e48:	add	x16, x16, #0x470
  419e4c:	br	x17

0000000000419e50 <UI_create_method@plt>:
  419e50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e54:	ldr	x17, [x16, #1144]
  419e58:	add	x16, x16, #0x478
  419e5c:	br	x17

0000000000419e60 <BN_is_zero@plt>:
  419e60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e64:	ldr	x17, [x16, #1152]
  419e68:	add	x16, x16, #0x480
  419e6c:	br	x17

0000000000419e70 <SSL_get_srp_username@plt>:
  419e70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e74:	ldr	x17, [x16, #1160]
  419e78:	add	x16, x16, #0x488
  419e7c:	br	x17

0000000000419e80 <BN_GENCB_get_arg@plt>:
  419e80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e84:	ldr	x17, [x16, #1168]
  419e88:	add	x16, x16, #0x490
  419e8c:	br	x17

0000000000419e90 <BIO_next@plt>:
  419e90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e94:	ldr	x17, [x16, #1176]
  419e98:	add	x16, x16, #0x498
  419e9c:	br	x17

0000000000419ea0 <X509_check_purpose@plt>:
  419ea0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ea4:	ldr	x17, [x16, #1184]
  419ea8:	add	x16, x16, #0x4a0
  419eac:	br	x17

0000000000419eb0 <SSL_CTX_use_certificate@plt>:
  419eb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419eb4:	ldr	x17, [x16, #1192]
  419eb8:	add	x16, x16, #0x4a8
  419ebc:	br	x17

0000000000419ec0 <CMS_ReceiptRequest_create0@plt>:
  419ec0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ec4:	ldr	x17, [x16, #1200]
  419ec8:	add	x16, x16, #0x4b0
  419ecc:	br	x17

0000000000419ed0 <PKCS7_verify@plt>:
  419ed0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ed4:	ldr	x17, [x16, #1208]
  419ed8:	add	x16, x16, #0x4b8
  419edc:	br	x17

0000000000419ee0 <SSL_CTX_sess_set_new_cb@plt>:
  419ee0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ee4:	ldr	x17, [x16, #1216]
  419ee8:	add	x16, x16, #0x4c0
  419eec:	br	x17

0000000000419ef0 <TS_VERIFY_CTX_add_flags@plt>:
  419ef0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ef4:	ldr	x17, [x16, #1224]
  419ef8:	add	x16, x16, #0x4c8
  419efc:	br	x17

0000000000419f00 <SSL_CTX_set_not_resumable_session_callback@plt>:
  419f00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f04:	ldr	x17, [x16, #1232]
  419f08:	add	x16, x16, #0x4d0
  419f0c:	br	x17

0000000000419f10 <time@plt>:
  419f10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f14:	ldr	x17, [x16, #1240]
  419f18:	add	x16, x16, #0x4d8
  419f1c:	br	x17

0000000000419f20 <OBJ_NAME_do_all_sorted@plt>:
  419f20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f24:	ldr	x17, [x16, #1248]
  419f28:	add	x16, x16, #0x4e0
  419f2c:	br	x17

0000000000419f30 <PEM_write_bio_PrivateKey_traditional@plt>:
  419f30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f34:	ldr	x17, [x16, #1256]
  419f38:	add	x16, x16, #0x4e8
  419f3c:	br	x17

0000000000419f40 <strtok@plt>:
  419f40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f44:	ldr	x17, [x16, #1264]
  419f48:	add	x16, x16, #0x4f0
  419f4c:	br	x17

0000000000419f50 <X509_get_signature_nid@plt>:
  419f50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f54:	ldr	x17, [x16, #1272]
  419f58:	add	x16, x16, #0x4f8
  419f5c:	br	x17

0000000000419f60 <NCONF_free@plt>:
  419f60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f64:	ldr	x17, [x16, #1280]
  419f68:	add	x16, x16, #0x500
  419f6c:	br	x17

0000000000419f70 <Camellia_set_key@plt>:
  419f70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f74:	ldr	x17, [x16, #1288]
  419f78:	add	x16, x16, #0x508
  419f7c:	br	x17

0000000000419f80 <d2i_DHparams@plt>:
  419f80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f84:	ldr	x17, [x16, #1296]
  419f88:	add	x16, x16, #0x510
  419f8c:	br	x17

0000000000419f90 <CMS_final@plt>:
  419f90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f94:	ldr	x17, [x16, #1304]
  419f98:	add	x16, x16, #0x518
  419f9c:	br	x17

0000000000419fa0 <TS_VERIFY_CTX_new@plt>:
  419fa0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fa4:	ldr	x17, [x16, #1312]
  419fa8:	add	x16, x16, #0x520
  419fac:	br	x17

0000000000419fb0 <EC_get_builtin_curves@plt>:
  419fb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fb4:	ldr	x17, [x16, #1320]
  419fb8:	add	x16, x16, #0x528
  419fbc:	br	x17

0000000000419fc0 <X509_CRL_get_ext_d2i@plt>:
  419fc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fc4:	ldr	x17, [x16, #1328]
  419fc8:	add	x16, x16, #0x530
  419fcc:	br	x17

0000000000419fd0 <__lxstat@plt>:
  419fd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fd4:	ldr	x17, [x16, #1336]
  419fd8:	add	x16, x16, #0x538
  419fdc:	br	x17

0000000000419fe0 <SSL_get_sigalgs@plt>:
  419fe0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fe4:	ldr	x17, [x16, #1344]
  419fe8:	add	x16, x16, #0x540
  419fec:	br	x17

0000000000419ff0 <ASN1_item_d2i@plt>:
  419ff0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ff4:	ldr	x17, [x16, #1352]
  419ff8:	add	x16, x16, #0x548
  419ffc:	br	x17

000000000041a000 <SSL_CONF_CTX_set_flags@plt>:
  41a000:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a004:	ldr	x17, [x16, #1360]
  41a008:	add	x16, x16, #0x550
  41a00c:	br	x17

000000000041a010 <fileno@plt>:
  41a010:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a014:	ldr	x17, [x16, #1368]
  41a018:	add	x16, x16, #0x558
  41a01c:	br	x17

000000000041a020 <BIO_dump@plt>:
  41a020:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a024:	ldr	x17, [x16, #1376]
  41a028:	add	x16, x16, #0x560
  41a02c:	br	x17

000000000041a030 <PEM_write_bio_X509_AUX@plt>:
  41a030:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a034:	ldr	x17, [x16, #1384]
  41a038:	add	x16, x16, #0x568
  41a03c:	br	x17

000000000041a040 <__gmon_start__@plt>:
  41a040:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a044:	ldr	x17, [x16, #1392]
  41a048:	add	x16, x16, #0x570
  41a04c:	br	x17

000000000041a050 <SSL_get_current_cipher@plt>:
  41a050:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a054:	ldr	x17, [x16, #1400]
  41a058:	add	x16, x16, #0x578
  41a05c:	br	x17

000000000041a060 <ASN1_TYPE_free@plt>:
  41a060:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a064:	ldr	x17, [x16, #1408]
  41a068:	add	x16, x16, #0x580
  41a06c:	br	x17

000000000041a070 <GENERAL_NAMES_free@plt>:
  41a070:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a074:	ldr	x17, [x16, #1416]
  41a078:	add	x16, x16, #0x588
  41a07c:	br	x17

000000000041a080 <RSA_private_encrypt@plt>:
  41a080:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a084:	ldr	x17, [x16, #1424]
  41a088:	add	x16, x16, #0x590
  41a08c:	br	x17

000000000041a090 <i2d_OCSP_REQUEST@plt>:
  41a090:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a094:	ldr	x17, [x16, #1432]
  41a098:	add	x16, x16, #0x598
  41a09c:	br	x17

000000000041a0a0 <X509_VERIFY_PARAM_set_auth_level@plt>:
  41a0a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0a4:	ldr	x17, [x16, #1440]
  41a0a8:	add	x16, x16, #0x5a0
  41a0ac:	br	x17

000000000041a0b0 <ASN1_TIME_print@plt>:
  41a0b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0b4:	ldr	x17, [x16, #1448]
  41a0b8:	add	x16, x16, #0x5a8
  41a0bc:	br	x17

000000000041a0c0 <SSL_version@plt>:
  41a0c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0c4:	ldr	x17, [x16, #1456]
  41a0c8:	add	x16, x16, #0x5b0
  41a0cc:	br	x17

000000000041a0d0 <ASN1_TIME_set_string@plt>:
  41a0d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0d4:	ldr	x17, [x16, #1464]
  41a0d8:	add	x16, x16, #0x5b8
  41a0dc:	br	x17

000000000041a0e0 <DH_size@plt>:
  41a0e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0e4:	ldr	x17, [x16, #1472]
  41a0e8:	add	x16, x16, #0x5c0
  41a0ec:	br	x17

000000000041a0f0 <CMS_get0_SignerInfos@plt>:
  41a0f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0f4:	ldr	x17, [x16, #1480]
  41a0f8:	add	x16, x16, #0x5c8
  41a0fc:	br	x17

000000000041a100 <X509_get_X509_PUBKEY@plt>:
  41a100:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a104:	ldr	x17, [x16, #1488]
  41a108:	add	x16, x16, #0x5d0
  41a10c:	br	x17

000000000041a110 <PEM_write_bio_ECPKParameters@plt>:
  41a110:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a114:	ldr	x17, [x16, #1496]
  41a118:	add	x16, x16, #0x5d8
  41a11c:	br	x17

000000000041a120 <EVP_PKEY2PKCS8@plt>:
  41a120:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a124:	ldr	x17, [x16, #1504]
  41a128:	add	x16, x16, #0x5e0
  41a12c:	br	x17

000000000041a130 <rename@plt>:
  41a130:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a134:	ldr	x17, [x16, #1512]
  41a138:	add	x16, x16, #0x5e8
  41a13c:	br	x17

000000000041a140 <strtod@plt>:
  41a140:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a144:	ldr	x17, [x16, #1520]
  41a148:	add	x16, x16, #0x5f0
  41a14c:	br	x17

000000000041a150 <OCSP_copy_nonce@plt>:
  41a150:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a154:	ldr	x17, [x16, #1528]
  41a158:	add	x16, x16, #0x5f8
  41a15c:	br	x17

000000000041a160 <d2i_RSAPrivateKey@plt>:
  41a160:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a164:	ldr	x17, [x16, #1536]
  41a168:	add	x16, x16, #0x600
  41a16c:	br	x17

000000000041a170 <ASN1_TYPE_get@plt>:
  41a170:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a174:	ldr	x17, [x16, #1544]
  41a178:	add	x16, x16, #0x608
  41a17c:	br	x17

000000000041a180 <CMS_get0_signers@plt>:
  41a180:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a184:	ldr	x17, [x16, #1552]
  41a188:	add	x16, x16, #0x610
  41a18c:	br	x17

000000000041a190 <PKCS12_SAFEBAG_get0_safes@plt>:
  41a190:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a194:	ldr	x17, [x16, #1560]
  41a198:	add	x16, x16, #0x618
  41a19c:	br	x17

000000000041a1a0 <TS_REQ_to_TS_VERIFY_CTX@plt>:
  41a1a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1a4:	ldr	x17, [x16, #1568]
  41a1a8:	add	x16, x16, #0x620
  41a1ac:	br	x17

000000000041a1b0 <SSL_CONF_CTX_set_ssl_ctx@plt>:
  41a1b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1b4:	ldr	x17, [x16, #1576]
  41a1b8:	add	x16, x16, #0x628
  41a1bc:	br	x17

000000000041a1c0 <i2d_OCSP_RESPONSE@plt>:
  41a1c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1c4:	ldr	x17, [x16, #1584]
  41a1c8:	add	x16, x16, #0x630
  41a1cc:	br	x17

000000000041a1d0 <OSSL_STORE_expect@plt>:
  41a1d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1d4:	ldr	x17, [x16, #1592]
  41a1d8:	add	x16, x16, #0x638
  41a1dc:	br	x17

000000000041a1e0 <qsort@plt>:
  41a1e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1e4:	ldr	x17, [x16, #1600]
  41a1e8:	add	x16, x16, #0x640
  41a1ec:	br	x17

000000000041a1f0 <d2i_PUBKEY_bio@plt>:
  41a1f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1f4:	ldr	x17, [x16, #1608]
  41a1f8:	add	x16, x16, #0x648
  41a1fc:	br	x17

000000000041a200 <X509_STORE_CTX_get_num_untrusted@plt>:
  41a200:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a204:	ldr	x17, [x16, #1616]
  41a208:	add	x16, x16, #0x650
  41a20c:	br	x17

000000000041a210 <Camellia_cbc_encrypt@plt>:
  41a210:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a214:	ldr	x17, [x16, #1624]
  41a218:	add	x16, x16, #0x658
  41a21c:	br	x17

000000000041a220 <OBJ_nid2ln@plt>:
  41a220:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a224:	ldr	x17, [x16, #1632]
  41a228:	add	x16, x16, #0x660
  41a22c:	br	x17

000000000041a230 <EC_GROUP_new_by_curve_name@plt>:
  41a230:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a234:	ldr	x17, [x16, #1640]
  41a238:	add	x16, x16, #0x668
  41a23c:	br	x17

000000000041a240 <GENERAL_NAME_free@plt>:
  41a240:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a244:	ldr	x17, [x16, #1648]
  41a248:	add	x16, x16, #0x670
  41a24c:	br	x17

000000000041a250 <OSSL_STORE_SEARCH_by_name@plt>:
  41a250:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a254:	ldr	x17, [x16, #1656]
  41a258:	add	x16, x16, #0x678
  41a25c:	br	x17

000000000041a260 <PEM_read_bio_ECPKParameters@plt>:
  41a260:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a264:	ldr	x17, [x16, #1664]
  41a268:	add	x16, x16, #0x680
  41a26c:	br	x17

000000000041a270 <TS_MSG_IMPRINT_new@plt>:
  41a270:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a274:	ldr	x17, [x16, #1672]
  41a278:	add	x16, x16, #0x688
  41a27c:	br	x17

000000000041a280 <BIO_number_written@plt>:
  41a280:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a284:	ldr	x17, [x16, #1680]
  41a288:	add	x16, x16, #0x690
  41a28c:	br	x17

000000000041a290 <BIO_get_retry_reason@plt>:
  41a290:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a294:	ldr	x17, [x16, #1688]
  41a298:	add	x16, x16, #0x698
  41a29c:	br	x17

000000000041a2a0 <ERR_clear_error@plt>:
  41a2a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2a4:	ldr	x17, [x16, #1696]
  41a2a8:	add	x16, x16, #0x6a0
  41a2ac:	br	x17

000000000041a2b0 <OBJ_obj2nid@plt>:
  41a2b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2b4:	ldr	x17, [x16, #1704]
  41a2b8:	add	x16, x16, #0x6a8
  41a2bc:	br	x17

000000000041a2c0 <NETSCAPE_CERT_SEQUENCE_new@plt>:
  41a2c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2c4:	ldr	x17, [x16, #1712]
  41a2c8:	add	x16, x16, #0x6b0
  41a2cc:	br	x17

000000000041a2d0 <SSL_ct_is_enabled@plt>:
  41a2d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2d4:	ldr	x17, [x16, #1720]
  41a2d8:	add	x16, x16, #0x6b8
  41a2dc:	br	x17

000000000041a2e0 <SSL_SESSION_new@plt>:
  41a2e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2e4:	ldr	x17, [x16, #1728]
  41a2e8:	add	x16, x16, #0x6c0
  41a2ec:	br	x17

000000000041a2f0 <EVP_PKEY_CTX_new@plt>:
  41a2f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2f4:	ldr	x17, [x16, #1736]
  41a2f8:	add	x16, x16, #0x6c8
  41a2fc:	br	x17

000000000041a300 <i2b_PVK_bio@plt>:
  41a300:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a304:	ldr	x17, [x16, #1744]
  41a308:	add	x16, x16, #0x6d0
  41a30c:	br	x17

000000000041a310 <ASN1_GENERALIZEDTIME_new@plt>:
  41a310:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a314:	ldr	x17, [x16, #1752]
  41a318:	add	x16, x16, #0x6d8
  41a31c:	br	x17

000000000041a320 <X509_ATTRIBUTE_get0_type@plt>:
  41a320:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a324:	ldr	x17, [x16, #1760]
  41a328:	add	x16, x16, #0x6e0
  41a32c:	br	x17

000000000041a330 <X509V3_EXT_add_nconf@plt>:
  41a330:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a334:	ldr	x17, [x16, #1768]
  41a338:	add	x16, x16, #0x6e8
  41a33c:	br	x17

000000000041a340 <RAND_poll@plt>:
  41a340:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a344:	ldr	x17, [x16, #1776]
  41a348:	add	x16, x16, #0x6f0
  41a34c:	br	x17

000000000041a350 <X509_digest@plt>:
  41a350:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a354:	ldr	x17, [x16, #1784]
  41a358:	add	x16, x16, #0x6f8
  41a35c:	br	x17

000000000041a360 <X509_VERIFY_PARAM_get0_name@plt>:
  41a360:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a364:	ldr	x17, [x16, #1792]
  41a368:	add	x16, x16, #0x700
  41a36c:	br	x17

000000000041a370 <TS_CONF_set_certs@plt>:
  41a370:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a374:	ldr	x17, [x16, #1800]
  41a378:	add	x16, x16, #0x708
  41a37c:	br	x17

000000000041a380 <EC_POINT_point2bn@plt>:
  41a380:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a384:	ldr	x17, [x16, #1808]
  41a388:	add	x16, x16, #0x710
  41a38c:	br	x17

000000000041a390 <BIO_new_dgram@plt>:
  41a390:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a394:	ldr	x17, [x16, #1816]
  41a398:	add	x16, x16, #0x718
  41a39c:	br	x17

000000000041a3a0 <BIO_set_tcp_ndelay@plt>:
  41a3a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3a4:	ldr	x17, [x16, #1824]
  41a3a8:	add	x16, x16, #0x720
  41a3ac:	br	x17

000000000041a3b0 <EVP_PKEY_missing_parameters@plt>:
  41a3b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3b4:	ldr	x17, [x16, #1832]
  41a3b8:	add	x16, x16, #0x728
  41a3bc:	br	x17

000000000041a3c0 <TS_CONF_set_ess_cert_id_digest@plt>:
  41a3c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3c4:	ldr	x17, [x16, #1840]
  41a3c8:	add	x16, x16, #0x730
  41a3cc:	br	x17

000000000041a3d0 <readlink@plt>:
  41a3d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3d4:	ldr	x17, [x16, #1848]
  41a3d8:	add	x16, x16, #0x738
  41a3dc:	br	x17

000000000041a3e0 <CMS_EncryptedData_encrypt@plt>:
  41a3e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3e4:	ldr	x17, [x16, #1856]
  41a3e8:	add	x16, x16, #0x740
  41a3ec:	br	x17

000000000041a3f0 <EVP_PKEY_new@plt>:
  41a3f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3f4:	ldr	x17, [x16, #1864]
  41a3f8:	add	x16, x16, #0x748
  41a3fc:	br	x17

000000000041a400 <CONF_modules_load@plt>:
  41a400:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a404:	ldr	x17, [x16, #1872]
  41a408:	add	x16, x16, #0x750
  41a40c:	br	x17

000000000041a410 <OPENSSL_strlcat@plt>:
  41a410:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a414:	ldr	x17, [x16, #1880]
  41a418:	add	x16, x16, #0x758
  41a41c:	br	x17

000000000041a420 <CMS_sign@plt>:
  41a420:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a424:	ldr	x17, [x16, #1888]
  41a428:	add	x16, x16, #0x760
  41a42c:	br	x17

000000000041a430 <X509_LOOKUP_ctrl@plt>:
  41a430:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a434:	ldr	x17, [x16, #1896]
  41a438:	add	x16, x16, #0x768
  41a43c:	br	x17

000000000041a440 <AES_encrypt@plt>:
  41a440:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a444:	ldr	x17, [x16, #1904]
  41a448:	add	x16, x16, #0x770
  41a44c:	br	x17

000000000041a450 <SSL_CTX_set_ciphersuites@plt>:
  41a450:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a454:	ldr	x17, [x16, #1912]
  41a458:	add	x16, x16, #0x778
  41a45c:	br	x17

000000000041a460 <SSL_SESSION_get0_peer@plt>:
  41a460:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a464:	ldr	x17, [x16, #1920]
  41a468:	add	x16, x16, #0x780
  41a46c:	br	x17

000000000041a470 <ERR_error_string_n@plt>:
  41a470:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a474:	ldr	x17, [x16, #1928]
  41a478:	add	x16, x16, #0x788
  41a47c:	br	x17

000000000041a480 <i2d_CMS_bio_stream@plt>:
  41a480:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a484:	ldr	x17, [x16, #1936]
  41a488:	add	x16, x16, #0x790
  41a48c:	br	x17

000000000041a490 <SSL_CTX_set_psk_find_session_callback@plt>:
  41a490:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a494:	ldr	x17, [x16, #1944]
  41a498:	add	x16, x16, #0x798
  41a49c:	br	x17

000000000041a4a0 <PKCS7_decrypt@plt>:
  41a4a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4a4:	ldr	x17, [x16, #1952]
  41a4a8:	add	x16, x16, #0x7a0
  41a4ac:	br	x17

000000000041a4b0 <strncasecmp@plt>:
  41a4b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4b4:	ldr	x17, [x16, #1960]
  41a4b8:	add	x16, x16, #0x7a8
  41a4bc:	br	x17

000000000041a4c0 <X509_get_pubkey@plt>:
  41a4c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4c4:	ldr	x17, [x16, #1968]
  41a4c8:	add	x16, x16, #0x7b0
  41a4cc:	br	x17

000000000041a4d0 <PEM_write_bio_X509_CRL@plt>:
  41a4d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4d4:	ldr	x17, [x16, #1976]
  41a4d8:	add	x16, x16, #0x7b8
  41a4dc:	br	x17

000000000041a4e0 <EC_KEY_check_key@plt>:
  41a4e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4e4:	ldr	x17, [x16, #1984]
  41a4e8:	add	x16, x16, #0x7c0
  41a4ec:	br	x17

000000000041a4f0 <SRP_VBASE_get1_by_user@plt>:
  41a4f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4f4:	ldr	x17, [x16, #1992]
  41a4f8:	add	x16, x16, #0x7c8
  41a4fc:	br	x17

000000000041a500 <SSL_CTX_set_srp_verify_param_callback@plt>:
  41a500:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a504:	ldr	x17, [x16, #2000]
  41a508:	add	x16, x16, #0x7d0
  41a50c:	br	x17

000000000041a510 <TS_RESP_print_bio@plt>:
  41a510:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a514:	ldr	x17, [x16, #2008]
  41a518:	add	x16, x16, #0x7d8
  41a51c:	br	x17

000000000041a520 <X509_VERIFY_PARAM_set1_ip_asc@plt>:
  41a520:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a524:	ldr	x17, [x16, #2016]
  41a528:	add	x16, x16, #0x7e0
  41a52c:	br	x17

000000000041a530 <CMS_EncryptedData_decrypt@plt>:
  41a530:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a534:	ldr	x17, [x16, #2024]
  41a538:	add	x16, x16, #0x7e8
  41a53c:	br	x17

000000000041a540 <EC_KEY_set_enc_flags@plt>:
  41a540:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a544:	ldr	x17, [x16, #2032]
  41a548:	add	x16, x16, #0x7f0
  41a54c:	br	x17

000000000041a550 <SSL_set_SSL_CTX@plt>:
  41a550:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a554:	ldr	x17, [x16, #2040]
  41a558:	add	x16, x16, #0x7f8
  41a55c:	br	x17

000000000041a560 <TS_MSG_IMPRINT_free@plt>:
  41a560:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a564:	ldr	x17, [x16, #2048]
  41a568:	add	x16, x16, #0x800
  41a56c:	br	x17

000000000041a570 <CMS_add1_signer@plt>:
  41a570:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a574:	ldr	x17, [x16, #2056]
  41a578:	add	x16, x16, #0x808
  41a57c:	br	x17

000000000041a580 <PEM_X509_INFO_read_bio@plt>:
  41a580:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a584:	ldr	x17, [x16, #2064]
  41a588:	add	x16, x16, #0x810
  41a58c:	br	x17

000000000041a590 <EVP_CIPHER_key_length@plt>:
  41a590:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a594:	ldr	x17, [x16, #2072]
  41a598:	add	x16, x16, #0x818
  41a59c:	br	x17

000000000041a5a0 <putchar@plt>:
  41a5a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5a4:	ldr	x17, [x16, #2080]
  41a5a8:	add	x16, x16, #0x820
  41a5ac:	br	x17

000000000041a5b0 <PKCS7_get0_signers@plt>:
  41a5b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5b4:	ldr	x17, [x16, #2088]
  41a5b8:	add	x16, x16, #0x828
  41a5bc:	br	x17

000000000041a5c0 <HMAC_Update@plt>:
  41a5c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5c4:	ldr	x17, [x16, #2096]
  41a5c8:	add	x16, x16, #0x830
  41a5cc:	br	x17

000000000041a5d0 <UI_method_set_closer@plt>:
  41a5d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5d4:	ldr	x17, [x16, #2104]
  41a5d8:	add	x16, x16, #0x838
  41a5dc:	br	x17

000000000041a5e0 <PKCS12_unpack_p7encdata@plt>:
  41a5e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5e4:	ldr	x17, [x16, #2112]
  41a5e8:	add	x16, x16, #0x840
  41a5ec:	br	x17

000000000041a5f0 <CMS_ContentInfo_free@plt>:
  41a5f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5f4:	ldr	x17, [x16, #2120]
  41a5f8:	add	x16, x16, #0x848
  41a5fc:	br	x17

000000000041a600 <EVP_PKEY_encrypt_init@plt>:
  41a600:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a604:	ldr	x17, [x16, #2128]
  41a608:	add	x16, x16, #0x850
  41a60c:	br	x17

000000000041a610 <PEM_read_bio_DSAparams@plt>:
  41a610:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a614:	ldr	x17, [x16, #2136]
  41a618:	add	x16, x16, #0x858
  41a61c:	br	x17

000000000041a620 <SSL_get_session@plt>:
  41a620:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a624:	ldr	x17, [x16, #2144]
  41a628:	add	x16, x16, #0x860
  41a62c:	br	x17

000000000041a630 <SSL_dane_tlsa_add@plt>:
  41a630:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a634:	ldr	x17, [x16, #2152]
  41a638:	add	x16, x16, #0x868
  41a63c:	br	x17

000000000041a640 <EVP_read_pw_string@plt>:
  41a640:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a644:	ldr	x17, [x16, #2160]
  41a648:	add	x16, x16, #0x870
  41a64c:	br	x17

000000000041a650 <EVP_PKEY_sign_init@plt>:
  41a650:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a654:	ldr	x17, [x16, #2168]
  41a658:	add	x16, x16, #0x878
  41a65c:	br	x17

000000000041a660 <SMIME_write_PKCS7@plt>:
  41a660:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a664:	ldr	x17, [x16, #2176]
  41a668:	add	x16, x16, #0x880
  41a66c:	br	x17

000000000041a670 <X509_INFO_free@plt>:
  41a670:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a674:	ldr	x17, [x16, #2184]
  41a678:	add	x16, x16, #0x888
  41a67c:	br	x17

000000000041a680 <BN_generate_prime_ex@plt>:
  41a680:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a684:	ldr	x17, [x16, #2192]
  41a688:	add	x16, x16, #0x890
  41a68c:	br	x17

000000000041a690 <SSL_verify_client_post_handshake@plt>:
  41a690:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a694:	ldr	x17, [x16, #2200]
  41a698:	add	x16, x16, #0x898
  41a69c:	br	x17

000000000041a6a0 <ASN1_UNIVERSALSTRING_to_string@plt>:
  41a6a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6a4:	ldr	x17, [x16, #2208]
  41a6a8:	add	x16, x16, #0x8a0
  41a6ac:	br	x17

000000000041a6b0 <SSL_CTX_set_psk_server_callback@plt>:
  41a6b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6b4:	ldr	x17, [x16, #2216]
  41a6b8:	add	x16, x16, #0x8a8
  41a6bc:	br	x17

000000000041a6c0 <X509_OBJECT_get0_X509@plt>:
  41a6c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6c4:	ldr	x17, [x16, #2224]
  41a6c8:	add	x16, x16, #0x8b0
  41a6cc:	br	x17

000000000041a6d0 <SSL_CIPHER_find@plt>:
  41a6d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6d4:	ldr	x17, [x16, #2232]
  41a6d8:	add	x16, x16, #0x8b8
  41a6dc:	br	x17

000000000041a6e0 <PKCS12_SAFEBAG_get0_p8inf@plt>:
  41a6e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6e4:	ldr	x17, [x16, #2240]
  41a6e8:	add	x16, x16, #0x8c0
  41a6ec:	br	x17

000000000041a6f0 <TS_STATUS_INFO_new@plt>:
  41a6f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6f4:	ldr	x17, [x16, #2248]
  41a6f8:	add	x16, x16, #0x8c8
  41a6fc:	br	x17

000000000041a700 <TS_REQ_free@plt>:
  41a700:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a704:	ldr	x17, [x16, #2256]
  41a708:	add	x16, x16, #0x8d0
  41a70c:	br	x17

000000000041a710 <fprintf@plt>:
  41a710:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a714:	ldr	x17, [x16, #2264]
  41a718:	add	x16, x16, #0x8d8
  41a71c:	br	x17

000000000041a720 <X509_VERIFY_PARAM_set_depth@plt>:
  41a720:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a724:	ldr	x17, [x16, #2272]
  41a728:	add	x16, x16, #0x8e0
  41a72c:	br	x17

000000000041a730 <SSL_write@plt>:
  41a730:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a734:	ldr	x17, [x16, #2280]
  41a738:	add	x16, x16, #0x8e8
  41a73c:	br	x17

000000000041a740 <i2b_PublicKey_bio@plt>:
  41a740:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a744:	ldr	x17, [x16, #2288]
  41a748:	add	x16, x16, #0x8f0
  41a74c:	br	x17

000000000041a750 <SSL_CTX_set_tlsext_use_srtp@plt>:
  41a750:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a754:	ldr	x17, [x16, #2296]
  41a758:	add	x16, x16, #0x8f8
  41a75c:	br	x17

000000000041a760 <EC_KEY_precompute_mult@plt>:
  41a760:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a764:	ldr	x17, [x16, #2304]
  41a768:	add	x16, x16, #0x900
  41a76c:	br	x17

000000000041a770 <d2i_ASN1_TYPE@plt>:
  41a770:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a774:	ldr	x17, [x16, #2312]
  41a778:	add	x16, x16, #0x908
  41a77c:	br	x17

000000000041a780 <ENGINE_get_first@plt>:
  41a780:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a784:	ldr	x17, [x16, #2320]
  41a788:	add	x16, x16, #0x910
  41a78c:	br	x17

000000000041a790 <TS_TST_INFO_free@plt>:
  41a790:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a794:	ldr	x17, [x16, #2328]
  41a798:	add	x16, x16, #0x918
  41a79c:	br	x17

000000000041a7a0 <BN_set_word@plt>:
  41a7a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7a4:	ldr	x17, [x16, #2336]
  41a7a8:	add	x16, x16, #0x920
  41a7ac:	br	x17

000000000041a7b0 <BIO_ADDRINFO_protocol@plt>:
  41a7b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7b4:	ldr	x17, [x16, #2344]
  41a7b8:	add	x16, x16, #0x928
  41a7bc:	br	x17

000000000041a7c0 <X509_NAME_hash_old@plt>:
  41a7c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7c4:	ldr	x17, [x16, #2352]
  41a7c8:	add	x16, x16, #0x930
  41a7cc:	br	x17

000000000041a7d0 <EVP_DigestSignInit@plt>:
  41a7d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7d4:	ldr	x17, [x16, #2360]
  41a7d8:	add	x16, x16, #0x938
  41a7dc:	br	x17

000000000041a7e0 <ENGINE_get_name@plt>:
  41a7e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7e4:	ldr	x17, [x16, #2368]
  41a7e8:	add	x16, x16, #0x940
  41a7ec:	br	x17

000000000041a7f0 <X509_VERIFY_PARAM_set_flags@plt>:
  41a7f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7f4:	ldr	x17, [x16, #2376]
  41a7f8:	add	x16, x16, #0x948
  41a7fc:	br	x17

000000000041a800 <memcpy@plt>:
  41a800:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a804:	ldr	x17, [x16, #2384]
  41a808:	add	x16, x16, #0x950
  41a80c:	br	x17

000000000041a810 <BUF_reverse@plt>:
  41a810:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a814:	ldr	x17, [x16, #2392]
  41a818:	add	x16, x16, #0x958
  41a81c:	br	x17

000000000041a820 <i2a_ASN1_OBJECT@plt>:
  41a820:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a824:	ldr	x17, [x16, #2400]
  41a828:	add	x16, x16, #0x960
  41a82c:	br	x17

000000000041a830 <SSL_session_reused@plt>:
  41a830:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a834:	ldr	x17, [x16, #2408]
  41a838:	add	x16, x16, #0x968
  41a83c:	br	x17

000000000041a840 <UI_add_verify_string@plt>:
  41a840:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a844:	ldr	x17, [x16, #2416]
  41a848:	add	x16, x16, #0x970
  41a84c:	br	x17

000000000041a850 <BN_bin2bn@plt>:
  41a850:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a854:	ldr	x17, [x16, #2424]
  41a858:	add	x16, x16, #0x978
  41a85c:	br	x17

000000000041a860 <ASYNC_WAIT_CTX_free@plt>:
  41a860:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a864:	ldr	x17, [x16, #2432]
  41a868:	add	x16, x16, #0x980
  41a86c:	br	x17

000000000041a870 <d2i_CMS_bio@plt>:
  41a870:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a874:	ldr	x17, [x16, #2440]
  41a878:	add	x16, x16, #0x988
  41a87c:	br	x17

000000000041a880 <X509_NAME_new@plt>:
  41a880:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a884:	ldr	x17, [x16, #2448]
  41a888:	add	x16, x16, #0x990
  41a88c:	br	x17

000000000041a890 <SSL_CTX_set_default_ctlog_list_file@plt>:
  41a890:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a894:	ldr	x17, [x16, #2456]
  41a898:	add	x16, x16, #0x998
  41a89c:	br	x17

000000000041a8a0 <EC_GROUP_method_of@plt>:
  41a8a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8a4:	ldr	x17, [x16, #2464]
  41a8a8:	add	x16, x16, #0x9a0
  41a8ac:	br	x17

000000000041a8b0 <BIO_s_accept@plt>:
  41a8b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8b4:	ldr	x17, [x16, #2472]
  41a8b8:	add	x16, x16, #0x9a8
  41a8bc:	br	x17

000000000041a8c0 <__ctype_b_loc@plt>:
  41a8c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8c4:	ldr	x17, [x16, #2480]
  41a8c8:	add	x16, x16, #0x9b0
  41a8cc:	br	x17

000000000041a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>:
  41a8d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8d4:	ldr	x17, [x16, #2488]
  41a8d8:	add	x16, x16, #0x9b8
  41a8dc:	br	x17

000000000041a8e0 <X509_EXTENSION_get_object@plt>:
  41a8e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8e4:	ldr	x17, [x16, #2496]
  41a8e8:	add	x16, x16, #0x9c0
  41a8ec:	br	x17

000000000041a8f0 <EVP_CIPHER_CTX_ctrl@plt>:
  41a8f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8f4:	ldr	x17, [x16, #2504]
  41a8f8:	add	x16, x16, #0x9c8
  41a8fc:	br	x17

000000000041a900 <X509_ALGOR_get0@plt>:
  41a900:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a904:	ldr	x17, [x16, #2512]
  41a908:	add	x16, x16, #0x9d0
  41a90c:	br	x17

000000000041a910 <X509_VERIFY_PARAM_set_time@plt>:
  41a910:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a914:	ldr	x17, [x16, #2520]
  41a918:	add	x16, x16, #0x9d8
  41a91c:	br	x17

000000000041a920 <OCSP_request_onereq_count@plt>:
  41a920:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a924:	ldr	x17, [x16, #2528]
  41a928:	add	x16, x16, #0x9e0
  41a92c:	br	x17

000000000041a930 <SSL_get_ciphers@plt>:
  41a930:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a934:	ldr	x17, [x16, #2536]
  41a938:	add	x16, x16, #0x9e8
  41a93c:	br	x17

000000000041a940 <BIO_f_nbio_test@plt>:
  41a940:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a944:	ldr	x17, [x16, #2544]
  41a948:	add	x16, x16, #0x9f0
  41a94c:	br	x17

000000000041a950 <EVP_DecryptInit_ex@plt>:
  41a950:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a954:	ldr	x17, [x16, #2552]
  41a958:	add	x16, x16, #0x9f8
  41a95c:	br	x17

000000000041a960 <SSL_set_shutdown@plt>:
  41a960:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a964:	ldr	x17, [x16, #2560]
  41a968:	add	x16, x16, #0xa00
  41a96c:	br	x17

000000000041a970 <i2d_X509_REQ_bio@plt>:
  41a970:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a974:	ldr	x17, [x16, #2568]
  41a978:	add	x16, x16, #0xa08
  41a97c:	br	x17

000000000041a980 <BIO_puts@plt>:
  41a980:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a984:	ldr	x17, [x16, #2576]
  41a988:	add	x16, x16, #0xa10
  41a98c:	br	x17

000000000041a990 <symlink@plt>:
  41a990:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a994:	ldr	x17, [x16, #2584]
  41a998:	add	x16, x16, #0xa18
  41a99c:	br	x17

000000000041a9a0 <GENERAL_NAME_print@plt>:
  41a9a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9a4:	ldr	x17, [x16, #2592]
  41a9a8:	add	x16, x16, #0xa20
  41a9ac:	br	x17

000000000041a9b0 <EVP_get_digestbyname@plt>:
  41a9b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9b4:	ldr	x17, [x16, #2600]
  41a9b8:	add	x16, x16, #0xa28
  41a9bc:	br	x17

000000000041a9c0 <SSL_CTX_use_certificate_file@plt>:
  41a9c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9c4:	ldr	x17, [x16, #2608]
  41a9c8:	add	x16, x16, #0xa30
  41a9cc:	br	x17

000000000041a9d0 <EVP_PKEY_CTX_get_app_data@plt>:
  41a9d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9d4:	ldr	x17, [x16, #2616]
  41a9d8:	add	x16, x16, #0xa38
  41a9dc:	br	x17

000000000041a9e0 <BN_bn2dec@plt>:
  41a9e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9e4:	ldr	x17, [x16, #2624]
  41a9e8:	add	x16, x16, #0xa40
  41a9ec:	br	x17

000000000041a9f0 <UI_method_get_opener@plt>:
  41a9f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9f4:	ldr	x17, [x16, #2632]
  41a9f8:	add	x16, x16, #0xa48
  41a9fc:	br	x17

000000000041aa00 <BIO_s_null@plt>:
  41aa00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa04:	ldr	x17, [x16, #2640]
  41aa08:	add	x16, x16, #0xa50
  41aa0c:	br	x17

000000000041aa10 <UI_get0_user_data@plt>:
  41aa10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa14:	ldr	x17, [x16, #2648]
  41aa18:	add	x16, x16, #0xa58
  41aa1c:	br	x17

000000000041aa20 <EC_GROUP_free@plt>:
  41aa20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa24:	ldr	x17, [x16, #2656]
  41aa28:	add	x16, x16, #0xa60
  41aa2c:	br	x17

000000000041aa30 <BIO_s_connect@plt>:
  41aa30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa34:	ldr	x17, [x16, #2664]
  41aa38:	add	x16, x16, #0xa68
  41aa3c:	br	x17

000000000041aa40 <OCSP_onereq_get0_id@plt>:
  41aa40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa44:	ldr	x17, [x16, #2672]
  41aa48:	add	x16, x16, #0xa70
  41aa4c:	br	x17

000000000041aa50 <SHA256@plt>:
  41aa50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa54:	ldr	x17, [x16, #2680]
  41aa58:	add	x16, x16, #0xa78
  41aa5c:	br	x17

000000000041aa60 <OCSP_resp_get0_signature@plt>:
  41aa60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa64:	ldr	x17, [x16, #2688]
  41aa68:	add	x16, x16, #0xa80
  41aa6c:	br	x17

000000000041aa70 <PEM_read_bio_X509_CRL@plt>:
  41aa70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa74:	ldr	x17, [x16, #2696]
  41aa78:	add	x16, x16, #0xa88
  41aa7c:	br	x17

000000000041aa80 <ASN1_INTEGER_to_BN@plt>:
  41aa80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa84:	ldr	x17, [x16, #2704]
  41aa88:	add	x16, x16, #0xa90
  41aa8c:	br	x17

000000000041aa90 <EVP_PKEY_base_id@plt>:
  41aa90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa94:	ldr	x17, [x16, #2712]
  41aa98:	add	x16, x16, #0xa98
  41aa9c:	br	x17

000000000041aaa0 <SSL_is_server@plt>:
  41aaa0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaa4:	ldr	x17, [x16, #2720]
  41aaa8:	add	x16, x16, #0xaa0
  41aaac:	br	x17

000000000041aab0 <CMS_get1_certs@plt>:
  41aab0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aab4:	ldr	x17, [x16, #2728]
  41aab8:	add	x16, x16, #0xaa8
  41aabc:	br	x17

000000000041aac0 <BIO_set_callback@plt>:
  41aac0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aac4:	ldr	x17, [x16, #2736]
  41aac8:	add	x16, x16, #0xab0
  41aacc:	br	x17

000000000041aad0 <EC_KEY_set_group@plt>:
  41aad0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aad4:	ldr	x17, [x16, #2744]
  41aad8:	add	x16, x16, #0xab8
  41aadc:	br	x17

000000000041aae0 <BIO_push@plt>:
  41aae0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aae4:	ldr	x17, [x16, #2752]
  41aae8:	add	x16, x16, #0xac0
  41aaec:	br	x17

000000000041aaf0 <SSL_CONF_CTX_new@plt>:
  41aaf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaf4:	ldr	x17, [x16, #2760]
  41aaf8:	add	x16, x16, #0xac8
  41aafc:	br	x17

000000000041ab00 <X509V3_EXT_CRL_add_nconf@plt>:
  41ab00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab04:	ldr	x17, [x16, #2768]
  41ab08:	add	x16, x16, #0xad0
  41ab0c:	br	x17

000000000041ab10 <EVP_PKEY_id@plt>:
  41ab10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab14:	ldr	x17, [x16, #2776]
  41ab18:	add	x16, x16, #0xad8
  41ab1c:	br	x17

000000000041ab20 <SRP_get_default_gN@plt>:
  41ab20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab24:	ldr	x17, [x16, #2784]
  41ab28:	add	x16, x16, #0xae0
  41ab2c:	br	x17

000000000041ab30 <OSSL_STORE_INFO_get0_NAME_description@plt>:
  41ab30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab34:	ldr	x17, [x16, #2792]
  41ab38:	add	x16, x16, #0xae8
  41ab3c:	br	x17

000000000041ab40 <X509_reject_clear@plt>:
  41ab40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab44:	ldr	x17, [x16, #2800]
  41ab48:	add	x16, x16, #0xaf0
  41ab4c:	br	x17

000000000041ab50 <CMS_add1_recipient_cert@plt>:
  41ab50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab54:	ldr	x17, [x16, #2808]
  41ab58:	add	x16, x16, #0xaf8
  41ab5c:	br	x17

000000000041ab60 <EC_curve_nid2nist@plt>:
  41ab60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab64:	ldr	x17, [x16, #2816]
  41ab68:	add	x16, x16, #0xb00
  41ab6c:	br	x17

000000000041ab70 <strncpy@plt>:
  41ab70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab74:	ldr	x17, [x16, #2824]
  41ab78:	add	x16, x16, #0xb08
  41ab7c:	br	x17

000000000041ab80 <PEM_write_bio_X509@plt>:
  41ab80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab84:	ldr	x17, [x16, #2832]
  41ab88:	add	x16, x16, #0xb10
  41ab8c:	br	x17

000000000041ab90 <ENGINE_ctrl_cmd@plt>:
  41ab90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab94:	ldr	x17, [x16, #2840]
  41ab98:	add	x16, x16, #0xb18
  41ab9c:	br	x17

000000000041aba0 <OPENSSL_die@plt>:
  41aba0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aba4:	ldr	x17, [x16, #2848]
  41aba8:	add	x16, x16, #0xb20
  41abac:	br	x17

000000000041abb0 <UI_ctrl@plt>:
  41abb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abb4:	ldr	x17, [x16, #2856]
  41abb8:	add	x16, x16, #0xb28
  41abbc:	br	x17

000000000041abc0 <RC2_cbc_encrypt@plt>:
  41abc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abc4:	ldr	x17, [x16, #2864]
  41abc8:	add	x16, x16, #0xb30
  41abcc:	br	x17

000000000041abd0 <SSL_state_string_long@plt>:
  41abd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abd4:	ldr	x17, [x16, #2872]
  41abd8:	add	x16, x16, #0xb38
  41abdc:	br	x17

000000000041abe0 <SSL_get0_alpn_selected@plt>:
  41abe0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abe4:	ldr	x17, [x16, #2880]
  41abe8:	add	x16, x16, #0xb40
  41abec:	br	x17

000000000041abf0 <OCSP_REQ_CTX_free@plt>:
  41abf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abf4:	ldr	x17, [x16, #2888]
  41abf8:	add	x16, x16, #0xb48
  41abfc:	br	x17

000000000041ac00 <EVP_PKEY_get1_DSA@plt>:
  41ac00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac04:	ldr	x17, [x16, #2896]
  41ac08:	add	x16, x16, #0xb50
  41ac0c:	br	x17

000000000041ac10 <exit@plt>:
  41ac10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac14:	ldr	x17, [x16, #2904]
  41ac18:	add	x16, x16, #0xb58
  41ac1c:	br	x17

000000000041ac20 <X509_VERIFY_PARAM_lookup@plt>:
  41ac20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac24:	ldr	x17, [x16, #2912]
  41ac28:	add	x16, x16, #0xb60
  41ac2c:	br	x17

000000000041ac30 <DTLS_server_method@plt>:
  41ac30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac34:	ldr	x17, [x16, #2920]
  41ac38:	add	x16, x16, #0xb68
  41ac3c:	br	x17

000000000041ac40 <TS_RESP_CTX_new@plt>:
  41ac40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac44:	ldr	x17, [x16, #2928]
  41ac48:	add	x16, x16, #0xb70
  41ac4c:	br	x17

000000000041ac50 <UI_set_result@plt>:
  41ac50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac54:	ldr	x17, [x16, #2936]
  41ac58:	add	x16, x16, #0xb78
  41ac5c:	br	x17

000000000041ac60 <X509_NAME_get_entry@plt>:
  41ac60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac64:	ldr	x17, [x16, #2944]
  41ac68:	add	x16, x16, #0xb80
  41ac6c:	br	x17

000000000041ac70 <DSA_generate_key@plt>:
  41ac70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac74:	ldr	x17, [x16, #2952]
  41ac78:	add	x16, x16, #0xb88
  41ac7c:	br	x17

000000000041ac80 <i2d_TS_REQ_bio@plt>:
  41ac80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac84:	ldr	x17, [x16, #2960]
  41ac88:	add	x16, x16, #0xb90
  41ac8c:	br	x17

000000000041ac90 <OCSP_resp_find_status@plt>:
  41ac90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac94:	ldr	x17, [x16, #2968]
  41ac98:	add	x16, x16, #0xb98
  41ac9c:	br	x17

000000000041aca0 <EVP_md5@plt>:
  41aca0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aca4:	ldr	x17, [x16, #2976]
  41aca8:	add	x16, x16, #0xba0
  41acac:	br	x17

000000000041acb0 <BN_num_bits@plt>:
  41acb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acb4:	ldr	x17, [x16, #2984]
  41acb8:	add	x16, x16, #0xba8
  41acbc:	br	x17

000000000041acc0 <SSL_key_update@plt>:
  41acc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acc4:	ldr	x17, [x16, #2992]
  41acc8:	add	x16, x16, #0xbb0
  41accc:	br	x17

000000000041acd0 <EVP_PKEY_print_private@plt>:
  41acd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acd4:	ldr	x17, [x16, #3000]
  41acd8:	add	x16, x16, #0xbb8
  41acdc:	br	x17

000000000041ace0 <X509_issuer_name_hash_old@plt>:
  41ace0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ace4:	ldr	x17, [x16, #3008]
  41ace8:	add	x16, x16, #0xbc0
  41acec:	br	x17

000000000041acf0 <EVP_MD_size@plt>:
  41acf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acf4:	ldr	x17, [x16, #3016]
  41acf8:	add	x16, x16, #0xbc8
  41acfc:	br	x17

000000000041ad00 <OCSP_check_nonce@plt>:
  41ad00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad04:	ldr	x17, [x16, #3024]
  41ad08:	add	x16, x16, #0xbd0
  41ad0c:	br	x17

000000000041ad10 <strrchr@plt>:
  41ad10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad14:	ldr	x17, [x16, #3032]
  41ad18:	add	x16, x16, #0xbd8
  41ad1c:	br	x17

000000000041ad20 <BIO_callback_ctrl@plt>:
  41ad20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad24:	ldr	x17, [x16, #3040]
  41ad28:	add	x16, x16, #0xbe0
  41ad2c:	br	x17

000000000041ad30 <NETSCAPE_SPKI_sign@plt>:
  41ad30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad34:	ldr	x17, [x16, #3048]
  41ad38:	add	x16, x16, #0xbe8
  41ad3c:	br	x17

000000000041ad40 <BIO_lookup_ex@plt>:
  41ad40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad44:	ldr	x17, [x16, #3056]
  41ad48:	add	x16, x16, #0xbf0
  41ad4c:	br	x17

000000000041ad50 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>:
  41ad50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad54:	ldr	x17, [x16, #3064]
  41ad58:	add	x16, x16, #0xbf8
  41ad5c:	br	x17

000000000041ad60 <BIO_get_callback_arg@plt>:
  41ad60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad64:	ldr	x17, [x16, #3072]
  41ad68:	add	x16, x16, #0xc00
  41ad6c:	br	x17

000000000041ad70 <X509_NAME_ENTRY_get_data@plt>:
  41ad70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad74:	ldr	x17, [x16, #3080]
  41ad78:	add	x16, x16, #0xc08
  41ad7c:	br	x17

000000000041ad80 <SSL_CTX_ctrl@plt>:
  41ad80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad84:	ldr	x17, [x16, #3088]
  41ad88:	add	x16, x16, #0xc10
  41ad8c:	br	x17

000000000041ad90 <__ctype_toupper_loc@plt>:
  41ad90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad94:	ldr	x17, [x16, #3096]
  41ad98:	add	x16, x16, #0xc18
  41ad9c:	br	x17

000000000041ada0 <SSL_get1_supported_ciphers@plt>:
  41ada0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ada4:	ldr	x17, [x16, #3104]
  41ada8:	add	x16, x16, #0xc20
  41adac:	br	x17

000000000041adb0 <X509_to_X509_REQ@plt>:
  41adb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adb4:	ldr	x17, [x16, #3112]
  41adb8:	add	x16, x16, #0xc28
  41adbc:	br	x17

000000000041adc0 <OSSL_STORE_INFO_get0_NAME@plt>:
  41adc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adc4:	ldr	x17, [x16, #3120]
  41adc8:	add	x16, x16, #0xc30
  41adcc:	br	x17

000000000041add0 <X509_STORE_new@plt>:
  41add0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41add4:	ldr	x17, [x16, #3128]
  41add8:	add	x16, x16, #0xc38
  41addc:	br	x17

000000000041ade0 <UI_destroy_method@plt>:
  41ade0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ade4:	ldr	x17, [x16, #3136]
  41ade8:	add	x16, x16, #0xc40
  41adec:	br	x17

000000000041adf0 <OPENSSL_cipher_name@plt>:
  41adf0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adf4:	ldr	x17, [x16, #3144]
  41adf8:	add	x16, x16, #0xc48
  41adfc:	br	x17

000000000041ae00 <SSL_SESSION_print@plt>:
  41ae00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae04:	ldr	x17, [x16, #3152]
  41ae08:	add	x16, x16, #0xc50
  41ae0c:	br	x17

000000000041ae10 <X509_REQ_add1_attr_by_NID@plt>:
  41ae10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae14:	ldr	x17, [x16, #3160]
  41ae18:	add	x16, x16, #0xc58
  41ae1c:	br	x17

000000000041ae20 <DH_check@plt>:
  41ae20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae24:	ldr	x17, [x16, #3168]
  41ae28:	add	x16, x16, #0xc60
  41ae2c:	br	x17

000000000041ae30 <SSL_CTX_set_default_read_buffer_len@plt>:
  41ae30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae34:	ldr	x17, [x16, #3176]
  41ae38:	add	x16, x16, #0xc68
  41ae3c:	br	x17

000000000041ae40 <ENGINE_get_RAND@plt>:
  41ae40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae44:	ldr	x17, [x16, #3184]
  41ae48:	add	x16, x16, #0xc70
  41ae4c:	br	x17

000000000041ae50 <SSL_set_post_handshake_auth@plt>:
  41ae50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae54:	ldr	x17, [x16, #3192]
  41ae58:	add	x16, x16, #0xc78
  41ae5c:	br	x17

000000000041ae60 <BIO_sock_should_retry@plt>:
  41ae60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae64:	ldr	x17, [x16, #3200]
  41ae68:	add	x16, x16, #0xc80
  41ae6c:	br	x17

000000000041ae70 <select@plt>:
  41ae70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae74:	ldr	x17, [x16, #3208]
  41ae78:	add	x16, x16, #0xc88
  41ae7c:	br	x17

000000000041ae80 <NETSCAPE_SPKI_get_pubkey@plt>:
  41ae80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae84:	ldr	x17, [x16, #3216]
  41ae88:	add	x16, x16, #0xc90
  41ae8c:	br	x17

000000000041ae90 <SSL_CTX_get_security_callback@plt>:
  41ae90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae94:	ldr	x17, [x16, #3224]
  41ae98:	add	x16, x16, #0xc98
  41ae9c:	br	x17

000000000041aea0 <SSL_get0_next_proto_negotiated@plt>:
  41aea0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aea4:	ldr	x17, [x16, #3232]
  41aea8:	add	x16, x16, #0xca0
  41aeac:	br	x17

000000000041aeb0 <SSL_check_chain@plt>:
  41aeb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aeb4:	ldr	x17, [x16, #3240]
  41aeb8:	add	x16, x16, #0xca8
  41aebc:	br	x17

000000000041aec0 <SSL_CTX_set_max_early_data@plt>:
  41aec0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aec4:	ldr	x17, [x16, #3248]
  41aec8:	add	x16, x16, #0xcb0
  41aecc:	br	x17

000000000041aed0 <RSA_verify@plt>:
  41aed0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aed4:	ldr	x17, [x16, #3256]
  41aed8:	add	x16, x16, #0xcb8
  41aedc:	br	x17

000000000041aee0 <PEM_write_bio_RSA_PUBKEY@plt>:
  41aee0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aee4:	ldr	x17, [x16, #3264]
  41aee8:	add	x16, x16, #0xcc0
  41aeec:	br	x17

000000000041aef0 <sleep@plt>:
  41aef0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aef4:	ldr	x17, [x16, #3272]
  41aef8:	add	x16, x16, #0xcc8
  41aefc:	br	x17

000000000041af00 <OCSP_REQUEST_free@plt>:
  41af00:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af04:	ldr	x17, [x16, #3280]
  41af08:	add	x16, x16, #0xcd0
  41af0c:	br	x17

000000000041af10 <SSL_SESSION_up_ref@plt>:
  41af10:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af14:	ldr	x17, [x16, #3288]
  41af18:	add	x16, x16, #0xcd8
  41af1c:	br	x17

000000000041af20 <NETSCAPE_SPKI_b64_decode@plt>:
  41af20:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af24:	ldr	x17, [x16, #3296]
  41af28:	add	x16, x16, #0xce0
  41af2c:	br	x17

000000000041af30 <PBKDF2PARAM_free@plt>:
  41af30:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af34:	ldr	x17, [x16, #3304]
  41af38:	add	x16, x16, #0xce8
  41af3c:	br	x17

000000000041af40 <PEM_read_bio_PKCS7@plt>:
  41af40:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af44:	ldr	x17, [x16, #3312]
  41af48:	add	x16, x16, #0xcf0
  41af4c:	br	x17

000000000041af50 <CRYPTO_malloc@plt>:
  41af50:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af54:	ldr	x17, [x16, #3320]
  41af58:	add	x16, x16, #0xcf8
  41af5c:	br	x17

000000000041af60 <shutdown@plt>:
  41af60:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af64:	ldr	x17, [x16, #3328]
  41af68:	add	x16, x16, #0xd00
  41af6c:	br	x17

000000000041af70 <OPENSSL_LH_free@plt>:
  41af70:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af74:	ldr	x17, [x16, #3336]
  41af78:	add	x16, x16, #0xd08
  41af7c:	br	x17

000000000041af80 <X509_getm_notAfter@plt>:
  41af80:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af84:	ldr	x17, [x16, #3344]
  41af88:	add	x16, x16, #0xd10
  41af8c:	br	x17

000000000041af90 <CRYPTO_strdup@plt>:
  41af90:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af94:	ldr	x17, [x16, #3352]
  41af98:	add	x16, x16, #0xd18
  41af9c:	br	x17

000000000041afa0 <i2d_DSAPrivateKey_bio@plt>:
  41afa0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afa4:	ldr	x17, [x16, #3360]
  41afa8:	add	x16, x16, #0xd20
  41afac:	br	x17

000000000041afb0 <ASN1_STRING_get0_data@plt>:
  41afb0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afb4:	ldr	x17, [x16, #3368]
  41afb8:	add	x16, x16, #0xd28
  41afbc:	br	x17

000000000041afc0 <EVP_DigestUpdate@plt>:
  41afc0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afc4:	ldr	x17, [x16, #3376]
  41afc8:	add	x16, x16, #0xd30
  41afcc:	br	x17

000000000041afd0 <DH_new@plt>:
  41afd0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afd4:	ldr	x17, [x16, #3384]
  41afd8:	add	x16, x16, #0xd38
  41afdc:	br	x17

000000000041afe0 <SSL_CTX_add_client_custom_ext@plt>:
  41afe0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afe4:	ldr	x17, [x16, #3392]
  41afe8:	add	x16, x16, #0xd40
  41afec:	br	x17

000000000041aff0 <TS_REQ_set_version@plt>:
  41aff0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aff4:	ldr	x17, [x16, #3400]
  41aff8:	add	x16, x16, #0xd48
  41affc:	br	x17

000000000041b000 <strstr@plt>:
  41b000:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b004:	ldr	x17, [x16, #3408]
  41b008:	add	x16, x16, #0xd50
  41b00c:	br	x17

000000000041b010 <ASN1_ITEM_lookup@plt>:
  41b010:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b014:	ldr	x17, [x16, #3416]
  41b018:	add	x16, x16, #0xd58
  41b01c:	br	x17

000000000041b020 <UI_get_string_type@plt>:
  41b020:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b024:	ldr	x17, [x16, #3424]
  41b028:	add	x16, x16, #0xd60
  41b02c:	br	x17

000000000041b030 <SSL_read_early_data@plt>:
  41b030:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b034:	ldr	x17, [x16, #3432]
  41b038:	add	x16, x16, #0xd68
  41b03c:	br	x17

000000000041b040 <EC_KEY_print@plt>:
  41b040:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b044:	ldr	x17, [x16, #3440]
  41b048:	add	x16, x16, #0xd70
  41b04c:	br	x17

000000000041b050 <SSL_CIPHER_get_name@plt>:
  41b050:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b054:	ldr	x17, [x16, #3448]
  41b058:	add	x16, x16, #0xd78
  41b05c:	br	x17

000000000041b060 <PKCS7_to_TS_TST_INFO@plt>:
  41b060:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b064:	ldr	x17, [x16, #3456]
  41b068:	add	x16, x16, #0xd80
  41b06c:	br	x17

000000000041b070 <OCSP_basic_add1_status@plt>:
  41b070:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b074:	ldr	x17, [x16, #3464]
  41b078:	add	x16, x16, #0xd88
  41b07c:	br	x17

000000000041b080 <i2d_DSAparams@plt>:
  41b080:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b084:	ldr	x17, [x16, #3472]
  41b088:	add	x16, x16, #0xd90
  41b08c:	br	x17

000000000041b090 <SSL_CTX_set_recv_max_early_data@plt>:
  41b090:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b094:	ldr	x17, [x16, #3480]
  41b098:	add	x16, x16, #0xd98
  41b09c:	br	x17

000000000041b0a0 <_exit@plt>:
  41b0a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0a4:	ldr	x17, [x16, #3488]
  41b0a8:	add	x16, x16, #0xda0
  41b0ac:	br	x17

000000000041b0b0 <X509_time_adj_ex@plt>:
  41b0b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0b4:	ldr	x17, [x16, #3496]
  41b0b8:	add	x16, x16, #0xda8
  41b0bc:	br	x17

000000000041b0c0 <EC_KEY_get0_group@plt>:
  41b0c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0c4:	ldr	x17, [x16, #3504]
  41b0c8:	add	x16, x16, #0xdb0
  41b0cc:	br	x17

000000000041b0d0 <OpenSSL_version_num@plt>:
  41b0d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0d4:	ldr	x17, [x16, #3512]
  41b0d8:	add	x16, x16, #0xdb8
  41b0dc:	br	x17

000000000041b0e0 <X509_cmp_time@plt>:
  41b0e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0e4:	ldr	x17, [x16, #3520]
  41b0e8:	add	x16, x16, #0xdc0
  41b0ec:	br	x17

000000000041b0f0 <ENGINE_load_private_key@plt>:
  41b0f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0f4:	ldr	x17, [x16, #3528]
  41b0f8:	add	x16, x16, #0xdc8
  41b0fc:	br	x17

000000000041b100 <OPENSSL_sk_new_null@plt>:
  41b100:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b104:	ldr	x17, [x16, #3536]
  41b108:	add	x16, x16, #0xdd0
  41b10c:	br	x17

000000000041b110 <OPENSSL_LH_new@plt>:
  41b110:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b114:	ldr	x17, [x16, #3544]
  41b118:	add	x16, x16, #0xdd8
  41b11c:	br	x17

000000000041b120 <BIO_gets@plt>:
  41b120:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b124:	ldr	x17, [x16, #3552]
  41b128:	add	x16, x16, #0xde0
  41b12c:	br	x17

000000000041b130 <UI_method_get_closer@plt>:
  41b130:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b134:	ldr	x17, [x16, #3560]
  41b138:	add	x16, x16, #0xde8
  41b13c:	br	x17

000000000041b140 <TXT_DB_insert@plt>:
  41b140:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b144:	ldr	x17, [x16, #3568]
  41b148:	add	x16, x16, #0xdf0
  41b14c:	br	x17

000000000041b150 <DSA_get0_key@plt>:
  41b150:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b154:	ldr	x17, [x16, #3576]
  41b158:	add	x16, x16, #0xdf8
  41b15c:	br	x17

000000000041b160 <BIO_s_file@plt>:
  41b160:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b164:	ldr	x17, [x16, #3584]
  41b168:	add	x16, x16, #0xe00
  41b16c:	br	x17

000000000041b170 <SSL_select_next_proto@plt>:
  41b170:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b174:	ldr	x17, [x16, #3592]
  41b178:	add	x16, x16, #0xe08
  41b17c:	br	x17

000000000041b180 <BN_cmp@plt>:
  41b180:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b184:	ldr	x17, [x16, #3600]
  41b188:	add	x16, x16, #0xe10
  41b18c:	br	x17

000000000041b190 <X509_EXTENSION_free@plt>:
  41b190:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b194:	ldr	x17, [x16, #3608]
  41b198:	add	x16, x16, #0xe18
  41b19c:	br	x17

000000000041b1a0 <X509_LOOKUP_file@plt>:
  41b1a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1a4:	ldr	x17, [x16, #3616]
  41b1a8:	add	x16, x16, #0xe20
  41b1ac:	br	x17

000000000041b1b0 <DSA_set0_key@plt>:
  41b1b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1b4:	ldr	x17, [x16, #3624]
  41b1b8:	add	x16, x16, #0xe28
  41b1bc:	br	x17

000000000041b1c0 <BIO_new_file@plt>:
  41b1c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1c4:	ldr	x17, [x16, #3632]
  41b1c8:	add	x16, x16, #0xe30
  41b1cc:	br	x17

000000000041b1d0 <UI_get_input_flags@plt>:
  41b1d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1d4:	ldr	x17, [x16, #3640]
  41b1d8:	add	x16, x16, #0xe38
  41b1dc:	br	x17

000000000041b1e0 <CRYPTO_free@plt>:
  41b1e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1e4:	ldr	x17, [x16, #3648]
  41b1e8:	add	x16, x16, #0xe40
  41b1ec:	br	x17

000000000041b1f0 <X509V3_set_ctx@plt>:
  41b1f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1f4:	ldr	x17, [x16, #3656]
  41b1f8:	add	x16, x16, #0xe48
  41b1fc:	br	x17

000000000041b200 <DES_ncbc_encrypt@plt>:
  41b200:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b204:	ldr	x17, [x16, #3664]
  41b208:	add	x16, x16, #0xe50
  41b20c:	br	x17

000000000041b210 <dup@plt>:
  41b210:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b214:	ldr	x17, [x16, #3672]
  41b218:	add	x16, x16, #0xe58
  41b21c:	br	x17

000000000041b220 <SSL_CONF_CTX_free@plt>:
  41b220:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b224:	ldr	x17, [x16, #3680]
  41b228:	add	x16, x16, #0xe60
  41b22c:	br	x17

000000000041b230 <BIO_listen@plt>:
  41b230:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b234:	ldr	x17, [x16, #3688]
  41b238:	add	x16, x16, #0xe68
  41b23c:	br	x17

000000000041b240 <CONF_load@plt>:
  41b240:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b244:	ldr	x17, [x16, #3696]
  41b248:	add	x16, x16, #0xe70
  41b24c:	br	x17

000000000041b250 <BUF_MEM_grow@plt>:
  41b250:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b254:	ldr	x17, [x16, #3704]
  41b258:	add	x16, x16, #0xe78
  41b25c:	br	x17

000000000041b260 <BN_add_word@plt>:
  41b260:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b264:	ldr	x17, [x16, #3712]
  41b268:	add	x16, x16, #0xe80
  41b26c:	br	x17

000000000041b270 <PEM_read_bio_PKCS8@plt>:
  41b270:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b274:	ldr	x17, [x16, #3720]
  41b278:	add	x16, x16, #0xe88
  41b27c:	br	x17

000000000041b280 <CMS_verify@plt>:
  41b280:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b284:	ldr	x17, [x16, #3728]
  41b288:	add	x16, x16, #0xe90
  41b28c:	br	x17

000000000041b290 <OSSL_STORE_open@plt>:
  41b290:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b294:	ldr	x17, [x16, #3736]
  41b298:	add	x16, x16, #0xe98
  41b29c:	br	x17

000000000041b2a0 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41b2a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2a4:	ldr	x17, [x16, #3744]
  41b2a8:	add	x16, x16, #0xea0
  41b2ac:	br	x17

000000000041b2b0 <X509_PURPOSE_get_id@plt>:
  41b2b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2b4:	ldr	x17, [x16, #3752]
  41b2b8:	add	x16, x16, #0xea8
  41b2bc:	br	x17

000000000041b2c0 <i2d_X509_PUBKEY@plt>:
  41b2c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2c4:	ldr	x17, [x16, #3760]
  41b2c8:	add	x16, x16, #0xeb0
  41b2cc:	br	x17

000000000041b2d0 <X509_NAME_add_entry_by_NID@plt>:
  41b2d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2d4:	ldr	x17, [x16, #3768]
  41b2d8:	add	x16, x16, #0xeb8
  41b2dc:	br	x17

000000000041b2e0 <TS_RESP_verify_token@plt>:
  41b2e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2e4:	ldr	x17, [x16, #3776]
  41b2e8:	add	x16, x16, #0xec0
  41b2ec:	br	x17

000000000041b2f0 <SSL_new@plt>:
  41b2f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2f4:	ldr	x17, [x16, #3784]
  41b2f8:	add	x16, x16, #0xec8
  41b2fc:	br	x17

000000000041b300 <TS_VERIFY_CTX_set_data@plt>:
  41b300:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b304:	ldr	x17, [x16, #3792]
  41b308:	add	x16, x16, #0xed0
  41b30c:	br	x17

000000000041b310 <RSA_size@plt>:
  41b310:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b314:	ldr	x17, [x16, #3800]
  41b318:	add	x16, x16, #0xed8
  41b31c:	br	x17

000000000041b320 <EVP_DigestFinal_ex@plt>:
  41b320:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b324:	ldr	x17, [x16, #3808]
  41b328:	add	x16, x16, #0xee0
  41b32c:	br	x17

000000000041b330 <d2i_X509_REQ_bio@plt>:
  41b330:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b334:	ldr	x17, [x16, #3816]
  41b338:	add	x16, x16, #0xee8
  41b33c:	br	x17

000000000041b340 <d2i_PKCS7_bio@plt>:
  41b340:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b344:	ldr	x17, [x16, #3824]
  41b348:	add	x16, x16, #0xef0
  41b34c:	br	x17

000000000041b350 <NCONF_get_number_e@plt>:
  41b350:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b354:	ldr	x17, [x16, #3832]
  41b358:	add	x16, x16, #0xef8
  41b35c:	br	x17

000000000041b360 <fputc@plt>:
  41b360:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b364:	ldr	x17, [x16, #3840]
  41b368:	add	x16, x16, #0xf00
  41b36c:	br	x17

000000000041b370 <BIO_socket_nbio@plt>:
  41b370:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b374:	ldr	x17, [x16, #3848]
  41b378:	add	x16, x16, #0xf08
  41b37c:	br	x17

000000000041b380 <BIO_ADDR_rawaddress@plt>:
  41b380:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b384:	ldr	x17, [x16, #3856]
  41b388:	add	x16, x16, #0xf10
  41b38c:	br	x17

000000000041b390 <SSL_has_pending@plt>:
  41b390:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b394:	ldr	x17, [x16, #3864]
  41b398:	add	x16, x16, #0xf18
  41b39c:	br	x17

000000000041b3a0 <OPENSSL_sk_shift@plt>:
  41b3a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3a4:	ldr	x17, [x16, #3872]
  41b3a8:	add	x16, x16, #0xf20
  41b3ac:	br	x17

000000000041b3b0 <PEM_read_bio_Parameters@plt>:
  41b3b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3b4:	ldr	x17, [x16, #3880]
  41b3b8:	add	x16, x16, #0xf28
  41b3bc:	br	x17

000000000041b3c0 <BIO_get_data@plt>:
  41b3c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3c4:	ldr	x17, [x16, #3888]
  41b3c8:	add	x16, x16, #0xf30
  41b3cc:	br	x17

000000000041b3d0 <BIO_socket@plt>:
  41b3d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3d4:	ldr	x17, [x16, #3896]
  41b3d8:	add	x16, x16, #0xf38
  41b3dc:	br	x17

000000000041b3e0 <__isoc99_sscanf@plt>:
  41b3e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3e4:	ldr	x17, [x16, #3904]
  41b3e8:	add	x16, x16, #0xf40
  41b3ec:	br	x17

000000000041b3f0 <CRYPTO_gcm128_aad@plt>:
  41b3f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3f4:	ldr	x17, [x16, #3912]
  41b3f8:	add	x16, x16, #0xf48
  41b3fc:	br	x17

000000000041b400 <EVP_PKEY_set1_RSA@plt>:
  41b400:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b404:	ldr	x17, [x16, #3920]
  41b408:	add	x16, x16, #0xf50
  41b40c:	br	x17

000000000041b410 <EVP_PKEY_keygen_init@plt>:
  41b410:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b414:	ldr	x17, [x16, #3928]
  41b418:	add	x16, x16, #0xf58
  41b41c:	br	x17

000000000041b420 <EVP_PKEY_check@plt>:
  41b420:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b424:	ldr	x17, [x16, #3936]
  41b428:	add	x16, x16, #0xf60
  41b42c:	br	x17

000000000041b430 <CMS_get1_ReceiptRequest@plt>:
  41b430:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b434:	ldr	x17, [x16, #3944]
  41b438:	add	x16, x16, #0xf68
  41b43c:	br	x17

000000000041b440 <SSL_clear@plt>:
  41b440:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b444:	ldr	x17, [x16, #3952]
  41b448:	add	x16, x16, #0xf70
  41b44c:	br	x17

000000000041b450 <strncmp@plt>:
  41b450:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b454:	ldr	x17, [x16, #3960]
  41b458:	add	x16, x16, #0xf78
  41b45c:	br	x17

000000000041b460 <OCSP_RESPONSE_print@plt>:
  41b460:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b464:	ldr	x17, [x16, #3968]
  41b468:	add	x16, x16, #0xf80
  41b46c:	br	x17

000000000041b470 <ASN1_STRING_cmp@plt>:
  41b470:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b474:	ldr	x17, [x16, #3976]
  41b478:	add	x16, x16, #0xf88
  41b47c:	br	x17

000000000041b480 <MD5@plt>:
  41b480:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b484:	ldr	x17, [x16, #3984]
  41b488:	add	x16, x16, #0xf90
  41b48c:	br	x17

000000000041b490 <TS_REQ_set_nonce@plt>:
  41b490:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b494:	ldr	x17, [x16, #3992]
  41b498:	add	x16, x16, #0xf98
  41b49c:	br	x17

000000000041b4a0 <EC_KEY_generate_key@plt>:
  41b4a0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4a4:	ldr	x17, [x16, #4000]
  41b4a8:	add	x16, x16, #0xfa0
  41b4ac:	br	x17

000000000041b4b0 <BN_options@plt>:
  41b4b0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4b4:	ldr	x17, [x16, #4008]
  41b4b8:	add	x16, x16, #0xfa8
  41b4bc:	br	x17

000000000041b4c0 <SSL_get_servername_type@plt>:
  41b4c0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4c4:	ldr	x17, [x16, #4016]
  41b4c8:	add	x16, x16, #0xfb0
  41b4cc:	br	x17

000000000041b4d0 <SSL_CTX_enable_ct@plt>:
  41b4d0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4d4:	ldr	x17, [x16, #4024]
  41b4d8:	add	x16, x16, #0xfb8
  41b4dc:	br	x17

000000000041b4e0 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  41b4e0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4e4:	ldr	x17, [x16, #4032]
  41b4e8:	add	x16, x16, #0xfc0
  41b4ec:	br	x17

000000000041b4f0 <access@plt>:
  41b4f0:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4f4:	ldr	x17, [x16, #4040]
  41b4f8:	add	x16, x16, #0xfc8
  41b4fc:	br	x17

000000000041b500 <ASYNC_WAIT_CTX_new@plt>:
  41b500:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b504:	ldr	x17, [x16, #4048]
  41b508:	add	x16, x16, #0xfd0
  41b50c:	br	x17

000000000041b510 <SMIME_read_CMS@plt>:
  41b510:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b514:	ldr	x17, [x16, #4056]
  41b518:	add	x16, x16, #0xfd8
  41b51c:	br	x17

000000000041b520 <OCSP_RESPONSE_new@plt>:
  41b520:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b524:	ldr	x17, [x16, #4064]
  41b528:	add	x16, x16, #0xfe0
  41b52c:	br	x17

000000000041b530 <EVP_PKEY_verify_recover_init@plt>:
  41b530:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b534:	ldr	x17, [x16, #4072]
  41b538:	add	x16, x16, #0xfe8
  41b53c:	br	x17

000000000041b540 <SRP_check_known_gN_param@plt>:
  41b540:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b544:	ldr	x17, [x16, #4080]
  41b548:	add	x16, x16, #0xff0
  41b54c:	br	x17

000000000041b550 <abort@plt>:
  41b550:	adrp	x16, 49e000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b554:	ldr	x17, [x16, #4088]
  41b558:	add	x16, x16, #0xff8
  41b55c:	br	x17

000000000041b560 <SSL_dane_enable@plt>:
  41b560:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b564:	ldr	x17, [x16]
  41b568:	add	x16, x16, #0x0
  41b56c:	br	x17

000000000041b570 <X509_REQ_get_subject_name@plt>:
  41b570:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b574:	ldr	x17, [x16, #8]
  41b578:	add	x16, x16, #0x8
  41b57c:	br	x17

000000000041b580 <PEM_write_bio_SSL_SESSION@plt>:
  41b580:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b584:	ldr	x17, [x16, #16]
  41b588:	add	x16, x16, #0x10
  41b58c:	br	x17

000000000041b590 <X509_VERIFY_PARAM_add0_policy@plt>:
  41b590:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b594:	ldr	x17, [x16, #24]
  41b598:	add	x16, x16, #0x18
  41b59c:	br	x17

000000000041b5a0 <EVP_DigestFinal@plt>:
  41b5a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5a4:	ldr	x17, [x16, #32]
  41b5a8:	add	x16, x16, #0x20
  41b5ac:	br	x17

000000000041b5b0 <X509_CRL_set1_nextUpdate@plt>:
  41b5b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5b4:	ldr	x17, [x16, #40]
  41b5b8:	add	x16, x16, #0x28
  41b5bc:	br	x17

000000000041b5c0 <i2d_EC_PUBKEY_bio@plt>:
  41b5c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5c4:	ldr	x17, [x16, #48]
  41b5c8:	add	x16, x16, #0x30
  41b5cc:	br	x17

000000000041b5d0 <ASN1_parse_dump@plt>:
  41b5d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5d4:	ldr	x17, [x16, #56]
  41b5d8:	add	x16, x16, #0x38
  41b5dc:	br	x17

000000000041b5e0 <X509_alias_get0@plt>:
  41b5e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5e4:	ldr	x17, [x16, #64]
  41b5e8:	add	x16, x16, #0x40
  41b5ec:	br	x17

000000000041b5f0 <SSL_read@plt>:
  41b5f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5f4:	ldr	x17, [x16, #72]
  41b5f8:	add	x16, x16, #0x48
  41b5fc:	br	x17

000000000041b600 <ASN1_UTCTIME_free@plt>:
  41b600:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b604:	ldr	x17, [x16, #80]
  41b608:	add	x16, x16, #0x50
  41b60c:	br	x17

000000000041b610 <i2d_PKCS8_bio@plt>:
  41b610:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b614:	ldr	x17, [x16, #88]
  41b618:	add	x16, x16, #0x58
  41b61c:	br	x17

000000000041b620 <BIO_new@plt>:
  41b620:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b624:	ldr	x17, [x16, #96]
  41b628:	add	x16, x16, #0x60
  41b62c:	br	x17

000000000041b630 <PKCS7_add_certificate@plt>:
  41b630:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b634:	ldr	x17, [x16, #104]
  41b638:	add	x16, x16, #0x68
  41b63c:	br	x17

000000000041b640 <BN_hex2bn@plt>:
  41b640:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b644:	ldr	x17, [x16, #112]
  41b648:	add	x16, x16, #0x70
  41b64c:	br	x17

000000000041b650 <SSL_CTX_set_default_verify_dir@plt>:
  41b650:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b654:	ldr	x17, [x16, #120]
  41b658:	add	x16, x16, #0x78
  41b65c:	br	x17

000000000041b660 <TS_RESP_set_tst_info@plt>:
  41b660:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b664:	ldr	x17, [x16, #128]
  41b668:	add	x16, x16, #0x80
  41b66c:	br	x17

000000000041b670 <SSL_CTX_load_verify_locations@plt>:
  41b670:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b674:	ldr	x17, [x16, #136]
  41b678:	add	x16, x16, #0x88
  41b67c:	br	x17

000000000041b680 <EC_GROUP_get0_generator@plt>:
  41b680:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b684:	ldr	x17, [x16, #144]
  41b688:	add	x16, x16, #0x90
  41b68c:	br	x17

000000000041b690 <CRYPTO_gcm128_setiv@plt>:
  41b690:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b694:	ldr	x17, [x16, #152]
  41b698:	add	x16, x16, #0x98
  41b69c:	br	x17

000000000041b6a0 <OPENSSL_LH_retrieve@plt>:
  41b6a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6a4:	ldr	x17, [x16, #160]
  41b6a8:	add	x16, x16, #0xa0
  41b6ac:	br	x17

000000000041b6b0 <EVP_PKEY_derive@plt>:
  41b6b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6b4:	ldr	x17, [x16, #168]
  41b6b8:	add	x16, x16, #0xa8
  41b6bc:	br	x17

000000000041b6c0 <X509_PURPOSE_get_by_sname@plt>:
  41b6c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6c4:	ldr	x17, [x16, #176]
  41b6c8:	add	x16, x16, #0xb0
  41b6cc:	br	x17

000000000041b6d0 <BIO_ADDR_new@plt>:
  41b6d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6d4:	ldr	x17, [x16, #184]
  41b6d8:	add	x16, x16, #0xb8
  41b6dc:	br	x17

000000000041b6e0 <SSL_CONF_cmd@plt>:
  41b6e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6e4:	ldr	x17, [x16, #192]
  41b6e8:	add	x16, x16, #0xc0
  41b6ec:	br	x17

000000000041b6f0 <SSL_has_matching_session_id@plt>:
  41b6f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6f4:	ldr	x17, [x16, #200]
  41b6f8:	add	x16, x16, #0xc8
  41b6fc:	br	x17

000000000041b700 <TS_STATUS_INFO_free@plt>:
  41b700:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b704:	ldr	x17, [x16, #208]
  41b708:	add	x16, x16, #0xd0
  41b70c:	br	x17

000000000041b710 <EVP_DigestVerifyInit@plt>:
  41b710:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b714:	ldr	x17, [x16, #216]
  41b718:	add	x16, x16, #0xd8
  41b71c:	br	x17

000000000041b720 <RSA_new@plt>:
  41b720:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b724:	ldr	x17, [x16, #224]
  41b728:	add	x16, x16, #0xe0
  41b72c:	br	x17

000000000041b730 <X509_gmtime_adj@plt>:
  41b730:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b734:	ldr	x17, [x16, #232]
  41b738:	add	x16, x16, #0xe8
  41b73c:	br	x17

000000000041b740 <OSSL_STORE_SEARCH_by_issuer_serial@plt>:
  41b740:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b744:	ldr	x17, [x16, #240]
  41b748:	add	x16, x16, #0xf0
  41b74c:	br	x17

000000000041b750 <SSL_get_options@plt>:
  41b750:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b754:	ldr	x17, [x16, #248]
  41b758:	add	x16, x16, #0xf8
  41b75c:	br	x17

000000000041b760 <SSL_CTX_set_srp_strength@plt>:
  41b760:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b764:	ldr	x17, [x16, #256]
  41b768:	add	x16, x16, #0x100
  41b76c:	br	x17

000000000041b770 <BIO_ADDRINFO_family@plt>:
  41b770:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b774:	ldr	x17, [x16, #264]
  41b778:	add	x16, x16, #0x108
  41b77c:	br	x17

000000000041b780 <SSL_CTX_callback_ctrl@plt>:
  41b780:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b784:	ldr	x17, [x16, #272]
  41b788:	add	x16, x16, #0x110
  41b78c:	br	x17

000000000041b790 <BIO_sock_info@plt>:
  41b790:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b794:	ldr	x17, [x16, #280]
  41b798:	add	x16, x16, #0x118
  41b79c:	br	x17

000000000041b7a0 <X509_VERIFY_PARAM_get0@plt>:
  41b7a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7a4:	ldr	x17, [x16, #288]
  41b7a8:	add	x16, x16, #0x120
  41b7ac:	br	x17

000000000041b7b0 <ENGINE_get_DH@plt>:
  41b7b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7b4:	ldr	x17, [x16, #296]
  41b7b8:	add	x16, x16, #0x128
  41b7bc:	br	x17

000000000041b7c0 <i2d_ECPKParameters@plt>:
  41b7c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7c4:	ldr	x17, [x16, #304]
  41b7c8:	add	x16, x16, #0x130
  41b7cc:	br	x17

000000000041b7d0 <SSL_CTX_use_PrivateKey@plt>:
  41b7d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7d4:	ldr	x17, [x16, #312]
  41b7d8:	add	x16, x16, #0x138
  41b7dc:	br	x17

000000000041b7e0 <CMS_add0_recipient_key@plt>:
  41b7e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7e4:	ldr	x17, [x16, #320]
  41b7e8:	add	x16, x16, #0x140
  41b7ec:	br	x17

000000000041b7f0 <EVP_PKEY_decrypt@plt>:
  41b7f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7f4:	ldr	x17, [x16, #328]
  41b7f8:	add	x16, x16, #0x148
  41b7fc:	br	x17

000000000041b800 <ASN1_INTEGER_free@plt>:
  41b800:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b804:	ldr	x17, [x16, #336]
  41b808:	add	x16, x16, #0x150
  41b80c:	br	x17

000000000041b810 <OSSL_STORE_close@plt>:
  41b810:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b814:	ldr	x17, [x16, #344]
  41b818:	add	x16, x16, #0x158
  41b81c:	br	x17

000000000041b820 <PKCS7_encrypt@plt>:
  41b820:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b824:	ldr	x17, [x16, #352]
  41b828:	add	x16, x16, #0x160
  41b82c:	br	x17

000000000041b830 <CMS_uncompress@plt>:
  41b830:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b834:	ldr	x17, [x16, #360]
  41b838:	add	x16, x16, #0x168
  41b83c:	br	x17

000000000041b840 <AES_set_encrypt_key@plt>:
  41b840:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b844:	ldr	x17, [x16, #368]
  41b848:	add	x16, x16, #0x170
  41b84c:	br	x17

000000000041b850 <DSA_set0_pqg@plt>:
  41b850:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b854:	ldr	x17, [x16, #376]
  41b858:	add	x16, x16, #0x178
  41b85c:	br	x17

000000000041b860 <SSL_CTX_set_stateless_cookie_verify_cb@plt>:
  41b860:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b864:	ldr	x17, [x16, #384]
  41b868:	add	x16, x16, #0x180
  41b86c:	br	x17

000000000041b870 <X509_check_email@plt>:
  41b870:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b874:	ldr	x17, [x16, #392]
  41b878:	add	x16, x16, #0x188
  41b87c:	br	x17

000000000041b880 <PEM_write_bio_X509_REQ_NEW@plt>:
  41b880:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b884:	ldr	x17, [x16, #400]
  41b888:	add	x16, x16, #0x190
  41b88c:	br	x17

000000000041b890 <SSL_CTX_get0_ctlog_store@plt>:
  41b890:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b894:	ldr	x17, [x16, #408]
  41b898:	add	x16, x16, #0x198
  41b89c:	br	x17

000000000041b8a0 <syslog@plt>:
  41b8a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8a4:	ldr	x17, [x16, #416]
  41b8a8:	add	x16, x16, #0x1a0
  41b8ac:	br	x17

000000000041b8b0 <X509_get0_pubkey_bitstr@plt>:
  41b8b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8b4:	ldr	x17, [x16, #424]
  41b8b8:	add	x16, x16, #0x1a8
  41b8bc:	br	x17

000000000041b8c0 <PKCS8_set0_pbe@plt>:
  41b8c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8c4:	ldr	x17, [x16, #432]
  41b8c8:	add	x16, x16, #0x1b0
  41b8cc:	br	x17

000000000041b8d0 <b2i_PVK_bio@plt>:
  41b8d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8d4:	ldr	x17, [x16, #440]
  41b8d8:	add	x16, x16, #0x1b8
  41b8dc:	br	x17

000000000041b8e0 <X509_get0_signature@plt>:
  41b8e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8e4:	ldr	x17, [x16, #448]
  41b8e8:	add	x16, x16, #0x1c0
  41b8ec:	br	x17

000000000041b8f0 <X509_REQ_free@plt>:
  41b8f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8f4:	ldr	x17, [x16, #456]
  41b8f8:	add	x16, x16, #0x1c8
  41b8fc:	br	x17

000000000041b900 <BIO_ptr_ctrl@plt>:
  41b900:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b904:	ldr	x17, [x16, #464]
  41b908:	add	x16, x16, #0x1d0
  41b90c:	br	x17

000000000041b910 <ENGINE_ctrl@plt>:
  41b910:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b914:	ldr	x17, [x16, #472]
  41b918:	add	x16, x16, #0x1d8
  41b91c:	br	x17

000000000041b920 <UI_process@plt>:
  41b920:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b924:	ldr	x17, [x16, #480]
  41b928:	add	x16, x16, #0x1e0
  41b92c:	br	x17

000000000041b930 <SSL_CTX_get_cert_store@plt>:
  41b930:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b934:	ldr	x17, [x16, #488]
  41b938:	add	x16, x16, #0x1e8
  41b93c:	br	x17

000000000041b940 <X509_STORE_CTX_get0_parent_ctx@plt>:
  41b940:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b944:	ldr	x17, [x16, #496]
  41b948:	add	x16, x16, #0x1f0
  41b94c:	br	x17

000000000041b950 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41b950:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b954:	ldr	x17, [x16, #504]
  41b958:	add	x16, x16, #0x1f8
  41b95c:	br	x17

000000000041b960 <ASN1_INTEGER_new@plt>:
  41b960:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b964:	ldr	x17, [x16, #512]
  41b968:	add	x16, x16, #0x200
  41b96c:	br	x17

000000000041b970 <fflush@plt>:
  41b970:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b974:	ldr	x17, [x16, #520]
  41b978:	add	x16, x16, #0x208
  41b97c:	br	x17

000000000041b980 <DSAparams_print@plt>:
  41b980:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b984:	ldr	x17, [x16, #528]
  41b988:	add	x16, x16, #0x210
  41b98c:	br	x17

000000000041b990 <X509_NAME_delete_entry@plt>:
  41b990:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b994:	ldr	x17, [x16, #536]
  41b998:	add	x16, x16, #0x218
  41b99c:	br	x17

000000000041b9a0 <X509_ALGOR_free@plt>:
  41b9a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9a4:	ldr	x17, [x16, #544]
  41b9a8:	add	x16, x16, #0x220
  41b9ac:	br	x17

000000000041b9b0 <X509_REVOKED_add1_ext_i2d@plt>:
  41b9b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9b4:	ldr	x17, [x16, #552]
  41b9b8:	add	x16, x16, #0x228
  41b9bc:	br	x17

000000000041b9c0 <TXT_DB_free@plt>:
  41b9c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9c4:	ldr	x17, [x16, #560]
  41b9c8:	add	x16, x16, #0x230
  41b9cc:	br	x17

000000000041b9d0 <SSL_do_handshake@plt>:
  41b9d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9d4:	ldr	x17, [x16, #568]
  41b9d8:	add	x16, x16, #0x238
  41b9dc:	br	x17

000000000041b9e0 <BIO_ADDRINFO_address@plt>:
  41b9e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9e4:	ldr	x17, [x16, #576]
  41b9e8:	add	x16, x16, #0x240
  41b9ec:	br	x17

000000000041b9f0 <SSL_CTX_set_next_protos_advertised_cb@plt>:
  41b9f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9f4:	ldr	x17, [x16, #584]
  41b9f8:	add	x16, x16, #0x248
  41b9fc:	br	x17

000000000041ba00 <EVP_PKEY_meth_get_count@plt>:
  41ba00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba04:	ldr	x17, [x16, #592]
  41ba08:	add	x16, x16, #0x250
  41ba0c:	br	x17

000000000041ba10 <RSA_private_decrypt@plt>:
  41ba10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba14:	ldr	x17, [x16, #600]
  41ba18:	add	x16, x16, #0x258
  41ba1c:	br	x17

000000000041ba20 <OSSL_STORE_SEARCH_free@plt>:
  41ba20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba24:	ldr	x17, [x16, #608]
  41ba28:	add	x16, x16, #0x260
  41ba2c:	br	x17

000000000041ba30 <TXT_DB_create_index@plt>:
  41ba30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba34:	ldr	x17, [x16, #616]
  41ba38:	add	x16, x16, #0x268
  41ba3c:	br	x17

000000000041ba40 <X509_CRL_add1_ext_i2d@plt>:
  41ba40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba44:	ldr	x17, [x16, #624]
  41ba48:	add	x16, x16, #0x270
  41ba4c:	br	x17

000000000041ba50 <EVP_PKEY_derive_set_peer@plt>:
  41ba50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba54:	ldr	x17, [x16, #632]
  41ba58:	add	x16, x16, #0x278
  41ba5c:	br	x17

000000000041ba60 <TXT_DB_write@plt>:
  41ba60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba64:	ldr	x17, [x16, #640]
  41ba68:	add	x16, x16, #0x280
  41ba6c:	br	x17

000000000041ba70 <EVP_PKEY_get0_DSA@plt>:
  41ba70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba74:	ldr	x17, [x16, #648]
  41ba78:	add	x16, x16, #0x288
  41ba7c:	br	x17

000000000041ba80 <X509_get0_extensions@plt>:
  41ba80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba84:	ldr	x17, [x16, #656]
  41ba88:	add	x16, x16, #0x290
  41ba8c:	br	x17

000000000041ba90 <BN_is_prime_ex@plt>:
  41ba90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba94:	ldr	x17, [x16, #664]
  41ba98:	add	x16, x16, #0x298
  41ba9c:	br	x17

000000000041baa0 <SMIME_write_CMS@plt>:
  41baa0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baa4:	ldr	x17, [x16, #672]
  41baa8:	add	x16, x16, #0x2a0
  41baac:	br	x17

000000000041bab0 <CMS_ReceiptRequest_get0_values@plt>:
  41bab0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bab4:	ldr	x17, [x16, #680]
  41bab8:	add	x16, x16, #0x2a8
  41babc:	br	x17

000000000041bac0 <ASN1_STRING_set_default_mask_asc@plt>:
  41bac0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bac4:	ldr	x17, [x16, #688]
  41bac8:	add	x16, x16, #0x2b0
  41bacc:	br	x17

000000000041bad0 <WHIRLPOOL@plt>:
  41bad0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bad4:	ldr	x17, [x16, #696]
  41bad8:	add	x16, x16, #0x2b8
  41badc:	br	x17

000000000041bae0 <SSL_CTX_set_psk_use_session_callback@plt>:
  41bae0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bae4:	ldr	x17, [x16, #704]
  41bae8:	add	x16, x16, #0x2c0
  41baec:	br	x17

000000000041baf0 <CRYPTO_set_mem_debug@plt>:
  41baf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baf4:	ldr	x17, [x16, #712]
  41baf8:	add	x16, x16, #0x2c8
  41bafc:	br	x17

000000000041bb00 <ASYNC_start_job@plt>:
  41bb00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb04:	ldr	x17, [x16, #720]
  41bb08:	add	x16, x16, #0x2d0
  41bb0c:	br	x17

000000000041bb10 <PEM_read_bio_PrivateKey@plt>:
  41bb10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb14:	ldr	x17, [x16, #728]
  41bb18:	add	x16, x16, #0x2d8
  41bb1c:	br	x17

000000000041bb20 <RAND_write_file@plt>:
  41bb20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb24:	ldr	x17, [x16, #736]
  41bb28:	add	x16, x16, #0x2e0
  41bb2c:	br	x17

000000000041bb30 <OBJ_txt2nid@plt>:
  41bb30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb34:	ldr	x17, [x16, #744]
  41bb38:	add	x16, x16, #0x2e8
  41bb3c:	br	x17

000000000041bb40 <X509_PURPOSE_get0_name@plt>:
  41bb40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb44:	ldr	x17, [x16, #752]
  41bb48:	add	x16, x16, #0x2f0
  41bb4c:	br	x17

000000000041bb50 <EVP_PKCS82PKEY@plt>:
  41bb50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb54:	ldr	x17, [x16, #760]
  41bb58:	add	x16, x16, #0x2f8
  41bb5c:	br	x17

000000000041bb60 <TLS_server_method@plt>:
  41bb60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb64:	ldr	x17, [x16, #768]
  41bb68:	add	x16, x16, #0x300
  41bb6c:	br	x17

000000000041bb70 <EVP_DigestSignFinal@plt>:
  41bb70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb74:	ldr	x17, [x16, #776]
  41bb78:	add	x16, x16, #0x308
  41bb7c:	br	x17

000000000041bb80 <DES_set_key_unchecked@plt>:
  41bb80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb84:	ldr	x17, [x16, #784]
  41bb88:	add	x16, x16, #0x310
  41bb8c:	br	x17

000000000041bb90 <ECPKParameters_print@plt>:
  41bb90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb94:	ldr	x17, [x16, #792]
  41bb98:	add	x16, x16, #0x318
  41bb9c:	br	x17

000000000041bba0 <SSL_CTX_set_quiet_shutdown@plt>:
  41bba0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bba4:	ldr	x17, [x16, #800]
  41bba8:	add	x16, x16, #0x320
  41bbac:	br	x17

000000000041bbb0 <SSL_set_session@plt>:
  41bbb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbb4:	ldr	x17, [x16, #808]
  41bbb8:	add	x16, x16, #0x328
  41bbbc:	br	x17

000000000041bbc0 <UI_method_set_opener@plt>:
  41bbc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbc4:	ldr	x17, [x16, #816]
  41bbc8:	add	x16, x16, #0x330
  41bbcc:	br	x17

000000000041bbd0 <b2i_PublicKey_bio@plt>:
  41bbd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbd4:	ldr	x17, [x16, #824]
  41bbd8:	add	x16, x16, #0x338
  41bbdc:	br	x17

000000000041bbe0 <BN_to_ASN1_INTEGER@plt>:
  41bbe0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbe4:	ldr	x17, [x16, #832]
  41bbe8:	add	x16, x16, #0x340
  41bbec:	br	x17

000000000041bbf0 <BUF_MEM_free@plt>:
  41bbf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbf4:	ldr	x17, [x16, #840]
  41bbf8:	add	x16, x16, #0x348
  41bbfc:	br	x17

000000000041bc00 <ENGINE_get_DSA@plt>:
  41bc00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc04:	ldr	x17, [x16, #848]
  41bc08:	add	x16, x16, #0x350
  41bc0c:	br	x17

000000000041bc10 <CAST_cbc_encrypt@plt>:
  41bc10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc14:	ldr	x17, [x16, #856]
  41bc18:	add	x16, x16, #0x358
  41bc1c:	br	x17

000000000041bc20 <EVP_PKEY_CTX_ctrl_str@plt>:
  41bc20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc24:	ldr	x17, [x16, #864]
  41bc28:	add	x16, x16, #0x360
  41bc2c:	br	x17

000000000041bc30 <PEM_write_bio_PKCS7@plt>:
  41bc30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc34:	ldr	x17, [x16, #872]
  41bc38:	add	x16, x16, #0x368
  41bc3c:	br	x17

000000000041bc40 <OBJ_create@plt>:
  41bc40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc44:	ldr	x17, [x16, #880]
  41bc48:	add	x16, x16, #0x370
  41bc4c:	br	x17

000000000041bc50 <EVP_PBE_find@plt>:
  41bc50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc54:	ldr	x17, [x16, #888]
  41bc58:	add	x16, x16, #0x378
  41bc5c:	br	x17

000000000041bc60 <OCSP_sendreq_new@plt>:
  41bc60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc64:	ldr	x17, [x16, #896]
  41bc68:	add	x16, x16, #0x380
  41bc6c:	br	x17

000000000041bc70 <RC4@plt>:
  41bc70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc74:	ldr	x17, [x16, #904]
  41bc78:	add	x16, x16, #0x388
  41bc7c:	br	x17

000000000041bc80 <X509_STORE_add_crl@plt>:
  41bc80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc84:	ldr	x17, [x16, #912]
  41bc88:	add	x16, x16, #0x390
  41bc8c:	br	x17

000000000041bc90 <OSSL_STORE_INFO_get0_PKEY@plt>:
  41bc90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc94:	ldr	x17, [x16, #920]
  41bc98:	add	x16, x16, #0x398
  41bc9c:	br	x17

000000000041bca0 <EC_KEY_new_by_curve_name@plt>:
  41bca0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bca4:	ldr	x17, [x16, #928]
  41bca8:	add	x16, x16, #0x3a0
  41bcac:	br	x17

000000000041bcb0 <__errno_location@plt>:
  41bcb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcb4:	ldr	x17, [x16, #936]
  41bcb8:	add	x16, x16, #0x3a8
  41bcbc:	br	x17

000000000041bcc0 <X509_STORE_CTX_get1_chain@plt>:
  41bcc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcc4:	ldr	x17, [x16, #944]
  41bcc8:	add	x16, x16, #0x3b0
  41bccc:	br	x17

000000000041bcd0 <ECDSA_sign@plt>:
  41bcd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcd4:	ldr	x17, [x16, #952]
  41bcd8:	add	x16, x16, #0x3b8
  41bcdc:	br	x17

000000000041bce0 <OCSP_request_onereq_get0@plt>:
  41bce0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bce4:	ldr	x17, [x16, #960]
  41bce8:	add	x16, x16, #0x3c0
  41bcec:	br	x17

000000000041bcf0 <EVP_PKEY_asn1_get0_info@plt>:
  41bcf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcf4:	ldr	x17, [x16, #968]
  41bcf8:	add	x16, x16, #0x3c8
  41bcfc:	br	x17

000000000041bd00 <SSL_CTX_sess_set_get_cb@plt>:
  41bd00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd04:	ldr	x17, [x16, #976]
  41bd08:	add	x16, x16, #0x3d0
  41bd0c:	br	x17

000000000041bd10 <CMS_data_create@plt>:
  41bd10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd14:	ldr	x17, [x16, #984]
  41bd18:	add	x16, x16, #0x3d8
  41bd1c:	br	x17

000000000041bd20 <OSSL_STORE_INFO_get0_CERT@plt>:
  41bd20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd24:	ldr	x17, [x16, #992]
  41bd28:	add	x16, x16, #0x3e0
  41bd2c:	br	x17

000000000041bd30 <BIO_set_init@plt>:
  41bd30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd34:	ldr	x17, [x16, #1000]
  41bd38:	add	x16, x16, #0x3e8
  41bd3c:	br	x17

000000000041bd40 <d2i_OCSP_RESPONSE@plt>:
  41bd40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd44:	ldr	x17, [x16, #1008]
  41bd48:	add	x16, x16, #0x3f0
  41bd4c:	br	x17

000000000041bd50 <BIO_ADDRINFO_free@plt>:
  41bd50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd54:	ldr	x17, [x16, #1016]
  41bd58:	add	x16, x16, #0x3f8
  41bd5c:	br	x17

000000000041bd60 <SSL_stateless@plt>:
  41bd60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd64:	ldr	x17, [x16, #1024]
  41bd68:	add	x16, x16, #0x400
  41bd6c:	br	x17

000000000041bd70 <ASN1_INTEGER_get@plt>:
  41bd70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd74:	ldr	x17, [x16, #1032]
  41bd78:	add	x16, x16, #0x408
  41bd7c:	br	x17

000000000041bd80 <DHparams_print@plt>:
  41bd80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd84:	ldr	x17, [x16, #1040]
  41bd88:	add	x16, x16, #0x410
  41bd8c:	br	x17

000000000041bd90 <X509_NAME_hash@plt>:
  41bd90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd94:	ldr	x17, [x16, #1048]
  41bd98:	add	x16, x16, #0x418
  41bd9c:	br	x17

000000000041bda0 <X509_policy_tree_get0_user_policies@plt>:
  41bda0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bda4:	ldr	x17, [x16, #1056]
  41bda8:	add	x16, x16, #0x420
  41bdac:	br	x17

000000000041bdb0 <SSL_get_peer_signature_type_nid@plt>:
  41bdb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdb4:	ldr	x17, [x16, #1064]
  41bdb8:	add	x16, x16, #0x428
  41bdbc:	br	x17

000000000041bdc0 <DSA_print@plt>:
  41bdc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdc4:	ldr	x17, [x16, #1072]
  41bdc8:	add	x16, x16, #0x430
  41bdcc:	br	x17

000000000041bdd0 <read@plt>:
  41bdd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdd4:	ldr	x17, [x16, #1080]
  41bdd8:	add	x16, x16, #0x438
  41bddc:	br	x17

000000000041bde0 <SSL_get0_peer_CA_list@plt>:
  41bde0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bde4:	ldr	x17, [x16, #1088]
  41bde8:	add	x16, x16, #0x440
  41bdec:	br	x17

000000000041bdf0 <SSL_SESSION_get0_cipher@plt>:
  41bdf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdf4:	ldr	x17, [x16, #1096]
  41bdf8:	add	x16, x16, #0x448
  41bdfc:	br	x17

000000000041be00 <SSL_COMP_get_name@plt>:
  41be00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be04:	ldr	x17, [x16, #1104]
  41be08:	add	x16, x16, #0x450
  41be0c:	br	x17

000000000041be10 <CMS_compress@plt>:
  41be10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be14:	ldr	x17, [x16, #1112]
  41be18:	add	x16, x16, #0x458
  41be1c:	br	x17

000000000041be20 <d2i_TS_RESP_bio@plt>:
  41be20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be24:	ldr	x17, [x16, #1120]
  41be28:	add	x16, x16, #0x460
  41be2c:	br	x17

000000000041be30 <__xstat@plt>:
  41be30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be34:	ldr	x17, [x16, #1128]
  41be38:	add	x16, x16, #0x468
  41be3c:	br	x17

000000000041be40 <SSL_set_srp_server_param@plt>:
  41be40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be44:	ldr	x17, [x16, #1136]
  41be48:	add	x16, x16, #0x470
  41be4c:	br	x17

000000000041be50 <BN_GENCB_set@plt>:
  41be50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be54:	ldr	x17, [x16, #1144]
  41be58:	add	x16, x16, #0x478
  41be5c:	br	x17

000000000041be60 <X509_PURPOSE_get0_sname@plt>:
  41be60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be64:	ldr	x17, [x16, #1152]
  41be68:	add	x16, x16, #0x480
  41be6c:	br	x17

000000000041be70 <EC_GROUP_set_point_conversion_form@plt>:
  41be70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be74:	ldr	x17, [x16, #1160]
  41be78:	add	x16, x16, #0x488
  41be7c:	br	x17

000000000041be80 <X509_subject_name_hash@plt>:
  41be80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be84:	ldr	x17, [x16, #1168]
  41be88:	add	x16, x16, #0x490
  41be8c:	br	x17

000000000041be90 <perror@plt>:
  41be90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be94:	ldr	x17, [x16, #1176]
  41be98:	add	x16, x16, #0x498
  41be9c:	br	x17

000000000041bea0 <EVP_MD_CTX_new@plt>:
  41bea0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bea4:	ldr	x17, [x16, #1184]
  41bea8:	add	x16, x16, #0x4a0
  41beac:	br	x17

000000000041beb0 <OCSP_parse_url@plt>:
  41beb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41beb4:	ldr	x17, [x16, #1192]
  41beb8:	add	x16, x16, #0x4a8
  41bebc:	br	x17

000000000041bec0 <BIO_s_mem@plt>:
  41bec0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bec4:	ldr	x17, [x16, #1200]
  41bec8:	add	x16, x16, #0x4b0
  41becc:	br	x17

000000000041bed0 <SSL_CTX_set1_param@plt>:
  41bed0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bed4:	ldr	x17, [x16, #1208]
  41bed8:	add	x16, x16, #0x4b8
  41bedc:	br	x17

000000000041bee0 <X509V3_parse_list@plt>:
  41bee0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bee4:	ldr	x17, [x16, #1216]
  41bee8:	add	x16, x16, #0x4c0
  41beec:	br	x17

000000000041bef0 <SSL_get_current_compression@plt>:
  41bef0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bef4:	ldr	x17, [x16, #1224]
  41bef8:	add	x16, x16, #0x4c8
  41befc:	br	x17

000000000041bf00 <EVP_DecryptFinal_ex@plt>:
  41bf00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf04:	ldr	x17, [x16, #1232]
  41bf08:	add	x16, x16, #0x4d0
  41bf0c:	br	x17

000000000041bf10 <X509_NAME_oneline@plt>:
  41bf10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf14:	ldr	x17, [x16, #1240]
  41bf18:	add	x16, x16, #0x4d8
  41bf1c:	br	x17

000000000041bf20 <PKCS8_pkey_get0_attrs@plt>:
  41bf20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf24:	ldr	x17, [x16, #1248]
  41bf28:	add	x16, x16, #0x4e0
  41bf2c:	br	x17

000000000041bf30 <signal@plt>:
  41bf30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf34:	ldr	x17, [x16, #1256]
  41bf38:	add	x16, x16, #0x4e8
  41bf3c:	br	x17

000000000041bf40 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41bf40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf44:	ldr	x17, [x16, #1264]
  41bf48:	add	x16, x16, #0x4f0
  41bf4c:	br	x17

000000000041bf50 <CMS_SignerInfo_get0_pkey_ctx@plt>:
  41bf50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf54:	ldr	x17, [x16, #1272]
  41bf58:	add	x16, x16, #0x4f8
  41bf5c:	br	x17

000000000041bf60 <X509_CRL_set_version@plt>:
  41bf60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf64:	ldr	x17, [x16, #1280]
  41bf68:	add	x16, x16, #0x500
  41bf6c:	br	x17

000000000041bf70 <ENGINE_get_pkey_asn1_meth_str@plt>:
  41bf70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf74:	ldr	x17, [x16, #1288]
  41bf78:	add	x16, x16, #0x508
  41bf7c:	br	x17

000000000041bf80 <BIO_new_mem_buf@plt>:
  41bf80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf84:	ldr	x17, [x16, #1296]
  41bf88:	add	x16, x16, #0x510
  41bf8c:	br	x17

000000000041bf90 <SSL_export_keying_material@plt>:
  41bf90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf94:	ldr	x17, [x16, #1304]
  41bf98:	add	x16, x16, #0x518
  41bf9c:	br	x17

000000000041bfa0 <EC_GROUP_get_curve_name@plt>:
  41bfa0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfa4:	ldr	x17, [x16, #1312]
  41bfa8:	add	x16, x16, #0x520
  41bfac:	br	x17

000000000041bfb0 <X509_keyid_set1@plt>:
  41bfb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfb4:	ldr	x17, [x16, #1320]
  41bfb8:	add	x16, x16, #0x528
  41bfbc:	br	x17

000000000041bfc0 <OCSP_REQ_CTX_add1_header@plt>:
  41bfc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfc4:	ldr	x17, [x16, #1328]
  41bfc8:	add	x16, x16, #0x530
  41bfcc:	br	x17

000000000041bfd0 <SSL_CTX_set_options@plt>:
  41bfd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfd4:	ldr	x17, [x16, #1336]
  41bfd8:	add	x16, x16, #0x538
  41bfdc:	br	x17

000000000041bfe0 <NCONF_new@plt>:
  41bfe0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfe4:	ldr	x17, [x16, #1344]
  41bfe8:	add	x16, x16, #0x540
  41bfec:	br	x17

000000000041bff0 <BIO_sock_init@plt>:
  41bff0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bff4:	ldr	x17, [x16, #1352]
  41bff8:	add	x16, x16, #0x548
  41bffc:	br	x17

000000000041c000 <RSA_public_decrypt@plt>:
  41c000:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c004:	ldr	x17, [x16, #1360]
  41c008:	add	x16, x16, #0x550
  41c00c:	br	x17

000000000041c010 <BIO_ADDRINFO_next@plt>:
  41c010:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c014:	ldr	x17, [x16, #1368]
  41c018:	add	x16, x16, #0x558
  41c01c:	br	x17

000000000041c020 <X509_STORE_set_verify_cb@plt>:
  41c020:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c024:	ldr	x17, [x16, #1376]
  41c028:	add	x16, x16, #0x560
  41c02c:	br	x17

000000000041c030 <X509_CRL_add0_revoked@plt>:
  41c030:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c034:	ldr	x17, [x16, #1384]
  41c038:	add	x16, x16, #0x568
  41c03c:	br	x17

000000000041c040 <X509_ocspid_print@plt>:
  41c040:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c044:	ldr	x17, [x16, #1392]
  41c048:	add	x16, x16, #0x570
  41c04c:	br	x17

000000000041c050 <BIO_closesocket@plt>:
  41c050:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c054:	ldr	x17, [x16, #1400]
  41c058:	add	x16, x16, #0x578
  41c05c:	br	x17

000000000041c060 <fork@plt>:
  41c060:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c064:	ldr	x17, [x16, #1408]
  41c068:	add	x16, x16, #0x580
  41c06c:	br	x17

000000000041c070 <CONF_get_section@plt>:
  41c070:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c074:	ldr	x17, [x16, #1416]
  41c078:	add	x16, x16, #0x588
  41c07c:	br	x17

000000000041c080 <SSL_alert_desc_string_long@plt>:
  41c080:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c084:	ldr	x17, [x16, #1424]
  41c088:	add	x16, x16, #0x590
  41c08c:	br	x17

000000000041c090 <X509_add1_ext_i2d@plt>:
  41c090:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c094:	ldr	x17, [x16, #1432]
  41c098:	add	x16, x16, #0x598
  41c09c:	br	x17

000000000041c0a0 <OCSP_cert_status_str@plt>:
  41c0a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0a4:	ldr	x17, [x16, #1440]
  41c0a8:	add	x16, x16, #0x5a0
  41c0ac:	br	x17

000000000041c0b0 <BIO_meth_set_ctrl@plt>:
  41c0b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0b4:	ldr	x17, [x16, #1448]
  41c0b8:	add	x16, x16, #0x5a8
  41c0bc:	br	x17

000000000041c0c0 <d2i_SSL_SESSION@plt>:
  41c0c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0c4:	ldr	x17, [x16, #1456]
  41c0c8:	add	x16, x16, #0x5b0
  41c0cc:	br	x17

000000000041c0d0 <PEM_write_bio_RSAPublicKey@plt>:
  41c0d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0d4:	ldr	x17, [x16, #1464]
  41c0d8:	add	x16, x16, #0x5b8
  41c0dc:	br	x17

000000000041c0e0 <NETSCAPE_SPKI_verify@plt>:
  41c0e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0e4:	ldr	x17, [x16, #1472]
  41c0e8:	add	x16, x16, #0x5c0
  41c0ec:	br	x17

000000000041c0f0 <NETSCAPE_SPKI_free@plt>:
  41c0f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0f4:	ldr	x17, [x16, #1480]
  41c0f8:	add	x16, x16, #0x5c8
  41c0fc:	br	x17

000000000041c100 <TS_VERIFY_CTX_set_imprint@plt>:
  41c100:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c104:	ldr	x17, [x16, #1488]
  41c108:	add	x16, x16, #0x5d0
  41c10c:	br	x17

000000000041c110 <X509_new@plt>:
  41c110:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c114:	ldr	x17, [x16, #1496]
  41c118:	add	x16, x16, #0x5d8
  41c11c:	br	x17

000000000041c120 <EVP_PKEY_print_params@plt>:
  41c120:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c124:	ldr	x17, [x16, #1504]
  41c128:	add	x16, x16, #0x5e0
  41c12c:	br	x17

000000000041c130 <BF_cbc_encrypt@plt>:
  41c130:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c134:	ldr	x17, [x16, #1512]
  41c138:	add	x16, x16, #0x5e8
  41c13c:	br	x17

000000000041c140 <X509_set_pubkey@plt>:
  41c140:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c144:	ldr	x17, [x16, #1520]
  41c148:	add	x16, x16, #0x5f0
  41c14c:	br	x17

000000000041c150 <X509_REQ_get0_pubkey@plt>:
  41c150:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c154:	ldr	x17, [x16, #1528]
  41c158:	add	x16, x16, #0x5f8
  41c15c:	br	x17

000000000041c160 <OCSP_crl_reason_str@plt>:
  41c160:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c164:	ldr	x17, [x16, #1536]
  41c168:	add	x16, x16, #0x600
  41c16c:	br	x17

000000000041c170 <OSSL_STORE_SEARCH_by_alias@plt>:
  41c170:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c174:	ldr	x17, [x16, #1544]
  41c178:	add	x16, x16, #0x608
  41c17c:	br	x17

000000000041c180 <SSL_get_wbio@plt>:
  41c180:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c184:	ldr	x17, [x16, #1552]
  41c188:	add	x16, x16, #0x610
  41c18c:	br	x17

000000000041c190 <CMS_decrypt_set1_password@plt>:
  41c190:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c194:	ldr	x17, [x16, #1560]
  41c198:	add	x16, x16, #0x618
  41c19c:	br	x17

000000000041c1a0 <RC2_set_key@plt>:
  41c1a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1a4:	ldr	x17, [x16, #1568]
  41c1a8:	add	x16, x16, #0x620
  41c1ac:	br	x17

000000000041c1b0 <ERR_print_errors_cb@plt>:
  41c1b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1b4:	ldr	x17, [x16, #1576]
  41c1b8:	add	x16, x16, #0x628
  41c1bc:	br	x17

000000000041c1c0 <X509_NAME_print_ex_fp@plt>:
  41c1c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1c4:	ldr	x17, [x16, #1584]
  41c1c8:	add	x16, x16, #0x630
  41c1cc:	br	x17

000000000041c1d0 <__fxstat@plt>:
  41c1d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1d4:	ldr	x17, [x16, #1592]
  41c1d8:	add	x16, x16, #0x638
  41c1dc:	br	x17

000000000041c1e0 <i2d_X509_NAME@plt>:
  41c1e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1e4:	ldr	x17, [x16, #1600]
  41c1e8:	add	x16, x16, #0x640
  41c1ec:	br	x17

000000000041c1f0 <OCSP_BASICRESP_free@plt>:
  41c1f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1f4:	ldr	x17, [x16, #1608]
  41c1f8:	add	x16, x16, #0x648
  41c1fc:	br	x17

000000000041c200 <i2d_PKCS12_bio@plt>:
  41c200:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c204:	ldr	x17, [x16, #1616]
  41c208:	add	x16, x16, #0x650
  41c20c:	br	x17

000000000041c210 <i2d_RSA_PUBKEY_bio@plt>:
  41c210:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c214:	ldr	x17, [x16, #1624]
  41c218:	add	x16, x16, #0x658
  41c21c:	br	x17

000000000041c220 <BIO_f_cipher@plt>:
  41c220:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c224:	ldr	x17, [x16, #1632]
  41c228:	add	x16, x16, #0x660
  41c22c:	br	x17

000000000041c230 <SSL_connect@plt>:
  41c230:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c234:	ldr	x17, [x16, #1640]
  41c238:	add	x16, x16, #0x668
  41c23c:	br	x17

000000000041c240 <BN_new@plt>:
  41c240:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c244:	ldr	x17, [x16, #1648]
  41c248:	add	x16, x16, #0x670
  41c24c:	br	x17

000000000041c250 <SSL_CTX_set_cert_cb@plt>:
  41c250:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c254:	ldr	x17, [x16, #1656]
  41c258:	add	x16, x16, #0x678
  41c25c:	br	x17

000000000041c260 <X509_subject_name_hash_old@plt>:
  41c260:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c264:	ldr	x17, [x16, #1664]
  41c268:	add	x16, x16, #0x680
  41c26c:	br	x17

000000000041c270 <SSL_SESSION_get_max_early_data@plt>:
  41c270:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c274:	ldr	x17, [x16, #1672]
  41c278:	add	x16, x16, #0x688
  41c27c:	br	x17

000000000041c280 <BIO_pop@plt>:
  41c280:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c284:	ldr	x17, [x16, #1680]
  41c288:	add	x16, x16, #0x690
  41c28c:	br	x17

000000000041c290 <ENGINE_get_pkey_meths@plt>:
  41c290:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c294:	ldr	x17, [x16, #1688]
  41c298:	add	x16, x16, #0x698
  41c29c:	br	x17

000000000041c2a0 <X509_LOOKUP_hash_dir@plt>:
  41c2a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2a4:	ldr	x17, [x16, #1696]
  41c2a8:	add	x16, x16, #0x6a0
  41c2ac:	br	x17

000000000041c2b0 <EVP_PKEY_get0_asn1@plt>:
  41c2b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2b4:	ldr	x17, [x16, #1704]
  41c2b8:	add	x16, x16, #0x6a8
  41c2bc:	br	x17

000000000041c2c0 <EVP_Digest@plt>:
  41c2c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2c4:	ldr	x17, [x16, #1712]
  41c2c8:	add	x16, x16, #0x6b0
  41c2cc:	br	x17

000000000041c2d0 <TS_CONF_set_policies@plt>:
  41c2d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2d4:	ldr	x17, [x16, #1720]
  41c2d8:	add	x16, x16, #0x6b8
  41c2dc:	br	x17

000000000041c2e0 <TS_CONF_set_clock_precision_digits@plt>:
  41c2e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2e4:	ldr	x17, [x16, #1728]
  41c2e8:	add	x16, x16, #0x6c0
  41c2ec:	br	x17

000000000041c2f0 <EVP_DigestSign@plt>:
  41c2f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2f4:	ldr	x17, [x16, #1736]
  41c2f8:	add	x16, x16, #0x6c8
  41c2fc:	br	x17

000000000041c300 <X509_REQ_set_subject_name@plt>:
  41c300:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c304:	ldr	x17, [x16, #1744]
  41c308:	add	x16, x16, #0x6d0
  41c30c:	br	x17

000000000041c310 <ASN1_ITEM_get@plt>:
  41c310:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c314:	ldr	x17, [x16, #1752]
  41c318:	add	x16, x16, #0x6d8
  41c31c:	br	x17

000000000041c320 <PEM_write_bio_PUBKEY@plt>:
  41c320:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c324:	ldr	x17, [x16, #1760]
  41c328:	add	x16, x16, #0x6e0
  41c32c:	br	x17

000000000041c330 <TS_RESP_CTX_free@plt>:
  41c330:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c334:	ldr	x17, [x16, #1768]
  41c338:	add	x16, x16, #0x6e8
  41c33c:	br	x17

000000000041c340 <X509_CRL_get0_signature@plt>:
  41c340:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c344:	ldr	x17, [x16, #1776]
  41c348:	add	x16, x16, #0x6f0
  41c34c:	br	x17

000000000041c350 <SSL_get0_peer_scts@plt>:
  41c350:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c354:	ldr	x17, [x16, #1784]
  41c358:	add	x16, x16, #0x6f8
  41c35c:	br	x17

000000000041c360 <X509_policy_tree_get0_policies@plt>:
  41c360:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c364:	ldr	x17, [x16, #1792]
  41c368:	add	x16, x16, #0x700
  41c36c:	br	x17

000000000041c370 <TS_STATUS_INFO_set_status@plt>:
  41c370:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c374:	ldr	x17, [x16, #1800]
  41c378:	add	x16, x16, #0x708
  41c37c:	br	x17

000000000041c380 <DTLSv1_listen@plt>:
  41c380:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c384:	ldr	x17, [x16, #1808]
  41c388:	add	x16, x16, #0x710
  41c38c:	br	x17

000000000041c390 <EVP_sha1@plt>:
  41c390:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c394:	ldr	x17, [x16, #1816]
  41c398:	add	x16, x16, #0x718
  41c39c:	br	x17

000000000041c3a0 <OSSL_STORE_INFO_free@plt>:
  41c3a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3a4:	ldr	x17, [x16, #1824]
  41c3a8:	add	x16, x16, #0x720
  41c3ac:	br	x17

000000000041c3b0 <write@plt>:
  41c3b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3b4:	ldr	x17, [x16, #1832]
  41c3b8:	add	x16, x16, #0x728
  41c3bc:	br	x17

000000000041c3c0 <PEM_write_bio_DHxparams@plt>:
  41c3c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3c4:	ldr	x17, [x16, #1840]
  41c3c8:	add	x16, x16, #0x730
  41c3cc:	br	x17

000000000041c3d0 <EVP_PKEY_CTX_free@plt>:
  41c3d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3d4:	ldr	x17, [x16, #1848]
  41c3d8:	add	x16, x16, #0x738
  41c3dc:	br	x17

000000000041c3e0 <X509_getm_notBefore@plt>:
  41c3e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3e4:	ldr	x17, [x16, #1856]
  41c3e8:	add	x16, x16, #0x740
  41c3ec:	br	x17

000000000041c3f0 <EVP_PKEY_size@plt>:
  41c3f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3f4:	ldr	x17, [x16, #1864]
  41c3f8:	add	x16, x16, #0x748
  41c3fc:	br	x17

000000000041c400 <SSL_renegotiate@plt>:
  41c400:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c404:	ldr	x17, [x16, #1872]
  41c408:	add	x16, x16, #0x750
  41c40c:	br	x17

000000000041c410 <CRYPTO_realloc@plt>:
  41c410:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c414:	ldr	x17, [x16, #1880]
  41c418:	add	x16, x16, #0x758
  41c41c:	br	x17

000000000041c420 <OSSL_STORE_INFO_get0_PARAMS@plt>:
  41c420:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c424:	ldr	x17, [x16, #1888]
  41c428:	add	x16, x16, #0x760
  41c42c:	br	x17

000000000041c430 <PEM_read_bio@plt>:
  41c430:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c434:	ldr	x17, [x16, #1896]
  41c438:	add	x16, x16, #0x768
  41c43c:	br	x17

000000000041c440 <SSL_CTX_set_keylog_callback@plt>:
  41c440:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c444:	ldr	x17, [x16, #1904]
  41c448:	add	x16, x16, #0x770
  41c44c:	br	x17

000000000041c450 <BIO_f_base64@plt>:
  41c450:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c454:	ldr	x17, [x16, #1912]
  41c458:	add	x16, x16, #0x778
  41c45c:	br	x17

000000000041c460 <X509_CRL_get_issuer@plt>:
  41c460:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c464:	ldr	x17, [x16, #1920]
  41c468:	add	x16, x16, #0x780
  41c46c:	br	x17

000000000041c470 <X509_get_serialNumber@plt>:
  41c470:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c474:	ldr	x17, [x16, #1928]
  41c478:	add	x16, x16, #0x788
  41c47c:	br	x17

000000000041c480 <X509_REQ_set_pubkey@plt>:
  41c480:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c484:	ldr	x17, [x16, #1936]
  41c488:	add	x16, x16, #0x790
  41c48c:	br	x17

000000000041c490 <SSL_get_early_data_status@plt>:
  41c490:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c494:	ldr	x17, [x16, #1944]
  41c498:	add	x16, x16, #0x798
  41c49c:	br	x17

000000000041c4a0 <OBJ_txt2obj@plt>:
  41c4a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4a4:	ldr	x17, [x16, #1952]
  41c4a8:	add	x16, x16, #0x7a0
  41c4ac:	br	x17

000000000041c4b0 <SSL_CTX_set_ctlog_list_file@plt>:
  41c4b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4b4:	ldr	x17, [x16, #1960]
  41c4b8:	add	x16, x16, #0x7a8
  41c4bc:	br	x17

000000000041c4c0 <GENERAL_NAME_get0_value@plt>:
  41c4c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4c4:	ldr	x17, [x16, #1968]
  41c4c8:	add	x16, x16, #0x7b0
  41c4cc:	br	x17

000000000041c4d0 <X509_get_default_cert_area@plt>:
  41c4d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4d4:	ldr	x17, [x16, #1976]
  41c4d8:	add	x16, x16, #0x7b8
  41c4dc:	br	x17

000000000041c4e0 <EVP_PKEY_decrypt_init@plt>:
  41c4e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4e4:	ldr	x17, [x16, #1984]
  41c4e8:	add	x16, x16, #0x7c0
  41c4ec:	br	x17

000000000041c4f0 <X509_REQ_add1_attr_by_txt@plt>:
  41c4f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4f4:	ldr	x17, [x16, #1992]
  41c4f8:	add	x16, x16, #0x7c8
  41c4fc:	br	x17

000000000041c500 <X509_get_ext_by_OBJ@plt>:
  41c500:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c504:	ldr	x17, [x16, #2000]
  41c508:	add	x16, x16, #0x7d0
  41c50c:	br	x17

000000000041c510 <i2d_RSAPublicKey_bio@plt>:
  41c510:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c514:	ldr	x17, [x16, #2008]
  41c518:	add	x16, x16, #0x7d8
  41c51c:	br	x17

000000000041c520 <BIO_meth_free@plt>:
  41c520:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c524:	ldr	x17, [x16, #2016]
  41c528:	add	x16, x16, #0x7e0
  41c52c:	br	x17

000000000041c530 <ASN1_ENUMERATED_set@plt>:
  41c530:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c534:	ldr	x17, [x16, #2024]
  41c538:	add	x16, x16, #0x7e8
  41c53c:	br	x17

000000000041c540 <X509_VERIFY_PARAM_set_purpose@plt>:
  41c540:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c544:	ldr	x17, [x16, #2032]
  41c548:	add	x16, x16, #0x7f0
  41c54c:	br	x17

000000000041c550 <PEM_read_bio_SSL_SESSION@plt>:
  41c550:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c554:	ldr	x17, [x16, #2040]
  41c558:	add	x16, x16, #0x7f8
  41c55c:	br	x17

000000000041c560 <SSL_CTX_set_next_proto_select_cb@plt>:
  41c560:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c564:	ldr	x17, [x16, #2048]
  41c568:	add	x16, x16, #0x800
  41c56c:	br	x17

000000000041c570 <EVP_CIPHER_CTX_new@plt>:
  41c570:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c574:	ldr	x17, [x16, #2056]
  41c578:	add	x16, x16, #0x808
  41c57c:	br	x17

000000000041c580 <X509_CRL_set1_lastUpdate@plt>:
  41c580:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c584:	ldr	x17, [x16, #2064]
  41c588:	add	x16, x16, #0x810
  41c58c:	br	x17

000000000041c590 <CMS_verify_receipt@plt>:
  41c590:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c594:	ldr	x17, [x16, #2072]
  41c598:	add	x16, x16, #0x818
  41c59c:	br	x17

000000000041c5a0 <BN_CTX_new@plt>:
  41c5a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5a4:	ldr	x17, [x16, #2080]
  41c5a8:	add	x16, x16, #0x820
  41c5ac:	br	x17

000000000041c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>:
  41c5b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5b4:	ldr	x17, [x16, #2088]
  41c5b8:	add	x16, x16, #0x828
  41c5bc:	br	x17

000000000041c5c0 <ENGINE_get_digests@plt>:
  41c5c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5c4:	ldr	x17, [x16, #2096]
  41c5c8:	add	x16, x16, #0x830
  41c5cc:	br	x17

000000000041c5d0 <PKCS7_SIGNED_new@plt>:
  41c5d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5d4:	ldr	x17, [x16, #2104]
  41c5d8:	add	x16, x16, #0x838
  41c5dc:	br	x17

000000000041c5e0 <BIO_f_ssl@plt>:
  41c5e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5e4:	ldr	x17, [x16, #2112]
  41c5e8:	add	x16, x16, #0x840
  41c5ec:	br	x17

000000000041c5f0 <SSL_CTX_set_default_verify_file@plt>:
  41c5f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5f4:	ldr	x17, [x16, #2120]
  41c5f8:	add	x16, x16, #0x848
  41c5fc:	br	x17

000000000041c600 <OCSP_request_add1_nonce@plt>:
  41c600:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c604:	ldr	x17, [x16, #2128]
  41c608:	add	x16, x16, #0x850
  41c60c:	br	x17

000000000041c610 <ASN1_GENERALIZEDTIME_free@plt>:
  41c610:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c614:	ldr	x17, [x16, #2136]
  41c618:	add	x16, x16, #0x858
  41c61c:	br	x17

000000000041c620 <d2i_PKCS8_bio@plt>:
  41c620:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c624:	ldr	x17, [x16, #2144]
  41c628:	add	x16, x16, #0x860
  41c62c:	br	x17

000000000041c630 <X509_ALGOR_new@plt>:
  41c630:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c634:	ldr	x17, [x16, #2152]
  41c638:	add	x16, x16, #0x868
  41c63c:	br	x17

000000000041c640 <ASN1_TIME_set_string_X509@plt>:
  41c640:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c644:	ldr	x17, [x16, #2160]
  41c648:	add	x16, x16, #0x870
  41c64c:	br	x17

000000000041c650 <X509_REQ_get_extensions@plt>:
  41c650:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c654:	ldr	x17, [x16, #2168]
  41c658:	add	x16, x16, #0x878
  41c65c:	br	x17

000000000041c660 <BIO_meth_set_callback_ctrl@plt>:
  41c660:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c664:	ldr	x17, [x16, #2176]
  41c668:	add	x16, x16, #0x880
  41c66c:	br	x17

000000000041c670 <PEM_read_bio_EC_PUBKEY@plt>:
  41c670:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c674:	ldr	x17, [x16, #2184]
  41c678:	add	x16, x16, #0x888
  41c67c:	br	x17

000000000041c680 <i2a_ASN1_INTEGER@plt>:
  41c680:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c684:	ldr	x17, [x16, #2192]
  41c688:	add	x16, x16, #0x890
  41c68c:	br	x17

000000000041c690 <SSL_CTX_use_PrivateKey_file@plt>:
  41c690:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c694:	ldr	x17, [x16, #2200]
  41c698:	add	x16, x16, #0x898
  41c69c:	br	x17

000000000041c6a0 <BIO_new_ssl@plt>:
  41c6a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6a4:	ldr	x17, [x16, #2208]
  41c6a8:	add	x16, x16, #0x8a0
  41c6ac:	br	x17

000000000041c6b0 <PKCS12_decrypt_skey@plt>:
  41c6b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6b4:	ldr	x17, [x16, #2216]
  41c6b8:	add	x16, x16, #0x8a8
  41c6bc:	br	x17

000000000041c6c0 <ASN1_GENERALIZEDTIME_print@plt>:
  41c6c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6c4:	ldr	x17, [x16, #2224]
  41c6c8:	add	x16, x16, #0x8b0
  41c6cc:	br	x17

000000000041c6d0 <EC_KEY_set_conv_form@plt>:
  41c6d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6d4:	ldr	x17, [x16, #2232]
  41c6d8:	add	x16, x16, #0x8b8
  41c6dc:	br	x17

000000000041c6e0 <X509_NAME_free@plt>:
  41c6e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6e4:	ldr	x17, [x16, #2240]
  41c6e8:	add	x16, x16, #0x8c0
  41c6ec:	br	x17

000000000041c6f0 <X509_STORE_CTX_free@plt>:
  41c6f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6f4:	ldr	x17, [x16, #2248]
  41c6f8:	add	x16, x16, #0x8c8
  41c6fc:	br	x17

000000000041c700 <BIO_number_read@plt>:
  41c700:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c704:	ldr	x17, [x16, #2256]
  41c708:	add	x16, x16, #0x8d0
  41c70c:	br	x17

000000000041c710 <TS_RESP_CTX_add_failure_info@plt>:
  41c710:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c714:	ldr	x17, [x16, #2264]
  41c718:	add	x16, x16, #0x8d8
  41c71c:	br	x17

000000000041c720 <X509_STORE_set_flags@plt>:
  41c720:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c724:	ldr	x17, [x16, #2272]
  41c728:	add	x16, x16, #0x8e0
  41c72c:	br	x17

000000000041c730 <EVP_DigestVerifyFinal@plt>:
  41c730:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c734:	ldr	x17, [x16, #2280]
  41c738:	add	x16, x16, #0x8e8
  41c73c:	br	x17

000000000041c740 <X509_STORE_add_lookup@plt>:
  41c740:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c744:	ldr	x17, [x16, #2288]
  41c748:	add	x16, x16, #0x8f0
  41c74c:	br	x17

000000000041c750 <EVP_mdc2@plt>:
  41c750:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c754:	ldr	x17, [x16, #2296]
  41c758:	add	x16, x16, #0x8f8
  41c75c:	br	x17

000000000041c760 <CMS_ContentInfo_print_ctx@plt>:
  41c760:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c764:	ldr	x17, [x16, #2304]
  41c768:	add	x16, x16, #0x900
  41c76c:	br	x17

000000000041c770 <HMAC_CTX_free@plt>:
  41c770:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c774:	ldr	x17, [x16, #2312]
  41c778:	add	x16, x16, #0x908
  41c77c:	br	x17

000000000041c780 <EVP_PKEY_verify_init@plt>:
  41c780:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c784:	ldr	x17, [x16, #2320]
  41c788:	add	x16, x16, #0x910
  41c78c:	br	x17

000000000041c790 <EC_GROUP_get_order@plt>:
  41c790:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c794:	ldr	x17, [x16, #2328]
  41c798:	add	x16, x16, #0x918
  41c79c:	br	x17

000000000041c7a0 <X509_CRL_sign_ctx@plt>:
  41c7a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7a4:	ldr	x17, [x16, #2336]
  41c7a8:	add	x16, x16, #0x920
  41c7ac:	br	x17

000000000041c7b0 <UI_construct_prompt@plt>:
  41c7b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7b4:	ldr	x17, [x16, #2344]
  41c7b8:	add	x16, x16, #0x928
  41c7bc:	br	x17

000000000041c7c0 <UI_new_method@plt>:
  41c7c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7c4:	ldr	x17, [x16, #2352]
  41c7c8:	add	x16, x16, #0x930
  41c7cc:	br	x17

000000000041c7d0 <PEM_write_bio_ECPrivateKey@plt>:
  41c7d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7d4:	ldr	x17, [x16, #2360]
  41c7d8:	add	x16, x16, #0x938
  41c7dc:	br	x17

000000000041c7e0 <ASN1_UTCTIME_set_string@plt>:
  41c7e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7e4:	ldr	x17, [x16, #2368]
  41c7e8:	add	x16, x16, #0x940
  41c7ec:	br	x17

000000000041c7f0 <IDEA_cbc_encrypt@plt>:
  41c7f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7f4:	ldr	x17, [x16, #2376]
  41c7f8:	add	x16, x16, #0x948
  41c7fc:	br	x17

000000000041c800 <SSL_free@plt>:
  41c800:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c804:	ldr	x17, [x16, #2384]
  41c808:	add	x16, x16, #0x950
  41c80c:	br	x17

000000000041c810 <CRYPTO_gcm128_new@plt>:
  41c810:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c814:	ldr	x17, [x16, #2392]
  41c818:	add	x16, x16, #0x958
  41c81c:	br	x17

000000000041c820 <SSL_use_certificate@plt>:
  41c820:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c824:	ldr	x17, [x16, #2400]
  41c828:	add	x16, x16, #0x960
  41c82c:	br	x17

000000000041c830 <X509_verify@plt>:
  41c830:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c834:	ldr	x17, [x16, #2408]
  41c838:	add	x16, x16, #0x968
  41c83c:	br	x17

000000000041c840 <X509_POLICY_NODE_print@plt>:
  41c840:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c844:	ldr	x17, [x16, #2416]
  41c848:	add	x16, x16, #0x970
  41c84c:	br	x17

000000000041c850 <EVP_PKEY_CTX_get_keygen_info@plt>:
  41c850:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c854:	ldr	x17, [x16, #2424]
  41c858:	add	x16, x16, #0x978
  41c85c:	br	x17

000000000041c860 <ASN1_item_free@plt>:
  41c860:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c864:	ldr	x17, [x16, #2432]
  41c868:	add	x16, x16, #0x980
  41c86c:	br	x17

000000000041c870 <i2d_ASN1_TYPE@plt>:
  41c870:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c874:	ldr	x17, [x16, #2440]
  41c878:	add	x16, x16, #0x988
  41c87c:	br	x17

000000000041c880 <memcmp@plt>:
  41c880:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c884:	ldr	x17, [x16, #2448]
  41c888:	add	x16, x16, #0x990
  41c88c:	br	x17

000000000041c890 <X509_get0_notBefore@plt>:
  41c890:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c894:	ldr	x17, [x16, #2456]
  41c898:	add	x16, x16, #0x998
  41c89c:	br	x17

000000000041c8a0 <SSL_CTX_set_client_CA_list@plt>:
  41c8a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8a4:	ldr	x17, [x16, #2464]
  41c8a8:	add	x16, x16, #0x9a0
  41c8ac:	br	x17

000000000041c8b0 <PKCS12_verify_mac@plt>:
  41c8b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8b4:	ldr	x17, [x16, #2472]
  41c8b8:	add	x16, x16, #0x9a8
  41c8bc:	br	x17

000000000041c8c0 <ENGINE_finish@plt>:
  41c8c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8c4:	ldr	x17, [x16, #2480]
  41c8c8:	add	x16, x16, #0x9b0
  41c8cc:	br	x17

000000000041c8d0 <ENGINE_set_default@plt>:
  41c8d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8d4:	ldr	x17, [x16, #2488]
  41c8d8:	add	x16, x16, #0x9b8
  41c8dc:	br	x17

000000000041c8e0 <ASYNC_is_capable@plt>:
  41c8e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8e4:	ldr	x17, [x16, #2496]
  41c8e8:	add	x16, x16, #0x9c0
  41c8ec:	br	x17

000000000041c8f0 <TS_CONF_set_tsa_name@plt>:
  41c8f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8f4:	ldr	x17, [x16, #2504]
  41c8f8:	add	x16, x16, #0x9c8
  41c8fc:	br	x17

000000000041c900 <EVP_PKEY_keygen@plt>:
  41c900:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c904:	ldr	x17, [x16, #2512]
  41c908:	add	x16, x16, #0x9d0
  41c90c:	br	x17

000000000041c910 <ERR_peek_last_error@plt>:
  41c910:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c914:	ldr	x17, [x16, #2520]
  41c918:	add	x16, x16, #0x9d8
  41c91c:	br	x17

000000000041c920 <ASN1_ENUMERATED_new@plt>:
  41c920:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c924:	ldr	x17, [x16, #2528]
  41c928:	add	x16, x16, #0x9e0
  41c92c:	br	x17

000000000041c930 <ENGINE_free@plt>:
  41c930:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c934:	ldr	x17, [x16, #2536]
  41c938:	add	x16, x16, #0x9e8
  41c93c:	br	x17

000000000041c940 <X509V3_extensions_print@plt>:
  41c940:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c944:	ldr	x17, [x16, #2544]
  41c948:	add	x16, x16, #0x9f0
  41c94c:	br	x17

000000000041c950 <BN_bn2hex@plt>:
  41c950:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c954:	ldr	x17, [x16, #2552]
  41c958:	add	x16, x16, #0x9f8
  41c95c:	br	x17

000000000041c960 <OPENSSL_DIR_read@plt>:
  41c960:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c964:	ldr	x17, [x16, #2560]
  41c968:	add	x16, x16, #0xa00
  41c96c:	br	x17

000000000041c970 <EVP_aes_256_cbc@plt>:
  41c970:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c974:	ldr	x17, [x16, #2568]
  41c978:	add	x16, x16, #0xa08
  41c97c:	br	x17

000000000041c980 <X509_NAME_get_index_by_OBJ@plt>:
  41c980:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c984:	ldr	x17, [x16, #2576]
  41c988:	add	x16, x16, #0xa10
  41c98c:	br	x17

000000000041c990 <EVP_aes_128_wrap@plt>:
  41c990:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c994:	ldr	x17, [x16, #2584]
  41c998:	add	x16, x16, #0xa18
  41c99c:	br	x17

000000000041c9a0 <SSL_CONF_CTX_finish@plt>:
  41c9a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9a4:	ldr	x17, [x16, #2592]
  41c9a8:	add	x16, x16, #0xa20
  41c9ac:	br	x17

000000000041c9b0 <PEM_read_bio_X509_AUX@plt>:
  41c9b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9b4:	ldr	x17, [x16, #2600]
  41c9b8:	add	x16, x16, #0xa28
  41c9bc:	br	x17

000000000041c9c0 <RSA_check_key_ex@plt>:
  41c9c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9c4:	ldr	x17, [x16, #2608]
  41c9c8:	add	x16, x16, #0xa30
  41c9cc:	br	x17

000000000041c9d0 <CRYPTO_zalloc@plt>:
  41c9d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9d4:	ldr	x17, [x16, #2616]
  41c9d8:	add	x16, x16, #0xa38
  41c9dc:	br	x17

000000000041c9e0 <EVP_des_ede3_cbc@plt>:
  41c9e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9e4:	ldr	x17, [x16, #2624]
  41c9e8:	add	x16, x16, #0xa40
  41c9ec:	br	x17

000000000041c9f0 <X509_get0_pubkey@plt>:
  41c9f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9f4:	ldr	x17, [x16, #2632]
  41c9f8:	add	x16, x16, #0xa48
  41c9fc:	br	x17

000000000041ca00 <ASN1_get_object@plt>:
  41ca00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca04:	ldr	x17, [x16, #2640]
  41ca08:	add	x16, x16, #0xa50
  41ca0c:	br	x17

000000000041ca10 <TS_VERIFY_CTX_set_store@plt>:
  41ca10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca14:	ldr	x17, [x16, #2648]
  41ca18:	add	x16, x16, #0xa58
  41ca1c:	br	x17

000000000041ca20 <SSL_set_session_id_context@plt>:
  41ca20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca24:	ldr	x17, [x16, #2656]
  41ca28:	add	x16, x16, #0xa60
  41ca2c:	br	x17

000000000041ca30 <i2d_X509@plt>:
  41ca30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca34:	ldr	x17, [x16, #2664]
  41ca38:	add	x16, x16, #0xa68
  41ca3c:	br	x17

000000000041ca40 <SSL_get_peer_cert_chain@plt>:
  41ca40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca44:	ldr	x17, [x16, #2672]
  41ca48:	add	x16, x16, #0xa70
  41ca4c:	br	x17

000000000041ca50 <X509_REQ_print_ex@plt>:
  41ca50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca54:	ldr	x17, [x16, #2680]
  41ca58:	add	x16, x16, #0xa78
  41ca5c:	br	x17

000000000041ca60 <ERR_peek_error@plt>:
  41ca60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca64:	ldr	x17, [x16, #2688]
  41ca68:	add	x16, x16, #0xa80
  41ca6c:	br	x17

000000000041ca70 <TS_RESP_new@plt>:
  41ca70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca74:	ldr	x17, [x16, #2696]
  41ca78:	add	x16, x16, #0xa88
  41ca7c:	br	x17

000000000041ca80 <EC_curve_nist2nid@plt>:
  41ca80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca84:	ldr	x17, [x16, #2704]
  41ca88:	add	x16, x16, #0xa90
  41ca8c:	br	x17

000000000041ca90 <X509_PURPOSE_get_count@plt>:
  41ca90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca94:	ldr	x17, [x16, #2712]
  41ca98:	add	x16, x16, #0xa98
  41ca9c:	br	x17

000000000041caa0 <X509_set_version@plt>:
  41caa0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caa4:	ldr	x17, [x16, #2720]
  41caa8:	add	x16, x16, #0xaa0
  41caac:	br	x17

000000000041cab0 <AES_ige_encrypt@plt>:
  41cab0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cab4:	ldr	x17, [x16, #2728]
  41cab8:	add	x16, x16, #0xaa8
  41cabc:	br	x17

000000000041cac0 <X509_check_private_key@plt>:
  41cac0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cac4:	ldr	x17, [x16, #2736]
  41cac8:	add	x16, x16, #0xab0
  41cacc:	br	x17

000000000041cad0 <SSL_get_all_async_fds@plt>:
  41cad0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cad4:	ldr	x17, [x16, #2744]
  41cad8:	add	x16, x16, #0xab8
  41cadc:	br	x17

000000000041cae0 <BIO_new_fp@plt>:
  41cae0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cae4:	ldr	x17, [x16, #2752]
  41cae8:	add	x16, x16, #0xac0
  41caec:	br	x17

000000000041caf0 <CMS_set1_eContentType@plt>:
  41caf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caf4:	ldr	x17, [x16, #2760]
  41caf8:	add	x16, x16, #0xac8
  41cafc:	br	x17

000000000041cb00 <__strtol_internal@plt>:
  41cb00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb04:	ldr	x17, [x16, #2768]
  41cb08:	add	x16, x16, #0xad0
  41cb0c:	br	x17

000000000041cb10 <SSL_alert_type_string_long@plt>:
  41cb10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb14:	ldr	x17, [x16, #2776]
  41cb18:	add	x16, x16, #0xad8
  41cb1c:	br	x17

000000000041cb20 <X509_NAME_add_entry_by_txt@plt>:
  41cb20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb24:	ldr	x17, [x16, #2784]
  41cb28:	add	x16, x16, #0xae0
  41cb2c:	br	x17

000000000041cb30 <OCSP_check_validity@plt>:
  41cb30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb34:	ldr	x17, [x16, #2792]
  41cb38:	add	x16, x16, #0xae8
  41cb3c:	br	x17

000000000041cb40 <b2i_PrivateKey_bio@plt>:
  41cb40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb44:	ldr	x17, [x16, #2800]
  41cb48:	add	x16, x16, #0xaf0
  41cb4c:	br	x17

000000000041cb50 <SSL_CTX_set_info_callback@plt>:
  41cb50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb54:	ldr	x17, [x16, #2808]
  41cb58:	add	x16, x16, #0xaf8
  41cb5c:	br	x17

000000000041cb60 <TS_TST_INFO_print_bio@plt>:
  41cb60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb64:	ldr	x17, [x16, #2816]
  41cb68:	add	x16, x16, #0xb00
  41cb6c:	br	x17

000000000041cb70 <DSAparams_dup@plt>:
  41cb70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb74:	ldr	x17, [x16, #2824]
  41cb78:	add	x16, x16, #0xb08
  41cb7c:	br	x17

000000000041cb80 <X509_check_ip_asc@plt>:
  41cb80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb84:	ldr	x17, [x16, #2832]
  41cb88:	add	x16, x16, #0xb10
  41cb8c:	br	x17

000000000041cb90 <BIO_write@plt>:
  41cb90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb94:	ldr	x17, [x16, #2840]
  41cb98:	add	x16, x16, #0xb18
  41cb9c:	br	x17

000000000041cba0 <BIO_accept_ex@plt>:
  41cba0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cba4:	ldr	x17, [x16, #2848]
  41cba8:	add	x16, x16, #0xb20
  41cbac:	br	x17

000000000041cbb0 <OPENSSL_uni2asc@plt>:
  41cbb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbb4:	ldr	x17, [x16, #2856]
  41cbb8:	add	x16, x16, #0xb28
  41cbbc:	br	x17

000000000041cbc0 <TS_CONF_set_accuracy@plt>:
  41cbc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbc4:	ldr	x17, [x16, #2864]
  41cbc8:	add	x16, x16, #0xb30
  41cbcc:	br	x17

000000000041cbd0 <PKCS5_pbe_set@plt>:
  41cbd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbd4:	ldr	x17, [x16, #2872]
  41cbd8:	add	x16, x16, #0xb38
  41cbdc:	br	x17

000000000041cbe0 <OPENSSL_sk_delete@plt>:
  41cbe0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbe4:	ldr	x17, [x16, #2880]
  41cbe8:	add	x16, x16, #0xb40
  41cbec:	br	x17

000000000041cbf0 <AES_options@plt>:
  41cbf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbf4:	ldr	x17, [x16, #2888]
  41cbf8:	add	x16, x16, #0xb48
  41cbfc:	br	x17

000000000041cc00 <PKCS12_SAFEBAG_get0_type@plt>:
  41cc00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc04:	ldr	x17, [x16, #2896]
  41cc08:	add	x16, x16, #0xb50
  41cc0c:	br	x17

000000000041cc10 <BIO_meth_new@plt>:
  41cc10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc14:	ldr	x17, [x16, #2904]
  41cc18:	add	x16, x16, #0xb58
  41cc1c:	br	x17

000000000041cc20 <OPENSSL_LH_insert@plt>:
  41cc20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc24:	ldr	x17, [x16, #2912]
  41cc28:	add	x16, x16, #0xb60
  41cc2c:	br	x17

000000000041cc30 <d2i_X509_bio@plt>:
  41cc30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc34:	ldr	x17, [x16, #2920]
  41cc38:	add	x16, x16, #0xb68
  41cc3c:	br	x17

000000000041cc40 <X509_email_free@plt>:
  41cc40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc44:	ldr	x17, [x16, #2928]
  41cc48:	add	x16, x16, #0xb70
  41cc4c:	br	x17

000000000041cc50 <i2d_X509_CRL_bio@plt>:
  41cc50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc54:	ldr	x17, [x16, #2936]
  41cc58:	add	x16, x16, #0xb78
  41cc5c:	br	x17

000000000041cc60 <X509_NAME_add_entry@plt>:
  41cc60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc64:	ldr	x17, [x16, #2944]
  41cc68:	add	x16, x16, #0xb80
  41cc6c:	br	x17

000000000041cc70 <X509_NAME_ENTRY_get_object@plt>:
  41cc70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc74:	ldr	x17, [x16, #2952]
  41cc78:	add	x16, x16, #0xb88
  41cc7c:	br	x17

000000000041cc80 <CMS_decrypt@plt>:
  41cc80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc84:	ldr	x17, [x16, #2960]
  41cc88:	add	x16, x16, #0xb90
  41cc8c:	br	x17

000000000041cc90 <X509_get_default_cert_dir_env@plt>:
  41cc90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc94:	ldr	x17, [x16, #2968]
  41cc98:	add	x16, x16, #0xb98
  41cc9c:	br	x17

000000000041cca0 <SSL_set_accept_state@plt>:
  41cca0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cca4:	ldr	x17, [x16, #2976]
  41cca8:	add	x16, x16, #0xba0
  41ccac:	br	x17

000000000041ccb0 <EVP_PKEY_asn1_get0@plt>:
  41ccb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccb4:	ldr	x17, [x16, #2984]
  41ccb8:	add	x16, x16, #0xba8
  41ccbc:	br	x17

000000000041ccc0 <OSSL_STORE_LOADER_get0_scheme@plt>:
  41ccc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccc4:	ldr	x17, [x16, #2992]
  41ccc8:	add	x16, x16, #0xbb0
  41cccc:	br	x17

000000000041ccd0 <i2d_PrivateKey_bio@plt>:
  41ccd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccd4:	ldr	x17, [x16, #3000]
  41ccd8:	add	x16, x16, #0xbb8
  41ccdc:	br	x17

000000000041cce0 <TS_CONF_set_ess_cert_id_chain@plt>:
  41cce0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cce4:	ldr	x17, [x16, #3008]
  41cce8:	add	x16, x16, #0xbc0
  41ccec:	br	x17

000000000041ccf0 <X509_OBJECT_free@plt>:
  41ccf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccf4:	ldr	x17, [x16, #3016]
  41ccf8:	add	x16, x16, #0xbc8
  41ccfc:	br	x17

000000000041cd00 <CONF_free@plt>:
  41cd00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd04:	ldr	x17, [x16, #3024]
  41cd08:	add	x16, x16, #0xbd0
  41cd0c:	br	x17

000000000041cd10 <PKCS12_SAFEBAG_get0_attr@plt>:
  41cd10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd14:	ldr	x17, [x16, #3032]
  41cd18:	add	x16, x16, #0xbd8
  41cd1c:	br	x17

000000000041cd20 <X509_NAME_get_index_by_NID@plt>:
  41cd20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd24:	ldr	x17, [x16, #3040]
  41cd28:	add	x16, x16, #0xbe0
  41cd2c:	br	x17

000000000041cd30 <ERR_add_error_data@plt>:
  41cd30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd34:	ldr	x17, [x16, #3048]
  41cd38:	add	x16, x16, #0xbe8
  41cd3c:	br	x17

000000000041cd40 <NETSCAPE_SPKI_b64_encode@plt>:
  41cd40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd44:	ldr	x17, [x16, #3056]
  41cd48:	add	x16, x16, #0xbf0
  41cd4c:	br	x17

000000000041cd50 <OBJ_sn2nid@plt>:
  41cd50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd54:	ldr	x17, [x16, #3064]
  41cd58:	add	x16, x16, #0xbf8
  41cd5c:	br	x17

000000000041cd60 <waitpid@plt>:
  41cd60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd64:	ldr	x17, [x16, #3072]
  41cd68:	add	x16, x16, #0xc00
  41cd6c:	br	x17

000000000041cd70 <fclose@plt>:
  41cd70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd74:	ldr	x17, [x16, #3080]
  41cd78:	add	x16, x16, #0xc08
  41cd7c:	br	x17

000000000041cd80 <DSA_free@plt>:
  41cd80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd84:	ldr	x17, [x16, #3088]
  41cd88:	add	x16, x16, #0xc10
  41cd8c:	br	x17

000000000041cd90 <setpgid@plt>:
  41cd90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd94:	ldr	x17, [x16, #3096]
  41cd98:	add	x16, x16, #0xc18
  41cd9c:	br	x17

000000000041cda0 <PEM_read_bio_ECPrivateKey@plt>:
  41cda0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cda4:	ldr	x17, [x16, #3104]
  41cda8:	add	x16, x16, #0xc20
  41cdac:	br	x17

000000000041cdb0 <SCRYPT_PARAMS_free@plt>:
  41cdb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdb4:	ldr	x17, [x16, #3112]
  41cdb8:	add	x16, x16, #0xc28
  41cdbc:	br	x17

000000000041cdc0 <UI_method_set_writer@plt>:
  41cdc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdc4:	ldr	x17, [x16, #3120]
  41cdc8:	add	x16, x16, #0xc30
  41cdcc:	br	x17

000000000041cdd0 <SSL_CTX_set_alpn_select_cb@plt>:
  41cdd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdd4:	ldr	x17, [x16, #3128]
  41cdd8:	add	x16, x16, #0xc38
  41cddc:	br	x17

000000000041cde0 <HMAC@plt>:
  41cde0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cde4:	ldr	x17, [x16, #3136]
  41cde8:	add	x16, x16, #0xc40
  41cdec:	br	x17

000000000041cdf0 <EVP_PKEY_add1_attr_by_NID@plt>:
  41cdf0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdf4:	ldr	x17, [x16, #3144]
  41cdf8:	add	x16, x16, #0xc48
  41cdfc:	br	x17

000000000041ce00 <ASN1_ENUMERATED_free@plt>:
  41ce00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce04:	ldr	x17, [x16, #3152]
  41ce08:	add	x16, x16, #0xc50
  41ce0c:	br	x17

000000000041ce10 <X509_get1_ocsp@plt>:
  41ce10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce14:	ldr	x17, [x16, #3160]
  41ce18:	add	x16, x16, #0xc58
  41ce1c:	br	x17

000000000041ce20 <OSSL_STORE_supports_search@plt>:
  41ce20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce24:	ldr	x17, [x16, #3168]
  41ce28:	add	x16, x16, #0xc60
  41ce2c:	br	x17

000000000041ce30 <BIO_free_all@plt>:
  41ce30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce34:	ldr	x17, [x16, #3176]
  41ce38:	add	x16, x16, #0xc68
  41ce3c:	br	x17

000000000041ce40 <SSL_CTX_check_private_key@plt>:
  41ce40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce44:	ldr	x17, [x16, #3184]
  41ce48:	add	x16, x16, #0xc70
  41ce4c:	br	x17

000000000041ce50 <SRP_VBASE_new@plt>:
  41ce50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce54:	ldr	x17, [x16, #3192]
  41ce58:	add	x16, x16, #0xc78
  41ce5c:	br	x17

000000000041ce60 <EVP_get_cipherbyname@plt>:
  41ce60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce64:	ldr	x17, [x16, #3200]
  41ce68:	add	x16, x16, #0xc80
  41ce6c:	br	x17

000000000041ce70 <PKCS12_SAFEBAG_get0_pkcs8@plt>:
  41ce70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce74:	ldr	x17, [x16, #3208]
  41ce78:	add	x16, x16, #0xc88
  41ce7c:	br	x17

000000000041ce80 <X509_NAME_entry_count@plt>:
  41ce80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce84:	ldr	x17, [x16, #3216]
  41ce88:	add	x16, x16, #0xc90
  41ce8c:	br	x17

000000000041ce90 <OBJ_create_objects@plt>:
  41ce90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce94:	ldr	x17, [x16, #3224]
  41ce98:	add	x16, x16, #0xc98
  41ce9c:	br	x17

000000000041cea0 <strtoul@plt>:
  41cea0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cea4:	ldr	x17, [x16, #3232]
  41cea8:	add	x16, x16, #0xca0
  41ceac:	br	x17

000000000041ceb0 <X509_VERIFY_PARAM_set1@plt>:
  41ceb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ceb4:	ldr	x17, [x16, #3240]
  41ceb8:	add	x16, x16, #0xca8
  41cebc:	br	x17

000000000041cec0 <X509_STORE_CTX_set_flags@plt>:
  41cec0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cec4:	ldr	x17, [x16, #3248]
  41cec8:	add	x16, x16, #0xcb0
  41cecc:	br	x17

000000000041ced0 <SSL_get_peer_certificate@plt>:
  41ced0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ced4:	ldr	x17, [x16, #3256]
  41ced8:	add	x16, x16, #0xcb8
  41cedc:	br	x17

000000000041cee0 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41cee0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cee4:	ldr	x17, [x16, #3264]
  41cee8:	add	x16, x16, #0xcc0
  41ceec:	br	x17

000000000041cef0 <BUF_MEM_new@plt>:
  41cef0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cef4:	ldr	x17, [x16, #3272]
  41cef8:	add	x16, x16, #0xcc8
  41cefc:	br	x17

000000000041cf00 <BIO_read@plt>:
  41cf00:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf04:	ldr	x17, [x16, #3280]
  41cf08:	add	x16, x16, #0xcd0
  41cf0c:	br	x17

000000000041cf10 <X509_add1_trust_object@plt>:
  41cf10:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf14:	ldr	x17, [x16, #3288]
  41cf18:	add	x16, x16, #0xcd8
  41cf1c:	br	x17

000000000041cf20 <EVP_PKEY_param_check@plt>:
  41cf20:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf24:	ldr	x17, [x16, #3296]
  41cf28:	add	x16, x16, #0xce0
  41cf2c:	br	x17

000000000041cf30 <IDEA_set_encrypt_key@plt>:
  41cf30:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf34:	ldr	x17, [x16, #3304]
  41cf38:	add	x16, x16, #0xce8
  41cf3c:	br	x17

000000000041cf40 <OCSP_RESPONSE_free@plt>:
  41cf40:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf44:	ldr	x17, [x16, #3312]
  41cf48:	add	x16, x16, #0xcf0
  41cf4c:	br	x17

000000000041cf50 <SSL_get_selected_srtp_profile@plt>:
  41cf50:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf54:	ldr	x17, [x16, #3320]
  41cf58:	add	x16, x16, #0xcf8
  41cf5c:	br	x17

000000000041cf60 <EVP_aes_256_wrap@plt>:
  41cf60:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf64:	ldr	x17, [x16, #3328]
  41cf68:	add	x16, x16, #0xd00
  41cf6c:	br	x17

000000000041cf70 <OPENSSL_sk_push@plt>:
  41cf70:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf74:	ldr	x17, [x16, #3336]
  41cf78:	add	x16, x16, #0xd08
  41cf7c:	br	x17

000000000041cf80 <PKCS12_unpack_p7data@plt>:
  41cf80:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf84:	ldr	x17, [x16, #3344]
  41cf88:	add	x16, x16, #0xd10
  41cf8c:	br	x17

000000000041cf90 <OBJ_ln2nid@plt>:
  41cf90:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf94:	ldr	x17, [x16, #3352]
  41cf98:	add	x16, x16, #0xd18
  41cf9c:	br	x17

000000000041cfa0 <SSL_CTX_set_srp_cb_arg@plt>:
  41cfa0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfa4:	ldr	x17, [x16, #3360]
  41cfa8:	add	x16, x16, #0xd20
  41cfac:	br	x17

000000000041cfb0 <SSL_get_verify_result@plt>:
  41cfb0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfb4:	ldr	x17, [x16, #3368]
  41cfb8:	add	x16, x16, #0xd28
  41cfbc:	br	x17

000000000041cfc0 <CMS_add1_ReceiptRequest@plt>:
  41cfc0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfc4:	ldr	x17, [x16, #3376]
  41cfc8:	add	x16, x16, #0xd30
  41cfcc:	br	x17

000000000041cfd0 <PEM_write_bio_RSAPrivateKey@plt>:
  41cfd0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfd4:	ldr	x17, [x16, #3384]
  41cfd8:	add	x16, x16, #0xd38
  41cfdc:	br	x17

000000000041cfe0 <X509_alias_set1@plt>:
  41cfe0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfe4:	ldr	x17, [x16, #3392]
  41cfe8:	add	x16, x16, #0xd40
  41cfec:	br	x17

000000000041cff0 <ENGINE_load_public_key@plt>:
  41cff0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cff4:	ldr	x17, [x16, #3400]
  41cff8:	add	x16, x16, #0xd48
  41cffc:	br	x17

000000000041d000 <BIO_test_flags@plt>:
  41d000:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d004:	ldr	x17, [x16, #3408]
  41d008:	add	x16, x16, #0xd50
  41d00c:	br	x17

000000000041d010 <X509_CRL_free@plt>:
  41d010:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d014:	ldr	x17, [x16, #3416]
  41d018:	add	x16, x16, #0xd58
  41d01c:	br	x17

000000000041d020 <EVP_CIPHER_iv_length@plt>:
  41d020:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d024:	ldr	x17, [x16, #3424]
  41d028:	add	x16, x16, #0xd60
  41d02c:	br	x17

000000000041d030 <NCONF_get_string@plt>:
  41d030:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d034:	ldr	x17, [x16, #3432]
  41d038:	add	x16, x16, #0xd68
  41d03c:	br	x17

000000000041d040 <i2d_PKCS7_bio_stream@plt>:
  41d040:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d044:	ldr	x17, [x16, #3440]
  41d048:	add	x16, x16, #0xd70
  41d04c:	br	x17

000000000041d050 <BIO_set_callback_arg@plt>:
  41d050:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d054:	ldr	x17, [x16, #3448]
  41d058:	add	x16, x16, #0xd78
  41d05c:	br	x17

000000000041d060 <PEM_read_bio_DHparams@plt>:
  41d060:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d064:	ldr	x17, [x16, #3456]
  41d068:	add	x16, x16, #0xd80
  41d06c:	br	x17

000000000041d070 <EVP_PKEY_verify_recover@plt>:
  41d070:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d074:	ldr	x17, [x16, #3464]
  41d078:	add	x16, x16, #0xd88
  41d07c:	br	x17

000000000041d080 <OPENSSL_hexstr2buf@plt>:
  41d080:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d084:	ldr	x17, [x16, #3472]
  41d088:	add	x16, x16, #0xd90
  41d08c:	br	x17

000000000041d090 <X509_trust_clear@plt>:
  41d090:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d094:	ldr	x17, [x16, #3480]
  41d098:	add	x16, x16, #0xd98
  41d09c:	br	x17

000000000041d0a0 <DES_crypt@plt>:
  41d0a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0a4:	ldr	x17, [x16, #3488]
  41d0a8:	add	x16, x16, #0xda0
  41d0ac:	br	x17

000000000041d0b0 <OPENSSL_init_ssl@plt>:
  41d0b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0b4:	ldr	x17, [x16, #3496]
  41d0b8:	add	x16, x16, #0xda8
  41d0bc:	br	x17

000000000041d0c0 <ENGINE_init@plt>:
  41d0c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0c4:	ldr	x17, [x16, #3504]
  41d0c8:	add	x16, x16, #0xdb0
  41d0cc:	br	x17

000000000041d0d0 <OPENSSL_uni2utf8@plt>:
  41d0d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0d4:	ldr	x17, [x16, #3512]
  41d0d8:	add	x16, x16, #0xdb8
  41d0dc:	br	x17

000000000041d0e0 <ERR_put_error@plt>:
  41d0e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0e4:	ldr	x17, [x16, #3520]
  41d0e8:	add	x16, x16, #0xdc0
  41d0ec:	br	x17

000000000041d0f0 <RSA_generate_multi_prime_key@plt>:
  41d0f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0f4:	ldr	x17, [x16, #3528]
  41d0f8:	add	x16, x16, #0xdc8
  41d0fc:	br	x17

000000000041d100 <PKCS7_sign@plt>:
  41d100:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d104:	ldr	x17, [x16, #3536]
  41d108:	add	x16, x16, #0xdd0
  41d10c:	br	x17

000000000041d110 <SSL_load_client_CA_file@plt>:
  41d110:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d114:	ldr	x17, [x16, #3544]
  41d118:	add	x16, x16, #0xdd8
  41d11c:	br	x17

000000000041d120 <BN_rand@plt>:
  41d120:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d124:	ldr	x17, [x16, #3552]
  41d128:	add	x16, x16, #0xde0
  41d12c:	br	x17

000000000041d130 <X509_STORE_CTX_set_cert@plt>:
  41d130:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d134:	ldr	x17, [x16, #3560]
  41d138:	add	x16, x16, #0xde8
  41d13c:	br	x17

000000000041d140 <X509_print_ex@plt>:
  41d140:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d144:	ldr	x17, [x16, #3568]
  41d148:	add	x16, x16, #0xdf0
  41d14c:	br	x17

000000000041d150 <TS_CONF_set_def_policy@plt>:
  41d150:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d154:	ldr	x17, [x16, #3576]
  41d158:	add	x16, x16, #0xdf8
  41d15c:	br	x17

000000000041d160 <a2i_ASN1_INTEGER@plt>:
  41d160:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d164:	ldr	x17, [x16, #3584]
  41d168:	add	x16, x16, #0xe00
  41d16c:	br	x17

000000000041d170 <PEM_write_bio_DSAPrivateKey@plt>:
  41d170:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d174:	ldr	x17, [x16, #3592]
  41d178:	add	x16, x16, #0xe08
  41d17c:	br	x17

000000000041d180 <TS_CONF_load_certs@plt>:
  41d180:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d184:	ldr	x17, [x16, #3600]
  41d188:	add	x16, x16, #0xe10
  41d18c:	br	x17

000000000041d190 <X509_REQ_check_private_key@plt>:
  41d190:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d194:	ldr	x17, [x16, #3608]
  41d198:	add	x16, x16, #0xe18
  41d19c:	br	x17

000000000041d1a0 <UI_null@plt>:
  41d1a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1a4:	ldr	x17, [x16, #3616]
  41d1a8:	add	x16, x16, #0xe20
  41d1ac:	br	x17

000000000041d1b0 <RSA_sign@plt>:
  41d1b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1b4:	ldr	x17, [x16, #3624]
  41d1b8:	add	x16, x16, #0xe28
  41d1bc:	br	x17

000000000041d1c0 <BIO_snprintf@plt>:
  41d1c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1c4:	ldr	x17, [x16, #3632]
  41d1c8:	add	x16, x16, #0xe30
  41d1cc:	br	x17

000000000041d1d0 <X509_REQ_verify@plt>:
  41d1d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1d4:	ldr	x17, [x16, #3640]
  41d1d8:	add	x16, x16, #0xe38
  41d1dc:	br	x17

000000000041d1e0 <SSL_CTX_set_srp_username_callback@plt>:
  41d1e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1e4:	ldr	x17, [x16, #3648]
  41d1e8:	add	x16, x16, #0xe40
  41d1ec:	br	x17

000000000041d1f0 <TS_REQ_set_policy_id@plt>:
  41d1f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1f4:	ldr	x17, [x16, #3656]
  41d1f8:	add	x16, x16, #0xe48
  41d1fc:	br	x17

000000000041d200 <SSL_CTX_set_client_cert_engine@plt>:
  41d200:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d204:	ldr	x17, [x16, #3664]
  41d208:	add	x16, x16, #0xe50
  41d20c:	br	x17

000000000041d210 <UI_method_get_reader@plt>:
  41d210:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d214:	ldr	x17, [x16, #3672]
  41d218:	add	x16, x16, #0xe58
  41d21c:	br	x17

000000000041d220 <DH_free@plt>:
  41d220:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d224:	ldr	x17, [x16, #3680]
  41d228:	add	x16, x16, #0xe60
  41d22c:	br	x17

000000000041d230 <BIO_f_buffer@plt>:
  41d230:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d234:	ldr	x17, [x16, #3688]
  41d238:	add	x16, x16, #0xe68
  41d23c:	br	x17

000000000041d240 <HMAC_Init_ex@plt>:
  41d240:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d244:	ldr	x17, [x16, #3696]
  41d248:	add	x16, x16, #0xe70
  41d24c:	br	x17

000000000041d250 <strcmp@plt>:
  41d250:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d254:	ldr	x17, [x16, #3704]
  41d258:	add	x16, x16, #0xe78
  41d25c:	br	x17

000000000041d260 <BN_print@plt>:
  41d260:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d264:	ldr	x17, [x16, #3712]
  41d268:	add	x16, x16, #0xe80
  41d26c:	br	x17

000000000041d270 <CMS_encrypt@plt>:
  41d270:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d274:	ldr	x17, [x16, #3720]
  41d278:	add	x16, x16, #0xe88
  41d27c:	br	x17

000000000041d280 <X509_get_ext@plt>:
  41d280:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d284:	ldr	x17, [x16, #3728]
  41d288:	add	x16, x16, #0xe90
  41d28c:	br	x17

000000000041d290 <OCSP_cert_to_id@plt>:
  41d290:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d294:	ldr	x17, [x16, #3736]
  41d298:	add	x16, x16, #0xe98
  41d29c:	br	x17

000000000041d2a0 <SSL_get0_dane_tlsa@plt>:
  41d2a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2a4:	ldr	x17, [x16, #3744]
  41d2a8:	add	x16, x16, #0xea0
  41d2ac:	br	x17

000000000041d2b0 <PKCS12_unpack_authsafes@plt>:
  41d2b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2b4:	ldr	x17, [x16, #3752]
  41d2b8:	add	x16, x16, #0xea8
  41d2bc:	br	x17

000000000041d2c0 <strtol@plt>:
  41d2c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2c4:	ldr	x17, [x16, #3760]
  41d2c8:	add	x16, x16, #0xeb0
  41d2cc:	br	x17

000000000041d2d0 <SSL_get_shared_sigalgs@plt>:
  41d2d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2d4:	ldr	x17, [x16, #3768]
  41d2d8:	add	x16, x16, #0xeb8
  41d2dc:	br	x17

000000000041d2e0 <ASN1_i2d_bio@plt>:
  41d2e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2e4:	ldr	x17, [x16, #3776]
  41d2e8:	add	x16, x16, #0xec0
  41d2ec:	br	x17

000000000041d2f0 <EVP_aes_192_wrap@plt>:
  41d2f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2f4:	ldr	x17, [x16, #3784]
  41d2f8:	add	x16, x16, #0xec8
  41d2fc:	br	x17

000000000041d300 <X509_STORE_load_locations@plt>:
  41d300:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d304:	ldr	x17, [x16, #3792]
  41d308:	add	x16, x16, #0xed0
  41d30c:	br	x17

000000000041d310 <setbuf@plt>:
  41d310:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d314:	ldr	x17, [x16, #3800]
  41d318:	add	x16, x16, #0xed8
  41d31c:	br	x17

000000000041d320 <SSL_CIPHER_get_handshake_digest@plt>:
  41d320:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d324:	ldr	x17, [x16, #3808]
  41d328:	add	x16, x16, #0xee0
  41d32c:	br	x17

000000000041d330 <i2d_X509_bio@plt>:
  41d330:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d334:	ldr	x17, [x16, #3816]
  41d338:	add	x16, x16, #0xee8
  41d33c:	br	x17

000000000041d340 <X509_REVOKED_new@plt>:
  41d340:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d344:	ldr	x17, [x16, #3824]
  41d348:	add	x16, x16, #0xef0
  41d34c:	br	x17

000000000041d350 <i2d_DHparams@plt>:
  41d350:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d354:	ldr	x17, [x16, #3832]
  41d358:	add	x16, x16, #0xef8
  41d35c:	br	x17

000000000041d360 <SSL_CTX_set0_CA_list@plt>:
  41d360:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d364:	ldr	x17, [x16, #3840]
  41d368:	add	x16, x16, #0xf00
  41d36c:	br	x17

000000000041d370 <DH_get_length@plt>:
  41d370:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d374:	ldr	x17, [x16, #3848]
  41d378:	add	x16, x16, #0xf08
  41d37c:	br	x17

000000000041d380 <SSL_shutdown@plt>:
  41d380:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d384:	ldr	x17, [x16, #3856]
  41d388:	add	x16, x16, #0xf10
  41d38c:	br	x17

000000000041d390 <AES_cbc_encrypt@plt>:
  41d390:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d394:	ldr	x17, [x16, #3864]
  41d398:	add	x16, x16, #0xf18
  41d39c:	br	x17

000000000041d3a0 <X509_NAME_dup@plt>:
  41d3a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3a4:	ldr	x17, [x16, #3872]
  41d3a8:	add	x16, x16, #0xf20
  41d3ac:	br	x17

000000000041d3b0 <EVP_ripemd160@plt>:
  41d3b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3b4:	ldr	x17, [x16, #3880]
  41d3b8:	add	x16, x16, #0xf28
  41d3bc:	br	x17

000000000041d3c0 <SSL_is_dtls@plt>:
  41d3c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3c4:	ldr	x17, [x16, #3888]
  41d3c8:	add	x16, x16, #0xf30
  41d3cc:	br	x17

000000000041d3d0 <TS_CONF_set_digests@plt>:
  41d3d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3d4:	ldr	x17, [x16, #3896]
  41d3d8:	add	x16, x16, #0xf38
  41d3dc:	br	x17

000000000041d3e0 <EC_GROUP_check@plt>:
  41d3e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3e4:	ldr	x17, [x16, #3904]
  41d3e8:	add	x16, x16, #0xf40
  41d3ec:	br	x17

000000000041d3f0 <EVP_PKEY_asn1_get_count@plt>:
  41d3f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3f4:	ldr	x17, [x16, #3912]
  41d3f8:	add	x16, x16, #0xf48
  41d3fc:	br	x17

000000000041d400 <X509_STORE_CTX_new@plt>:
  41d400:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d404:	ldr	x17, [x16, #3920]
  41d408:	add	x16, x16, #0xf50
  41d40c:	br	x17

000000000041d410 <BIO_set_flags@plt>:
  41d410:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d414:	ldr	x17, [x16, #3928]
  41d418:	add	x16, x16, #0xf58
  41d41c:	br	x17

000000000041d420 <SRP_create_verifier@plt>:
  41d420:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d424:	ldr	x17, [x16, #3936]
  41d428:	add	x16, x16, #0xf60
  41d42c:	br	x17

000000000041d430 <TS_CONF_set_serial@plt>:
  41d430:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d434:	ldr	x17, [x16, #3944]
  41d438:	add	x16, x16, #0xf68
  41d43c:	br	x17

000000000041d440 <X509_SIG_free@plt>:
  41d440:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d444:	ldr	x17, [x16, #3952]
  41d448:	add	x16, x16, #0xf70
  41d44c:	br	x17

000000000041d450 <TS_CONF_set_signer_key@plt>:
  41d450:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d454:	ldr	x17, [x16, #3960]
  41d458:	add	x16, x16, #0xf78
  41d45c:	br	x17

000000000041d460 <TS_VERIFY_CTS_set_certs@plt>:
  41d460:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d464:	ldr	x17, [x16, #3968]
  41d468:	add	x16, x16, #0xf80
  41d46c:	br	x17

000000000041d470 <OPENSSL_cleanse@plt>:
  41d470:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d474:	ldr	x17, [x16, #3976]
  41d478:	add	x16, x16, #0xf88
  41d47c:	br	x17

000000000041d480 <OCSP_response_status_str@plt>:
  41d480:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d484:	ldr	x17, [x16, #3984]
  41d488:	add	x16, x16, #0xf90
  41d48c:	br	x17

000000000041d490 <X509_STORE_CTX_init@plt>:
  41d490:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d494:	ldr	x17, [x16, #3992]
  41d498:	add	x16, x16, #0xf98
  41d49c:	br	x17

000000000041d4a0 <PEM_write_bio_PKCS7_stream@plt>:
  41d4a0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4a4:	ldr	x17, [x16, #4000]
  41d4a8:	add	x16, x16, #0xfa0
  41d4ac:	br	x17

000000000041d4b0 <SSL_CIPHER_standard_name@plt>:
  41d4b0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4b4:	ldr	x17, [x16, #4008]
  41d4b8:	add	x16, x16, #0xfa8
  41d4bc:	br	x17

000000000041d4c0 <SSL_set_bio@plt>:
  41d4c0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4c4:	ldr	x17, [x16, #4016]
  41d4c8:	add	x16, x16, #0xfb0
  41d4cc:	br	x17

000000000041d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>:
  41d4d0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4d4:	ldr	x17, [x16, #4024]
  41d4d8:	add	x16, x16, #0xfb8
  41d4dc:	br	x17

000000000041d4e0 <SCT_print@plt>:
  41d4e0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4e4:	ldr	x17, [x16, #4032]
  41d4e8:	add	x16, x16, #0xfc0
  41d4ec:	br	x17

000000000041d4f0 <i2d_DHxparams@plt>:
  41d4f0:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4f4:	ldr	x17, [x16, #4040]
  41d4f8:	add	x16, x16, #0xfc8
  41d4fc:	br	x17

000000000041d500 <ASN1_OBJECT_free@plt>:
  41d500:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d504:	ldr	x17, [x16, #4048]
  41d508:	add	x16, x16, #0xfd0
  41d50c:	br	x17

000000000041d510 <X509_get0_notAfter@plt>:
  41d510:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d514:	ldr	x17, [x16, #4056]
  41d518:	add	x16, x16, #0xfd8
  41d51c:	br	x17

000000000041d520 <EC_GROUP_set_asn1_flag@plt>:
  41d520:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d524:	ldr	x17, [x16, #4064]
  41d528:	add	x16, x16, #0xfe0
  41d52c:	br	x17

000000000041d530 <X509_CRL_print_ex@plt>:
  41d530:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d534:	ldr	x17, [x16, #4072]
  41d538:	add	x16, x16, #0xfe8
  41d53c:	br	x17

000000000041d540 <DES_options@plt>:
  41d540:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d544:	ldr	x17, [x16, #4080]
  41d548:	add	x16, x16, #0xff0
  41d54c:	br	x17

000000000041d550 <EVP_PKEY_derive_init@plt>:
  41d550:	adrp	x16, 49f000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d554:	ldr	x17, [x16, #4088]
  41d558:	add	x16, x16, #0xff8
  41d55c:	br	x17

000000000041d560 <ASN1_PRINTABLE_type@plt>:
  41d560:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d564:	ldr	x17, [x16]
  41d568:	add	x16, x16, #0x0
  41d56c:	br	x17

000000000041d570 <SSL_SESSION_print_keylog@plt>:
  41d570:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d574:	ldr	x17, [x16, #8]
  41d578:	add	x16, x16, #0x8
  41d57c:	br	x17

000000000041d580 <NCONF_load_bio@plt>:
  41d580:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d584:	ldr	x17, [x16, #16]
  41d588:	add	x16, x16, #0x10
  41d58c:	br	x17

000000000041d590 <getenv@plt>:
  41d590:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d594:	ldr	x17, [x16, #24]
  41d598:	add	x16, x16, #0x18
  41d59c:	br	x17

000000000041d5a0 <PKCS7_sign_add_signer@plt>:
  41d5a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5a4:	ldr	x17, [x16, #32]
  41d5a8:	add	x16, x16, #0x20
  41d5ac:	br	x17

000000000041d5b0 <DSA_get0_pqg@plt>:
  41d5b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5b4:	ldr	x17, [x16, #40]
  41d5b8:	add	x16, x16, #0x28
  41d5bc:	br	x17

000000000041d5c0 <X509_NAME_ENTRY_free@plt>:
  41d5c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5c4:	ldr	x17, [x16, #48]
  41d5c8:	add	x16, x16, #0x30
  41d5cc:	br	x17

000000000041d5d0 <OCSP_REQ_CTX_new@plt>:
  41d5d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5d4:	ldr	x17, [x16, #56]
  41d5d8:	add	x16, x16, #0x38
  41d5dc:	br	x17

000000000041d5e0 <X509_verify_cert_error_string@plt>:
  41d5e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5e4:	ldr	x17, [x16, #64]
  41d5e8:	add	x16, x16, #0x40
  41d5ec:	br	x17

000000000041d5f0 <BIO_meth_set_destroy@plt>:
  41d5f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5f4:	ldr	x17, [x16, #72]
  41d5f8:	add	x16, x16, #0x48
  41d5fc:	br	x17

000000000041d600 <OSSL_STORE_do_all_loaders@plt>:
  41d600:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d604:	ldr	x17, [x16, #80]
  41d608:	add	x16, x16, #0x50
  41d60c:	br	x17

000000000041d610 <d2i_OCSP_REQUEST@plt>:
  41d610:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d614:	ldr	x17, [x16, #88]
  41d618:	add	x16, x16, #0x58
  41d61c:	br	x17

000000000041d620 <X509_get_subject_name@plt>:
  41d620:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d624:	ldr	x17, [x16, #96]
  41d628:	add	x16, x16, #0x60
  41d62c:	br	x17

000000000041d630 <vsnprintf@plt>:
  41d630:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d634:	ldr	x17, [x16, #104]
  41d638:	add	x16, x16, #0x68
  41d63c:	br	x17

000000000041d640 <EVP_CIPHER_CTX_free@plt>:
  41d640:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d644:	ldr	x17, [x16, #112]
  41d648:	add	x16, x16, #0x70
  41d64c:	br	x17

000000000041d650 <setsockopt@plt>:
  41d650:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d654:	ldr	x17, [x16, #120]
  41d658:	add	x16, x16, #0x78
  41d65c:	br	x17

000000000041d660 <CMS_digest_create@plt>:
  41d660:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d664:	ldr	x17, [x16, #128]
  41d668:	add	x16, x16, #0x80
  41d66c:	br	x17

000000000041d670 <SSL_get_srp_g@plt>:
  41d670:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d674:	ldr	x17, [x16, #136]
  41d678:	add	x16, x16, #0x88
  41d67c:	br	x17

000000000041d680 <EVP_PKEY_new_raw_private_key@plt>:
  41d680:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d684:	ldr	x17, [x16, #144]
  41d688:	add	x16, x16, #0x90
  41d68c:	br	x17

000000000041d690 <X509_CRL_print@plt>:
  41d690:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d694:	ldr	x17, [x16, #152]
  41d698:	add	x16, x16, #0x98
  41d69c:	br	x17

000000000041d6a0 <EVP_MD_CTX_free@plt>:
  41d6a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6a4:	ldr	x17, [x16, #160]
  41d6a8:	add	x16, x16, #0xa0
  41d6ac:	br	x17

000000000041d6b0 <openlog@plt>:
  41d6b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6b4:	ldr	x17, [x16, #168]
  41d6b8:	add	x16, x16, #0xa8
  41d6bc:	br	x17

000000000041d6c0 <PKCS12_get0_mac@plt>:
  41d6c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6c4:	ldr	x17, [x16, #176]
  41d6c8:	add	x16, x16, #0xb0
  41d6cc:	br	x17

000000000041d6d0 <OCSP_request_sign@plt>:
  41d6d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6d4:	ldr	x17, [x16, #184]
  41d6d8:	add	x16, x16, #0xb8
  41d6dc:	br	x17

000000000041d6e0 <ENGINE_register_all_complete@plt>:
  41d6e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6e4:	ldr	x17, [x16, #192]
  41d6e8:	add	x16, x16, #0xc0
  41d6ec:	br	x17

000000000041d6f0 <X509_STORE_CTX_set0_trusted_stack@plt>:
  41d6f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6f4:	ldr	x17, [x16, #200]
  41d6f8:	add	x16, x16, #0xc8
  41d6fc:	br	x17

000000000041d700 <TS_RESP_verify_response@plt>:
  41d700:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d704:	ldr	x17, [x16, #208]
  41d708:	add	x16, x16, #0xd0
  41d70c:	br	x17

000000000041d710 <ASN1_UTCTIME_new@plt>:
  41d710:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d714:	ldr	x17, [x16, #216]
  41d718:	add	x16, x16, #0xd8
  41d71c:	br	x17

000000000041d720 <EC_GROUP_set_seed@plt>:
  41d720:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d724:	ldr	x17, [x16, #224]
  41d728:	add	x16, x16, #0xe0
  41d72c:	br	x17

000000000041d730 <TS_RESP_CTX_set_status_info@plt>:
  41d730:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d734:	ldr	x17, [x16, #232]
  41d738:	add	x16, x16, #0xe8
  41d73c:	br	x17

000000000041d740 <ASN1_TYPE_new@plt>:
  41d740:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d744:	ldr	x17, [x16, #240]
  41d748:	add	x16, x16, #0xf0
  41d74c:	br	x17

000000000041d750 <TS_REQ_print_bio@plt>:
  41d750:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d754:	ldr	x17, [x16, #248]
  41d758:	add	x16, x16, #0xf8
  41d75c:	br	x17

000000000041d760 <SSL_CTX_set_generate_session_id@plt>:
  41d760:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d764:	ldr	x17, [x16, #256]
  41d768:	add	x16, x16, #0x100
  41d76c:	br	x17

000000000041d770 <EVP_CIPHER_CTX_rand_key@plt>:
  41d770:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d774:	ldr	x17, [x16, #264]
  41d778:	add	x16, x16, #0x108
  41d77c:	br	x17

000000000041d780 <TS_RESP_CTX_set_signer_digest@plt>:
  41d780:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d784:	ldr	x17, [x16, #272]
  41d788:	add	x16, x16, #0x110
  41d78c:	br	x17

000000000041d790 <RAND_bytes@plt>:
  41d790:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d794:	ldr	x17, [x16, #280]
  41d798:	add	x16, x16, #0x118
  41d79c:	br	x17

000000000041d7a0 <X509_PURPOSE_get0@plt>:
  41d7a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7a4:	ldr	x17, [x16, #288]
  41d7a8:	add	x16, x16, #0x120
  41d7ac:	br	x17

000000000041d7b0 <CRYPTO_gcm128_release@plt>:
  41d7b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7b4:	ldr	x17, [x16, #296]
  41d7b8:	add	x16, x16, #0x128
  41d7bc:	br	x17

000000000041d7c0 <PEM_write_bio_DSAparams@plt>:
  41d7c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7c4:	ldr	x17, [x16, #304]
  41d7c8:	add	x16, x16, #0x130
  41d7cc:	br	x17

000000000041d7d0 <ASYNC_cleanup_thread@plt>:
  41d7d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7d4:	ldr	x17, [x16, #312]
  41d7d8:	add	x16, x16, #0x138
  41d7dc:	br	x17

000000000041d7e0 <SSL_CTX_set_alpn_protos@plt>:
  41d7e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7e4:	ldr	x17, [x16, #320]
  41d7e8:	add	x16, x16, #0x140
  41d7ec:	br	x17

000000000041d7f0 <RC4_set_key@plt>:
  41d7f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7f4:	ldr	x17, [x16, #328]
  41d7f8:	add	x16, x16, #0x148
  41d7fc:	br	x17

000000000041d800 <OPENSSL_hexchar2int@plt>:
  41d800:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d804:	ldr	x17, [x16, #336]
  41d808:	add	x16, x16, #0x150
  41d80c:	br	x17

000000000041d810 <BIO_ADDR_service_string@plt>:
  41d810:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d814:	ldr	x17, [x16, #344]
  41d818:	add	x16, x16, #0x158
  41d81c:	br	x17

000000000041d820 <SSL_CTX_set_session_id_context@plt>:
  41d820:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d824:	ldr	x17, [x16, #352]
  41d828:	add	x16, x16, #0x160
  41d82c:	br	x17

000000000041d830 <strchr@plt>:
  41d830:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d834:	ldr	x17, [x16, #360]
  41d838:	add	x16, x16, #0x168
  41d83c:	br	x17

000000000041d840 <TS_REQ_new@plt>:
  41d840:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d844:	ldr	x17, [x16, #368]
  41d848:	add	x16, x16, #0x170
  41d84c:	br	x17

000000000041d850 <PKCS12_SAFEBAG_get1_cert@plt>:
  41d850:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d854:	ldr	x17, [x16, #376]
  41d858:	add	x16, x16, #0x178
  41d85c:	br	x17

000000000041d860 <TS_CONF_set_ordering@plt>:
  41d860:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d864:	ldr	x17, [x16, #384]
  41d868:	add	x16, x16, #0x180
  41d86c:	br	x17

000000000041d870 <OCSP_id_issuer_cmp@plt>:
  41d870:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d874:	ldr	x17, [x16, #392]
  41d878:	add	x16, x16, #0x188
  41d87c:	br	x17

000000000041d880 <EVP_Cipher@plt>:
  41d880:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d884:	ldr	x17, [x16, #400]
  41d888:	add	x16, x16, #0x190
  41d88c:	br	x17

000000000041d890 <ASN1_TIME_new@plt>:
  41d890:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d894:	ldr	x17, [x16, #408]
  41d898:	add	x16, x16, #0x198
  41d89c:	br	x17

000000000041d8a0 <X509_REVOKED_set_revocationDate@plt>:
  41d8a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8a4:	ldr	x17, [x16, #416]
  41d8a8:	add	x16, x16, #0x1a0
  41d8ac:	br	x17

000000000041d8b0 <ENGINE_by_id@plt>:
  41d8b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8b4:	ldr	x17, [x16, #424]
  41d8b8:	add	x16, x16, #0x1a8
  41d8bc:	br	x17

000000000041d8c0 <X509_REVOKED_set_serialNumber@plt>:
  41d8c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8c4:	ldr	x17, [x16, #432]
  41d8c8:	add	x16, x16, #0x1b0
  41d8cc:	br	x17

000000000041d8d0 <X509V3_conf_free@plt>:
  41d8d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8d4:	ldr	x17, [x16, #440]
  41d8d8:	add	x16, x16, #0x1b8
  41d8dc:	br	x17

000000000041d8e0 <OCSP_basic_verify@plt>:
  41d8e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8e4:	ldr	x17, [x16, #448]
  41d8e8:	add	x16, x16, #0x1c0
  41d8ec:	br	x17

000000000041d8f0 <PKCS12_SAFEBAG_get0_attrs@plt>:
  41d8f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8f4:	ldr	x17, [x16, #456]
  41d8f8:	add	x16, x16, #0x1c8
  41d8fc:	br	x17

000000000041d900 <SSL_get_certificate@plt>:
  41d900:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d904:	ldr	x17, [x16, #464]
  41d908:	add	x16, x16, #0x1d0
  41d90c:	br	x17

000000000041d910 <__strtoul_internal@plt>:
  41d910:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d914:	ldr	x17, [x16, #472]
  41d918:	add	x16, x16, #0x1d8
  41d91c:	br	x17

000000000041d920 <d2i_ECPKParameters@plt>:
  41d920:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d924:	ldr	x17, [x16, #480]
  41d928:	add	x16, x16, #0x1e0
  41d92c:	br	x17

000000000041d930 <X509_print@plt>:
  41d930:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d934:	ldr	x17, [x16, #488]
  41d938:	add	x16, x16, #0x1e8
  41d93c:	br	x17

000000000041d940 <OSSL_STORE_eof@plt>:
  41d940:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d944:	ldr	x17, [x16, #496]
  41d948:	add	x16, x16, #0x1f0
  41d94c:	br	x17

000000000041d950 <OCSP_REQ_CTX_http@plt>:
  41d950:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d954:	ldr	x17, [x16, #504]
  41d958:	add	x16, x16, #0x1f8
  41d95c:	br	x17

000000000041d960 <RSA_public_encrypt@plt>:
  41d960:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d964:	ldr	x17, [x16, #512]
  41d968:	add	x16, x16, #0x200
  41d96c:	br	x17

000000000041d970 <PEM_write_bio@plt>:
  41d970:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d974:	ldr	x17, [x16, #520]
  41d978:	add	x16, x16, #0x208
  41d97c:	br	x17

000000000041d980 <NETSCAPE_SPKI_print@plt>:
  41d980:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d984:	ldr	x17, [x16, #528]
  41d988:	add	x16, x16, #0x210
  41d98c:	br	x17

000000000041d990 <i2d_RSAPrivateKey_bio@plt>:
  41d990:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d994:	ldr	x17, [x16, #536]
  41d998:	add	x16, x16, #0x218
  41d99c:	br	x17

000000000041d9a0 <X509_issuer_name_hash@plt>:
  41d9a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9a4:	ldr	x17, [x16, #544]
  41d9a8:	add	x16, x16, #0x220
  41d9ac:	br	x17

000000000041d9b0 <NETSCAPE_SPKI_new@plt>:
  41d9b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9b4:	ldr	x17, [x16, #552]
  41d9b8:	add	x16, x16, #0x228
  41d9bc:	br	x17

000000000041d9c0 <EVP_PKEY_free@plt>:
  41d9c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9c4:	ldr	x17, [x16, #560]
  41d9c8:	add	x16, x16, #0x230
  41d9cc:	br	x17

000000000041d9d0 <X509_REQ_set_version@plt>:
  41d9d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9d4:	ldr	x17, [x16, #568]
  41d9d8:	add	x16, x16, #0x238
  41d9dc:	br	x17

000000000041d9e0 <SSL_CTX_set_psk_client_callback@plt>:
  41d9e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9e4:	ldr	x17, [x16, #576]
  41d9e8:	add	x16, x16, #0x240
  41d9ec:	br	x17

000000000041d9f0 <TS_CONF_set_crypto_device@plt>:
  41d9f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9f4:	ldr	x17, [x16, #584]
  41d9f8:	add	x16, x16, #0x248
  41d9fc:	br	x17

000000000041da00 <OCSP_response_create@plt>:
  41da00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da04:	ldr	x17, [x16, #592]
  41da08:	add	x16, x16, #0x250
  41da0c:	br	x17

000000000041da10 <BIO_read_ex@plt>:
  41da10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da14:	ldr	x17, [x16, #600]
  41da18:	add	x16, x16, #0x258
  41da1c:	br	x17

000000000041da20 <SSL_get_SSL_CTX@plt>:
  41da20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da24:	ldr	x17, [x16, #608]
  41da28:	add	x16, x16, #0x260
  41da2c:	br	x17

000000000041da30 <UI_method_get_writer@plt>:
  41da30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da34:	ldr	x17, [x16, #616]
  41da38:	add	x16, x16, #0x268
  41da3c:	br	x17

000000000041da40 <TS_RESP_set_status_info@plt>:
  41da40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da44:	ldr	x17, [x16, #624]
  41da48:	add	x16, x16, #0x270
  41da4c:	br	x17

000000000041da50 <SMIME_read_PKCS7@plt>:
  41da50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da54:	ldr	x17, [x16, #632]
  41da58:	add	x16, x16, #0x278
  41da5c:	br	x17

000000000041da60 <IDEA_options@plt>:
  41da60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da64:	ldr	x17, [x16, #640]
  41da68:	add	x16, x16, #0x280
  41da6c:	br	x17

000000000041da70 <d2i_PrivateKey_bio@plt>:
  41da70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da74:	ldr	x17, [x16, #648]
  41da78:	add	x16, x16, #0x288
  41da7c:	br	x17

000000000041da80 <SSL_CTX_dane_enable@plt>:
  41da80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da84:	ldr	x17, [x16, #656]
  41da88:	add	x16, x16, #0x290
  41da8c:	br	x17

000000000041da90 <SSL_CTX_sess_set_remove_cb@plt>:
  41da90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da94:	ldr	x17, [x16, #664]
  41da98:	add	x16, x16, #0x298
  41da9c:	br	x17

000000000041daa0 <X509_CRL_get0_nextUpdate@plt>:
  41daa0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41daa4:	ldr	x17, [x16, #672]
  41daa8:	add	x16, x16, #0x2a0
  41daac:	br	x17

000000000041dab0 <PEM_read_bio_X509@plt>:
  41dab0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dab4:	ldr	x17, [x16, #680]
  41dab8:	add	x16, x16, #0x2a8
  41dabc:	br	x17

000000000041dac0 <X509_REQ_sign_ctx@plt>:
  41dac0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dac4:	ldr	x17, [x16, #688]
  41dac8:	add	x16, x16, #0x2b0
  41dacc:	br	x17

000000000041dad0 <SSL_ctrl@plt>:
  41dad0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dad4:	ldr	x17, [x16, #696]
  41dad8:	add	x16, x16, #0x2b8
  41dadc:	br	x17

000000000041dae0 <X509_set_serialNumber@plt>:
  41dae0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dae4:	ldr	x17, [x16, #704]
  41dae8:	add	x16, x16, #0x2c0
  41daec:	br	x17

000000000041daf0 <TS_MSG_IMPRINT_set_algo@plt>:
  41daf0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41daf4:	ldr	x17, [x16, #712]
  41daf8:	add	x16, x16, #0x2c8
  41dafc:	br	x17

000000000041db00 <PKCS12_set_mac@plt>:
  41db00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db04:	ldr	x17, [x16, #720]
  41db08:	add	x16, x16, #0x2d0
  41db0c:	br	x17

000000000041db10 <PKCS12_SAFEBAG_free@plt>:
  41db10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db14:	ldr	x17, [x16, #728]
  41db18:	add	x16, x16, #0x2d8
  41db1c:	br	x17

000000000041db20 <ASN1_TIME_diff@plt>:
  41db20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db24:	ldr	x17, [x16, #736]
  41db28:	add	x16, x16, #0x2e0
  41db2c:	br	x17

000000000041db30 <sysconf@plt>:
  41db30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db34:	ldr	x17, [x16, #744]
  41db38:	add	x16, x16, #0x2e8
  41db3c:	br	x17

000000000041db40 <ENGINE_ctrl_cmd_string@plt>:
  41db40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db44:	ldr	x17, [x16, #752]
  41db48:	add	x16, x16, #0x2f0
  41db4c:	br	x17

000000000041db50 <SSL_CTX_new@plt>:
  41db50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db54:	ldr	x17, [x16, #760]
  41db58:	add	x16, x16, #0x2f8
  41db5c:	br	x17

000000000041db60 <BIO_f_md@plt>:
  41db60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db64:	ldr	x17, [x16, #768]
  41db68:	add	x16, x16, #0x300
  41db6c:	br	x17

000000000041db70 <SSL_set_msg_callback@plt>:
  41db70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db74:	ldr	x17, [x16, #776]
  41db78:	add	x16, x16, #0x308
  41db7c:	br	x17

000000000041db80 <CAST_set_key@plt>:
  41db80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db84:	ldr	x17, [x16, #784]
  41db88:	add	x16, x16, #0x310
  41db8c:	br	x17

000000000041db90 <HMAC_Final@plt>:
  41db90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db94:	ldr	x17, [x16, #792]
  41db98:	add	x16, x16, #0x318
  41db9c:	br	x17

000000000041dba0 <SSL_get0_peername@plt>:
  41dba0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dba4:	ldr	x17, [x16, #800]
  41dba8:	add	x16, x16, #0x320
  41dbac:	br	x17

000000000041dbb0 <OSSL_STORE_LOADER_get0_engine@plt>:
  41dbb0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbb4:	ldr	x17, [x16, #808]
  41dbb8:	add	x16, x16, #0x328
  41dbbc:	br	x17

000000000041dbc0 <EVP_BytesToKey@plt>:
  41dbc0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbc4:	ldr	x17, [x16, #816]
  41dbc8:	add	x16, x16, #0x330
  41dbcc:	br	x17

000000000041dbd0 <X509_STORE_free@plt>:
  41dbd0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbd4:	ldr	x17, [x16, #824]
  41dbd8:	add	x16, x16, #0x338
  41dbdc:	br	x17

000000000041dbe0 <X509_REQ_new@plt>:
  41dbe0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbe4:	ldr	x17, [x16, #832]
  41dbe8:	add	x16, x16, #0x340
  41dbec:	br	x17

000000000041dbf0 <SHA1@plt>:
  41dbf0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbf4:	ldr	x17, [x16, #840]
  41dbf8:	add	x16, x16, #0x348
  41dbfc:	br	x17

000000000041dc00 <EVP_CIPHER_CTX_set_padding@plt>:
  41dc00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc04:	ldr	x17, [x16, #848]
  41dc08:	add	x16, x16, #0x350
  41dc0c:	br	x17

000000000041dc10 <OCSP_basic_sign_ctx@plt>:
  41dc10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc14:	ldr	x17, [x16, #856]
  41dc18:	add	x16, x16, #0x358
  41dc1c:	br	x17

000000000041dc20 <BIO_set_data@plt>:
  41dc20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc24:	ldr	x17, [x16, #864]
  41dc28:	add	x16, x16, #0x360
  41dc2c:	br	x17

000000000041dc30 <X509_SIG_get0@plt>:
  41dc30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc34:	ldr	x17, [x16, #872]
  41dc38:	add	x16, x16, #0x368
  41dc3c:	br	x17

000000000041dc40 <CMS_RecipientInfo_get0_pkey_ctx@plt>:
  41dc40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc44:	ldr	x17, [x16, #880]
  41dc48:	add	x16, x16, #0x370
  41dc4c:	br	x17

000000000041dc50 <ERR_print_errors_fp@plt>:
  41dc50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc54:	ldr	x17, [x16, #888]
  41dc58:	add	x16, x16, #0x378
  41dc5c:	br	x17

000000000041dc60 <d2i_RSAPublicKey_bio@plt>:
  41dc60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc64:	ldr	x17, [x16, #896]
  41dc68:	add	x16, x16, #0x380
  41dc6c:	br	x17

000000000041dc70 <SSL_set_connect_state@plt>:
  41dc70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc74:	ldr	x17, [x16, #904]
  41dc78:	add	x16, x16, #0x388
  41dc7c:	br	x17

000000000041dc80 <BN_bn2bin@plt>:
  41dc80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc84:	ldr	x17, [x16, #912]
  41dc88:	add	x16, x16, #0x390
  41dc8c:	br	x17

000000000041dc90 <EVP_PKEY_CTX_set_cb@plt>:
  41dc90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc94:	ldr	x17, [x16, #920]
  41dc98:	add	x16, x16, #0x398
  41dc9c:	br	x17

000000000041dca0 <i2d_PKCS7_bio@plt>:
  41dca0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dca4:	ldr	x17, [x16, #928]
  41dca8:	add	x16, x16, #0x3a0
  41dcac:	br	x17

000000000041dcb0 <UI_OpenSSL@plt>:
  41dcb0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcb4:	ldr	x17, [x16, #936]
  41dcb8:	add	x16, x16, #0x3a8
  41dcbc:	br	x17

000000000041dcc0 <OSSL_STORE_load@plt>:
  41dcc0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcc4:	ldr	x17, [x16, #944]
  41dcc8:	add	x16, x16, #0x3b0
  41dccc:	br	x17

000000000041dcd0 <BIO_int_ctrl@plt>:
  41dcd0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcd4:	ldr	x17, [x16, #952]
  41dcd8:	add	x16, x16, #0x3b8
  41dcdc:	br	x17

000000000041dce0 <SSL_write_early_data@plt>:
  41dce0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dce4:	ldr	x17, [x16, #960]
  41dce8:	add	x16, x16, #0x3c0
  41dcec:	br	x17

000000000041dcf0 <DSA_verify@plt>:
  41dcf0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcf4:	ldr	x17, [x16, #968]
  41dcf8:	add	x16, x16, #0x3c8
  41dcfc:	br	x17

000000000041dd00 <RSA_free@plt>:
  41dd00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd04:	ldr	x17, [x16, #976]
  41dd08:	add	x16, x16, #0x3d0
  41dd0c:	br	x17

000000000041dd10 <EVP_PKEY_meth_get0_info@plt>:
  41dd10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd14:	ldr	x17, [x16, #984]
  41dd18:	add	x16, x16, #0x3d8
  41dd1c:	br	x17

000000000041dd20 <PKCS7_free@plt>:
  41dd20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd24:	ldr	x17, [x16, #992]
  41dd28:	add	x16, x16, #0x3e0
  41dd2c:	br	x17

000000000041dd30 <OPENSSL_sk_pop_free@plt>:
  41dd30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd34:	ldr	x17, [x16, #1000]
  41dd38:	add	x16, x16, #0x3e8
  41dd3c:	br	x17

000000000041dd40 <NCONF_get_section@plt>:
  41dd40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd44:	ldr	x17, [x16, #1008]
  41dd48:	add	x16, x16, #0x3f0
  41dd4c:	br	x17

000000000041dd50 <BN_mod_exp@plt>:
  41dd50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd54:	ldr	x17, [x16, #1016]
  41dd58:	add	x16, x16, #0x3f8
  41dd5c:	br	x17

000000000041dd60 <OBJ_nid2obj@plt>:
  41dd60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd64:	ldr	x17, [x16, #1024]
  41dd68:	add	x16, x16, #0x400
  41dd6c:	br	x17

000000000041dd70 <PKCS7_new@plt>:
  41dd70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd74:	ldr	x17, [x16, #1032]
  41dd78:	add	x16, x16, #0x408
  41dd7c:	br	x17

000000000041dd80 <SSL_CIPHER_description@plt>:
  41dd80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd84:	ldr	x17, [x16, #1040]
  41dd88:	add	x16, x16, #0x410
  41dd8c:	br	x17

000000000041dd90 <SSL_SESSION_set_cipher@plt>:
  41dd90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd94:	ldr	x17, [x16, #1048]
  41dd98:	add	x16, x16, #0x418
  41dd9c:	br	x17

000000000041dda0 <X509_STORE_set_default_paths@plt>:
  41dda0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dda4:	ldr	x17, [x16, #1056]
  41dda8:	add	x16, x16, #0x420
  41ddac:	br	x17

000000000041ddb0 <ASN1_INTEGER_set@plt>:
  41ddb0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddb4:	ldr	x17, [x16, #1064]
  41ddb8:	add	x16, x16, #0x428
  41ddbc:	br	x17

000000000041ddc0 <EVP_md4@plt>:
  41ddc0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddc4:	ldr	x17, [x16, #1072]
  41ddc8:	add	x16, x16, #0x430
  41ddcc:	br	x17

000000000041ddd0 <OPENSSL_sk_free@plt>:
  41ddd0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddd4:	ldr	x17, [x16, #1080]
  41ddd8:	add	x16, x16, #0x438
  41dddc:	br	x17

000000000041dde0 <BN_rshift1@plt>:
  41dde0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dde4:	ldr	x17, [x16, #1088]
  41dde8:	add	x16, x16, #0x440
  41ddec:	br	x17

000000000041ddf0 <X509_get_ext_d2i@plt>:
  41ddf0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddf4:	ldr	x17, [x16, #1096]
  41ddf8:	add	x16, x16, #0x448
  41ddfc:	br	x17

000000000041de00 <BIO_f_zlib@plt>:
  41de00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de04:	ldr	x17, [x16, #1104]
  41de08:	add	x16, x16, #0x450
  41de0c:	br	x17

000000000041de10 <SSL_waiting_for_async@plt>:
  41de10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de14:	ldr	x17, [x16, #1112]
  41de18:	add	x16, x16, #0x458
  41de1c:	br	x17

000000000041de20 <X509_STORE_CTX_get_error@plt>:
  41de20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de24:	ldr	x17, [x16, #1120]
  41de28:	add	x16, x16, #0x460
  41de2c:	br	x17

000000000041de30 <SSL_SESSION_get_id@plt>:
  41de30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de34:	ldr	x17, [x16, #1128]
  41de38:	add	x16, x16, #0x468
  41de3c:	br	x17

000000000041de40 <OBJ_nid2sn@plt>:
  41de40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de44:	ldr	x17, [x16, #1136]
  41de48:	add	x16, x16, #0x470
  41de4c:	br	x17

000000000041de50 <OPENSSL_asc2uni@plt>:
  41de50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de54:	ldr	x17, [x16, #1144]
  41de58:	add	x16, x16, #0x478
  41de5c:	br	x17

000000000041de60 <SSL_get_srp_N@plt>:
  41de60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de64:	ldr	x17, [x16, #1152]
  41de68:	add	x16, x16, #0x480
  41de6c:	br	x17

000000000041de70 <free@plt>:
  41de70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de74:	ldr	x17, [x16, #1160]
  41de78:	add	x16, x16, #0x488
  41de7c:	br	x17

000000000041de80 <EVP_PKEY_print_public@plt>:
  41de80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de84:	ldr	x17, [x16, #1168]
  41de88:	add	x16, x16, #0x490
  41de8c:	br	x17

000000000041de90 <BIO_ctrl@plt>:
  41de90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de94:	ldr	x17, [x16, #1176]
  41de98:	add	x16, x16, #0x498
  41de9c:	br	x17

000000000041dea0 <puts@plt>:
  41dea0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dea4:	ldr	x17, [x16, #1184]
  41dea8:	add	x16, x16, #0x4a0
  41deac:	br	x17

000000000041deb0 <SSL_CTX_set0_security_ex_data@plt>:
  41deb0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41deb4:	ldr	x17, [x16, #1192]
  41deb8:	add	x16, x16, #0x4a8
  41debc:	br	x17

000000000041dec0 <ENGINE_get_next@plt>:
  41dec0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dec4:	ldr	x17, [x16, #1200]
  41dec8:	add	x16, x16, #0x4b0
  41decc:	br	x17

000000000041ded0 <BIO_meth_set_write_ex@plt>:
  41ded0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ded4:	ldr	x17, [x16, #1208]
  41ded8:	add	x16, x16, #0x4b8
  41dedc:	br	x17

000000000041dee0 <PEM_read_bio_CMS@plt>:
  41dee0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dee4:	ldr	x17, [x16, #1216]
  41dee8:	add	x16, x16, #0x4c0
  41deec:	br	x17

000000000041def0 <DSA_dup_DH@plt>:
  41def0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41def4:	ldr	x17, [x16, #1224]
  41def8:	add	x16, x16, #0x4c8
  41defc:	br	x17

000000000041df00 <BIO_free@plt>:
  41df00:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df04:	ldr	x17, [x16, #1232]
  41df08:	add	x16, x16, #0x4d0
  41df0c:	br	x17

000000000041df10 <X509_http_nbio@plt>:
  41df10:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df14:	ldr	x17, [x16, #1240]
  41df18:	add	x16, x16, #0x4d8
  41df1c:	br	x17

000000000041df20 <RC4_options@plt>:
  41df20:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df24:	ldr	x17, [x16, #1248]
  41df28:	add	x16, x16, #0x4e0
  41df2c:	br	x17

000000000041df30 <SSL_use_PrivateKey@plt>:
  41df30:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df34:	ldr	x17, [x16, #1256]
  41df38:	add	x16, x16, #0x4e8
  41df3c:	br	x17

000000000041df40 <EVP_sha512@plt>:
  41df40:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df44:	ldr	x17, [x16, #1264]
  41df48:	add	x16, x16, #0x4f0
  41df4c:	br	x17

000000000041df50 <strerror@plt>:
  41df50:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df54:	ldr	x17, [x16, #1272]
  41df58:	add	x16, x16, #0x4f8
  41df5c:	br	x17

000000000041df60 <TS_CONF_get_tsa_section@plt>:
  41df60:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df64:	ldr	x17, [x16, #1280]
  41df68:	add	x16, x16, #0x500
  41df6c:	br	x17

000000000041df70 <X509_STORE_set1_param@plt>:
  41df70:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df74:	ldr	x17, [x16, #1288]
  41df78:	add	x16, x16, #0x508
  41df7c:	br	x17

000000000041df80 <i2b_PrivateKey_bio@plt>:
  41df80:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df84:	ldr	x17, [x16, #1296]
  41df88:	add	x16, x16, #0x510
  41df8c:	br	x17

000000000041df90 <EVP_CIPHER_nid@plt>:
  41df90:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df94:	ldr	x17, [x16, #1304]
  41df98:	add	x16, x16, #0x518
  41df9c:	br	x17

000000000041dfa0 <X509_sign_ctx@plt>:
  41dfa0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfa4:	ldr	x17, [x16, #1312]
  41dfa8:	add	x16, x16, #0x520
  41dfac:	br	x17

000000000041dfb0 <EVP_PKEY_CTX_new_id@plt>:
  41dfb0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfb4:	ldr	x17, [x16, #1320]
  41dfb8:	add	x16, x16, #0x528
  41dfbc:	br	x17

000000000041dfc0 <sprintf@plt>:
  41dfc0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfc4:	ldr	x17, [x16, #1328]
  41dfc8:	add	x16, x16, #0x530
  41dfcc:	br	x17

000000000041dfd0 <OPENSSL_sk_num@plt>:
  41dfd0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfd4:	ldr	x17, [x16, #1336]
  41dfd8:	add	x16, x16, #0x538
  41dfdc:	br	x17

000000000041dfe0 <EVP_PKEY_asn1_find_str@plt>:
  41dfe0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfe4:	ldr	x17, [x16, #1344]
  41dfe8:	add	x16, x16, #0x540
  41dfec:	br	x17

000000000041dff0 <d2i_EC_PUBKEY_bio@plt>:
  41dff0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dff4:	ldr	x17, [x16, #1352]
  41dff8:	add	x16, x16, #0x548
  41dffc:	br	x17

000000000041e000 <SSL_SESSION_set1_master_key@plt>:
  41e000:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e004:	ldr	x17, [x16, #1360]
  41e008:	add	x16, x16, #0x550
  41e00c:	br	x17

000000000041e010 <GENERAL_NAMES_new@plt>:
  41e010:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e014:	ldr	x17, [x16, #1368]
  41e018:	add	x16, x16, #0x558
  41e01c:	br	x17

000000000041e020 <SSL_SESSION_set_protocol_version@plt>:
  41e020:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e024:	ldr	x17, [x16, #1376]
  41e028:	add	x16, x16, #0x560
  41e02c:	br	x17

000000000041e030 <OPENSSL_LH_doall@plt>:
  41e030:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e034:	ldr	x17, [x16, #1384]
  41e038:	add	x16, x16, #0x568
  41e03c:	br	x17

000000000041e040 <EVP_sha256@plt>:
  41e040:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e044:	ldr	x17, [x16, #1392]
  41e048:	add	x16, x16, #0x570
  41e04c:	br	x17

000000000041e050 <EVP_DigestInit@plt>:
  41e050:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e054:	ldr	x17, [x16, #1400]
  41e058:	add	x16, x16, #0x578
  41e05c:	br	x17

000000000041e060 <X509_set_issuer_name@plt>:
  41e060:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e064:	ldr	x17, [x16, #1408]
  41e068:	add	x16, x16, #0x580
  41e06c:	br	x17

000000000041e070 <X509_delete_ext@plt>:
  41e070:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e074:	ldr	x17, [x16, #1416]
  41e078:	add	x16, x16, #0x588
  41e07c:	br	x17

000000000041e080 <SSL_CTX_config@plt>:
  41e080:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e084:	ldr	x17, [x16, #1424]
  41e088:	add	x16, x16, #0x590
  41e08c:	br	x17

000000000041e090 <PEM_write_bio_Parameters@plt>:
  41e090:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e094:	ldr	x17, [x16, #1432]
  41e098:	add	x16, x16, #0x598
  41e09c:	br	x17

000000000041e0a0 <i2d_SSL_SESSION@plt>:
  41e0a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0a4:	ldr	x17, [x16, #1440]
  41e0a8:	add	x16, x16, #0x5a0
  41e0ac:	br	x17

000000000041e0b0 <EC_GROUP_get_curve@plt>:
  41e0b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0b4:	ldr	x17, [x16, #1448]
  41e0b8:	add	x16, x16, #0x5a8
  41e0bc:	br	x17

000000000041e0c0 <TS_RESP_create_response@plt>:
  41e0c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0c4:	ldr	x17, [x16, #1456]
  41e0c8:	add	x16, x16, #0x5b0
  41e0cc:	br	x17

000000000041e0d0 <OSSL_STORE_INFO_get_type@plt>:
  41e0d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0d4:	ldr	x17, [x16, #1464]
  41e0d8:	add	x16, x16, #0x5b8
  41e0dc:	br	x17

000000000041e0e0 <SSL_CTX_use_psk_identity_hint@plt>:
  41e0e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0e4:	ldr	x17, [x16, #1472]
  41e0e8:	add	x16, x16, #0x5c0
  41e0ec:	br	x17

000000000041e0f0 <fwrite@plt>:
  41e0f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0f4:	ldr	x17, [x16, #1480]
  41e0f8:	add	x16, x16, #0x5c8
  41e0fc:	br	x17

000000000041e100 <EVP_PKEY_get1_RSA@plt>:
  41e100:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e104:	ldr	x17, [x16, #1488]
  41e108:	add	x16, x16, #0x5d0
  41e10c:	br	x17

000000000041e110 <X509_set_subject_name@plt>:
  41e110:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e114:	ldr	x17, [x16, #1496]
  41e118:	add	x16, x16, #0x5d8
  41e11c:	br	x17

000000000041e120 <X509_NAME_print_ex@plt>:
  41e120:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e124:	ldr	x17, [x16, #1504]
  41e128:	add	x16, x16, #0x5e0
  41e12c:	br	x17

000000000041e130 <d2i_X509_CRL_bio@plt>:
  41e130:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e134:	ldr	x17, [x16, #1512]
  41e138:	add	x16, x16, #0x5e8
  41e13c:	br	x17

000000000041e140 <CMS_digest_verify@plt>:
  41e140:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e144:	ldr	x17, [x16, #1520]
  41e148:	add	x16, x16, #0x5f0
  41e14c:	br	x17

000000000041e150 <ASN1_tag2str@plt>:
  41e150:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e154:	ldr	x17, [x16, #1528]
  41e158:	add	x16, x16, #0x5f8
  41e15c:	br	x17

000000000041e160 <EC_KEY_set_asn1_flag@plt>:
  41e160:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e164:	ldr	x17, [x16, #1536]
  41e168:	add	x16, x16, #0x600
  41e16c:	br	x17

000000000041e170 <SSL_CTX_set_cookie_verify_cb@plt>:
  41e170:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e174:	ldr	x17, [x16, #1544]
  41e178:	add	x16, x16, #0x608
  41e17c:	br	x17

000000000041e180 <TS_VERIFY_CTX_free@plt>:
  41e180:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e184:	ldr	x17, [x16, #1552]
  41e188:	add	x16, x16, #0x610
  41e18c:	br	x17

000000000041e190 <BIO_new_fd@plt>:
  41e190:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e194:	ldr	x17, [x16, #1560]
  41e198:	add	x16, x16, #0x618
  41e19c:	br	x17

000000000041e1a0 <TS_RESP_free@plt>:
  41e1a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1a4:	ldr	x17, [x16, #1568]
  41e1a8:	add	x16, x16, #0x620
  41e1ac:	br	x17

000000000041e1b0 <OPENSSL_strlcpy@plt>:
  41e1b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1b4:	ldr	x17, [x16, #1576]
  41e1b8:	add	x16, x16, #0x628
  41e1bc:	br	x17

000000000041e1c0 <fputs@plt>:
  41e1c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1c4:	ldr	x17, [x16, #1584]
  41e1c8:	add	x16, x16, #0x630
  41e1cc:	br	x17

000000000041e1d0 <printf@plt>:
  41e1d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1d4:	ldr	x17, [x16, #1592]
  41e1d8:	add	x16, x16, #0x638
  41e1dc:	br	x17

000000000041e1e0 <EVP_PKEY_CTX_set_app_data@plt>:
  41e1e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1e4:	ldr	x17, [x16, #1600]
  41e1e8:	add	x16, x16, #0x640
  41e1ec:	br	x17

000000000041e1f0 <OPENSSL_LH_error@plt>:
  41e1f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1f4:	ldr	x17, [x16, #1608]
  41e1f8:	add	x16, x16, #0x648
  41e1fc:	br	x17

000000000041e200 <strcpy@plt>:
  41e200:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e204:	ldr	x17, [x16, #1616]
  41e208:	add	x16, x16, #0x650
  41e20c:	br	x17

000000000041e210 <X509V3_EXT_REQ_add_nconf@plt>:
  41e210:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e214:	ldr	x17, [x16, #1624]
  41e218:	add	x16, x16, #0x658
  41e21c:	br	x17

000000000041e220 <X509_CRL_digest@plt>:
  41e220:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e224:	ldr	x17, [x16, #1632]
  41e228:	add	x16, x16, #0x660
  41e22c:	br	x17

000000000041e230 <EVP_EncryptFinal_ex@plt>:
  41e230:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e234:	ldr	x17, [x16, #1640]
  41e238:	add	x16, x16, #0x668
  41e23c:	br	x17

000000000041e240 <BN_dec2bn@plt>:
  41e240:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e244:	ldr	x17, [x16, #1648]
  41e248:	add	x16, x16, #0x670
  41e24c:	br	x17

000000000041e250 <close@plt>:
  41e250:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e254:	ldr	x17, [x16, #1656]
  41e258:	add	x16, x16, #0x678
  41e25c:	br	x17

000000000041e260 <X509_free@plt>:
  41e260:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e264:	ldr	x17, [x16, #1664]
  41e268:	add	x16, x16, #0x680
  41e26c:	br	x17

000000000041e270 <ENGINE_get_RSA@plt>:
  41e270:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e274:	ldr	x17, [x16, #1672]
  41e278:	add	x16, x16, #0x688
  41e27c:	br	x17

000000000041e280 <X509_VERIFY_PARAM_set1_email@plt>:
  41e280:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e284:	ldr	x17, [x16, #1680]
  41e288:	add	x16, x16, #0x690
  41e28c:	br	x17

000000000041e290 <PEM_write_bio_CMS_stream@plt>:
  41e290:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e294:	ldr	x17, [x16, #1688]
  41e298:	add	x16, x16, #0x698
  41e29c:	br	x17

000000000041e2a0 <a2i_GENERAL_NAME@plt>:
  41e2a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2a4:	ldr	x17, [x16, #1696]
  41e2a8:	add	x16, x16, #0x6a0
  41e2ac:	br	x17

000000000041e2b0 <OCSP_REQUEST_print@plt>:
  41e2b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2b4:	ldr	x17, [x16, #1704]
  41e2b8:	add	x16, x16, #0x6a8
  41e2bc:	br	x17

000000000041e2c0 <SSL_certs_clear@plt>:
  41e2c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2c4:	ldr	x17, [x16, #1712]
  41e2c8:	add	x16, x16, #0x6b0
  41e2cc:	br	x17

000000000041e2d0 <OCSP_sendreq_nbio@plt>:
  41e2d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2d4:	ldr	x17, [x16, #1720]
  41e2d8:	add	x16, x16, #0x6b8
  41e2dc:	br	x17

000000000041e2e0 <BF_options@plt>:
  41e2e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2e4:	ldr	x17, [x16, #1728]
  41e2e8:	add	x16, x16, #0x6c0
  41e2ec:	br	x17

000000000041e2f0 <OpenSSL_version@plt>:
  41e2f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2f4:	ldr	x17, [x16, #1736]
  41e2f8:	add	x16, x16, #0x6c8
  41e2fc:	br	x17

000000000041e300 <SRP_VBASE_init@plt>:
  41e300:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e304:	ldr	x17, [x16, #1744]
  41e308:	add	x16, x16, #0x6d0
  41e30c:	br	x17

000000000041e310 <SSL_get_fd@plt>:
  41e310:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e314:	ldr	x17, [x16, #1752]
  41e318:	add	x16, x16, #0x6d8
  41e31c:	br	x17

000000000041e320 <SSL_set_verify@plt>:
  41e320:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e324:	ldr	x17, [x16, #1760]
  41e328:	add	x16, x16, #0x6e0
  41e32c:	br	x17

000000000041e330 <SSL_get_current_expansion@plt>:
  41e330:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e334:	ldr	x17, [x16, #1768]
  41e338:	add	x16, x16, #0x6e8
  41e33c:	br	x17

000000000041e340 <X509_STORE_CTX_get_explicit_policy@plt>:
  41e340:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e344:	ldr	x17, [x16, #1776]
  41e348:	add	x16, x16, #0x6f0
  41e34c:	br	x17

000000000041e350 <BIO_new_socket@plt>:
  41e350:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e354:	ldr	x17, [x16, #1784]
  41e358:	add	x16, x16, #0x6f8
  41e35c:	br	x17

000000000041e360 <X509V3_add_value@plt>:
  41e360:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e364:	ldr	x17, [x16, #1792]
  41e368:	add	x16, x16, #0x700
  41e36c:	br	x17

000000000041e370 <EVP_md_null@plt>:
  41e370:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e374:	ldr	x17, [x16, #1800]
  41e378:	add	x16, x16, #0x708
  41e37c:	br	x17

000000000041e380 <DH_bits@plt>:
  41e380:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e384:	ldr	x17, [x16, #1808]
  41e388:	add	x16, x16, #0x710
  41e38c:	br	x17

000000000041e390 <BIO_meth_set_gets@plt>:
  41e390:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e394:	ldr	x17, [x16, #1816]
  41e398:	add	x16, x16, #0x718
  41e39c:	br	x17

000000000041e3a0 <X509_CRL_get0_lastUpdate@plt>:
  41e3a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3a4:	ldr	x17, [x16, #1824]
  41e3a8:	add	x16, x16, #0x720
  41e3ac:	br	x17

000000000041e3b0 <X509_CRL_sort@plt>:
  41e3b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3b4:	ldr	x17, [x16, #1832]
  41e3b8:	add	x16, x16, #0x728
  41e3bc:	br	x17

000000000041e3c0 <PEM_write_bio_DSA_PUBKEY@plt>:
  41e3c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3c4:	ldr	x17, [x16, #1840]
  41e3c8:	add	x16, x16, #0x730
  41e3cc:	br	x17

000000000041e3d0 <EVP_DecryptUpdate@plt>:
  41e3d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3d4:	ldr	x17, [x16, #1848]
  41e3d8:	add	x16, x16, #0x738
  41e3dc:	br	x17

000000000041e3e0 <SSL_get_error@plt>:
  41e3e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3e4:	ldr	x17, [x16, #1856]
  41e3e8:	add	x16, x16, #0x740
  41e3ec:	br	x17

000000000041e3f0 <TS_REQ_set_cert_req@plt>:
  41e3f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3f4:	ldr	x17, [x16, #1864]
  41e3f8:	add	x16, x16, #0x748
  41e3fc:	br	x17

000000000041e400 <SSL_get_version@plt>:
  41e400:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e404:	ldr	x17, [x16, #1872]
  41e408:	add	x16, x16, #0x750
  41e40c:	br	x17

000000000041e410 <EVP_PKEY_verify@plt>:
  41e410:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e414:	ldr	x17, [x16, #1880]
  41e418:	add	x16, x16, #0x758
  41e41c:	br	x17

000000000041e420 <SSL_set_options@plt>:
  41e420:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e424:	ldr	x17, [x16, #1888]
  41e428:	add	x16, x16, #0x760
  41e42c:	br	x17

000000000041e430 <PKCS7_print_ctx@plt>:
  41e430:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e434:	ldr	x17, [x16, #1896]
  41e438:	add	x16, x16, #0x768
  41e43c:	br	x17

000000000041e440 <strlen@plt>:
  41e440:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e444:	ldr	x17, [x16, #1904]
  41e448:	add	x16, x16, #0x770
  41e44c:	br	x17

000000000041e450 <ASN1_item_print@plt>:
  41e450:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e454:	ldr	x17, [x16, #1912]
  41e458:	add	x16, x16, #0x778
  41e45c:	br	x17

000000000041e460 <UI_add_input_string@plt>:
  41e460:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e464:	ldr	x17, [x16, #1920]
  41e468:	add	x16, x16, #0x780
  41e46c:	br	x17

000000000041e470 <SEED_cbc_encrypt@plt>:
  41e470:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e474:	ldr	x17, [x16, #1928]
  41e478:	add	x16, x16, #0x788
  41e47c:	br	x17

000000000041e480 <PKCS7_final@plt>:
  41e480:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e484:	ldr	x17, [x16, #1936]
  41e488:	add	x16, x16, #0x790
  41e48c:	br	x17

000000000041e490 <PKCS5_pbe2_set_scrypt@plt>:
  41e490:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e494:	ldr	x17, [x16, #1944]
  41e498:	add	x16, x16, #0x798
  41e49c:	br	x17

000000000041e4a0 <PEM_write_bio_DHparams@plt>:
  41e4a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4a4:	ldr	x17, [x16, #1952]
  41e4a8:	add	x16, x16, #0x7a0
  41e4ac:	br	x17

000000000041e4b0 <BIO_write_ex@plt>:
  41e4b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4b4:	ldr	x17, [x16, #1960]
  41e4b8:	add	x16, x16, #0x7a8
  41e4bc:	br	x17

000000000041e4c0 <EVP_PKEY_CTX_ctrl@plt>:
  41e4c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4c4:	ldr	x17, [x16, #1968]
  41e4c8:	add	x16, x16, #0x7b0
  41e4cc:	br	x17

000000000041e4d0 <X509_STORE_CTX_set0_crls@plt>:
  41e4d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4d4:	ldr	x17, [x16, #1976]
  41e4d8:	add	x16, x16, #0x7b8
  41e4dc:	br	x17

000000000041e4e0 <PKCS12_parse@plt>:
  41e4e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4e4:	ldr	x17, [x16, #1984]
  41e4e8:	add	x16, x16, #0x7c0
  41e4ec:	br	x17

000000000041e4f0 <DES_ede3_cbc_encrypt@plt>:
  41e4f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4f4:	ldr	x17, [x16, #1992]
  41e4f8:	add	x16, x16, #0x7c8
  41e4fc:	br	x17

000000000041e500 <EC_GROUP_get_cofactor@plt>:
  41e500:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e504:	ldr	x17, [x16, #2000]
  41e508:	add	x16, x16, #0x7d0
  41e50c:	br	x17

000000000041e510 <BIO_vprintf@plt>:
  41e510:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e514:	ldr	x17, [x16, #2008]
  41e518:	add	x16, x16, #0x7d8
  41e51c:	br	x17

000000000041e520 <EC_METHOD_get_field_type@plt>:
  41e520:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e524:	ldr	x17, [x16, #2016]
  41e528:	add	x16, x16, #0x7e0
  41e52c:	br	x17

000000000041e530 <X509_get_ext_count@plt>:
  41e530:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e534:	ldr	x17, [x16, #2024]
  41e538:	add	x16, x16, #0x7e8
  41e53c:	br	x17

000000000041e540 <strcasecmp@plt>:
  41e540:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e544:	ldr	x17, [x16, #2032]
  41e548:	add	x16, x16, #0x7f0
  41e54c:	br	x17

000000000041e550 <X509_STORE_set_lookup_crls@plt>:
  41e550:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e554:	ldr	x17, [x16, #2040]
  41e558:	add	x16, x16, #0x7f8
  41e55c:	br	x17

000000000041e560 <d2i_PKCS12_bio@plt>:
  41e560:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e564:	ldr	x17, [x16, #2048]
  41e568:	add	x16, x16, #0x800
  41e56c:	br	x17

000000000041e570 <EVP_PKEY_meth_get0@plt>:
  41e570:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e574:	ldr	x17, [x16, #2056]
  41e578:	add	x16, x16, #0x808
  41e57c:	br	x17

000000000041e580 <TS_RESP_get_token@plt>:
  41e580:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e584:	ldr	x17, [x16, #2064]
  41e588:	add	x16, x16, #0x810
  41e58c:	br	x17

000000000041e590 <SSL_CTX_set_cookie_generate_cb@plt>:
  41e590:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e594:	ldr	x17, [x16, #2072]
  41e598:	add	x16, x16, #0x818
  41e59c:	br	x17

000000000041e5a0 <OSSL_STORE_error@plt>:
  41e5a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5a4:	ldr	x17, [x16, #2080]
  41e5a8:	add	x16, x16, #0x820
  41e5ac:	br	x17

000000000041e5b0 <SSL_add_file_cert_subjects_to_stack@plt>:
  41e5b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5b4:	ldr	x17, [x16, #2088]
  41e5b8:	add	x16, x16, #0x828
  41e5bc:	br	x17

000000000041e5c0 <BIO_ADDR_hostname_string@plt>:
  41e5c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5c4:	ldr	x17, [x16, #2096]
  41e5c8:	add	x16, x16, #0x830
  41e5cc:	br	x17

000000000041e5d0 <CMS_RecipientInfo_type@plt>:
  41e5d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5d4:	ldr	x17, [x16, #2104]
  41e5d8:	add	x16, x16, #0x838
  41e5dc:	br	x17

000000000041e5e0 <PEM_read_bio_X509_REQ@plt>:
  41e5e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5e4:	ldr	x17, [x16, #2112]
  41e5e8:	add	x16, x16, #0x840
  41e5ec:	br	x17

000000000041e5f0 <OCSP_cert_id_new@plt>:
  41e5f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5f4:	ldr	x17, [x16, #2120]
  41e5f8:	add	x16, x16, #0x848
  41e5fc:	br	x17

000000000041e600 <EVP_PKEY_copy_parameters@plt>:
  41e600:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e604:	ldr	x17, [x16, #2128]
  41e608:	add	x16, x16, #0x850
  41e60c:	br	x17

000000000041e610 <CMS_data@plt>:
  41e610:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e614:	ldr	x17, [x16, #2136]
  41e618:	add	x16, x16, #0x858
  41e61c:	br	x17

000000000041e620 <X509_get_default_cert_dir@plt>:
  41e620:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e624:	ldr	x17, [x16, #2144]
  41e628:	add	x16, x16, #0x860
  41e62c:	br	x17

000000000041e630 <SSL_accept@plt>:
  41e630:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e634:	ldr	x17, [x16, #2152]
  41e638:	add	x16, x16, #0x868
  41e63c:	br	x17

000000000041e640 <DSA_new@plt>:
  41e640:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e644:	ldr	x17, [x16, #2160]
  41e648:	add	x16, x16, #0x870
  41e64c:	br	x17

000000000041e650 <CMS_ReceiptRequest_free@plt>:
  41e650:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e654:	ldr	x17, [x16, #2168]
  41e658:	add	x16, x16, #0x878
  41e65c:	br	x17

000000000041e660 <CRYPTO_memcmp@plt>:
  41e660:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e664:	ldr	x17, [x16, #2176]
  41e668:	add	x16, x16, #0x880
  41e66c:	br	x17

000000000041e670 <open@plt>:
  41e670:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e674:	ldr	x17, [x16, #2184]
  41e678:	add	x16, x16, #0x888
  41e67c:	br	x17

000000000041e680 <RSA_get0_key@plt>:
  41e680:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e684:	ldr	x17, [x16, #2192]
  41e688:	add	x16, x16, #0x890
  41e68c:	br	x17

000000000041e690 <PBE2PARAM_free@plt>:
  41e690:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e694:	ldr	x17, [x16, #2200]
  41e698:	add	x16, x16, #0x898
  41e69c:	br	x17

000000000041e6a0 <SSL_get0_dane_authority@plt>:
  41e6a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6a4:	ldr	x17, [x16, #2208]
  41e6a8:	add	x16, x16, #0x8a0
  41e6ac:	br	x17

000000000041e6b0 <PKCS12_free@plt>:
  41e6b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6b4:	ldr	x17, [x16, #2216]
  41e6b8:	add	x16, x16, #0x8a8
  41e6bc:	br	x17

000000000041e6c0 <OCSP_REQ_CTX_set1_req@plt>:
  41e6c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6c4:	ldr	x17, [x16, #2224]
  41e6c8:	add	x16, x16, #0x8b0
  41e6cc:	br	x17

000000000041e6d0 <EVP_DigestVerify@plt>:
  41e6d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6d4:	ldr	x17, [x16, #2232]
  41e6d8:	add	x16, x16, #0x8b8
  41e6dc:	br	x17

000000000041e6e0 <OCSP_BASICRESP_new@plt>:
  41e6e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6e4:	ldr	x17, [x16, #2240]
  41e6e8:	add	x16, x16, #0x8c0
  41e6ec:	br	x17

000000000041e6f0 <OCSP_request_add0_id@plt>:
  41e6f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6f4:	ldr	x17, [x16, #2248]
  41e6f8:	add	x16, x16, #0x8c8
  41e6fc:	br	x17

000000000041e700 <EVP_CIPHER_do_all_sorted@plt>:
  41e700:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e704:	ldr	x17, [x16, #2256]
  41e708:	add	x16, x16, #0x8d0
  41e70c:	br	x17

000000000041e710 <ASYNC_init_thread@plt>:
  41e710:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e714:	ldr	x17, [x16, #2264]
  41e718:	add	x16, x16, #0x8d8
  41e71c:	br	x17

000000000041e720 <EVP_EncryptInit_ex@plt>:
  41e720:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e724:	ldr	x17, [x16, #2272]
  41e728:	add	x16, x16, #0x8e0
  41e72c:	br	x17

000000000041e730 <NETSCAPE_SPKI_set_pubkey@plt>:
  41e730:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e734:	ldr	x17, [x16, #2280]
  41e738:	add	x16, x16, #0x8e8
  41e73c:	br	x17

000000000041e740 <EVP_EncryptUpdate@plt>:
  41e740:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e744:	ldr	x17, [x16, #2288]
  41e748:	add	x16, x16, #0x8f0
  41e74c:	br	x17

000000000041e750 <RSA_new_method@plt>:
  41e750:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e754:	ldr	x17, [x16, #2296]
  41e758:	add	x16, x16, #0x8f8
  41e75c:	br	x17

000000000041e760 <d2i_DSAparams@plt>:
  41e760:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e764:	ldr	x17, [x16, #2304]
  41e768:	add	x16, x16, #0x900
  41e76c:	br	x17

000000000041e770 <EVP_PKEY_get_default_digest_nid@plt>:
  41e770:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e774:	ldr	x17, [x16, #2312]
  41e778:	add	x16, x16, #0x908
  41e77c:	br	x17

000000000041e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>:
  41e780:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e784:	ldr	x17, [x16, #2320]
  41e788:	add	x16, x16, #0x910
  41e78c:	br	x17

000000000041e790 <SSL_CTX_set_verify@plt>:
  41e790:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e794:	ldr	x17, [x16, #2328]
  41e798:	add	x16, x16, #0x918
  41e79c:	br	x17

000000000041e7a0 <memset@plt>:
  41e7a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7a4:	ldr	x17, [x16, #2336]
  41e7a8:	add	x16, x16, #0x920
  41e7ac:	br	x17

000000000041e7b0 <ASN1_item_unpack@plt>:
  41e7b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7b4:	ldr	x17, [x16, #2344]
  41e7b8:	add	x16, x16, #0x928
  41e7bc:	br	x17

000000000041e7c0 <SSL_CTX_set_tlsext_max_fragment_length@plt>:
  41e7c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7c4:	ldr	x17, [x16, #2352]
  41e7c8:	add	x16, x16, #0x930
  41e7cc:	br	x17

000000000041e7d0 <DH_get0_pqg@plt>:
  41e7d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7d4:	ldr	x17, [x16, #2360]
  41e7d8:	add	x16, x16, #0x938
  41e7dc:	br	x17

000000000041e7e0 <SEED_set_key@plt>:
  41e7e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7e4:	ldr	x17, [x16, #2368]
  41e7e8:	add	x16, x16, #0x940
  41e7ec:	br	x17

000000000041e7f0 <ERR_print_errors@plt>:
  41e7f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7f4:	ldr	x17, [x16, #2376]
  41e7f8:	add	x16, x16, #0x948
  41e7fc:	br	x17

000000000041e800 <CRYPTO_mem_ctrl@plt>:
  41e800:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e804:	ldr	x17, [x16, #2384]
  41e808:	add	x16, x16, #0x950
  41e80c:	br	x17

000000000041e810 <PKCS8_PRIV_KEY_INFO_free@plt>:
  41e810:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e814:	ldr	x17, [x16, #2392]
  41e818:	add	x16, x16, #0x958
  41e81c:	br	x17

000000000041e820 <CMS_sign_receipt@plt>:
  41e820:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e824:	ldr	x17, [x16, #2400]
  41e828:	add	x16, x16, #0x960
  41e82c:	br	x17

000000000041e830 <PEM_write_bio_X509_REQ@plt>:
  41e830:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e834:	ldr	x17, [x16, #2408]
  41e838:	add	x16, x16, #0x968
  41e83c:	br	x17

000000000041e840 <BN_GENCB_free@plt>:
  41e840:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e844:	ldr	x17, [x16, #2416]
  41e848:	add	x16, x16, #0x970
  41e84c:	br	x17

000000000041e850 <PKCS12_SAFEBAG_get_nid@plt>:
  41e850:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e854:	ldr	x17, [x16, #2424]
  41e858:	add	x16, x16, #0x978
  41e85c:	br	x17

000000000041e860 <X509_STORE_CTX_get_obj_by_subject@plt>:
  41e860:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e864:	ldr	x17, [x16, #2432]
  41e868:	add	x16, x16, #0x980
  41e86c:	br	x17

000000000041e870 <BN_free@plt>:
  41e870:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e874:	ldr	x17, [x16, #2440]
  41e878:	add	x16, x16, #0x988
  41e87c:	br	x17

000000000041e880 <OPENSSL_DIR_end@plt>:
  41e880:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e884:	ldr	x17, [x16, #2448]
  41e888:	add	x16, x16, #0x990
  41e88c:	br	x17

000000000041e890 <PEM_read_bio_PUBKEY@plt>:
  41e890:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e894:	ldr	x17, [x16, #2456]
  41e898:	add	x16, x16, #0x998
  41e89c:	br	x17

000000000041e8a0 <SSL_CIPHER_get_id@plt>:
  41e8a0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8a4:	ldr	x17, [x16, #2464]
  41e8a8:	add	x16, x16, #0x9a0
  41e8ac:	br	x17

000000000041e8b0 <ASN1_STRING_length@plt>:
  41e8b0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8b4:	ldr	x17, [x16, #2472]
  41e8b8:	add	x16, x16, #0x9a8
  41e8bc:	br	x17

000000000041e8c0 <UI_free@plt>:
  41e8c0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8c4:	ldr	x17, [x16, #2480]
  41e8c8:	add	x16, x16, #0x9b0
  41e8cc:	br	x17

000000000041e8d0 <NETSCAPE_CERT_SEQUENCE_free@plt>:
  41e8d0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8d4:	ldr	x17, [x16, #2488]
  41e8d8:	add	x16, x16, #0x9b8
  41e8dc:	br	x17

000000000041e8e0 <X509_STORE_CTX_get0_policy_tree@plt>:
  41e8e0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8e4:	ldr	x17, [x16, #2496]
  41e8e8:	add	x16, x16, #0x9c0
  41e8ec:	br	x17

000000000041e8f0 <PEM_write_bio_PrivateKey@plt>:
  41e8f0:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8f4:	ldr	x17, [x16, #2504]
  41e8f8:	add	x16, x16, #0x9c8
  41e8fc:	br	x17

000000000041e900 <DTLS_client_method@plt>:
  41e900:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e904:	ldr	x17, [x16, #2512]
  41e908:	add	x16, x16, #0x9d0
  41e90c:	br	x17

000000000041e910 <EVP_PKEY_asn1_find@plt>:
  41e910:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e914:	ldr	x17, [x16, #2520]
  41e918:	add	x16, x16, #0x9d8
  41e91c:	br	x17

000000000041e920 <X509_VERIFY_PARAM_set1_host@plt>:
  41e920:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e924:	ldr	x17, [x16, #2528]
  41e928:	add	x16, x16, #0x9e0
  41e92c:	br	x17

000000000041e930 <CRYPTO_clear_free@plt>:
  41e930:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e934:	ldr	x17, [x16, #2536]
  41e938:	add	x16, x16, #0x9e8
  41e93c:	br	x17

000000000041e940 <RSA_print@plt>:
  41e940:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e944:	ldr	x17, [x16, #2544]
  41e948:	add	x16, x16, #0x9f0
  41e94c:	br	x17

000000000041e950 <PEM_write_bio_EC_PUBKEY@plt>:
  41e950:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e954:	ldr	x17, [x16, #2552]
  41e958:	add	x16, x16, #0x9f8
  41e95c:	br	x17

000000000041e960 <PKCS12_SAFEBAG_get_bag_nid@plt>:
  41e960:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e964:	ldr	x17, [x16, #2560]
  41e968:	add	x16, x16, #0xa00
  41e96c:	br	x17

000000000041e970 <ASN1_generate_nconf@plt>:
  41e970:	adrp	x16, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e974:	ldr	x17, [x16, #2568]
  41e978:	add	x16, x16, #0xa08
  41e97c:	br	x17

Disassembly of section .text:

000000000041e980 <.text>:
  41e980:	sub	sp, sp, #0x4a0
  41e984:	stp	x29, x30, [sp]
  41e988:	mov	x29, sp
  41e98c:	stp	x19, x20, [sp, #16]
  41e990:	stp	x21, x22, [sp, #32]
  41e994:	mov	w21, w0
  41e998:	mov	x22, x1
  41e99c:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41e9a0:	add	x0, x0, #0xc38
  41e9a4:	stp	x23, x24, [sp, #48]
  41e9a8:	str	wzr, [sp, #112]
  41e9ac:	str	xzr, [sp, #120]
  41e9b0:	bl	41d590 <getenv@plt>
  41e9b4:	cbz	x0, 41ea8c <ASN1_generate_nconf@plt+0x11c>
  41e9b8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41e9bc:	mov	w2, #0x69                  	// #105
  41e9c0:	add	x1, x1, #0xc48
  41e9c4:	bl	41af90 <CRYPTO_strdup@plt>
  41e9c8:	mov	x19, x0
  41e9cc:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41e9d0:	add	x20, x23, #0x90
  41e9d4:	mov	w0, #0x8001                	// #32769
  41e9d8:	str	x19, [x20, #32]
  41e9dc:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  41e9e0:	mov	x1, x0
  41e9e4:	mov	w0, #0x8001                	// #32769
  41e9e8:	str	x1, [x20, #40]
  41e9ec:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  41e9f0:	mov	x1, x0
  41e9f4:	mov	w0, #0x8001                	// #32769
  41e9f8:	str	x1, [x23, #144]
  41e9fc:	bl	45d2a8 <ASN1_generate_nconf@plt+0x3e938>
  41ea00:	mov	x1, x0
  41ea04:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ea08:	add	x0, x0, #0xc80
  41ea0c:	str	x1, [x20, #8]
  41ea10:	bl	41d590 <getenv@plt>
  41ea14:	cbz	x0, 41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea18:	ldrb	w1, [x0]
  41ea1c:	cmp	w1, #0x6f
  41ea20:	b.eq	41ea6c <ASN1_generate_nconf@plt+0xfc>  // b.none
  41ea24:	mov	w0, #0x1                   	// #1
  41ea28:	bl	41e800 <CRYPTO_mem_ctrl@plt>
  41ea2c:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ea30:	add	x0, x0, #0xc98
  41ea34:	bl	41d590 <getenv@plt>
  41ea38:	mov	x19, x0
  41ea3c:	cbz	x0, 41eae4 <ASN1_generate_nconf@plt+0x174>
  41ea40:	ldr	x0, [x20, #8]
  41ea44:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ea48:	add	x1, x1, #0xca8
  41ea4c:	bl	419740 <BIO_printf@plt>
  41ea50:	mov	w0, #0x1                   	// #1
  41ea54:	ldp	x29, x30, [sp]
  41ea58:	ldp	x19, x20, [sp, #16]
  41ea5c:	ldp	x21, x22, [sp, #32]
  41ea60:	ldp	x23, x24, [sp, #48]
  41ea64:	add	sp, sp, #0x4a0
  41ea68:	ret
  41ea6c:	ldrb	w1, [x0, #1]
  41ea70:	cmp	w1, #0x6e
  41ea74:	b.ne	41ea24 <ASN1_generate_nconf@plt+0xb4>  // b.any
  41ea78:	ldrb	w0, [x0, #2]
  41ea7c:	cbnz	w0, 41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea80:	mov	w0, #0x1                   	// #1
  41ea84:	bl	41baf0 <CRYPTO_set_mem_debug@plt>
  41ea88:	b	41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea8c:	bl	41c4d0 <X509_get_default_cert_area@plt>
  41ea90:	mov	x20, x0
  41ea94:	bl	41e440 <strlen@plt>
  41ea98:	add	w0, w0, #0xd
  41ea9c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41eaa0:	add	x1, x1, #0xc58
  41eaa4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41eaa8:	mov	x19, x0
  41eaac:	mov	x1, x20
  41eab0:	bl	419be0 <stpcpy@plt>
  41eab4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41eab8:	sub	x2, x0, x19
  41eabc:	add	x1, x1, #0xc70
  41eac0:	add	x2, x2, #0x1
  41eac4:	add	x3, x19, x2
  41eac8:	mov	w4, #0x2f                  	// #47
  41eacc:	strb	w4, [x0]
  41ead0:	ldr	x0, [x1]
  41ead4:	str	x0, [x19, x2]
  41ead8:	ldr	w0, [x1, #8]
  41eadc:	str	w0, [x3, #8]
  41eae0:	b	41e9cc <ASN1_generate_nconf@plt+0x5c>
  41eae4:	mov	x1, #0x1                   	// #1
  41eae8:	mov	w0, #0xd                   	// #13
  41eaec:	stp	x25, x26, [sp, #64]
  41eaf0:	stp	x27, x28, [sp, #80]
  41eaf4:	bl	41bf30 <signal@plt>
  41eaf8:	mov	x1, #0x0                   	// #0
  41eafc:	mov	x0, #0x7640                	// #30272
  41eb00:	bl	41d0b0 <OPENSSL_init_ssl@plt>
  41eb04:	cbnz	w0, 41eb90 <ASN1_generate_nconf@plt+0x220>
  41eb08:	ldr	x0, [x20, #8]
  41eb0c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41eb10:	add	x1, x1, #0xcc8
  41eb14:	mov	w21, #0x1                   	// #1
  41eb18:	bl	419740 <BIO_printf@plt>
  41eb1c:	ldr	x0, [x20, #8]
  41eb20:	bl	41e7f0 <ERR_print_errors@plt>
  41eb24:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41eb28:	add	x22, x22, #0xc48
  41eb2c:	mov	x1, x22
  41eb30:	mov	w2, #0xfe                  	// #254
  41eb34:	mov	x0, #0x0                   	// #0
  41eb38:	bl	41b1e0 <CRYPTO_free@plt>
  41eb3c:	ldr	x0, [x20, #32]
  41eb40:	mov	x1, x22
  41eb44:	mov	w2, #0xff                  	// #255
  41eb48:	bl	41b1e0 <CRYPTO_free@plt>
  41eb4c:	mov	x0, x19
  41eb50:	bl	41af70 <OPENSSL_LH_free@plt>
  41eb54:	ldr	x0, [sp, #120]
  41eb58:	mov	x1, x22
  41eb5c:	mov	w2, #0x101                 	// #257
  41eb60:	bl	41b1e0 <CRYPTO_free@plt>
  41eb64:	bl	459d40 <ASN1_generate_nconf@plt+0x3b3d0>
  41eb68:	ldr	x0, [x20, #40]
  41eb6c:	bl	41df00 <BIO_free@plt>
  41eb70:	ldr	x0, [x23, #144]
  41eb74:	bl	41ce30 <BIO_free_all@plt>
  41eb78:	bl	45a7c0 <ASN1_generate_nconf@plt+0x3be50>
  41eb7c:	bl	45d2c8 <ASN1_generate_nconf@plt+0x3e958>
  41eb80:	ldr	x0, [x20, #8]
  41eb84:	bl	41df00 <BIO_free@plt>
  41eb88:	mov	w0, w21
  41eb8c:	bl	41ac10 <exit@plt>
  41eb90:	bl	45a740 <ASN1_generate_nconf@plt+0x3bdd0>
  41eb94:	ldr	w0, [x20, #16]
  41eb98:	cbnz	w0, 41ec58 <ASN1_generate_nconf@plt+0x2e8>
  41eb9c:	adrp	x24, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41eba0:	add	x24, x24, #0xb08
  41eba4:	mov	w2, #0x1                   	// #1
  41eba8:	mov	x0, x24
  41ebac:	mov	x1, #0x0                   	// #0
  41ebb0:	str	w2, [x20, #16]
  41ebb4:	b	41ebc0 <ASN1_generate_nconf@plt+0x250>
  41ebb8:	add	x0, x0, #0x20
  41ebbc:	add	x1, x1, #0x1
  41ebc0:	ldr	x2, [x0, #8]
  41ebc4:	cbnz	x2, 41ebb8 <ASN1_generate_nconf@plt+0x248>
  41ebc8:	adrp	x3, 431000 <ASN1_generate_nconf@plt+0x12690>
  41ebcc:	add	x3, x3, #0x728
  41ebd0:	mov	x2, #0x20                  	// #32
  41ebd4:	mov	x0, x24
  41ebd8:	bl	41a1e0 <qsort@plt>
  41ebdc:	adrp	x1, 431000 <ASN1_generate_nconf@plt+0x12690>
  41ebe0:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  41ebe4:	add	x1, x1, #0x528
  41ebe8:	add	x0, x0, #0x538
  41ebec:	bl	41b110 <OPENSSL_LH_new@plt>
  41ebf0:	str	x0, [x20, #24]
  41ebf4:	mov	x19, x0
  41ebf8:	cbnz	x0, 41ec10 <ASN1_generate_nconf@plt+0x2a0>
  41ebfc:	b	41ec1c <ASN1_generate_nconf@plt+0x2ac>
  41ec00:	mov	x1, x24
  41ec04:	mov	x0, x19
  41ec08:	add	x24, x24, #0x20
  41ec0c:	bl	41cc20 <OPENSSL_LH_insert@plt>
  41ec10:	ldr	x0, [x24, #8]
  41ec14:	ldr	x19, [x20, #24]
  41ec18:	cbnz	x0, 41ec00 <ASN1_generate_nconf@plt+0x290>
  41ec1c:	ldr	x0, [x22]
  41ec20:	bl	45f050 <ASN1_generate_nconf@plt+0x406e0>
  41ec24:	mov	x24, x0
  41ec28:	add	x1, sp, #0x80
  41ec2c:	mov	x0, x19
  41ec30:	str	x24, [sp, #136]
  41ec34:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  41ec38:	cbz	x0, 41ec60 <ASN1_generate_nconf@plt+0x2f0>
  41ec3c:	ldr	x2, [x0, #16]
  41ec40:	str	x24, [x22]
  41ec44:	mov	w0, w21
  41ec48:	mov	x1, x22
  41ec4c:	blr	x2
  41ec50:	mov	w21, w0
  41ec54:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ec58:	ldr	x19, [x20, #24]
  41ec5c:	b	41ec1c <ASN1_generate_nconf@plt+0x2ac>
  41ec60:	cmp	w21, #0x1
  41ec64:	b.ne	41ed68 <ASN1_generate_nconf@plt+0x3f8>  // b.any
  41ec68:	adrp	x28, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ec6c:	adrp	x22, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ec70:	adrp	x27, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ec74:	adrp	x25, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ec78:	add	x28, x28, #0xc28
  41ec7c:	add	x22, x22, #0xfd0
  41ec80:	add	x27, x27, #0xfd8
  41ec84:	add	x25, x25, #0xd30
  41ec88:	adrp	x26, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41ec8c:	add	x0, x26, #0xd08
  41ec90:	str	x0, [sp, #104]
  41ec94:	add	x26, sp, #0xa0
  41ec98:	mov	x0, x28
  41ec9c:	mov	w24, #0x400                 	// #1024
  41eca0:	ldr	x1, [x22]
  41eca4:	strb	wzr, [x26]
  41eca8:	bl	41e1c0 <fputs@plt>
  41ecac:	ldr	x0, [x22]
  41ecb0:	bl	41b970 <fflush@plt>
  41ecb4:	ldr	x2, [x27]
  41ecb8:	mov	w1, w24
  41ecbc:	mov	x0, x26
  41ecc0:	bl	419a80 <fgets@plt>
  41ecc4:	cbz	x0, 41ed60 <ASN1_generate_nconf@plt+0x3f0>
  41ecc8:	ldrb	w0, [x26]
  41eccc:	cbz	w0, 41ed60 <ASN1_generate_nconf@plt+0x3f0>
  41ecd0:	mov	x0, x26
  41ecd4:	bl	41e440 <strlen@plt>
  41ecd8:	cmp	w0, #0x1
  41ecdc:	b.le	41ed08 <ASN1_generate_nconf@plt+0x398>
  41ece0:	add	x1, x26, w0, sxtw
  41ece4:	ldurb	w1, [x1, #-2]
  41ece8:	cmp	w1, #0x5c
  41ecec:	b.ne	41ed08 <ASN1_generate_nconf@plt+0x398>  // b.any
  41ecf0:	sub	w1, w0, #0x2
  41ecf4:	sub	w24, w24, w1
  41ecf8:	cmp	w24, #0x0
  41ecfc:	add	x26, x26, w1, sxtw
  41ed00:	ldr	x0, [sp, #104]
  41ed04:	b.gt	41eca0 <ASN1_generate_nconf@plt+0x330>
  41ed08:	add	x1, sp, #0xa0
  41ed0c:	add	x0, sp, #0x70
  41ed10:	bl	45aa80 <ASN1_generate_nconf@plt+0x3c110>
  41ed14:	cbz	w0, 41ed9c <ASN1_generate_nconf@plt+0x42c>
  41ed18:	ldr	w1, [sp, #116]
  41ed1c:	mov	x0, x19
  41ed20:	ldr	x2, [sp, #120]
  41ed24:	bl	431540 <ASN1_generate_nconf@plt+0x12bd0>
  41ed28:	cmn	w0, #0x1
  41ed2c:	b.eq	41ed60 <ASN1_generate_nconf@plt+0x3f0>  // b.none
  41ed30:	cbnz	w0, 41ed84 <ASN1_generate_nconf@plt+0x414>
  41ed34:	ldr	x0, [x20]
  41ed38:	mov	x3, #0x0                   	// #0
  41ed3c:	mov	x2, #0x0                   	// #0
  41ed40:	mov	w1, #0xb                   	// #11
  41ed44:	bl	41de90 <BIO_ctrl@plt>
  41ed48:	ldr	x0, [x20, #8]
  41ed4c:	mov	x3, #0x0                   	// #0
  41ed50:	mov	x2, #0x0                   	// #0
  41ed54:	mov	w1, #0xb                   	// #11
  41ed58:	bl	41de90 <BIO_ctrl@plt>
  41ed5c:	b	41ec94 <ASN1_generate_nconf@plt+0x324>
  41ed60:	mov	w21, #0x0                   	// #0
  41ed64:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ed68:	sub	w1, w21, #0x1
  41ed6c:	add	x2, x22, #0x8
  41ed70:	mov	x0, x19
  41ed74:	bl	431540 <ASN1_generate_nconf@plt+0x12bd0>
  41ed78:	cmp	w0, #0x0
  41ed7c:	csel	w21, w0, wzr, ge  // ge = tcont
  41ed80:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ed84:	ldr	x2, [sp, #120]
  41ed88:	mov	x1, x25
  41ed8c:	ldr	x0, [x20, #8]
  41ed90:	ldr	x2, [x2]
  41ed94:	bl	419740 <BIO_printf@plt>
  41ed98:	b	41ed34 <ASN1_generate_nconf@plt+0x3c4>
  41ed9c:	ldr	x0, [x20, #8]
  41eda0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  41eda4:	add	x1, x1, #0xd10
  41eda8:	bl	419740 <BIO_printf@plt>
  41edac:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41edb0:	mov	x29, #0x0                   	// #0
  41edb4:	mov	x30, #0x0                   	// #0
  41edb8:	mov	x5, x0
  41edbc:	ldr	x1, [sp]
  41edc0:	add	x2, sp, #0x8
  41edc4:	mov	x6, sp
  41edc8:	movz	x0, #0x0, lsl #48
  41edcc:	movk	x0, #0x0, lsl #32
  41edd0:	movk	x0, #0x41, lsl #16
  41edd4:	movk	x0, #0xe980
  41edd8:	movz	x3, #0x0, lsl #48
  41eddc:	movk	x3, #0x0, lsl #32
  41ede0:	movk	x3, #0x46, lsl #16
  41ede4:	movk	x3, #0x4168
  41ede8:	movz	x4, #0x0, lsl #48
  41edec:	movk	x4, #0x0, lsl #32
  41edf0:	movk	x4, #0x46, lsl #16
  41edf4:	movk	x4, #0x41e8
  41edf8:	bl	419c30 <__libc_start_main@plt>
  41edfc:	bl	41b550 <abort@plt>
  41ee00:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  41ee04:	ldr	x0, [x0, #3952]
  41ee08:	cbz	x0, 41ee10 <ASN1_generate_nconf@plt+0x4a0>
  41ee0c:	b	41a040 <__gmon_start__@plt>
  41ee10:	ret
  41ee14:	nop
  41ee18:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee1c:	add	x0, x0, #0xfd0
  41ee20:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee24:	add	x1, x1, #0xfd0
  41ee28:	cmp	x1, x0
  41ee2c:	b.eq	41ee44 <ASN1_generate_nconf@plt+0x4d4>  // b.none
  41ee30:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41ee34:	ldr	x1, [x1, #520]
  41ee38:	cbz	x1, 41ee44 <ASN1_generate_nconf@plt+0x4d4>
  41ee3c:	mov	x16, x1
  41ee40:	br	x16
  41ee44:	ret
  41ee48:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee4c:	add	x0, x0, #0xfd0
  41ee50:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee54:	add	x1, x1, #0xfd0
  41ee58:	sub	x1, x1, x0
  41ee5c:	lsr	x2, x1, #63
  41ee60:	add	x1, x2, x1, asr #3
  41ee64:	cmp	xzr, x1, asr #1
  41ee68:	asr	x1, x1, #1
  41ee6c:	b.eq	41ee84 <ASN1_generate_nconf@plt+0x514>  // b.none
  41ee70:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  41ee74:	ldr	x2, [x2, #528]
  41ee78:	cbz	x2, 41ee84 <ASN1_generate_nconf@plt+0x514>
  41ee7c:	mov	x16, x2
  41ee80:	br	x16
  41ee84:	ret
  41ee88:	stp	x29, x30, [sp, #-32]!
  41ee8c:	mov	x29, sp
  41ee90:	str	x19, [sp, #16]
  41ee94:	adrp	x19, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee98:	ldrb	w0, [x19, #4064]
  41ee9c:	cbnz	w0, 41eeac <ASN1_generate_nconf@plt+0x53c>
  41eea0:	bl	41ee18 <ASN1_generate_nconf@plt+0x4a8>
  41eea4:	mov	w0, #0x1                   	// #1
  41eea8:	strb	w0, [x19, #4064]
  41eeac:	ldr	x19, [sp, #16]
  41eeb0:	ldp	x29, x30, [sp], #32
  41eeb4:	ret
  41eeb8:	b	41ee48 <ASN1_generate_nconf@plt+0x4d8>
  41eebc:	nop
  41eec0:	stp	x29, x30, [sp, #-208]!
  41eec4:	mov	x29, sp
  41eec8:	stp	x23, x24, [sp, #48]
  41eecc:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41eed0:	add	x23, x23, #0x6a0
  41eed4:	mov	x2, x23
  41eed8:	stp	x19, x20, [sp, #16]
  41eedc:	mov	w19, #0x8005                	// #32773
  41eee0:	stp	x21, x22, [sp, #32]
  41eee4:	stp	x25, x26, [sp, #64]
  41eee8:	stp	x27, x28, [sp, #80]
  41eeec:	str	w19, [sp, #156]
  41eef0:	stp	xzr, xzr, [sp, #160]
  41eef4:	str	xzr, [sp, #176]
  41eef8:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  41eefc:	mov	x25, x0
  41ef00:	bl	41b100 <OPENSSL_sk_new_null@plt>
  41ef04:	mov	x22, x0
  41ef08:	cbz	x0, 41f220 <ASN1_generate_nconf@plt+0x8b0>
  41ef0c:	str	w19, [sp, #140]
  41ef10:	adrp	x19, 464000 <ASN1_generate_nconf@plt+0x45690>
  41ef14:	add	x19, x19, #0x678
  41ef18:	mov	x26, #0x0                   	// #0
  41ef1c:	mov	w27, #0x0                   	// #0
  41ef20:	mov	w21, #0x0                   	// #0
  41ef24:	mov	w20, #0x0                   	// #0
  41ef28:	mov	x24, #0x0                   	// #0
  41ef2c:	mov	x28, #0x0                   	// #0
  41ef30:	stp	xzr, xzr, [sp, #96]
  41ef34:	str	wzr, [sp, #112]
  41ef38:	str	xzr, [sp, #120]
  41ef3c:	stp	wzr, wzr, [sp, #132]
  41ef40:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  41ef44:	cbz	w0, 41ef70 <ASN1_generate_nconf@plt+0x600>
  41ef48:	add	w0, w0, #0x1
  41ef4c:	cmp	w0, #0x11
  41ef50:	b.hi	41ef40 <ASN1_generate_nconf@plt+0x5d0>  // b.pmore
  41ef54:	ldrh	w0, [x19, w0, uxtw #1]
  41ef58:	adr	x1, 41ef64 <ASN1_generate_nconf@plt+0x5f4>
  41ef5c:	add	x0, x1, w0, sxth #2
  41ef60:	br	x0
  41ef64:	mov	w21, #0x1                   	// #1
  41ef68:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  41ef6c:	cbnz	w0, 41ef48 <ASN1_generate_nconf@plt+0x5d8>
  41ef70:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  41ef74:	str	w0, [sp, #140]
  41ef78:	cbnz	w0, 41f008 <ASN1_generate_nconf@plt+0x698>
  41ef7c:	cbz	x28, 41efa4 <ASN1_generate_nconf@plt+0x634>
  41ef80:	mov	x0, x28
  41ef84:	mov	w2, #0x8001                	// #32769
  41ef88:	mov	w1, #0x72                  	// #114
  41ef8c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  41ef90:	mov	x19, x0
  41ef94:	cbz	x0, 41f394 <ASN1_generate_nconf@plt+0xa24>
  41ef98:	bl	41ce90 <OBJ_create_objects@plt>
  41ef9c:	mov	x0, x19
  41efa0:	bl	41df00 <BIO_free@plt>
  41efa4:	ldr	w2, [sp, #156]
  41efa8:	mov	w1, #0x72                  	// #114
  41efac:	ldr	x0, [sp, #96]
  41efb0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  41efb4:	mov	x25, x0
  41efb8:	cbz	x0, 41f394 <ASN1_generate_nconf@plt+0xa24>
  41efbc:	cbz	x24, 41f23c <ASN1_generate_nconf@plt+0x8cc>
  41efc0:	mov	x0, x24
  41efc4:	mov	w2, #0x4                   	// #4
  41efc8:	mov	w1, #0x77                  	// #119
  41efcc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  41efd0:	mov	x24, x0
  41efd4:	cbnz	x0, 41f23c <ASN1_generate_nconf@plt+0x8cc>
  41efd8:	mov	x23, #0x0                   	// #0
  41efdc:	mov	x28, #0x0                   	// #0
  41efe0:	mov	x19, #0x0                   	// #0
  41efe4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41efe8:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41efec:	mov	w20, #0x1                   	// #1
  41eff0:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41eff4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41eff8:	add	x2, sp, #0x9c
  41effc:	mov	x1, #0x2                   	// #2
  41f000:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  41f004:	cbnz	w0, 41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f008:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f00c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f010:	mov	x2, x25
  41f014:	add	x1, x1, #0x238
  41f018:	ldr	x0, [x20, #152]
  41f01c:	mov	x23, #0x0                   	// #0
  41f020:	mov	x24, #0x0                   	// #0
  41f024:	mov	x28, #0x0                   	// #0
  41f028:	mov	x25, #0x0                   	// #0
  41f02c:	mov	x19, #0x0                   	// #0
  41f030:	bl	419740 <BIO_printf@plt>
  41f034:	mov	x0, x24
  41f038:	bl	41df00 <BIO_free@plt>
  41f03c:	mov	x0, x25
  41f040:	bl	41df00 <BIO_free@plt>
  41f044:	mov	x0, x28
  41f048:	bl	41df00 <BIO_free@plt>
  41f04c:	ldr	x0, [x20, #152]
  41f050:	mov	w21, #0x1                   	// #1
  41f054:	bl	41e7f0 <ERR_print_errors@plt>
  41f058:	mov	x0, x23
  41f05c:	bl	41bbf0 <BUF_MEM_free@plt>
  41f060:	ldr	x0, [sp, #168]
  41f064:	adrp	x20, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f068:	add	x20, x20, #0x378
  41f06c:	mov	w2, #0x130                 	// #304
  41f070:	mov	x1, x20
  41f074:	bl	41b1e0 <CRYPTO_free@plt>
  41f078:	ldr	x0, [sp, #176]
  41f07c:	mov	x1, x20
  41f080:	mov	w2, #0x131                 	// #305
  41f084:	bl	41b1e0 <CRYPTO_free@plt>
  41f088:	mov	x0, x19
  41f08c:	bl	41a060 <ASN1_TYPE_free@plt>
  41f090:	mov	x0, x22
  41f094:	bl	41ddd0 <OPENSSL_sk_free@plt>
  41f098:	mov	w0, w21
  41f09c:	ldp	x19, x20, [sp, #16]
  41f0a0:	ldp	x21, x22, [sp, #32]
  41f0a4:	ldp	x23, x24, [sp, #48]
  41f0a8:	ldp	x25, x26, [sp, #64]
  41f0ac:	ldp	x27, x28, [sp, #80]
  41f0b0:	ldp	x29, x30, [sp], #208
  41f0b4:	ret
  41f0b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f0bc:	bl	41b010 <ASN1_ITEM_lookup@plt>
  41f0c0:	mov	x26, x0
  41f0c4:	cbnz	x0, 41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f0c8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f0cc:	mov	x19, #0x0                   	// #0
  41f0d0:	ldr	x21, [x20, #152]
  41f0d4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f0d8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f0dc:	mov	x2, x0
  41f0e0:	add	x1, x1, #0x258
  41f0e4:	mov	x0, x21
  41f0e8:	bl	419740 <BIO_printf@plt>
  41f0ec:	adrp	x21, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f0f0:	ldr	x0, [x20, #152]
  41f0f4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f0f8:	add	x21, x21, #0x288
  41f0fc:	add	x1, x1, #0x270
  41f100:	bl	41a980 <BIO_puts@plt>
  41f104:	b	41f11c <ASN1_generate_nconf@plt+0x7ac>
  41f108:	ldr	x0, [x20, #152]
  41f10c:	add	x19, x19, #0x1
  41f110:	ldr	x2, [x1, #48]
  41f114:	mov	x1, x21
  41f118:	bl	419740 <BIO_printf@plt>
  41f11c:	mov	x0, x19
  41f120:	bl	41c310 <ASN1_ITEM_get@plt>
  41f124:	mov	x1, x0
  41f128:	cbnz	x0, 41f108 <ASN1_generate_nconf@plt+0x798>
  41f12c:	b	41f398 <ASN1_generate_nconf@plt+0xa28>
  41f130:	mov	w0, #0x1                   	// #1
  41f134:	str	w0, [sp, #112]
  41f138:	ldr	w0, [sp, #140]
  41f13c:	str	w0, [sp, #156]
  41f140:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f144:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f148:	str	x0, [sp, #120]
  41f14c:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f150:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f154:	str	x0, [sp, #104]
  41f158:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f15c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f160:	mov	x1, x0
  41f164:	mov	x0, x22
  41f168:	bl	41cf70 <OPENSSL_sk_push@plt>
  41f16c:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f170:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f174:	mov	w2, #0x0                   	// #0
  41f178:	mov	x1, #0x0                   	// #0
  41f17c:	bl	41d2c0 <strtol@plt>
  41f180:	mov	w27, w0
  41f184:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f188:	mov	w27, #0xffffffff            	// #-1
  41f18c:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f190:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f194:	mov	w2, #0x0                   	// #0
  41f198:	mov	x1, #0x0                   	// #0
  41f19c:	bl	41d2c0 <strtol@plt>
  41f1a0:	str	w0, [sp, #136]
  41f1a4:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f1a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f1ac:	mov	w2, #0x0                   	// #0
  41f1b0:	mov	x1, #0x0                   	// #0
  41f1b4:	bl	41d2c0 <strtol@plt>
  41f1b8:	str	w0, [sp, #132]
  41f1bc:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f1c0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f1c4:	mov	x28, x0
  41f1c8:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f1cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f1d0:	mov	x24, x0
  41f1d4:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f1d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  41f1dc:	str	x0, [sp, #96]
  41f1e0:	b	41ef40 <ASN1_generate_nconf@plt+0x5d0>
  41f1e4:	mov	x0, x23
  41f1e8:	mov	x24, #0x0                   	// #0
  41f1ec:	mov	x23, #0x0                   	// #0
  41f1f0:	mov	x28, #0x0                   	// #0
  41f1f4:	mov	x25, #0x0                   	// #0
  41f1f8:	mov	x19, #0x0                   	// #0
  41f1fc:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  41f200:	mov	x0, x24
  41f204:	bl	41df00 <BIO_free@plt>
  41f208:	mov	x0, x25
  41f20c:	bl	41df00 <BIO_free@plt>
  41f210:	mov	x0, x28
  41f214:	mov	w21, #0x0                   	// #0
  41f218:	bl	41df00 <BIO_free@plt>
  41f21c:	b	41f058 <ASN1_generate_nconf@plt+0x6e8>
  41f220:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f224:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f228:	mov	x2, x25
  41f22c:	add	x1, x1, #0x218
  41f230:	ldr	x0, [x20, #152]
  41f234:	mov	x23, #0x0                   	// #0
  41f238:	b	41f020 <ASN1_generate_nconf@plt+0x6b0>
  41f23c:	bl	41cef0 <BUF_MEM_new@plt>
  41f240:	mov	x23, x0
  41f244:	cbz	x0, 41f3b0 <ASN1_generate_nconf@plt+0xa40>
  41f248:	ldr	w1, [sp, #112]
  41f24c:	cbz	w1, 41f3c0 <ASN1_generate_nconf@plt+0xa50>
  41f250:	add	x4, sp, #0xc0
  41f254:	add	x3, sp, #0xa0
  41f258:	add	x2, sp, #0xb0
  41f25c:	add	x1, sp, #0xa8
  41f260:	mov	x0, x25
  41f264:	bl	41c430 <PEM_read_bio@plt>
  41f268:	cmp	w0, #0x1
  41f26c:	b.ne	41f5bc <ASN1_generate_nconf@plt+0xc4c>  // b.any
  41f270:	ldr	x1, [sp, #160]
  41f274:	mov	x28, #0x0                   	// #0
  41f278:	ldr	x0, [sp, #192]
  41f27c:	stp	x0, x1, [x23]
  41f280:	str	x0, [x23, #16]
  41f284:	mov	x0, x22
  41f288:	bl	41dfd0 <OPENSSL_sk_num@plt>
  41f28c:	cbz	w0, 41f440 <ASN1_generate_nconf@plt+0xad0>
  41f290:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f294:	add	x0, x0, #0x2d8
  41f298:	str	x0, [sp, #120]
  41f29c:	mov	x19, #0x0                   	// #0
  41f2a0:	ldr	x0, [sp, #160]
  41f2a4:	str	x0, [sp, #112]
  41f2a8:	ldr	x0, [sp, #192]
  41f2ac:	str	x0, [sp, #96]
  41f2b0:	b	41f320 <ASN1_generate_nconf@plt+0x9b0>
  41f2b4:	ldr	x3, [sp, #112]
  41f2b8:	sub	x2, x1, x0
  41f2bc:	add	x1, sp, #0xb8
  41f2c0:	add	x3, x3, x0
  41f2c4:	mov	x0, #0x0                   	// #0
  41f2c8:	str	x3, [sp, #184]
  41f2cc:	bl	41a770 <d2i_ASN1_TYPE@plt>
  41f2d0:	mov	x1, x0
  41f2d4:	mov	x0, x19
  41f2d8:	mov	x19, x1
  41f2dc:	bl	41a060 <ASN1_TYPE_free@plt>
  41f2e0:	cbz	x19, 41f664 <ASN1_generate_nconf@plt+0xcf4>
  41f2e4:	mov	x0, x19
  41f2e8:	bl	41a170 <ASN1_TYPE_get@plt>
  41f2ec:	cmp	w0, #0x6
  41f2f0:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  41f2f4:	b.eq	41f610 <ASN1_generate_nconf@plt+0xca0>  // b.none
  41f2f8:	cmp	w0, #0x5
  41f2fc:	b.eq	41f610 <ASN1_generate_nconf@plt+0xca0>  // b.none
  41f300:	ldr	x0, [x19, #8]
  41f304:	ldrsw	x1, [x0]
  41f308:	ldr	x0, [x0, #8]
  41f30c:	str	x1, [sp, #96]
  41f310:	str	x0, [sp, #112]
  41f314:	ldr	w0, [sp, #140]
  41f318:	add	w0, w0, #0x1
  41f31c:	str	w0, [sp, #140]
  41f320:	mov	x0, x22
  41f324:	bl	41dfd0 <OPENSSL_sk_num@plt>
  41f328:	ldr	w1, [sp, #140]
  41f32c:	cmp	w1, w0
  41f330:	b.ge	41f5fc <ASN1_generate_nconf@plt+0xc8c>  // b.tcont
  41f334:	ldr	w1, [sp, #140]
  41f338:	mov	x0, x22
  41f33c:	bl	419630 <OPENSSL_sk_value@plt>
  41f340:	mov	w2, #0x0                   	// #0
  41f344:	mov	x1, #0x0                   	// #0
  41f348:	bl	41d2c0 <strtol@plt>
  41f34c:	cmp	w0, #0x0
  41f350:	b.le	41f364 <ASN1_generate_nconf@plt+0x9f4>
  41f354:	ldr	x1, [sp, #96]
  41f358:	cmp	x1, w0, sxtw
  41f35c:	sxtw	x0, w0
  41f360:	b.gt	41f2b4 <ASN1_generate_nconf@plt+0x944>
  41f364:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f368:	ldr	w1, [sp, #140]
  41f36c:	ldr	x3, [x0, #152]
  41f370:	mov	x0, x22
  41f374:	str	x3, [sp, #104]
  41f378:	bl	419630 <OPENSSL_sk_value@plt>
  41f37c:	mov	x2, x0
  41f380:	ldr	x3, [sp, #104]
  41f384:	ldr	x1, [sp, #120]
  41f388:	mov	x0, x3
  41f38c:	bl	419740 <BIO_printf@plt>
  41f390:	b	41f314 <ASN1_generate_nconf@plt+0x9a4>
  41f394:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f398:	mov	x23, #0x0                   	// #0
  41f39c:	mov	x24, #0x0                   	// #0
  41f3a0:	mov	x28, #0x0                   	// #0
  41f3a4:	mov	x25, #0x0                   	// #0
  41f3a8:	mov	x19, #0x0                   	// #0
  41f3ac:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f3b0:	mov	x28, #0x0                   	// #0
  41f3b4:	mov	x19, #0x0                   	// #0
  41f3b8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f3bc:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f3c0:	mov	x1, #0x10000               	// #65536
  41f3c4:	bl	41b250 <BUF_MEM_grow@plt>
  41f3c8:	cbz	x0, 41f3b0 <ASN1_generate_nconf@plt+0xa40>
  41f3cc:	ldr	x0, [sp, #104]
  41f3d0:	ldr	x1, [sp, #120]
  41f3d4:	orr	x19, x0, x1
  41f3d8:	cbnz	x19, 41f520 <ASN1_generate_nconf@plt+0xbb0>
  41f3dc:	ldr	w1, [sp, #156]
  41f3e0:	mov	w0, #0x8005                	// #32773
  41f3e4:	mov	x28, #0x0                   	// #0
  41f3e8:	cmp	w1, w0
  41f3ec:	b.eq	41f63c <ASN1_generate_nconf@plt+0xccc>  // b.none
  41f3f0:	mov	x1, #0x0                   	// #0
  41f3f4:	str	xzr, [sp, #192]
  41f3f8:	b	41f428 <ASN1_generate_nconf@plt+0xab8>
  41f3fc:	ldr	x3, [x23, #8]
  41f400:	mov	x0, x25
  41f404:	ldr	x1, [sp, #192]
  41f408:	mov	w2, #0x2000                	// #8192
  41f40c:	add	x1, x3, x1
  41f410:	bl	41cf00 <BIO_read@plt>
  41f414:	cmp	w0, #0x0
  41f418:	b.le	41f5b0 <ASN1_generate_nconf@plt+0xc40>
  41f41c:	ldr	x1, [sp, #192]
  41f420:	add	x1, x1, w0, sxtw
  41f424:	str	x1, [sp, #192]
  41f428:	add	x1, x1, #0x2, lsl #12
  41f42c:	mov	x0, x23
  41f430:	bl	41b250 <BUF_MEM_grow@plt>
  41f434:	cbnz	x0, 41f3fc <ASN1_generate_nconf@plt+0xa8c>
  41f438:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f43c:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f440:	mov	x19, #0x0                   	// #0
  41f444:	ldr	w1, [sp, #132]
  41f448:	tbnz	w1, #31, 41f5e4 <ASN1_generate_nconf@plt+0xc74>
  41f44c:	ldr	x0, [sp, #192]
  41f450:	sxtw	x3, w1
  41f454:	cmp	x0, w1, sxtw
  41f458:	b.le	41f5e4 <ASN1_generate_nconf@plt+0xc74>
  41f45c:	ldr	w1, [sp, #136]
  41f460:	sub	x0, x0, x3
  41f464:	str	x0, [sp, #192]
  41f468:	mov	w2, w0
  41f46c:	cbz	w1, 41f478 <ASN1_generate_nconf@plt+0xb08>
  41f470:	cmp	w0, w1
  41f474:	csel	w2, w0, w1, ls  // ls = plast
  41f478:	cbz	x24, 41f4a4 <ASN1_generate_nconf@plt+0xb34>
  41f47c:	ldr	x1, [sp, #160]
  41f480:	mov	x0, x24
  41f484:	str	x3, [sp, #96]
  41f488:	add	x1, x1, x3
  41f48c:	str	w2, [sp, #104]
  41f490:	bl	41cb90 <BIO_write@plt>
  41f494:	ldr	w2, [sp, #104]
  41f498:	ldr	x3, [sp, #96]
  41f49c:	cmp	w2, w0
  41f4a0:	b.ne	41f500 <ASN1_generate_nconf@plt+0xb90>  // b.any
  41f4a4:	cbnz	w21, 41f200 <ASN1_generate_nconf@plt+0x890>
  41f4a8:	ldr	x1, [sp, #160]
  41f4ac:	mov	w2, w2
  41f4b0:	add	x1, x1, x3
  41f4b4:	str	x1, [sp, #200]
  41f4b8:	cbz	x26, 41f68c <ASN1_generate_nconf@plt+0xd1c>
  41f4bc:	mov	x3, x26
  41f4c0:	add	x1, sp, #0xc8
  41f4c4:	mov	x0, #0x0                   	// #0
  41f4c8:	bl	419ff0 <ASN1_item_d2i@plt>
  41f4cc:	mov	x20, x0
  41f4d0:	cbz	x0, 41f714 <ASN1_generate_nconf@plt+0xda4>
  41f4d4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f4d8:	mov	x3, x26
  41f4dc:	mov	x4, #0x0                   	// #0
  41f4e0:	mov	w2, #0x0                   	// #0
  41f4e4:	ldr	x0, [x0, #144]
  41f4e8:	mov	x1, x20
  41f4ec:	bl	41e450 <ASN1_item_print@plt>
  41f4f0:	mov	x1, x26
  41f4f4:	mov	x0, x20
  41f4f8:	bl	41c860 <ASN1_item_free@plt>
  41f4fc:	b	41f200 <ASN1_generate_nconf@plt+0x890>
  41f500:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f504:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f508:	add	x1, x1, #0x348
  41f50c:	ldr	x0, [x20, #152]
  41f510:	bl	419740 <BIO_printf@plt>
  41f514:	ldr	x0, [x20, #152]
  41f518:	bl	41e7f0 <ERR_print_errors@plt>
  41f51c:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f520:	mov	x0, x1
  41f524:	cbz	x1, 41f684 <ASN1_generate_nconf@plt+0xd14>
  41f528:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  41f52c:	mov	x19, x0
  41f530:	cbz	x0, 41f758 <ASN1_generate_nconf@plt+0xde8>
  41f534:	ldr	x1, [sp, #104]
  41f538:	cbz	x1, 41f6b4 <ASN1_generate_nconf@plt+0xd44>
  41f53c:	ldr	x0, [sp, #104]
  41f540:	mov	x1, x19
  41f544:	bl	41e970 <ASN1_generate_nconf@plt>
  41f548:	mov	x28, x0
  41f54c:	mov	x0, x19
  41f550:	str	x28, [sp, #104]
  41f554:	bl	419f60 <NCONF_free@plt>
  41f558:	cbz	x28, 41f750 <ASN1_generate_nconf@plt+0xde0>
  41f55c:	ldr	x28, [sp, #104]
  41f560:	mov	x1, #0x0                   	// #0
  41f564:	mov	x0, x28
  41f568:	bl	41c870 <i2d_ASN1_TYPE@plt>
  41f56c:	sxtw	x19, w0
  41f570:	cmp	w19, #0x0
  41f574:	b.le	41f744 <ASN1_generate_nconf@plt+0xdd4>
  41f578:	mov	x0, x23
  41f57c:	mov	x1, x19
  41f580:	bl	41b250 <BUF_MEM_grow@plt>
  41f584:	cbz	x0, 41f744 <ASN1_generate_nconf@plt+0xdd4>
  41f588:	ldr	x2, [x23, #8]
  41f58c:	add	x1, sp, #0xc8
  41f590:	mov	x0, x28
  41f594:	str	x28, [sp, #104]
  41f598:	str	x2, [sp, #200]
  41f59c:	mov	x28, #0x0                   	// #0
  41f5a0:	bl	41c870 <i2d_ASN1_TYPE@plt>
  41f5a4:	ldr	x0, [sp, #104]
  41f5a8:	bl	41a060 <ASN1_TYPE_free@plt>
  41f5ac:	str	x19, [sp, #192]
  41f5b0:	ldr	x0, [x23, #8]
  41f5b4:	str	x0, [sp, #160]
  41f5b8:	b	41f284 <ASN1_generate_nconf@plt+0x914>
  41f5bc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f5c0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f5c4:	add	x1, x1, #0x290
  41f5c8:	mov	x28, #0x0                   	// #0
  41f5cc:	ldr	x0, [x20, #152]
  41f5d0:	mov	x19, #0x0                   	// #0
  41f5d4:	bl	419740 <BIO_printf@plt>
  41f5d8:	ldr	x0, [x20, #152]
  41f5dc:	bl	41e7f0 <ERR_print_errors@plt>
  41f5e0:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f5e4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f5e8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f5ec:	add	x1, x1, #0x328
  41f5f0:	ldr	x0, [x20, #152]
  41f5f4:	bl	419740 <BIO_printf@plt>
  41f5f8:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f5fc:	ldr	x0, [sp, #112]
  41f600:	str	x0, [sp, #160]
  41f604:	ldr	x0, [sp, #96]
  41f608:	str	x0, [sp, #192]
  41f60c:	b	41f444 <ASN1_generate_nconf@plt+0xad4>
  41f610:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f614:	ldr	x21, [x20, #152]
  41f618:	bl	41e150 <ASN1_tag2str@plt>
  41f61c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f620:	mov	x2, x0
  41f624:	add	x1, x1, #0x310
  41f628:	mov	x0, x21
  41f62c:	bl	419740 <BIO_printf@plt>
  41f630:	ldr	x0, [x20, #152]
  41f634:	bl	41e7f0 <ERR_print_errors@plt>
  41f638:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f63c:	bl	41c450 <BIO_f_base64@plt>
  41f640:	bl	41b620 <BIO_new@plt>
  41f644:	mov	x28, x0
  41f648:	cbz	x0, 41f738 <ASN1_generate_nconf@plt+0xdc8>
  41f64c:	mov	x1, x25
  41f650:	bl	41aae0 <BIO_push@plt>
  41f654:	mov	x0, x25
  41f658:	mov	x25, x28
  41f65c:	mov	x28, x0
  41f660:	b	41f3f0 <ASN1_generate_nconf@plt+0xa80>
  41f664:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f668:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f66c:	add	x1, x1, #0x2f0
  41f670:	ldr	x0, [x20, #152]
  41f674:	bl	419740 <BIO_printf@plt>
  41f678:	ldr	x0, [x20, #152]
  41f67c:	bl	41e7f0 <ERR_print_errors@plt>
  41f680:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f684:	mov	x19, #0x0                   	// #0
  41f688:	b	41f53c <ASN1_generate_nconf@plt+0xbcc>
  41f68c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f690:	mov	w4, w27
  41f694:	mov	w3, w20
  41f698:	ldr	x0, [x0, #144]
  41f69c:	bl	41b5d0 <ASN1_parse_dump@plt>
  41f6a0:	cbnz	w0, 41f200 <ASN1_generate_nconf@plt+0x890>
  41f6a4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f6a8:	ldr	x0, [x20, #152]
  41f6ac:	bl	41e7f0 <ERR_print_errors@plt>
  41f6b0:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f6b4:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f6b8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f6bc:	add	x2, x2, #0x2a8
  41f6c0:	add	x1, x1, #0x2b0
  41f6c4:	bl	41d030 <NCONF_get_string@plt>
  41f6c8:	str	x0, [sp, #104]
  41f6cc:	cbnz	x0, 41f53c <ASN1_generate_nconf@plt+0xbcc>
  41f6d0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f6d4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f6d8:	ldr	x2, [sp, #120]
  41f6dc:	add	x1, x1, #0x2b8
  41f6e0:	ldr	x0, [x20, #152]
  41f6e4:	bl	419740 <BIO_printf@plt>
  41f6e8:	mov	x0, x19
  41f6ec:	bl	419f60 <NCONF_free@plt>
  41f6f0:	ldr	x0, [sp, #104]
  41f6f4:	bl	41a060 <ASN1_TYPE_free@plt>
  41f6f8:	ldr	x0, [x20, #152]
  41f6fc:	mov	x1, #0xffffffffffffffff    	// #-1
  41f700:	mov	x28, #0x0                   	// #0
  41f704:	mov	x19, #0x0                   	// #0
  41f708:	str	x1, [sp, #192]
  41f70c:	bl	41e7f0 <ERR_print_errors@plt>
  41f710:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f714:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f718:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f71c:	ldr	x2, [x26, #48]
  41f720:	add	x1, x1, #0x360
  41f724:	ldr	x0, [x20, #152]
  41f728:	bl	419740 <BIO_printf@plt>
  41f72c:	ldr	x0, [x20, #152]
  41f730:	bl	41e7f0 <ERR_print_errors@plt>
  41f734:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f738:	mov	x19, x0
  41f73c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f740:	b	41f034 <ASN1_generate_nconf@plt+0x6c4>
  41f744:	mov	x19, #0x0                   	// #0
  41f748:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f74c:	b	41f6e8 <ASN1_generate_nconf@plt+0xd78>
  41f750:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f754:	b	41f6f8 <ASN1_generate_nconf@plt+0xd88>
  41f758:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f75c:	str	xzr, [sp, #104]
  41f760:	b	41f6e8 <ASN1_generate_nconf@plt+0xd78>
  41f764:	nop
  41f768:	movi	v0.4s, #0x0
  41f76c:	stp	x29, x30, [sp, #-144]!
  41f770:	mov	x29, sp
  41f774:	stp	x19, x20, [sp, #16]
  41f778:	stp	x21, x22, [sp, #32]
  41f77c:	mov	w22, w2
  41f780:	stp	x23, x24, [sp, #48]
  41f784:	mov	x24, x3
  41f788:	mov	x23, x0
  41f78c:	stp	x25, x26, [sp, #64]
  41f790:	stp	x27, x28, [sp, #80]
  41f794:	mov	x27, x1
  41f798:	stp	q0, q0, [sp, #96]
  41f79c:	str	q0, [sp, #128]
  41f7a0:	bl	41d620 <X509_get_subject_name@plt>
  41f7a4:	mov	x1, #0x0                   	// #0
  41f7a8:	mov	w2, #0x0                   	// #0
  41f7ac:	bl	41bf10 <X509_NAME_oneline@plt>
  41f7b0:	mov	x1, x0
  41f7b4:	mov	x0, x23
  41f7b8:	str	x1, [sp, #136]
  41f7bc:	bl	41c470 <X509_get_serialNumber@plt>
  41f7c0:	mov	x1, #0x0                   	// #0
  41f7c4:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  41f7c8:	cbz	x0, 41fd84 <ASN1_generate_nconf@plt+0x1414>
  41f7cc:	mov	x19, x0
  41f7d0:	bl	419e60 <BN_is_zero@plt>
  41f7d4:	cbnz	w0, 41f9a8 <ASN1_generate_nconf@plt+0x1038>
  41f7d8:	mov	x0, x19
  41f7dc:	bl	41c950 <BN_bn2hex@plt>
  41f7e0:	str	x0, [sp, #120]
  41f7e4:	mov	x0, x19
  41f7e8:	bl	41e870 <BN_free@plt>
  41f7ec:	adrp	x20, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f7f0:	ldr	x0, [sp, #136]
  41f7f4:	add	x20, x20, #0x910
  41f7f8:	cbz	x0, 41f9d8 <ASN1_generate_nconf@plt+0x1068>
  41f7fc:	ldrb	w1, [x0]
  41f800:	cbz	w1, 41fb00 <ASN1_generate_nconf@plt+0x1190>
  41f804:	ldr	x0, [sp, #120]
  41f808:	cbz	x0, 41f9d8 <ASN1_generate_nconf@plt+0x1068>
  41f80c:	ldr	x0, [x27, #8]
  41f810:	add	x19, sp, #0x60
  41f814:	mov	x2, x19
  41f818:	mov	w1, #0x3                   	// #3
  41f81c:	bl	419d00 <TXT_DB_get_by_index@plt>
  41f820:	mov	x21, x0
  41f824:	cbz	x0, 41fb28 <ASN1_generate_nconf@plt+0x11b8>
  41f828:	mov	x1, x0
  41f82c:	mov	x0, x19
  41f830:	bl	45b8b0 <ASN1_generate_nconf@plt+0x3cf40>
  41f834:	cbnz	w0, 41fd98 <ASN1_generate_nconf@plt+0x1428>
  41f838:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f83c:	cmn	w22, #0x1
  41f840:	ldr	x0, [x25, #152]
  41f844:	b.eq	41fe28 <ASN1_generate_nconf@plt+0x14b8>  // b.none
  41f848:	ldr	x1, [x21]
  41f84c:	ldrb	w1, [x1]
  41f850:	cmp	w1, #0x52
  41f854:	b.eq	41fdd0 <ASN1_generate_nconf@plt+0x1460>  // b.none
  41f858:	ldr	x2, [x21, #24]
  41f85c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f860:	add	x1, x1, #0xa68
  41f864:	bl	419740 <BIO_printf@plt>
  41f868:	cmp	w22, #0x2
  41f86c:	b.eq	41fcc0 <ASN1_generate_nconf@plt+0x1350>  // b.none
  41f870:	b.gt	41f9f8 <ASN1_generate_nconf@plt+0x1088>
  41f874:	cmp	w22, #0x1
  41f878:	b.ne	41fcf8 <ASN1_generate_nconf@plt+0x1388>  // b.any
  41f87c:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f880:	add	x23, x23, #0x880
  41f884:	mov	x1, x23
  41f888:	mov	x0, x24
  41f88c:	bl	41e540 <strcasecmp@plt>
  41f890:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f894:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f898:	add	x23, x23, #0x890
  41f89c:	mov	x1, x23
  41f8a0:	mov	x0, x24
  41f8a4:	bl	41e540 <strcasecmp@plt>
  41f8a8:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f8ac:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f8b0:	add	x23, x23, #0x8a0
  41f8b4:	mov	x1, x23
  41f8b8:	mov	x0, x24
  41f8bc:	bl	41e540 <strcasecmp@plt>
  41f8c0:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f8c4:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f8c8:	add	x23, x23, #0x8b0
  41f8cc:	mov	x1, x23
  41f8d0:	mov	x0, x24
  41f8d4:	bl	41e540 <strcasecmp@plt>
  41f8d8:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f8dc:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f8e0:	add	x23, x23, #0x8c8
  41f8e4:	mov	x1, x23
  41f8e8:	mov	x0, x24
  41f8ec:	bl	41e540 <strcasecmp@plt>
  41f8f0:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f8f4:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f8f8:	add	x23, x23, #0x868
  41f8fc:	mov	x1, x23
  41f900:	mov	x0, x24
  41f904:	bl	41e540 <strcasecmp@plt>
  41f908:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f90c:	adrp	x23, 466000 <ASN1_generate_nconf@plt+0x47690>
  41f910:	add	x23, x23, #0x710
  41f914:	mov	x1, x23
  41f918:	mov	x0, x24
  41f91c:	bl	41e540 <strcasecmp@plt>
  41f920:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f924:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f928:	add	x23, x23, #0x8d8
  41f92c:	mov	x1, x23
  41f930:	mov	x0, x24
  41f934:	bl	41e540 <strcasecmp@plt>
  41f938:	cbz	w0, 41fc4c <ASN1_generate_nconf@plt+0x12dc>
  41f93c:	ldr	x0, [x25, #152]
  41f940:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f944:	mov	x2, x24
  41f948:	add	x1, x1, #0xa88
  41f94c:	bl	419740 <BIO_printf@plt>
  41f950:	ldr	x0, [x25, #152]
  41f954:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f958:	mov	w26, #0xffffffff            	// #-1
  41f95c:	add	x1, x1, #0xb10
  41f960:	bl	419740 <BIO_printf@plt>
  41f964:	nop
  41f968:	add	x21, sp, #0x90
  41f96c:	nop
  41f970:	ldr	x0, [x19], #8
  41f974:	mov	x1, x20
  41f978:	mov	w2, #0x869                 	// #2153
  41f97c:	bl	41b1e0 <CRYPTO_free@plt>
  41f980:	cmp	x21, x19
  41f984:	b.ne	41f970 <ASN1_generate_nconf@plt+0x1000>  // b.any
  41f988:	mov	w0, w26
  41f98c:	ldp	x19, x20, [sp, #16]
  41f990:	ldp	x21, x22, [sp, #32]
  41f994:	ldp	x23, x24, [sp, #48]
  41f998:	ldp	x25, x26, [sp, #64]
  41f99c:	ldp	x27, x28, [sp, #80]
  41f9a0:	ldp	x29, x30, [sp], #144
  41f9a4:	ret
  41f9a8:	adrp	x20, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f9ac:	add	x20, x20, #0x910
  41f9b0:	mov	x1, x20
  41f9b4:	mov	w2, #0x813                 	// #2067
  41f9b8:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f9bc:	add	x0, x0, #0x920
  41f9c0:	bl	41af90 <CRYPTO_strdup@plt>
  41f9c4:	str	x0, [sp, #120]
  41f9c8:	mov	x0, x19
  41f9cc:	bl	41e870 <BN_free@plt>
  41f9d0:	ldr	x0, [sp, #136]
  41f9d4:	cbnz	x0, 41f7fc <ASN1_generate_nconf@plt+0xe8c>
  41f9d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41f9dc:	add	x19, sp, #0x60
  41f9e0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41f9e4:	mov	w26, #0xffffffff            	// #-1
  41f9e8:	ldr	x0, [x0, #152]
  41f9ec:	add	x1, x1, #0x928
  41f9f0:	bl	419740 <BIO_printf@plt>
  41f9f4:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41f9f8:	sub	w0, w22, #0x3
  41f9fc:	cmp	w0, #0x1
  41fa00:	b.hi	41fcf8 <ASN1_generate_nconf@plt+0x1388>  // b.pmore
  41fa04:	mov	x1, x24
  41fa08:	mov	x0, #0x0                   	// #0
  41fa0c:	bl	41c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>
  41fa10:	cbz	w0, 41fd6c <ASN1_generate_nconf@plt+0x13fc>
  41fa14:	cmp	w22, #0x3
  41fa18:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fa1c:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fa20:	add	x0, x0, #0x900
  41fa24:	add	x23, x23, #0x8e8
  41fa28:	csel	x23, x23, x0, eq  // eq = none
  41fa2c:	mov	x1, #0x0                   	// #0
  41fa30:	mov	x0, #0x0                   	// #0
  41fa34:	bl	41b730 <X509_gmtime_adj@plt>
  41fa38:	mov	x26, x0
  41fa3c:	cbz	x0, 41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fa40:	mov	x0, x23
  41fa44:	bl	41e440 <strlen@plt>
  41fa48:	ldr	w22, [x26]
  41fa4c:	add	w22, w22, #0x2
  41fa50:	add	w22, w22, w0
  41fa54:	cbz	x24, 41fc74 <ASN1_generate_nconf@plt+0x1304>
  41fa58:	add	w22, w22, #0x1
  41fa5c:	mov	x0, x24
  41fa60:	bl	41e440 <strlen@plt>
  41fa64:	add	w22, w22, w0
  41fa68:	mov	w0, w22
  41fa6c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fa70:	add	x1, x1, #0xaf0
  41fa74:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41fa78:	ldr	x1, [x26, #8]
  41fa7c:	sxtw	x22, w22
  41fa80:	mov	x27, x0
  41fa84:	mov	x2, x22
  41fa88:	adrp	x28, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fa8c:	add	x28, x28, #0xb08
  41fa90:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41fa94:	mov	x2, x22
  41fa98:	mov	x1, x28
  41fa9c:	mov	x0, x27
  41faa0:	bl	41a410 <OPENSSL_strlcat@plt>
  41faa4:	mov	x2, x22
  41faa8:	mov	x1, x23
  41faac:	mov	x0, x27
  41fab0:	bl	41a410 <OPENSSL_strlcat@plt>
  41fab4:	mov	x2, x22
  41fab8:	mov	x1, x28
  41fabc:	mov	x0, x27
  41fac0:	bl	41a410 <OPENSSL_strlcat@plt>
  41fac4:	mov	x2, x22
  41fac8:	mov	x1, x24
  41facc:	mov	x0, x27
  41fad0:	bl	41a410 <OPENSSL_strlcat@plt>
  41fad4:	mov	x0, x26
  41fad8:	bl	41b600 <ASN1_UTCTIME_free@plt>
  41fadc:	cbz	x27, 41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fae0:	ldr	x0, [x21]
  41fae4:	mov	w1, #0x52                  	// #82
  41fae8:	mov	w26, #0x1                   	// #1
  41faec:	strb	w1, [x0]
  41faf0:	ldr	x0, [x21]
  41faf4:	strb	wzr, [x0, #1]
  41faf8:	str	x27, [x21, #16]
  41fafc:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fb00:	mov	x1, x20
  41fb04:	mov	w2, #0x819                 	// #2073
  41fb08:	bl	41b1e0 <CRYPTO_free@plt>
  41fb0c:	ldr	x0, [sp, #120]
  41fb10:	mov	x1, x20
  41fb14:	mov	w2, #0x81a                 	// #2074
  41fb18:	bl	41af90 <CRYPTO_strdup@plt>
  41fb1c:	str	x0, [sp, #136]
  41fb20:	cbnz	x0, 41f804 <ASN1_generate_nconf@plt+0xe94>
  41fb24:	b	41f9d8 <ASN1_generate_nconf@plt+0x1068>
  41fb28:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41fb2c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fb30:	ldr	x2, [sp, #120]
  41fb34:	add	x1, x1, #0x948
  41fb38:	ldr	x0, [x25, #152]
  41fb3c:	ldr	x3, [sp, #136]
  41fb40:	bl	419740 <BIO_printf@plt>
  41fb44:	mov	x1, x20
  41fb48:	mov	w2, #0x82b                 	// #2091
  41fb4c:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fb50:	add	x0, x0, #0x980
  41fb54:	bl	41af90 <CRYPTO_strdup@plt>
  41fb58:	mov	x1, x0
  41fb5c:	mov	x0, x23
  41fb60:	str	x1, [sp, #96]
  41fb64:	bl	41d510 <X509_get0_notAfter@plt>
  41fb68:	mov	x21, x0
  41fb6c:	ldr	w0, [x0]
  41fb70:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fb74:	add	x1, x1, #0x988
  41fb78:	add	w0, w0, #0x1
  41fb7c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41fb80:	ldrsw	x2, [x21]
  41fb84:	ldr	x1, [x21, #8]
  41fb88:	str	x0, [sp, #104]
  41fb8c:	bl	41a800 <memcpy@plt>
  41fb90:	ldrsw	x3, [x21]
  41fb94:	mov	x1, x20
  41fb98:	ldr	x4, [sp, #104]
  41fb9c:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fba0:	mov	w2, #0x831                 	// #2097
  41fba4:	add	x0, x0, #0x998
  41fba8:	strb	wzr, [x4, x3]
  41fbac:	str	xzr, [sp, #112]
  41fbb0:	bl	41af90 <CRYPTO_strdup@plt>
  41fbb4:	str	x0, [sp, #128]
  41fbb8:	ldr	x1, [sp, #96]
  41fbbc:	cmp	x1, #0x0
  41fbc0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41fbc4:	b.eq	41fdb8 <ASN1_generate_nconf@plt+0x1448>  // b.none
  41fbc8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fbcc:	mov	w0, #0x38                  	// #56
  41fbd0:	add	x1, x1, #0x9a0
  41fbd4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41fbd8:	add	x1, x19, #0xf
  41fbdc:	mov	x21, x0
  41fbe0:	sub	x1, x1, x0
  41fbe4:	cmp	x1, #0x1e
  41fbe8:	b.ls	41fd38 <ASN1_generate_nconf@plt+0x13c8>  // b.plast
  41fbec:	ldr	q0, [sp, #96]
  41fbf0:	str	q0, [x0]
  41fbf4:	ldr	q0, [sp, #112]
  41fbf8:	str	q0, [x0, #16]
  41fbfc:	ldr	q0, [sp, #128]
  41fc00:	str	q0, [x0, #32]
  41fc04:	mov	x1, x21
  41fc08:	ldr	x0, [x27, #8]
  41fc0c:	str	xzr, [x21, #48]
  41fc10:	bl	41b140 <TXT_DB_insert@plt>
  41fc14:	cbz	w0, 41fde8 <ASN1_generate_nconf@plt+0x1478>
  41fc18:	movi	v0.4s, #0x0
  41fc1c:	cmn	w22, #0x1
  41fc20:	mov	w26, #0x1                   	// #1
  41fc24:	stp	q0, q0, [sp, #96]
  41fc28:	str	q0, [sp, #128]
  41fc2c:	b.eq	41f968 <ASN1_generate_nconf@plt+0xff8>  // b.none
  41fc30:	mov	x3, x24
  41fc34:	mov	w2, w22
  41fc38:	mov	x1, x27
  41fc3c:	mov	x0, x23
  41fc40:	bl	41f768 <ASN1_generate_nconf@plt+0xdf8>
  41fc44:	mov	w26, w0
  41fc48:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fc4c:	mov	x1, #0x0                   	// #0
  41fc50:	mov	x0, #0x0                   	// #0
  41fc54:	bl	41b730 <X509_gmtime_adj@plt>
  41fc58:	mov	x26, x0
  41fc5c:	cbz	x0, 41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fc60:	mov	x0, x23
  41fc64:	bl	41e440 <strlen@plt>
  41fc68:	ldr	w22, [x26]
  41fc6c:	add	w22, w22, #0x2
  41fc70:	add	w22, w22, w0
  41fc74:	mov	w0, w22
  41fc78:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fc7c:	add	x1, x1, #0xaf0
  41fc80:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41fc84:	ldr	x1, [x26, #8]
  41fc88:	sxtw	x22, w22
  41fc8c:	mov	x27, x0
  41fc90:	mov	x2, x22
  41fc94:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41fc98:	mov	x2, x22
  41fc9c:	mov	x0, x27
  41fca0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fca4:	add	x1, x1, #0xb08
  41fca8:	bl	41a410 <OPENSSL_strlcat@plt>
  41fcac:	mov	x2, x22
  41fcb0:	mov	x1, x23
  41fcb4:	mov	x0, x27
  41fcb8:	bl	41a410 <OPENSSL_strlcat@plt>
  41fcbc:	b	41fad4 <ASN1_generate_nconf@plt+0x1164>
  41fcc0:	mov	w1, #0x0                   	// #0
  41fcc4:	mov	x0, x24
  41fcc8:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fccc:	bl	41c4a0 <OBJ_txt2obj@plt>
  41fcd0:	add	x23, x23, #0x8f0
  41fcd4:	mov	x22, x0
  41fcd8:	bl	41d500 <ASN1_OBJECT_free@plt>
  41fcdc:	cbnz	x22, 41fa2c <ASN1_generate_nconf@plt+0x10bc>
  41fce0:	ldr	x0, [x25, #152]
  41fce4:	mov	x2, x24
  41fce8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fcec:	add	x1, x1, #0xaa0
  41fcf0:	bl	419740 <BIO_printf@plt>
  41fcf4:	b	41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fcf8:	mov	x1, #0x0                   	// #0
  41fcfc:	mov	x0, #0x0                   	// #0
  41fd00:	bl	41b730 <X509_gmtime_adj@plt>
  41fd04:	mov	x26, x0
  41fd08:	cbz	x0, 41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fd0c:	ldr	w22, [x0]
  41fd10:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fd14:	add	x1, x1, #0xaf0
  41fd18:	add	w22, w22, #0x1
  41fd1c:	mov	w0, w22
  41fd20:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  41fd24:	ldr	x1, [x26, #8]
  41fd28:	sxtw	x2, w22
  41fd2c:	mov	x27, x0
  41fd30:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41fd34:	b	41fad4 <ASN1_generate_nconf@plt+0x1164>
  41fd38:	ldr	x0, [sp, #96]
  41fd3c:	str	x0, [x21]
  41fd40:	ldr	x0, [sp, #104]
  41fd44:	str	x0, [x21, #8]
  41fd48:	ldr	x0, [sp, #112]
  41fd4c:	str	x0, [x21, #16]
  41fd50:	ldr	x0, [sp, #120]
  41fd54:	str	x0, [x21, #24]
  41fd58:	ldr	x0, [sp, #128]
  41fd5c:	str	x0, [x21, #32]
  41fd60:	ldr	x0, [sp, #136]
  41fd64:	str	x0, [x21, #40]
  41fd68:	b	41fc04 <ASN1_generate_nconf@plt+0x1294>
  41fd6c:	ldr	x0, [x25, #152]
  41fd70:	mov	x2, x24
  41fd74:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fd78:	add	x1, x1, #0xac0
  41fd7c:	bl	419740 <BIO_printf@plt>
  41fd80:	b	41f950 <ASN1_generate_nconf@plt+0xfe0>
  41fd84:	adrp	x20, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fd88:	add	x19, sp, #0x60
  41fd8c:	add	x20, x20, #0x910
  41fd90:	mov	w26, #0xffffffff            	// #-1
  41fd94:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fd98:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41fd9c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fda0:	ldr	x2, [sp, #136]
  41fda4:	add	x1, x1, #0x9e8
  41fda8:	ldr	x0, [x0, #152]
  41fdac:	mov	w26, #0xffffffff            	// #-1
  41fdb0:	bl	419740 <BIO_printf@plt>
  41fdb4:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fdb8:	ldr	x0, [x25, #152]
  41fdbc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fdc0:	mov	w26, #0xffffffff            	// #-1
  41fdc4:	add	x1, x1, #0x928
  41fdc8:	bl	419740 <BIO_printf@plt>
  41fdcc:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fdd0:	ldr	x2, [sp, #120]
  41fdd4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fdd8:	mov	w26, #0xffffffff            	// #-1
  41fddc:	add	x1, x1, #0xa38
  41fde0:	bl	419740 <BIO_printf@plt>
  41fde4:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fde8:	ldr	x0, [x25, #152]
  41fdec:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fdf0:	add	x1, x1, #0x9a8
  41fdf4:	mov	w26, #0xffffffff            	// #-1
  41fdf8:	bl	419740 <BIO_printf@plt>
  41fdfc:	ldr	x2, [x27, #8]
  41fe00:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fe04:	ldr	x0, [x25, #152]
  41fe08:	add	x1, x1, #0x9c8
  41fe0c:	ldr	x2, [x2, #32]
  41fe10:	bl	419740 <BIO_printf@plt>
  41fe14:	mov	x0, x21
  41fe18:	mov	x1, x20
  41fe1c:	mov	w2, #0x840                 	// #2112
  41fe20:	bl	41b1e0 <CRYPTO_free@plt>
  41fe24:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fe28:	ldr	x2, [sp, #120]
  41fe2c:	mov	w26, w22
  41fe30:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fe34:	add	x1, x1, #0xa08
  41fe38:	bl	419740 <BIO_printf@plt>
  41fe3c:	b	41f968 <ASN1_generate_nconf@plt+0xff8>
  41fe40:	stp	x29, x30, [sp, #-48]!
  41fe44:	mov	x29, sp
  41fe48:	stp	x19, x20, [sp, #16]
  41fe4c:	mov	x20, x1
  41fe50:	str	x21, [sp, #32]
  41fe54:	mov	x21, x2
  41fe58:	bl	41d030 <NCONF_get_string@plt>
  41fe5c:	mov	x19, x0
  41fe60:	cbz	x0, 41fe78 <ASN1_generate_nconf@plt+0x1508>
  41fe64:	mov	x0, x19
  41fe68:	ldp	x19, x20, [sp, #16]
  41fe6c:	ldr	x21, [sp, #32]
  41fe70:	ldp	x29, x30, [sp], #48
  41fe74:	ret
  41fe78:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  41fe7c:	mov	x3, x21
  41fe80:	mov	x2, x20
  41fe84:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fe88:	ldr	x0, [x0, #152]
  41fe8c:	add	x1, x1, #0xb30
  41fe90:	bl	419740 <BIO_printf@plt>
  41fe94:	mov	x0, x19
  41fe98:	ldp	x19, x20, [sp, #16]
  41fe9c:	ldr	x21, [sp, #32]
  41fea0:	ldp	x29, x30, [sp], #48
  41fea4:	ret
  41fea8:	movi	v0.4s, #0x0
  41feac:	stp	x29, x30, [sp, #-304]!
  41feb0:	mov	x29, sp
  41feb4:	ldr	x8, [sp, #312]
  41feb8:	stp	x19, x20, [sp, #16]
  41febc:	stp	x21, x22, [sp, #32]
  41fec0:	stp	x23, x24, [sp, #48]
  41fec4:	stp	x27, x28, [sp, #80]
  41fec8:	str	x5, [sp, #104]
  41fecc:	stp	x0, x2, [sp, #136]
  41fed0:	stp	x7, x1, [sp, #152]
  41fed4:	stp	x3, x4, [sp, #168]
  41fed8:	str	x6, [sp, #184]
  41fedc:	stp	q0, q0, [sp, #192]
  41fee0:	str	q0, [sp, #224]
  41fee4:	cbz	x8, 420450 <ASN1_generate_nconf@plt+0x1ae0>
  41fee8:	ldr	w2, [sp, #328]
  41feec:	mov	x0, x8
  41fef0:	ldr	x1, [sp, #320]
  41fef4:	bl	45c470 <ASN1_generate_nconf@plt+0x3db00>
  41fef8:	mov	x19, x0
  41fefc:	cbz	x0, 4205a0 <ASN1_generate_nconf@plt+0x1c30>
  41ff00:	mov	x1, x0
  41ff04:	stp	x25, x26, [sp, #64]
  41ff08:	ldr	x0, [sp, #384]
  41ff0c:	bl	41c300 <X509_REQ_set_subject_name@plt>
  41ff10:	mov	x0, x19
  41ff14:	bl	41c6e0 <X509_NAME_free@plt>
  41ff18:	ldr	w0, [sp, #424]
  41ff1c:	cbnz	w0, 42045c <ASN1_generate_nconf@plt+0x1aec>
  41ff20:	ldr	x0, [sp, #384]
  41ff24:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  41ff28:	mov	w20, #0x0                   	// #0
  41ff2c:	add	x23, x23, #0xcb8
  41ff30:	bl	41b570 <X509_REQ_get_subject_name@plt>
  41ff34:	mov	x19, x0
  41ff38:	mov	x0, x19
  41ff3c:	bl	41ce80 <X509_NAME_entry_count@plt>
  41ff40:	cmp	w20, w0
  41ff44:	b.ge	41ffc4 <ASN1_generate_nconf@plt+0x1654>  // b.tcont
  41ff48:	mov	w1, w20
  41ff4c:	mov	x0, x19
  41ff50:	bl	41ac60 <X509_NAME_get_entry@plt>
  41ff54:	mov	x21, x0
  41ff58:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  41ff5c:	mov	x24, x0
  41ff60:	mov	x0, x21
  41ff64:	bl	41cc70 <X509_NAME_ENTRY_get_object@plt>
  41ff68:	mov	x21, x0
  41ff6c:	bl	41a2b0 <OBJ_obj2nid@plt>
  41ff70:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ff74:	mov	w22, w0
  41ff78:	ldr	w0, [x1, #4072]
  41ff7c:	cbz	w0, 420194 <ASN1_generate_nconf@plt+0x1824>
  41ff80:	ldr	w0, [x24, #4]
  41ff84:	cmp	w0, #0x1c
  41ff88:	b.eq	420258 <ASN1_generate_nconf@plt+0x18e8>  // b.none
  41ff8c:	cmp	w0, #0x16
  41ff90:	b.eq	420204 <ASN1_generate_nconf@plt+0x1894>  // b.none
  41ff94:	cmp	w22, #0x30
  41ff98:	b.eq	420238 <ASN1_generate_nconf@plt+0x18c8>  // b.none
  41ff9c:	cmp	w0, #0x1e
  41ffa0:	ccmp	w0, #0xc, #0x4, ne  // ne = any
  41ffa4:	b.ne	4201b8 <ASN1_generate_nconf@plt+0x1848>  // b.any
  41ffa8:	ldr	w0, [sp, #424]
  41ffac:	cbnz	w0, 420070 <ASN1_generate_nconf@plt+0x1700>
  41ffb0:	add	w20, w20, #0x1
  41ffb4:	mov	x0, x19
  41ffb8:	bl	41ce80 <X509_NAME_entry_count@plt>
  41ffbc:	cmp	w20, w0
  41ffc0:	b.lt	41ff48 <ASN1_generate_nconf@plt+0x15d8>  // b.tstop
  41ffc4:	bl	41a880 <X509_NAME_new@plt>
  41ffc8:	str	x0, [sp, #120]
  41ffcc:	cbz	x0, 42095c <ASN1_generate_nconf@plt+0x1fec>
  41ffd0:	ldr	w0, [sp, #440]
  41ffd4:	cbz	w0, 42053c <ASN1_generate_nconf@plt+0x1bcc>
  41ffd8:	mov	x0, x19
  41ffdc:	bl	41d3a0 <X509_NAME_dup@plt>
  41ffe0:	mov	x27, x0
  41ffe4:	cbz	x27, 420550 <ASN1_generate_nconf@plt+0x1be0>
  41ffe8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  41ffec:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  41fff0:	add	x1, x1, #0xcf8
  41fff4:	add	x0, x0, #0xd08
  41fff8:	mov	w28, #0x0                   	// #0
  41fffc:	mov	x24, #0x0                   	// #0
  420000:	mov	x23, #0x0                   	// #0
  420004:	str	x1, [sp, #112]
  420008:	str	x0, [sp, #128]
  42000c:	nop
  420010:	ldr	x0, [sp, #104]
  420014:	bl	41dfd0 <OPENSSL_sk_num@plt>
  420018:	cmp	w28, w0
  42001c:	b.ge	4205cc <ASN1_generate_nconf@plt+0x1c5c>  // b.tcont
  420020:	ldr	x0, [sp, #104]
  420024:	mov	w1, w28
  420028:	bl	419630 <OPENSSL_sk_value@plt>
  42002c:	str	x0, [sp, #96]
  420030:	ldr	x0, [x0, #8]
  420034:	bl	41bb30 <OBJ_txt2nid@plt>
  420038:	cbz	w0, 42093c <ASN1_generate_nconf@plt+0x1fcc>
  42003c:	bl	41dd60 <OBJ_nid2obj@plt>
  420040:	mov	x21, x0
  420044:	mov	w22, #0xffffffff            	// #-1
  420048:	mov	w2, w22
  42004c:	mov	x1, x21
  420050:	mov	x0, x19
  420054:	bl	41c980 <X509_NAME_get_index_by_OBJ@plt>
  420058:	mov	w20, w0
  42005c:	tbz	w0, #31, 4203b8 <ASN1_generate_nconf@plt+0x1a48>
  420060:	cmn	w22, #0x1
  420064:	b.eq	420350 <ASN1_generate_nconf@plt+0x19e0>  // b.none
  420068:	add	w28, w28, #0x1
  42006c:	b	420010 <ASN1_generate_nconf@plt+0x16a0>
  420070:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420074:	mov	x1, x21
  420078:	add	x22, x25, #0x98
  42007c:	ldr	x0, [x25, #152]
  420080:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  420084:	mov	w1, #0x16                  	// #22
  420088:	sub	w1, w1, w0
  42008c:	cmp	w1, #0x0
  420090:	b.le	420448 <ASN1_generate_nconf@plt+0x1ad8>
  420094:	mov	w21, #0x15                  	// #21
  420098:	sub	w21, w21, w0
  42009c:	mov	w1, #0x20                  	// #32
  4200a0:	add	x0, sp, #0xf8
  4200a4:	sxtw	x21, w21
  4200a8:	add	x21, x21, #0x1
  4200ac:	mov	x2, x21
  4200b0:	bl	41e7a0 <memset@plt>
  4200b4:	add	x0, sp, #0xf8
  4200b8:	add	x21, x0, x21
  4200bc:	ldr	x0, [x22]
  4200c0:	mov	w2, #0x3a                  	// #58
  4200c4:	strh	w2, [x21]
  4200c8:	add	x1, sp, #0xf8
  4200cc:	bl	41a980 <BIO_puts@plt>
  4200d0:	ldr	w2, [x24, #4]
  4200d4:	cmp	w2, #0x13
  4200d8:	b.eq	42031c <ASN1_generate_nconf@plt+0x19ac>  // b.none
  4200dc:	cmp	w2, #0x14
  4200e0:	ldr	x0, [x22]
  4200e4:	b.eq	420340 <ASN1_generate_nconf@plt+0x19d0>  // b.none
  4200e8:	cmp	w2, #0x16
  4200ec:	b.eq	420438 <ASN1_generate_nconf@plt+0x1ac8>  // b.none
  4200f0:	cmp	w2, #0x1c
  4200f4:	b.eq	420330 <ASN1_generate_nconf@plt+0x19c0>  // b.none
  4200f8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4200fc:	add	x1, x1, #0xc98
  420100:	bl	419740 <BIO_printf@plt>
  420104:	ldr	w21, [x24]
  420108:	ldr	x27, [x24, #8]
  42010c:	cmp	w21, #0x0
  420110:	b.le	42017c <ASN1_generate_nconf@plt+0x180c>
  420114:	sub	w21, w21, #0x1
  420118:	adrp	x24, 464000 <ASN1_generate_nconf@plt+0x45690>
  42011c:	add	x21, x21, #0x1
  420120:	add	x24, x24, #0xcb0
  420124:	add	x21, x27, x21
  420128:	adrp	x25, 464000 <ASN1_generate_nconf@plt+0x45690>
  42012c:	b	42014c <ASN1_generate_nconf@plt+0x17dc>
  420130:	add	w2, w3, #0x40
  420134:	mov	x1, x23
  420138:	tbnz	w3, #7, 4201f4 <ASN1_generate_nconf@plt+0x1884>
  42013c:	bl	419740 <BIO_printf@plt>
  420140:	add	x27, x27, #0x1
  420144:	cmp	x21, x27
  420148:	b.eq	42017c <ASN1_generate_nconf@plt+0x180c>  // b.none
  42014c:	ldrb	w3, [x27]
  420150:	ldr	x0, [x22]
  420154:	sub	w1, w3, #0x20
  420158:	and	w1, w1, #0xff
  42015c:	cmp	w1, #0x5e
  420160:	b.hi	420130 <ASN1_generate_nconf@plt+0x17c0>  // b.pmore
  420164:	mov	w2, w3
  420168:	add	x1, x25, #0xca8
  42016c:	add	x27, x27, #0x1
  420170:	bl	419740 <BIO_printf@plt>
  420174:	cmp	x21, x27
  420178:	b.ne	42014c <ASN1_generate_nconf@plt+0x17dc>  // b.any
  42017c:	ldr	x0, [x22]
  420180:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420184:	add	w20, w20, #0x1
  420188:	add	x1, x1, #0x2d0
  42018c:	bl	419740 <BIO_printf@plt>
  420190:	b	41ffb4 <ASN1_generate_nconf@plt+0x1644>
  420194:	ldr	w0, [sp, #336]
  420198:	cmp	w22, #0x30
  42019c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4201a0:	b.eq	41ffb0 <ASN1_generate_nconf@plt+0x1640>  // b.none
  4201a4:	ldr	w0, [x24, #4]
  4201a8:	cmp	w22, #0x30
  4201ac:	b.ne	41ff9c <ASN1_generate_nconf@plt+0x162c>  // b.any
  4201b0:	cmp	w0, #0x16
  4201b4:	b.ne	420280 <ASN1_generate_nconf@plt+0x1910>  // b.any
  4201b8:	ldr	w1, [x24]
  4201bc:	ldr	x0, [x24, #8]
  4201c0:	bl	41d560 <ASN1_PRINTABLE_type@plt>
  4201c4:	cmp	w0, #0x14
  4201c8:	b.eq	420228 <ASN1_generate_nconf@plt+0x18b8>  // b.none
  4201cc:	cmp	w0, #0x16
  4201d0:	b.ne	41ffa8 <ASN1_generate_nconf@plt+0x1638>  // b.any
  4201d4:	ldr	w0, [x24, #4]
  4201d8:	cmp	w0, #0x13
  4201dc:	b.ne	41ffa8 <ASN1_generate_nconf@plt+0x1638>  // b.any
  4201e0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4201e4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4201e8:	add	x1, x1, #0xc08
  4201ec:	mov	x20, #0x0                   	// #0
  4201f0:	b	420290 <ASN1_generate_nconf@plt+0x1920>
  4201f4:	mov	x1, x24
  4201f8:	mov	w2, w3
  4201fc:	bl	419740 <BIO_printf@plt>
  420200:	b	420140 <ASN1_generate_nconf@plt+0x17d0>
  420204:	cmp	w22, #0x30
  420208:	b.eq	420268 <ASN1_generate_nconf@plt+0x18f8>  // b.none
  42020c:	mov	w0, #0x14                  	// #20
  420210:	ldr	w1, [x24]
  420214:	str	w0, [x24, #4]
  420218:	ldr	x0, [x24, #8]
  42021c:	bl	41d560 <ASN1_PRINTABLE_type@plt>
  420220:	cmp	w0, #0x14
  420224:	b.ne	4201cc <ASN1_generate_nconf@plt+0x185c>  // b.any
  420228:	ldr	w0, [x24, #4]
  42022c:	cmp	w0, #0x14
  420230:	b.eq	41ffa8 <ASN1_generate_nconf@plt+0x1638>  // b.none
  420234:	b	4201e0 <ASN1_generate_nconf@plt+0x1870>
  420238:	cmp	w0, #0x13
  42023c:	b.ne	420278 <ASN1_generate_nconf@plt+0x1908>  // b.any
  420240:	mov	w0, #0x16                  	// #22
  420244:	str	w0, [x24, #4]
  420248:	ldr	w0, [sp, #336]
  42024c:	cbnz	w0, 4201b8 <ASN1_generate_nconf@plt+0x1848>
  420250:	add	w20, w20, #0x1
  420254:	b	41ffb4 <ASN1_generate_nconf@plt+0x1644>
  420258:	mov	x0, x24
  42025c:	bl	41a6a0 <ASN1_UNIVERSALSTRING_to_string@plt>
  420260:	ldr	w0, [x24, #4]
  420264:	b	41ff8c <ASN1_generate_nconf@plt+0x161c>
  420268:	ldr	w0, [sp, #336]
  42026c:	cbnz	w0, 4201b8 <ASN1_generate_nconf@plt+0x1848>
  420270:	add	w20, w20, #0x1
  420274:	b	41ffb4 <ASN1_generate_nconf@plt+0x1644>
  420278:	ldr	w0, [sp, #336]
  42027c:	cbz	w0, 41ffb0 <ASN1_generate_nconf@plt+0x1640>
  420280:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420284:	add	x1, x1, #0xbd0
  420288:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42028c:	mov	x20, #0x0                   	// #0
  420290:	ldr	x0, [x0, #152]
  420294:	mov	x27, #0x0                   	// #0
  420298:	mov	x19, #0x0                   	// #0
  42029c:	mov	w22, #0xffffffff            	// #-1
  4202a0:	str	xzr, [sp, #120]
  4202a4:	bl	419740 <BIO_printf@plt>
  4202a8:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  4202ac:	ldp	x25, x26, [sp, #64]
  4202b0:	add	x21, sp, #0xc0
  4202b4:	add	x23, x23, #0x910
  4202b8:	add	x24, x21, #0x30
  4202bc:	nop
  4202c0:	ldr	x0, [x21], #8
  4202c4:	mov	x1, x23
  4202c8:	mov	w2, #0x75e                 	// #1886
  4202cc:	bl	41b1e0 <CRYPTO_free@plt>
  4202d0:	cmp	x24, x21
  4202d4:	b.ne	4202c0 <ASN1_generate_nconf@plt+0x1950>  // b.any
  4202d8:	mov	x1, x23
  4202dc:	mov	w2, #0x760                 	// #1888
  4202e0:	mov	x0, x19
  4202e4:	bl	41b1e0 <CRYPTO_free@plt>
  4202e8:	mov	x0, x27
  4202ec:	bl	41c6e0 <X509_NAME_free@plt>
  4202f0:	ldr	x0, [sp, #120]
  4202f4:	bl	41c6e0 <X509_NAME_free@plt>
  4202f8:	mov	x0, x20
  4202fc:	bl	41e260 <X509_free@plt>
  420300:	mov	w0, w22
  420304:	ldp	x19, x20, [sp, #16]
  420308:	ldp	x21, x22, [sp, #32]
  42030c:	ldp	x23, x24, [sp, #48]
  420310:	ldp	x27, x28, [sp, #80]
  420314:	ldp	x29, x30, [sp], #304
  420318:	ret
  42031c:	ldr	x0, [x22]
  420320:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420324:	add	x1, x1, #0xc50
  420328:	bl	419740 <BIO_printf@plt>
  42032c:	b	420104 <ASN1_generate_nconf@plt+0x1794>
  420330:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420334:	add	x1, x1, #0xc80
  420338:	bl	419740 <BIO_printf@plt>
  42033c:	b	420104 <ASN1_generate_nconf@plt+0x1794>
  420340:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420344:	add	x1, x1, #0xc60
  420348:	bl	419740 <BIO_printf@plt>
  42034c:	b	420104 <ASN1_generate_nconf@plt+0x1794>
  420350:	ldr	x0, [sp, #96]
  420354:	ldr	x1, [sp, #112]
  420358:	ldr	x22, [x0, #16]
  42035c:	mov	x0, x22
  420360:	bl	41d250 <strcmp@plt>
  420364:	cbz	w0, 420068 <ASN1_generate_nconf@plt+0x16f8>
  420368:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42036c:	mov	x0, x22
  420370:	add	x1, x1, #0xd08
  420374:	bl	41d250 <strcmp@plt>
  420378:	cbnz	w0, 420570 <ASN1_generate_nconf@plt+0x1c00>
  42037c:	ldr	x2, [sp, #96]
  420380:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420384:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420388:	add	x1, x1, #0xd18
  42038c:	ldr	x0, [x0, #152]
  420390:	mov	x20, #0x0                   	// #0
  420394:	ldr	x2, [x2, #8]
  420398:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  42039c:	bl	419740 <BIO_printf@plt>
  4203a0:	add	x21, sp, #0xc0
  4203a4:	add	x23, x23, #0x910
  4203a8:	mov	x19, #0x0                   	// #0
  4203ac:	mov	w22, #0xffffffff            	// #-1
  4203b0:	ldp	x25, x26, [sp, #64]
  4203b4:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  4203b8:	mov	w1, w0
  4203bc:	mov	x0, x19
  4203c0:	bl	41ac60 <X509_NAME_get_entry@plt>
  4203c4:	mov	x25, x0
  4203c8:	ldr	x1, [sp, #96]
  4203cc:	ldr	x22, [x1, #16]
  4203d0:	ldr	x1, [sp, #112]
  4203d4:	mov	x0, x22
  4203d8:	bl	41d250 <strcmp@plt>
  4203dc:	cbnz	w0, 4203ec <ASN1_generate_nconf@plt+0x1a7c>
  4203e0:	cbnz	x25, 420400 <ASN1_generate_nconf@plt+0x1a90>
  4203e4:	mov	w22, w20
  4203e8:	b	420048 <ASN1_generate_nconf@plt+0x16d8>
  4203ec:	ldr	x1, [sp, #128]
  4203f0:	mov	x0, x22
  4203f4:	bl	41d250 <strcmp@plt>
  4203f8:	cbnz	w0, 420474 <ASN1_generate_nconf@plt+0x1b04>
  4203fc:	cbz	x25, 42037c <ASN1_generate_nconf@plt+0x1a0c>
  420400:	mov	x1, x25
  420404:	ldr	x0, [sp, #120]
  420408:	mov	w3, #0x0                   	// #0
  42040c:	mov	w2, #0xffffffff            	// #-1
  420410:	bl	41cc60 <X509_NAME_add_entry@plt>
  420414:	cbnz	w0, 4203e4 <ASN1_generate_nconf@plt+0x1a74>
  420418:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42041c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420420:	mov	x20, #0x0                   	// #0
  420424:	add	x1, x1, #0x928
  420428:	ldr	x0, [x0, #152]
  42042c:	mov	x19, #0x0                   	// #0
  420430:	mov	w22, #0xffffffff            	// #-1
  420434:	b	4202a4 <ASN1_generate_nconf@plt+0x1934>
  420438:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42043c:	add	x1, x1, #0xc70
  420440:	bl	419740 <BIO_printf@plt>
  420444:	b	420104 <ASN1_generate_nconf@plt+0x1794>
  420448:	add	x21, sp, #0xf8
  42044c:	b	4200bc <ASN1_generate_nconf@plt+0x174c>
  420450:	ldr	w0, [sp, #424]
  420454:	stp	x25, x26, [sp, #64]
  420458:	cbz	w0, 41ff20 <ASN1_generate_nconf@plt+0x15b0>
  42045c:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420460:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420464:	add	x1, x1, #0xba0
  420468:	ldr	x0, [x25, #152]
  42046c:	bl	419740 <BIO_printf@plt>
  420470:	b	41ff20 <ASN1_generate_nconf@plt+0x15b0>
  420474:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420478:	mov	x0, x22
  42047c:	add	x1, x1, #0xd50
  420480:	bl	41d250 <strcmp@plt>
  420484:	cbnz	w0, 420584 <ASN1_generate_nconf@plt+0x1c14>
  420488:	cbz	x25, 420998 <ASN1_generate_nconf@plt+0x2028>
  42048c:	mov	w26, #0xffffffff            	// #-1
  420490:	b	4204c8 <ASN1_generate_nconf@plt+0x1b58>
  420494:	tbnz	w1, #31, 420a08 <ASN1_generate_nconf@plt+0x2098>
  420498:	bl	41ac60 <X509_NAME_get_entry@plt>
  42049c:	mov	x22, x0
  4204a0:	mov	x0, x25
  4204a4:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  4204a8:	mov	x23, x0
  4204ac:	mov	x0, x22
  4204b0:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  4204b4:	mov	x24, x0
  4204b8:	mov	x1, x24
  4204bc:	mov	x0, x23
  4204c0:	bl	41b470 <ASN1_STRING_cmp@plt>
  4204c4:	cbz	w0, 420530 <ASN1_generate_nconf@plt+0x1bc0>
  4204c8:	mov	x1, x21
  4204cc:	mov	w2, w26
  4204d0:	mov	x0, x27
  4204d4:	bl	41c980 <X509_NAME_get_index_by_OBJ@plt>
  4204d8:	mov	w1, w0
  4204dc:	mov	w3, w26
  4204e0:	cmp	w1, #0x0
  4204e4:	mov	x0, x27
  4204e8:	mov	w26, w1
  4204ec:	ccmn	w3, #0x1, #0x0, lt  // lt = tstop
  4204f0:	b.ne	420494 <ASN1_generate_nconf@plt+0x1b24>  // b.any
  4204f4:	ldr	x2, [sp, #96]
  4204f8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4204fc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420500:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420504:	ldr	x0, [x0, #152]
  420508:	add	x1, x1, #0xd80
  42050c:	ldr	x2, [x2, #8]
  420510:	add	x21, sp, #0xc0
  420514:	add	x23, x23, #0x910
  420518:	mov	x20, #0x0                   	// #0
  42051c:	mov	x19, #0x0                   	// #0
  420520:	mov	w22, #0xffffffff            	// #-1
  420524:	bl	419740 <BIO_printf@plt>
  420528:	ldp	x25, x26, [sp, #64]
  42052c:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420530:	cbz	x22, 4203e4 <ASN1_generate_nconf@plt+0x1a74>
  420534:	mov	x1, x22
  420538:	b	420404 <ASN1_generate_nconf@plt+0x1a94>
  42053c:	ldr	x0, [sp, #144]
  420540:	bl	41d620 <X509_get_subject_name@plt>
  420544:	bl	41d3a0 <X509_NAME_dup@plt>
  420548:	mov	x27, x0
  42054c:	cbnz	x27, 41ffe8 <ASN1_generate_nconf@plt+0x1678>
  420550:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420554:	add	x21, sp, #0xc0
  420558:	add	x23, x23, #0x910
  42055c:	mov	x20, #0x0                   	// #0
  420560:	mov	x19, #0x0                   	// #0
  420564:	mov	w22, #0xffffffff            	// #-1
  420568:	ldp	x25, x26, [sp, #64]
  42056c:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420570:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420574:	mov	x0, x22
  420578:	add	x1, x1, #0xd50
  42057c:	bl	41d250 <strcmp@plt>
  420580:	cbz	w0, 420998 <ASN1_generate_nconf@plt+0x2028>
  420584:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420588:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42058c:	mov	x2, x22
  420590:	add	x1, x1, #0xe28
  420594:	ldr	x0, [x0, #152]
  420598:	mov	x20, #0x0                   	// #0
  42059c:	b	420398 <ASN1_generate_nconf@plt+0x1a28>
  4205a0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4205a4:	add	x21, sp, #0xc0
  4205a8:	mov	x20, #0x0                   	// #0
  4205ac:	mov	x27, #0x0                   	// #0
  4205b0:	ldr	x0, [x0, #152]
  4205b4:	mov	w22, #0xffffffff            	// #-1
  4205b8:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  4205bc:	add	x23, x23, #0x910
  4205c0:	str	xzr, [sp, #120]
  4205c4:	bl	41e7f0 <ERR_print_errors@plt>
  4205c8:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  4205cc:	adrp	x21, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4205d0:	add	x21, x21, #0xfe8
  4205d4:	ldr	w0, [x21, #4]
  4205d8:	cbnz	w0, 4209b8 <ASN1_generate_nconf@plt+0x2048>
  4205dc:	ldr	w0, [sp, #376]
  4205e0:	cbnz	w0, 420980 <ASN1_generate_nconf@plt+0x2010>
  4205e4:	bl	41c110 <X509_new@plt>
  4205e8:	mov	x20, x0
  4205ec:	cbz	x0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  4205f0:	bl	41c470 <X509_get_serialNumber@plt>
  4205f4:	mov	x1, x0
  4205f8:	ldr	x0, [sp, #304]
  4205fc:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  420600:	mov	x19, x0
  420604:	cbz	x0, 4209f0 <ASN1_generate_nconf@plt+0x2080>
  420608:	ldr	w0, [sp, #440]
  42060c:	cbz	w0, 4209d4 <ASN1_generate_nconf@plt+0x2064>
  420610:	ldr	x1, [sp, #120]
  420614:	mov	x0, x20
  420618:	bl	41e060 <X509_set_issuer_name@plt>
  42061c:	cbz	w0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  420620:	ldp	x1, x2, [sp, #344]
  420624:	mov	x0, x20
  420628:	ldr	w3, [sp, #360]
  42062c:	bl	45e970 <ASN1_generate_nconf@plt+0x40000>
  420630:	cbz	w0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  420634:	ldr	x0, [sp, #352]
  420638:	cbz	x0, 420664 <ASN1_generate_nconf@plt+0x1cf4>
  42063c:	mov	x0, x20
  420640:	bl	41d510 <X509_get0_notAfter@plt>
  420644:	mov	x2, #0x0                   	// #0
  420648:	mov	x3, x0
  42064c:	mov	x1, #0x0                   	// #0
  420650:	add	x0, sp, #0xf8
  420654:	bl	41db20 <ASN1_TIME_diff@plt>
  420658:	cbz	w0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  42065c:	ldrsw	x0, [sp, #248]
  420660:	str	x0, [sp, #360]
  420664:	ldr	x1, [sp, #120]
  420668:	mov	x0, x20
  42066c:	bl	41e110 <X509_set_subject_name@plt>
  420670:	cbz	w0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  420674:	ldr	x0, [sp, #384]
  420678:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  42067c:	mov	x1, x0
  420680:	mov	x0, x20
  420684:	bl	41c140 <X509_set_pubkey@plt>
  420688:	cbz	w0, 420920 <ASN1_generate_nconf@plt+0x1fb0>
  42068c:	ldr	x0, [sp, #392]
  420690:	cbz	x0, 4206f0 <ASN1_generate_nconf@plt+0x1d80>
  420694:	ldr	w0, [sp, #440]
  420698:	add	x19, sp, #0xf8
  42069c:	cbz	w0, 420aa0 <ASN1_generate_nconf@plt+0x2130>
  4206a0:	ldr	x3, [sp, #384]
  4206a4:	mov	x0, x19
  4206a8:	mov	x2, x20
  4206ac:	mov	x1, x20
  4206b0:	mov	w5, #0x0                   	// #0
  4206b4:	mov	x4, #0x0                   	// #0
  4206b8:	bl	41b1f0 <X509V3_set_ctx@plt>
  4206bc:	ldr	x1, [x21, #8]
  4206c0:	cbz	x1, 420f60 <ASN1_generate_nconf@plt+0x25f0>
  4206c4:	ldr	w0, [sp, #376]
  4206c8:	cbnz	w0, 420fc0 <ASN1_generate_nconf@plt+0x2650>
  4206cc:	mov	x0, x19
  4206d0:	bl	419ae0 <X509V3_set_nconf@plt>
  4206d4:	ldr	x0, [x21, #8]
  4206d8:	mov	x3, x20
  4206dc:	ldr	x2, [sp, #392]
  4206e0:	mov	x1, x19
  4206e4:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4206e8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4206ec:	cbz	w0, 420fa0 <ASN1_generate_nconf@plt+0x2630>
  4206f0:	ldr	w2, [sp, #432]
  4206f4:	mov	x0, x20
  4206f8:	ldr	x1, [sp, #384]
  4206fc:	bl	45b000 <ASN1_generate_nconf@plt+0x3c690>
  420700:	cbz	w0, 420a5c <ASN1_generate_nconf@plt+0x20ec>
  420704:	mov	x0, x20
  420708:	bl	41ba80 <X509_get0_extensions@plt>
  42070c:	cbz	x0, 42071c <ASN1_generate_nconf@plt+0x1dac>
  420710:	bl	41dfd0 <OPENSSL_sk_num@plt>
  420714:	cmp	w0, #0x0
  420718:	b.gt	420f4c <ASN1_generate_nconf@plt+0x25dc>
  42071c:	ldr	w0, [sp, #376]
  420720:	cbnz	w0, 420ee8 <ASN1_generate_nconf@plt+0x2578>
  420724:	ldr	w0, [sp, #336]
  420728:	cbnz	w0, 420788 <ASN1_generate_nconf@plt+0x1e18>
  42072c:	ldr	x0, [sp, #120]
  420730:	mov	w22, #0xffffffff            	// #-1
  420734:	bl	41d3a0 <X509_NAME_dup@plt>
  420738:	mov	x19, x0
  42073c:	cbnz	x0, 420754 <ASN1_generate_nconf@plt+0x1de4>
  420740:	b	420f00 <ASN1_generate_nconf@plt+0x2590>
  420744:	mov	w1, w22
  420748:	sub	w22, w22, #0x1
  42074c:	bl	41b990 <X509_NAME_delete_entry@plt>
  420750:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  420754:	mov	w2, w22
  420758:	mov	x0, x19
  42075c:	mov	w1, #0x30                  	// #48
  420760:	bl	41cd20 <X509_NAME_get_index_by_NID@plt>
  420764:	mov	w22, w0
  420768:	mov	x0, x19
  42076c:	tbz	w22, #31, 420744 <ASN1_generate_nconf@plt+0x1dd4>
  420770:	mov	x1, x19
  420774:	mov	x0, x20
  420778:	bl	41e110 <X509_set_subject_name@plt>
  42077c:	cbz	w0, 420f28 <ASN1_generate_nconf@plt+0x25b8>
  420780:	mov	x0, x19
  420784:	bl	41c6e0 <X509_NAME_free@plt>
  420788:	mov	x0, x20
  42078c:	bl	41d620 <X509_get_subject_name@plt>
  420790:	mov	w2, #0x0                   	// #0
  420794:	mov	x1, #0x0                   	// #0
  420798:	bl	41bf10 <X509_NAME_oneline@plt>
  42079c:	str	x0, [sp, #232]
  4207a0:	mov	x19, x0
  4207a4:	cbz	x0, 420ed0 <ASN1_generate_nconf@plt+0x2560>
  4207a8:	ldr	x0, [sp, #304]
  4207ac:	bl	419e60 <BN_is_zero@plt>
  4207b0:	cbz	w0, 420ac0 <ASN1_generate_nconf@plt+0x2150>
  4207b4:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  4207b8:	add	x23, x23, #0x910
  4207bc:	mov	x1, x23
  4207c0:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  4207c4:	mov	w2, #0x6c8                 	// #1736
  4207c8:	add	x0, x0, #0x920
  4207cc:	bl	41af90 <CRYPTO_strdup@plt>
  4207d0:	mov	x19, x0
  4207d4:	str	x0, [sp, #216]
  4207d8:	cbz	x19, 420bbc <ASN1_generate_nconf@plt+0x224c>
  4207dc:	ldr	x0, [sp, #232]
  4207e0:	ldrb	w1, [x0]
  4207e4:	cbz	w1, 420b94 <ASN1_generate_nconf@plt+0x2224>
  4207e8:	ldr	x0, [sp, #184]
  4207ec:	add	x21, sp, #0xc0
  4207f0:	ldr	w0, [x0]
  4207f4:	cbz	w0, 420b4c <ASN1_generate_nconf@plt+0x21dc>
  4207f8:	ldr	x0, [sp, #152]
  4207fc:	add	x21, sp, #0xc0
  420800:	mov	x2, x21
  420804:	mov	w1, #0x5                   	// #5
  420808:	ldr	x0, [x0]
  42080c:	bl	419d00 <TXT_DB_get_by_index@plt>
  420810:	mov	x19, x0
  420814:	cbz	x0, 420b4c <ASN1_generate_nconf@plt+0x21dc>
  420818:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42081c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420820:	ldr	x2, [sp, #232]
  420824:	add	x1, x1, #0xfb8
  420828:	ldr	x0, [x25, #152]
  42082c:	bl	419740 <BIO_printf@plt>
  420830:	ldr	x0, [x25, #152]
  420834:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420838:	add	x1, x1, #0x1d0
  42083c:	bl	419740 <BIO_printf@plt>
  420840:	ldr	x0, [x19]
  420844:	ldrb	w0, [x0]
  420848:	cmp	w0, #0x45
  42084c:	b.eq	420b40 <ASN1_generate_nconf@plt+0x21d0>  // b.none
  420850:	cmp	w0, #0x52
  420854:	b.eq	420b28 <ASN1_generate_nconf@plt+0x21b8>  // b.none
  420858:	cmp	w0, #0x56
  42085c:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420860:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  420864:	add	x2, x2, #0xb80
  420868:	add	x0, x0, #0xb60
  42086c:	csel	x2, x2, x0, eq  // eq = none
  420870:	ldr	x0, [x25, #152]
  420874:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420878:	add	x1, x1, #0x58
  42087c:	bl	419740 <BIO_printf@plt>
  420880:	ldr	x0, [x19]
  420884:	ldrb	w0, [x0]
  420888:	cmp	w0, #0x52
  42088c:	b.eq	420b0c <ASN1_generate_nconf@plt+0x219c>  // b.none
  420890:	ldr	x2, [x19, #8]
  420894:	cbz	x2, 420b00 <ASN1_generate_nconf@plt+0x2190>
  420898:	ldr	x0, [x25, #152]
  42089c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4208a0:	add	x1, x1, #0x88
  4208a4:	bl	419740 <BIO_printf@plt>
  4208a8:	ldr	x2, [x19, #24]
  4208ac:	cbz	x2, 420af4 <ASN1_generate_nconf@plt+0x2184>
  4208b0:	ldr	x0, [x25, #152]
  4208b4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4208b8:	add	x1, x1, #0xa0
  4208bc:	bl	419740 <BIO_printf@plt>
  4208c0:	ldr	x2, [x19, #32]
  4208c4:	cbz	x2, 420ae8 <ASN1_generate_nconf@plt+0x2178>
  4208c8:	ldr	x0, [x25, #152]
  4208cc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4208d0:	add	x1, x1, #0xb8
  4208d4:	bl	419740 <BIO_printf@plt>
  4208d8:	ldr	x2, [x19, #40]
  4208dc:	cbz	x2, 420adc <ASN1_generate_nconf@plt+0x216c>
  4208e0:	ldr	x0, [x25, #152]
  4208e4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4208e8:	mov	x19, #0x0                   	// #0
  4208ec:	add	x1, x1, #0xd0
  4208f0:	mov	w22, #0xffffffff            	// #-1
  4208f4:	bl	419740 <BIO_printf@plt>
  4208f8:	ldp	x25, x26, [sp, #64]
  4208fc:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420900:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420904:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420908:	ldr	x2, [sp, #392]
  42090c:	add	x1, x1, #0xec0
  420910:	ldr	x0, [x19, #152]
  420914:	bl	419740 <BIO_printf@plt>
  420918:	ldr	x0, [x19, #152]
  42091c:	bl	41e7f0 <ERR_print_errors@plt>
  420920:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420924:	add	x21, sp, #0xc0
  420928:	add	x23, x23, #0x910
  42092c:	mov	x19, #0x0                   	// #0
  420930:	mov	w22, #0xffffffff            	// #-1
  420934:	ldp	x25, x26, [sp, #64]
  420938:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  42093c:	ldr	x2, [sp, #96]
  420940:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420944:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420948:	mov	x20, #0x0                   	// #0
  42094c:	ldr	x0, [x0, #152]
  420950:	add	x1, x1, #0xcc0
  420954:	ldr	x2, [x2, #8]
  420958:	b	420398 <ASN1_generate_nconf@plt+0x1a28>
  42095c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420960:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420964:	mov	x20, #0x0                   	// #0
  420968:	add	x1, x1, #0x928
  42096c:	ldr	x0, [x0, #152]
  420970:	mov	x27, #0x0                   	// #0
  420974:	mov	x19, #0x0                   	// #0
  420978:	mov	w22, #0xffffffff            	// #-1
  42097c:	b	4202a4 <ASN1_generate_nconf@plt+0x1934>
  420980:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420984:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420988:	add	x1, x1, #0xe58
  42098c:	ldr	x0, [x25, #152]
  420990:	bl	419740 <BIO_printf@plt>
  420994:	b	4205e4 <ASN1_generate_nconf@plt+0x1c74>
  420998:	ldr	x2, [sp, #96]
  42099c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4209a0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4209a4:	mov	x20, #0x0                   	// #0
  4209a8:	ldr	x0, [x0, #152]
  4209ac:	add	x1, x1, #0xd58
  4209b0:	ldr	x2, [x2, #8]
  4209b4:	b	420398 <ASN1_generate_nconf@plt+0x1a28>
  4209b8:	ldr	x0, [sp, #120]
  4209bc:	bl	41c6e0 <X509_NAME_free@plt>
  4209c0:	mov	x0, x19
  4209c4:	bl	41d3a0 <X509_NAME_dup@plt>
  4209c8:	str	x0, [sp, #120]
  4209cc:	cbnz	x0, 4205dc <ASN1_generate_nconf@plt+0x1c6c>
  4209d0:	b	420550 <ASN1_generate_nconf@plt+0x1be0>
  4209d4:	ldr	x0, [sp, #144]
  4209d8:	bl	41d620 <X509_get_subject_name@plt>
  4209dc:	mov	x1, x0
  4209e0:	mov	x0, x20
  4209e4:	bl	41e060 <X509_set_issuer_name@plt>
  4209e8:	cbnz	w0, 420620 <ASN1_generate_nconf@plt+0x1cb0>
  4209ec:	b	420920 <ASN1_generate_nconf@plt+0x1fb0>
  4209f0:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  4209f4:	add	x21, sp, #0xc0
  4209f8:	add	x23, x23, #0x910
  4209fc:	mov	w22, #0xffffffff            	// #-1
  420a00:	ldp	x25, x26, [sp, #64]
  420a04:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420a08:	ldr	x1, [sp, #96]
  420a0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420a10:	adrp	x3, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a14:	add	x3, x3, #0xb58
  420a18:	ldr	x0, [x0, #152]
  420a1c:	ldr	x2, [x1, #8]
  420a20:	cbz	x24, 420a28 <ASN1_generate_nconf@plt+0x20b8>
  420a24:	ldr	x3, [x24, #8]
  420a28:	cbz	x23, 420a94 <ASN1_generate_nconf@plt+0x2124>
  420a2c:	ldr	x4, [x23, #8]
  420a30:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a34:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a38:	add	x1, x1, #0xdd8
  420a3c:	add	x21, sp, #0xc0
  420a40:	bl	419740 <BIO_printf@plt>
  420a44:	add	x23, x23, #0x910
  420a48:	mov	x20, #0x0                   	// #0
  420a4c:	mov	x19, #0x0                   	// #0
  420a50:	mov	w22, #0xffffffff            	// #-1
  420a54:	ldp	x25, x26, [sp, #64]
  420a58:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420a5c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420a60:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a64:	add	x1, x1, #0xf48
  420a68:	add	x21, sp, #0xc0
  420a6c:	ldr	x0, [x23, #152]
  420a70:	mov	x19, #0x0                   	// #0
  420a74:	mov	w22, #0xffffffff            	// #-1
  420a78:	bl	419740 <BIO_printf@plt>
  420a7c:	ldr	x0, [x23, #152]
  420a80:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a84:	add	x23, x23, #0x910
  420a88:	bl	41e7f0 <ERR_print_errors@plt>
  420a8c:	ldp	x25, x26, [sp, #64]
  420a90:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420a94:	adrp	x4, 464000 <ASN1_generate_nconf@plt+0x45690>
  420a98:	add	x4, x4, #0xb58
  420a9c:	b	420a30 <ASN1_generate_nconf@plt+0x20c0>
  420aa0:	ldr	x1, [sp, #144]
  420aa4:	mov	x0, x19
  420aa8:	ldr	x3, [sp, #384]
  420aac:	mov	x2, x20
  420ab0:	mov	w5, #0x0                   	// #0
  420ab4:	mov	x4, #0x0                   	// #0
  420ab8:	bl	41b1f0 <X509V3_set_ctx@plt>
  420abc:	b	4206bc <ASN1_generate_nconf@plt+0x1d4c>
  420ac0:	ldr	x0, [sp, #304]
  420ac4:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420ac8:	add	x23, x23, #0x910
  420acc:	bl	41c950 <BN_bn2hex@plt>
  420ad0:	mov	x19, x0
  420ad4:	str	x0, [sp, #216]
  420ad8:	b	4207d8 <ASN1_generate_nconf@plt+0x1e68>
  420adc:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420ae0:	add	x2, x2, #0xb98
  420ae4:	b	4208e0 <ASN1_generate_nconf@plt+0x1f70>
  420ae8:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420aec:	add	x2, x2, #0xb98
  420af0:	b	4208c8 <ASN1_generate_nconf@plt+0x1f58>
  420af4:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420af8:	add	x2, x2, #0xb98
  420afc:	b	4208b0 <ASN1_generate_nconf@plt+0x1f40>
  420b00:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420b04:	add	x2, x2, #0xb98
  420b08:	b	420898 <ASN1_generate_nconf@plt+0x1f28>
  420b0c:	ldr	x2, [x19, #8]
  420b10:	cbz	x2, 420b34 <ASN1_generate_nconf@plt+0x21c4>
  420b14:	ldr	x0, [x25, #152]
  420b18:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420b1c:	add	x1, x1, #0x70
  420b20:	bl	419740 <BIO_printf@plt>
  420b24:	b	420890 <ASN1_generate_nconf@plt+0x1f20>
  420b28:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420b2c:	add	x2, x2, #0xb88
  420b30:	b	420870 <ASN1_generate_nconf@plt+0x1f00>
  420b34:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420b38:	add	x2, x2, #0xb98
  420b3c:	b	420b14 <ASN1_generate_nconf@plt+0x21a4>
  420b40:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  420b44:	add	x2, x2, #0xb90
  420b48:	b	420870 <ASN1_generate_nconf@plt+0x1f00>
  420b4c:	ldr	x0, [sp, #152]
  420b50:	mov	x2, x21
  420b54:	mov	w1, #0x3                   	// #3
  420b58:	ldr	x0, [x0]
  420b5c:	bl	419d00 <TXT_DB_get_by_index@plt>
  420b60:	mov	x19, x0
  420b64:	cbz	x0, 420be0 <ASN1_generate_nconf@plt+0x2270>
  420b68:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420b6c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420b70:	ldr	x2, [sp, #216]
  420b74:	add	x1, x1, #0xfe8
  420b78:	ldr	x0, [x25, #152]
  420b7c:	bl	419740 <BIO_printf@plt>
  420b80:	ldr	x0, [x25, #152]
  420b84:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420b88:	add	x1, x1, #0x20
  420b8c:	bl	419740 <BIO_printf@plt>
  420b90:	b	420830 <ASN1_generate_nconf@plt+0x1ec0>
  420b94:	mov	x1, x23
  420b98:	mov	w2, #0x6d6                 	// #1750
  420b9c:	bl	41b1e0 <CRYPTO_free@plt>
  420ba0:	ldr	x0, [sp, #216]
  420ba4:	mov	x1, x23
  420ba8:	mov	w2, #0x6d7                 	// #1751
  420bac:	bl	41af90 <CRYPTO_strdup@plt>
  420bb0:	str	x0, [sp, #232]
  420bb4:	mov	x19, x0
  420bb8:	cbnz	x0, 4207e8 <ASN1_generate_nconf@plt+0x1e78>
  420bbc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420bc0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420bc4:	add	x21, sp, #0xc0
  420bc8:	add	x1, x1, #0x928
  420bcc:	ldr	x0, [x0, #152]
  420bd0:	mov	w22, #0xffffffff            	// #-1
  420bd4:	bl	419740 <BIO_printf@plt>
  420bd8:	ldp	x25, x26, [sp, #64]
  420bdc:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420be0:	ldr	w0, [sp, #424]
  420be4:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420be8:	cbz	w0, 420dec <ASN1_generate_nconf@plt+0x247c>
  420bec:	ldr	x0, [x25, #152]
  420bf0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420bf4:	add	x1, x1, #0x100
  420bf8:	bl	419740 <BIO_printf@plt>
  420bfc:	ldr	x22, [x25, #152]
  420c00:	mov	x0, x20
  420c04:	bl	41d510 <X509_get0_notAfter@plt>
  420c08:	mov	x1, x0
  420c0c:	mov	x0, x22
  420c10:	bl	41a0b0 <ASN1_TIME_print@plt>
  420c14:	ldr	x0, [sp, #360]
  420c18:	cbnz	x0, 420dd4 <ASN1_generate_nconf@plt+0x2464>
  420c1c:	ldr	x0, [x25, #152]
  420c20:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  420c24:	add	x1, x1, #0xf30
  420c28:	bl	419740 <BIO_printf@plt>
  420c2c:	ldr	w0, [sp, #368]
  420c30:	cbnz	w0, 420c88 <ASN1_generate_nconf@plt+0x2318>
  420c34:	ldr	x0, [x25, #152]
  420c38:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420c3c:	add	x1, x1, #0x138
  420c40:	bl	419740 <BIO_printf@plt>
  420c44:	ldr	x0, [x25, #152]
  420c48:	mov	x2, #0x0                   	// #0
  420c4c:	mov	w1, #0xb                   	// #11
  420c50:	mov	x3, #0x0                   	// #0
  420c54:	bl	41de90 <BIO_ctrl@plt>
  420c58:	strb	wzr, [sp, #248]
  420c5c:	adrp	x2, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  420c60:	add	x0, sp, #0xf8
  420c64:	mov	w1, #0x19                  	// #25
  420c68:	ldr	x2, [x2, #4056]
  420c6c:	bl	419a80 <fgets@plt>
  420c70:	cbz	x0, 420e34 <ASN1_generate_nconf@plt+0x24c4>
  420c74:	ldrb	w0, [sp, #248]
  420c78:	and	w0, w0, #0xffffffdf
  420c7c:	and	w0, w0, #0xff
  420c80:	cmp	w0, #0x59
  420c84:	b.ne	420e18 <ASN1_generate_nconf@plt+0x24a8>  // b.any
  420c88:	mov	x0, x20
  420c8c:	bl	41c9f0 <X509_get0_pubkey@plt>
  420c90:	mov	x22, x0
  420c94:	bl	41a3b0 <EVP_PKEY_missing_parameters@plt>
  420c98:	cbnz	w0, 420eb4 <ASN1_generate_nconf@plt+0x2544>
  420c9c:	ldp	x1, x2, [sp, #160]
  420ca0:	mov	x0, x20
  420ca4:	ldr	x3, [sp, #176]
  420ca8:	bl	439b18 <ASN1_generate_nconf@plt+0x1b1a8>
  420cac:	cbz	w0, 420ea8 <ASN1_generate_nconf@plt+0x2538>
  420cb0:	mov	x1, x23
  420cb4:	mov	w2, #0x742                 	// #1858
  420cb8:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  420cbc:	add	x0, x0, #0x980
  420cc0:	bl	41af90 <CRYPTO_strdup@plt>
  420cc4:	mov	x1, x0
  420cc8:	mov	x0, x20
  420ccc:	str	x1, [sp, #192]
  420cd0:	bl	41d510 <X509_get0_notAfter@plt>
  420cd4:	mov	x22, x0
  420cd8:	ldr	w0, [x0]
  420cdc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420ce0:	add	x1, x1, #0x1b0
  420ce4:	add	w0, w0, #0x1
  420ce8:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  420cec:	ldrsw	x2, [x22]
  420cf0:	ldr	x1, [x22, #8]
  420cf4:	str	x0, [sp, #200]
  420cf8:	bl	41a800 <memcpy@plt>
  420cfc:	ldrsw	x3, [x22]
  420d00:	mov	x1, x23
  420d04:	ldr	x4, [sp, #200]
  420d08:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  420d0c:	mov	w2, #0x748                 	// #1864
  420d10:	add	x0, x0, #0x998
  420d14:	strb	wzr, [x4, x3]
  420d18:	str	xzr, [sp, #208]
  420d1c:	bl	41af90 <CRYPTO_strdup@plt>
  420d20:	str	x0, [sp, #224]
  420d24:	ldr	x1, [sp, #192]
  420d28:	cbz	x1, 420e54 <ASN1_generate_nconf@plt+0x24e4>
  420d2c:	ldr	x1, [sp, #200]
  420d30:	cmp	x1, #0x0
  420d34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  420d38:	b.eq	420e54 <ASN1_generate_nconf@plt+0x24e4>  // b.none
  420d3c:	ldr	x0, [sp, #232]
  420d40:	cbz	x0, 420e54 <ASN1_generate_nconf@plt+0x24e4>
  420d44:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420d48:	mov	w0, #0x38                  	// #56
  420d4c:	add	x1, x1, #0x1c0
  420d50:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  420d54:	mov	x19, x0
  420d58:	mov	x1, #0x0                   	// #0
  420d5c:	ldr	x0, [x1, x21]
  420d60:	str	x0, [x19, x1]
  420d64:	add	x1, x1, #0x8
  420d68:	cmp	x1, #0x30
  420d6c:	b.ne	420d5c <ASN1_generate_nconf@plt+0x23ec>  // b.any
  420d70:	ldr	x0, [sp, #152]
  420d74:	mov	x1, x19
  420d78:	ldr	x0, [x0]
  420d7c:	str	xzr, [x19, #48]
  420d80:	bl	41b140 <TXT_DB_insert@plt>
  420d84:	cbz	w0, 420e70 <ASN1_generate_nconf@plt+0x2500>
  420d88:	mov	x1, x23
  420d8c:	mov	w2, #0x760                 	// #1888
  420d90:	mov	x0, #0x0                   	// #0
  420d94:	bl	41b1e0 <CRYPTO_free@plt>
  420d98:	mov	x0, x27
  420d9c:	mov	w22, #0x1                   	// #1
  420da0:	bl	41c6e0 <X509_NAME_free@plt>
  420da4:	ldr	x0, [sp, #120]
  420da8:	bl	41c6e0 <X509_NAME_free@plt>
  420dac:	ldr	x0, [sp, #136]
  420db0:	ldp	x25, x26, [sp, #64]
  420db4:	str	x20, [x0]
  420db8:	mov	w0, w22
  420dbc:	ldp	x19, x20, [sp, #16]
  420dc0:	ldp	x21, x22, [sp, #32]
  420dc4:	ldp	x23, x24, [sp, #48]
  420dc8:	ldp	x27, x28, [sp, #80]
  420dcc:	ldp	x29, x30, [sp], #304
  420dd0:	ret
  420dd4:	ldr	x0, [x25, #152]
  420dd8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420ddc:	ldr	x2, [sp, #360]
  420de0:	add	x1, x1, #0x128
  420de4:	bl	419740 <BIO_printf@plt>
  420de8:	b	420c1c <ASN1_generate_nconf@plt+0x22ac>
  420dec:	ldr	x0, [x25, #152]
  420df0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420df4:	add	x1, x1, #0xe8
  420df8:	bl	419740 <BIO_printf@plt>
  420dfc:	ldp	x1, x2, [sp, #408]
  420e00:	mov	x3, #0x208                 	// #520
  420e04:	ldr	x0, [x25, #152]
  420e08:	orr	x3, x1, x3
  420e0c:	mov	x1, x20
  420e10:	bl	41d140 <X509_print_ex@plt>
  420e14:	b	420bec <ASN1_generate_nconf@plt+0x227c>
  420e18:	ldr	x0, [x25, #152]
  420e1c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420e20:	mov	w22, #0x0                   	// #0
  420e24:	add	x1, x1, #0x188
  420e28:	bl	419740 <BIO_printf@plt>
  420e2c:	ldp	x25, x26, [sp, #64]
  420e30:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420e34:	ldr	x0, [x25, #152]
  420e38:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  420e3c:	mov	x19, #0x0                   	// #0
  420e40:	add	x1, x1, #0x158
  420e44:	mov	w22, #0x0                   	// #0
  420e48:	bl	419740 <BIO_printf@plt>
  420e4c:	ldp	x25, x26, [sp, #64]
  420e50:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420e54:	ldr	x0, [x25, #152]
  420e58:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420e5c:	mov	w22, #0xffffffff            	// #-1
  420e60:	add	x1, x1, #0x928
  420e64:	bl	419740 <BIO_printf@plt>
  420e68:	ldp	x25, x26, [sp, #64]
  420e6c:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420e70:	ldr	x0, [x25, #152]
  420e74:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420e78:	add	x1, x1, #0x9a8
  420e7c:	mov	w22, #0xffffffff            	// #-1
  420e80:	bl	419740 <BIO_printf@plt>
  420e84:	ldr	x0, [sp, #152]
  420e88:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420e8c:	add	x1, x1, #0x9c8
  420e90:	ldr	x2, [x0]
  420e94:	ldr	x0, [x25, #152]
  420e98:	ldr	x2, [x2, #32]
  420e9c:	bl	419740 <BIO_printf@plt>
  420ea0:	ldp	x25, x26, [sp, #64]
  420ea4:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420ea8:	mov	w22, #0xffffffff            	// #-1
  420eac:	ldp	x25, x26, [sp, #64]
  420eb0:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420eb4:	ldr	x0, [sp, #160]
  420eb8:	bl	41a3b0 <EVP_PKEY_missing_parameters@plt>
  420ebc:	cbnz	w0, 420c9c <ASN1_generate_nconf@plt+0x232c>
  420ec0:	ldr	x1, [sp, #160]
  420ec4:	mov	x0, x22
  420ec8:	bl	41e600 <EVP_PKEY_copy_parameters@plt>
  420ecc:	b	420c9c <ASN1_generate_nconf@plt+0x232c>
  420ed0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420ed4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420ed8:	mov	w22, #0xffffffff            	// #-1
  420edc:	add	x1, x1, #0x928
  420ee0:	ldr	x0, [x0, #152]
  420ee4:	b	4202a4 <ASN1_generate_nconf@plt+0x1934>
  420ee8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420eec:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420ef0:	add	x1, x1, #0xf70
  420ef4:	ldr	x0, [x25, #152]
  420ef8:	bl	419740 <BIO_printf@plt>
  420efc:	b	420724 <ASN1_generate_nconf@plt+0x1db4>
  420f00:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420f04:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420f08:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420f0c:	add	x1, x1, #0x928
  420f10:	ldr	x0, [x0, #152]
  420f14:	add	x21, sp, #0xc0
  420f18:	add	x23, x23, #0x910
  420f1c:	bl	419740 <BIO_printf@plt>
  420f20:	ldp	x25, x26, [sp, #64]
  420f24:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420f28:	mov	x0, x19
  420f2c:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  420f30:	bl	41c6e0 <X509_NAME_free@plt>
  420f34:	add	x21, sp, #0xc0
  420f38:	add	x23, x23, #0x910
  420f3c:	mov	w22, #0xffffffff            	// #-1
  420f40:	mov	x19, #0x0                   	// #0
  420f44:	ldp	x25, x26, [sp, #64]
  420f48:	b	4202b8 <ASN1_generate_nconf@plt+0x1948>
  420f4c:	mov	x0, x20
  420f50:	mov	x1, #0x2                   	// #2
  420f54:	bl	41caa0 <X509_set_version@plt>
  420f58:	cbnz	w0, 42071c <ASN1_generate_nconf@plt+0x1dac>
  420f5c:	b	420920 <ASN1_generate_nconf@plt+0x1fb0>
  420f60:	ldr	x1, [sp, #400]
  420f64:	mov	x0, x19
  420f68:	bl	419ae0 <X509V3_set_nconf@plt>
  420f6c:	ldp	x2, x0, [sp, #392]
  420f70:	mov	x3, x20
  420f74:	mov	x1, x19
  420f78:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  420f7c:	cbz	w0, 420900 <ASN1_generate_nconf@plt+0x1f90>
  420f80:	ldr	w0, [sp, #376]
  420f84:	cbz	w0, 4206f0 <ASN1_generate_nconf@plt+0x1d80>
  420f88:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420f8c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420f90:	add	x1, x1, #0xf18
  420f94:	ldr	x0, [x25, #152]
  420f98:	bl	419740 <BIO_printf@plt>
  420f9c:	b	4206f0 <ASN1_generate_nconf@plt+0x1d80>
  420fa0:	ldr	x0, [x25, #152]
  420fa4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420fa8:	ldr	x2, [sp, #392]
  420fac:	add	x1, x1, #0xec0
  420fb0:	bl	419740 <BIO_printf@plt>
  420fb4:	ldr	x0, [x25, #152]
  420fb8:	bl	41e7f0 <ERR_print_errors@plt>
  420fbc:	b	420920 <ASN1_generate_nconf@plt+0x1fb0>
  420fc0:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  420fc4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  420fc8:	add	x1, x1, #0xea0
  420fcc:	ldr	x0, [x25, #152]
  420fd0:	bl	419740 <BIO_printf@plt>
  420fd4:	ldr	x1, [x21, #8]
  420fd8:	mov	x0, x19
  420fdc:	bl	419ae0 <X509V3_set_nconf@plt>
  420fe0:	ldr	x0, [x21, #8]
  420fe4:	mov	x3, x20
  420fe8:	ldr	x2, [sp, #392]
  420fec:	mov	x1, x19
  420ff0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  420ff4:	cbz	w0, 420fa0 <ASN1_generate_nconf@plt+0x2630>
  420ff8:	ldr	x0, [x25, #152]
  420ffc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421000:	add	x1, x1, #0xee8
  421004:	bl	419740 <BIO_printf@plt>
  421008:	b	4206f0 <ASN1_generate_nconf@plt+0x1d80>
  42100c:	nop
  421010:	sub	sp, sp, #0x100
  421014:	stp	x29, x30, [sp, #144]
  421018:	add	x29, sp, #0x90
  42101c:	stp	x19, x20, [sp, #160]
  421020:	stp	x21, x22, [sp, #176]
  421024:	mov	x21, x1
  421028:	mov	x22, x7
  42102c:	stp	x23, x24, [sp, #192]
  421030:	mov	x23, x2
  421034:	stp	x25, x26, [sp, #208]
  421038:	mov	x25, x3
  42103c:	mov	x26, x4
  421040:	stp	x27, x28, [sp, #224]
  421044:	mov	x27, x5
  421048:	mov	x28, x6
  42104c:	str	x0, [sp, #248]
  421050:	mov	x0, x1
  421054:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  421058:	add	x1, x1, #0x640
  42105c:	bl	41b1c0 <BIO_new_file@plt>
  421060:	mov	x20, x0
  421064:	cbz	x0, 421238 <ASN1_generate_nconf@plt+0x28c8>
  421068:	mov	x3, #0x0                   	// #0
  42106c:	mov	x2, #0x0                   	// #0
  421070:	mov	x1, #0x0                   	// #0
  421074:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  421078:	mov	x19, x0
  42107c:	cbz	x0, 421268 <ASN1_generate_nconf@plt+0x28f8>
  421080:	ldr	w1, [sp, #344]
  421084:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  421088:	ldr	x0, [x21, #152]
  42108c:	cbnz	w1, 421204 <ASN1_generate_nconf@plt+0x2894>
  421090:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421094:	add	x1, x1, #0x230
  421098:	bl	419740 <BIO_printf@plt>
  42109c:	ldr	w0, [sp, #384]
  4210a0:	cbnz	w0, 4211c4 <ASN1_generate_nconf@plt+0x2854>
  4210a4:	mov	x0, x19
  4210a8:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  4210ac:	mov	x1, x0
  4210b0:	cbz	x0, 421250 <ASN1_generate_nconf@plt+0x28e0>
  4210b4:	mov	x0, x19
  4210b8:	bl	41d1d0 <X509_REQ_verify@plt>
  4210bc:	mov	w24, w0
  4210c0:	cmp	w24, #0x0
  4210c4:	ldr	x0, [x21, #152]
  4210c8:	b.lt	42121c <ASN1_generate_nconf@plt+0x28ac>  // b.tstop
  4210cc:	b.eq	4211ec <ASN1_generate_nconf@plt+0x287c>  // b.none
  4210d0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4210d4:	add	x1, x1, #0x318
  4210d8:	bl	419740 <BIO_printf@plt>
  4210dc:	str	x19, [sp, #80]
  4210e0:	ldr	w8, [sp, #320]
  4210e4:	mov	x5, x28
  4210e8:	str	w8, [sp, #64]
  4210ec:	mov	x4, x27
  4210f0:	ldr	w8, [sp, #344]
  4210f4:	mov	x3, x26
  4210f8:	ldr	x0, [sp, #256]
  4210fc:	str	x0, [sp]
  421100:	str	w8, [sp, #72]
  421104:	mov	x2, x25
  421108:	ldr	x0, [sp, #264]
  42110c:	str	x0, [sp, #8]
  421110:	ldr	x8, [sp, #328]
  421114:	str	x8, [sp, #88]
  421118:	ldr	x0, [sp, #272]
  42111c:	str	x0, [sp, #16]
  421120:	ldr	x8, [sp, #336]
  421124:	str	x8, [sp, #96]
  421128:	ldr	w0, [sp, #280]
  42112c:	mov	x1, x23
  421130:	ldr	x8, [sp, #352]
  421134:	str	w0, [sp, #24]
  421138:	ldr	w0, [sp, #288]
  42113c:	add	x7, x22, #0x8
  421140:	str	x8, [sp, #104]
  421144:	ldr	x6, [sp, #304]
  421148:	str	w0, [sp, #32]
  42114c:	ldr	x8, [sp, #360]
  421150:	str	x6, [sp, #48]
  421154:	str	x8, [sp, #112]
  421158:	ldr	w8, [sp, #368]
  42115c:	ldr	x0, [sp, #296]
  421160:	str	x0, [sp, #40]
  421164:	ldr	x6, [sp, #312]
  421168:	str	x6, [sp, #56]
  42116c:	str	w8, [sp, #120]
  421170:	mov	x6, x22
  421174:	ldr	x0, [sp, #248]
  421178:	ldr	w8, [sp, #376]
  42117c:	str	w8, [sp, #128]
  421180:	ldr	w8, [sp, #384]
  421184:	str	w8, [sp, #136]
  421188:	bl	41fea8 <ASN1_generate_nconf@plt+0x1538>
  42118c:	mov	w24, w0
  421190:	mov	x0, x19
  421194:	bl	41b8f0 <X509_REQ_free@plt>
  421198:	mov	x0, x20
  42119c:	bl	41df00 <BIO_free@plt>
  4211a0:	mov	w0, w24
  4211a4:	ldp	x29, x30, [sp, #144]
  4211a8:	ldp	x19, x20, [sp, #160]
  4211ac:	ldp	x21, x22, [sp, #176]
  4211b0:	ldp	x23, x24, [sp, #192]
  4211b4:	ldp	x25, x26, [sp, #208]
  4211b8:	ldp	x27, x28, [sp, #224]
  4211bc:	add	sp, sp, #0x100
  4211c0:	ret
  4211c4:	mov	x1, x23
  4211c8:	mov	x0, x19
  4211cc:	bl	41d190 <X509_REQ_check_private_key@plt>
  4211d0:	mov	w24, w0
  4211d4:	cbnz	w0, 4210a4 <ASN1_generate_nconf@plt+0x2734>
  4211d8:	ldr	x0, [x21, #152]
  4211dc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4211e0:	add	x1, x1, #0x260
  4211e4:	bl	419740 <BIO_printf@plt>
  4211e8:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  4211ec:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4211f0:	add	x1, x1, #0x2e0
  4211f4:	bl	419740 <BIO_printf@plt>
  4211f8:	ldr	x0, [x21, #152]
  4211fc:	bl	41e7f0 <ERR_print_errors@plt>
  421200:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  421204:	ldr	x2, [sp, #360]
  421208:	mov	x1, x19
  42120c:	mov	x3, #0x0                   	// #0
  421210:	bl	41ca50 <X509_REQ_print_ex@plt>
  421214:	ldr	x0, [x21, #152]
  421218:	b	421090 <ASN1_generate_nconf@plt+0x2720>
  42121c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421220:	add	x1, x1, #0x2b8
  421224:	bl	419740 <BIO_printf@plt>
  421228:	mov	w24, #0x0                   	// #0
  42122c:	ldr	x0, [x21, #152]
  421230:	bl	41e7f0 <ERR_print_errors@plt>
  421234:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  421238:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42123c:	mov	x19, #0x0                   	// #0
  421240:	mov	w24, #0xffffffff            	// #-1
  421244:	ldr	x0, [x0, #152]
  421248:	bl	41e7f0 <ERR_print_errors@plt>
  42124c:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  421250:	ldr	x0, [x21, #152]
  421254:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421258:	mov	w24, #0xffffffff            	// #-1
  42125c:	add	x1, x1, #0x298
  421260:	bl	419740 <BIO_printf@plt>
  421264:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  421268:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42126c:	mov	x2, x21
  421270:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421274:	mov	w24, #0xffffffff            	// #-1
  421278:	ldr	x0, [x0, #152]
  42127c:	add	x1, x1, #0x200
  421280:	bl	419740 <BIO_printf@plt>
  421284:	b	421190 <ASN1_generate_nconf@plt+0x2820>
  421288:	stp	x29, x30, [sp, #-96]!
  42128c:	mov	x29, sp
  421290:	stp	x23, x24, [sp, #48]
  421294:	adrp	x23, 464000 <ASN1_generate_nconf@plt+0x45690>
  421298:	add	x23, x23, #0x910
  42129c:	mov	x24, x1
  4212a0:	mov	x1, x23
  4212a4:	stp	x19, x20, [sp, #16]
  4212a8:	stp	x21, x22, [sp, #32]
  4212ac:	mov	x22, x0
  4212b0:	mov	x0, x4
  4212b4:	stp	x25, x26, [sp, #64]
  4212b8:	mov	x25, x3
  4212bc:	str	x27, [sp, #80]
  4212c0:	mov	x27, x2
  4212c4:	mov	w2, #0x9cc                 	// #2508
  4212c8:	bl	41af90 <CRYPTO_strdup@plt>
  4212cc:	mov	x21, x0
  4212d0:	cbz	x0, 4214d4 <ASN1_generate_nconf@plt+0x2b64>
  4212d4:	mov	w1, #0x2c                  	// #44
  4212d8:	bl	41d830 <strchr@plt>
  4212dc:	mov	x19, x0
  4212e0:	cbz	x0, 421460 <ASN1_generate_nconf@plt+0x2af0>
  4212e4:	strb	wzr, [x19], #1
  4212e8:	mov	w1, #0x2c                  	// #44
  4212ec:	mov	x0, x19
  4212f0:	bl	41d830 <strchr@plt>
  4212f4:	mov	x26, x0
  4212f8:	cbz	x0, 421300 <ASN1_generate_nconf@plt+0x2990>
  4212fc:	strb	wzr, [x26], #1
  421300:	cbz	x22, 421328 <ASN1_generate_nconf@plt+0x29b8>
  421304:	bl	41d710 <ASN1_UTCTIME_new@plt>
  421308:	str	x0, [x22]
  42130c:	mov	x20, x0
  421310:	cbz	x0, 4214b8 <ASN1_generate_nconf@plt+0x2b48>
  421314:	mov	x1, x21
  421318:	bl	41c7e0 <ASN1_UTCTIME_set_string@plt>
  42131c:	mov	w22, w0
  421320:	cbz	w0, 4214f4 <ASN1_generate_nconf@plt+0x2b84>
  421324:	cbz	x19, 421468 <ASN1_generate_nconf@plt+0x2af8>
  421328:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42132c:	mov	x0, x19
  421330:	add	x1, x1, #0x880
  421334:	bl	41e540 <strcasecmp@plt>
  421338:	cbz	w0, 421514 <ASN1_generate_nconf@plt+0x2ba4>
  42133c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421340:	mov	x0, x19
  421344:	add	x1, x1, #0x890
  421348:	bl	41e540 <strcasecmp@plt>
  42134c:	cbz	w0, 421520 <ASN1_generate_nconf@plt+0x2bb0>
  421350:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421354:	mov	x0, x19
  421358:	add	x1, x1, #0x8a0
  42135c:	bl	41e540 <strcasecmp@plt>
  421360:	cbz	w0, 42152c <ASN1_generate_nconf@plt+0x2bbc>
  421364:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421368:	mov	x0, x19
  42136c:	add	x1, x1, #0x8b0
  421370:	bl	41e540 <strcasecmp@plt>
  421374:	cbz	w0, 421538 <ASN1_generate_nconf@plt+0x2bc8>
  421378:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42137c:	mov	x0, x19
  421380:	add	x1, x1, #0x8c8
  421384:	bl	41e540 <strcasecmp@plt>
  421388:	cbz	w0, 421544 <ASN1_generate_nconf@plt+0x2bd4>
  42138c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421390:	mov	x0, x19
  421394:	add	x1, x1, #0x868
  421398:	bl	41e540 <strcasecmp@plt>
  42139c:	cbz	w0, 421550 <ASN1_generate_nconf@plt+0x2be0>
  4213a0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4213a4:	mov	x0, x19
  4213a8:	add	x1, x1, #0x710
  4213ac:	bl	41e540 <strcasecmp@plt>
  4213b0:	cbz	w0, 42155c <ASN1_generate_nconf@plt+0x2bec>
  4213b4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4213b8:	mov	x0, x19
  4213bc:	add	x1, x1, #0x8d8
  4213c0:	bl	41e540 <strcasecmp@plt>
  4213c4:	cbz	w0, 421568 <ASN1_generate_nconf@plt+0x2bf8>
  4213c8:	mov	x0, x19
  4213cc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4213d0:	add	x1, x1, #0x8f0
  4213d4:	bl	41e540 <strcasecmp@plt>
  4213d8:	mov	w22, w0
  4213dc:	cbz	w0, 42148c <ASN1_generate_nconf@plt+0x2b1c>
  4213e0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4213e4:	mov	x0, x19
  4213e8:	add	x1, x1, #0x8e8
  4213ec:	bl	41e540 <strcasecmp@plt>
  4213f0:	cbz	w0, 421590 <ASN1_generate_nconf@plt+0x2c20>
  4213f4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4213f8:	mov	x0, x19
  4213fc:	add	x1, x1, #0x900
  421400:	bl	41e540 <strcasecmp@plt>
  421404:	cbz	w0, 4215c4 <ASN1_generate_nconf@plt+0x2c54>
  421408:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42140c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421410:	mov	x2, x19
  421414:	add	x1, x1, #0x368
  421418:	ldr	x0, [x0, #152]
  42141c:	mov	x20, #0x0                   	// #0
  421420:	mov	w22, #0x0                   	// #0
  421424:	bl	419740 <BIO_printf@plt>
  421428:	mov	x1, x23
  42142c:	mov	w2, #0xa2a                 	// #2602
  421430:	mov	x0, x21
  421434:	bl	41b1e0 <CRYPTO_free@plt>
  421438:	mov	x0, x20
  42143c:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  421440:	mov	w0, w22
  421444:	ldp	x19, x20, [sp, #16]
  421448:	ldp	x21, x22, [sp, #32]
  42144c:	ldp	x23, x24, [sp, #48]
  421450:	ldp	x25, x26, [sp, #64]
  421454:	ldr	x27, [sp, #80]
  421458:	ldp	x29, x30, [sp], #96
  42145c:	ret
  421460:	mov	x26, #0x0                   	// #0
  421464:	cbnz	x22, 421304 <ASN1_generate_nconf@plt+0x2994>
  421468:	mov	x20, #0x0                   	// #0
  42146c:	mov	w0, #0xffffffff            	// #-1
  421470:	cbz	x24, 421478 <ASN1_generate_nconf@plt+0x2b08>
  421474:	str	w0, [x24]
  421478:	mov	w22, #0x1                   	// #1
  42147c:	cbz	x25, 421428 <ASN1_generate_nconf@plt+0x2ab8>
  421480:	str	x20, [x25]
  421484:	mov	x20, #0x0                   	// #0
  421488:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  42148c:	cbz	x26, 421574 <ASN1_generate_nconf@plt+0x2c04>
  421490:	mov	x0, x26
  421494:	mov	w1, #0x0                   	// #0
  421498:	bl	41c4a0 <OBJ_txt2obj@plt>
  42149c:	mov	x20, x0
  4214a0:	cbz	x0, 421618 <ASN1_generate_nconf@plt+0x2ca8>
  4214a4:	cbz	x27, 4215ec <ASN1_generate_nconf@plt+0x2c7c>
  4214a8:	mov	w0, #0x6                   	// #6
  4214ac:	str	x20, [x27]
  4214b0:	mov	x20, #0x0                   	// #0
  4214b4:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  4214b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4214bc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4214c0:	mov	w22, #0x0                   	// #0
  4214c4:	add	x1, x1, #0x328
  4214c8:	ldr	x0, [x0, #152]
  4214cc:	bl	419740 <BIO_printf@plt>
  4214d0:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  4214d4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4214d8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4214dc:	mov	x20, #0x0                   	// #0
  4214e0:	add	x1, x1, #0x328
  4214e4:	ldr	x0, [x0, #152]
  4214e8:	mov	w22, #0x0                   	// #0
  4214ec:	bl	419740 <BIO_printf@plt>
  4214f0:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  4214f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4214f8:	mov	x2, x21
  4214fc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421500:	mov	x20, #0x0                   	// #0
  421504:	ldr	x0, [x0, #152]
  421508:	add	x1, x1, #0x348
  42150c:	bl	419740 <BIO_printf@plt>
  421510:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  421514:	mov	w0, #0x0                   	// #0
  421518:	mov	x20, #0x0                   	// #0
  42151c:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421520:	mov	w0, #0x1                   	// #1
  421524:	mov	x20, #0x0                   	// #0
  421528:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  42152c:	mov	w0, #0x2                   	// #2
  421530:	mov	x20, #0x0                   	// #0
  421534:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421538:	mov	w0, #0x3                   	// #3
  42153c:	mov	x20, #0x0                   	// #0
  421540:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421544:	mov	w0, #0x4                   	// #4
  421548:	mov	x20, #0x0                   	// #0
  42154c:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421550:	mov	w0, #0x5                   	// #5
  421554:	mov	x20, #0x0                   	// #0
  421558:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  42155c:	mov	w0, #0x6                   	// #6
  421560:	mov	x20, #0x0                   	// #0
  421564:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421568:	mov	x20, #0x0                   	// #0
  42156c:	mov	w0, #0x8                   	// #8
  421570:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  421574:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  421578:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42157c:	mov	x20, #0x0                   	// #0
  421580:	add	x1, x1, #0x380
  421584:	ldr	x0, [x0, #152]
  421588:	bl	419740 <BIO_printf@plt>
  42158c:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  421590:	mov	w19, #0x9                   	// #9
  421594:	cbz	x26, 4215cc <ASN1_generate_nconf@plt+0x2c5c>
  421598:	bl	41a310 <ASN1_GENERALIZEDTIME_new@plt>
  42159c:	mov	x20, x0
  4215a0:	cbz	x0, 4214b8 <ASN1_generate_nconf@plt+0x2b48>
  4215a4:	mov	x1, x26
  4215a8:	bl	41c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>
  4215ac:	mov	w22, w0
  4215b0:	cbz	w0, 4215fc <ASN1_generate_nconf@plt+0x2c8c>
  4215b4:	cmp	w19, #0x9
  4215b8:	cset	w0, ne  // ne = any
  4215bc:	add	w0, w0, #0x1
  4215c0:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  4215c4:	mov	w19, #0xa                   	// #10
  4215c8:	b	421594 <ASN1_generate_nconf@plt+0x2c24>
  4215cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4215d0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4215d4:	mov	x20, #0x0                   	// #0
  4215d8:	add	x1, x1, #0x3c0
  4215dc:	ldr	x0, [x0, #152]
  4215e0:	mov	w22, #0x0                   	// #0
  4215e4:	bl	419740 <BIO_printf@plt>
  4215e8:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  4215ec:	bl	41d500 <ASN1_OBJECT_free@plt>
  4215f0:	mov	x20, #0x0                   	// #0
  4215f4:	mov	w0, #0x6                   	// #6
  4215f8:	b	421470 <ASN1_generate_nconf@plt+0x2b00>
  4215fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  421600:	mov	x2, x26
  421604:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421608:	add	x1, x1, #0x3e0
  42160c:	ldr	x0, [x0, #152]
  421610:	bl	419740 <BIO_printf@plt>
  421614:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  421618:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42161c:	mov	x2, x26
  421620:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421624:	add	x1, x1, #0x3a0
  421628:	ldr	x0, [x0, #152]
  42162c:	bl	419740 <BIO_printf@plt>
  421630:	b	421428 <ASN1_generate_nconf@plt+0x2ab8>
  421634:	nop
  421638:	mov	x12, #0x1300                	// #4864
  42163c:	sub	sp, sp, x12
  421640:	adrp	x2, 466000 <ASN1_generate_nconf@plt+0x47690>
  421644:	mov	w4, #0x8005                	// #32773
  421648:	adrp	x5, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42164c:	stp	x29, x30, [sp, #144]
  421650:	add	x29, sp, #0x90
  421654:	ldrh	w3, [x2, #2272]
  421658:	str	w4, [sp, #604]
  42165c:	add	x4, sp, #0x268
  421660:	stp	x25, x26, [sp, #208]
  421664:	add	x2, x2, #0x8e0
  421668:	add	x2, x2, #0x10
  42166c:	ldr	x26, [x5, #176]
  421670:	add	x5, sp, #0x288
  421674:	stp	x19, x20, [sp, #160]
  421678:	adrp	x19, 466000 <ASN1_generate_nconf@plt+0x47690>
  42167c:	add	x19, x19, #0x880
  421680:	stp	x21, x22, [sp, #176]
  421684:	mov	w20, #0x0                   	// #0
  421688:	mov	x22, #0x1001                	// #4097
  42168c:	stp	x23, x24, [sp, #192]
  421690:	mov	w21, #0x0                   	// #0
  421694:	mov	x24, #0x0                   	// #0
  421698:	stp	x27, x28, [sp, #224]
  42169c:	mov	x25, #0x0                   	// #0
  4216a0:	mov	x27, #0x0                   	// #0
  4216a4:	strh	w3, [sp, #696]
  4216a8:	add	x3, sp, #0x360
  4216ac:	stp	xzr, xzr, [x4]
  4216b0:	mov	x23, #0x0                   	// #0
  4216b4:	stp	xzr, xzr, [x4, #16]
  4216b8:	mov	w4, #0x1                   	// #1
  4216bc:	mov	w28, w4
  4216c0:	stp	xzr, xzr, [x5]
  4216c4:	stp	xzr, xzr, [x5, #16]
  4216c8:	str	wzr, [sp, #292]
  4216cc:	str	wzr, [sp, #312]
  4216d0:	str	w4, [sp, #352]
  4216d4:	str	wzr, [sp, #416]
  4216d8:	str	xzr, [sp, #424]
  4216dc:	str	wzr, [sp, #464]
  4216e0:	str	wzr, [sp, #600]
  4216e4:	stur	xzr, [x3, #-166]
  4216e8:	str	wzr, [sp, #368]
  4216ec:	strb	wzr, [sp, #706]
  4216f0:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4216f4:	str	xzr, [sp, #248]
  4216f8:	str	wzr, [sp, #256]
  4216fc:	stp	xzr, xzr, [sp, #264]
  421700:	str	xzr, [sp, #280]
  421704:	stp	xzr, xzr, [sp, #296]
  421708:	stp	xzr, xzr, [sp, #320]
  42170c:	stp	xzr, xzr, [sp, #336]
  421710:	str	xzr, [sp, #360]
  421714:	str	wzr, [sp, #372]
  421718:	stp	xzr, xzr, [sp, #376]
  42171c:	stp	xzr, xzr, [sp, #392]
  421720:	str	xzr, [sp, #408]
  421724:	str	xzr, [sp, #432]
  421728:	str	wzr, [sp, #440]
  42172c:	str	wzr, [sp, #444]
  421730:	str	wzr, [sp, #448]
  421734:	str	x0, [sp, #456]
  421738:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42173c:	mov	w1, w0
  421740:	cbz	w0, 421774 <ASN1_generate_nconf@plt+0x2e04>
  421744:	cmp	w1, #0x2c
  421748:	b.gt	421934 <ASN1_generate_nconf@plt+0x2fc4>
  42174c:	cmn	w1, #0x1
  421750:	b.lt	421738 <ASN1_generate_nconf@plt+0x2dc8>  // b.tstop
  421754:	add	w1, w1, #0x1
  421758:	cmp	w1, #0x2d
  42175c:	b.hi	421738 <ASN1_generate_nconf@plt+0x2dc8>  // b.pmore
  421760:	ldrh	w0, [x19, w1, uxtw #1]
  421764:	adr	x1, 421770 <ASN1_generate_nconf@plt+0x2e00>
  421768:	add	x0, x1, w0, sxth #2
  42176c:	br	x0
  421770:	mov	w20, #0x1                   	// #1
  421774:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  421778:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42177c:	str	w0, [sp, #468]
  421780:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  421784:	mov	x3, x0
  421788:	mov	x2, x26
  42178c:	ldr	x0, [x28, #152]
  421790:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  421794:	add	x1, x1, #0x408
  421798:	str	x3, [sp, #472]
  42179c:	bl	419740 <BIO_printf@plt>
  4217a0:	mov	x0, x26
  4217a4:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  4217a8:	mov	x19, x0
  4217ac:	cbz	x0, 421d6c <ASN1_generate_nconf@plt+0x33fc>
  4217b0:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4217b4:	ldr	x1, [x1, #176]
  4217b8:	cmp	x1, x26
  4217bc:	b.eq	4217cc <ASN1_generate_nconf@plt+0x2e5c>  // b.none
  4217c0:	bl	45e560 <ASN1_generate_nconf@plt+0x3fbf0>
  4217c4:	str	w0, [sp, #288]
  4217c8:	cbz	w0, 421d94 <ASN1_generate_nconf@plt+0x3424>
  4217cc:	cbz	x23, 421df8 <ASN1_generate_nconf@plt+0x3488>
  4217d0:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4217d4:	mov	x0, x19
  4217d8:	add	x2, x2, #0x438
  4217dc:	mov	x1, #0x0                   	// #0
  4217e0:	bl	41d030 <NCONF_get_string@plt>
  4217e4:	cbz	x0, 421db8 <ASN1_generate_nconf@plt+0x3448>
  4217e8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4217ec:	add	x1, x1, #0x640
  4217f0:	bl	41b1c0 <BIO_new_file@plt>
  4217f4:	mov	x26, x0
  4217f8:	cbz	x0, 421db8 <ASN1_generate_nconf@plt+0x3448>
  4217fc:	bl	41ce90 <OBJ_create_objects@plt>
  421800:	mov	x0, x26
  421804:	bl	41df00 <BIO_free@plt>
  421808:	mov	x0, x19
  42180c:	bl	45a8f8 <ASN1_generate_nconf@plt+0x3bf88>
  421810:	str	w0, [sp, #288]
  421814:	cbz	w0, 421dcc <ASN1_generate_nconf@plt+0x345c>
  421818:	adrp	x26, 465000 <ASN1_generate_nconf@plt+0x46690>
  42181c:	add	x0, x26, #0x430
  421820:	mov	x1, x0
  421824:	str	x0, [sp, #480]
  421828:	mov	x0, x19
  42182c:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  421830:	mov	x1, x23
  421834:	mov	x0, x19
  421838:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  42183c:	add	x2, x2, #0x448
  421840:	bl	41d030 <NCONF_get_string@plt>
  421844:	mov	x26, x0
  421848:	cbz	x0, 4221fc <ASN1_generate_nconf@plt+0x388c>
  42184c:	bl	41bac0 <ASN1_STRING_set_default_mask_asc@plt>
  421850:	str	w0, [sp, #288]
  421854:	cbz	w0, 42222c <ASN1_generate_nconf@plt+0x38bc>
  421858:	cmp	x22, #0x1, lsl #12
  42185c:	b.eq	421888 <ASN1_generate_nconf@plt+0x2f18>  // b.none
  421860:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421864:	mov	x1, x23
  421868:	add	x2, x2, #0x480
  42186c:	mov	x0, x19
  421870:	bl	41d030 <NCONF_get_string@plt>
  421874:	cbz	x0, 4223d0 <ASN1_generate_nconf@plt+0x3a60>
  421878:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42187c:	add	x1, x1, #0x488
  421880:	bl	41d250 <strcmp@plt>
  421884:	cbnz	w0, 4221ac <ASN1_generate_nconf@plt+0x383c>
  421888:	mov	x0, #0x1000                	// #4096
  42188c:	str	x0, [sp, #488]
  421890:	mov	w22, #0x1                   	// #1
  421894:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421898:	mov	x1, x23
  42189c:	add	x2, x2, #0x490
  4218a0:	mov	x0, x19
  4218a4:	str	w22, [sp, #592]
  4218a8:	bl	41d030 <NCONF_get_string@plt>
  4218ac:	cbz	x0, 422168 <ASN1_generate_nconf@plt+0x37f8>
  4218b0:	mov	w1, w22
  4218b4:	bl	45c3f8 <ASN1_generate_nconf@plt+0x3da88>
  4218b8:	str	w0, [sp, #592]
  4218bc:	ldr	x0, [sp, #248]
  4218c0:	cbz	x0, 421e60 <ASN1_generate_nconf@plt+0x34f0>
  4218c4:	adrp	x20, 465000 <ASN1_generate_nconf@plt+0x46690>
  4218c8:	add	x20, x20, #0x4a0
  4218cc:	mov	x2, x20
  4218d0:	mov	x1, x23
  4218d4:	mov	x0, x19
  4218d8:	bl	41d030 <NCONF_get_string@plt>
  4218dc:	mov	x22, x0
  4218e0:	cbz	x0, 422394 <ASN1_generate_nconf@plt+0x3a24>
  4218e4:	add	x1, sp, #0x250
  4218e8:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  4218ec:	mov	x24, x0
  4218f0:	cbz	x0, 4221d8 <ASN1_generate_nconf@plt+0x3868>
  4218f4:	bl	45bdf8 <ASN1_generate_nconf@plt+0x3d488>
  4218f8:	cmp	w0, #0x0
  4218fc:	b.gt	422264 <ASN1_generate_nconf@plt+0x38f4>
  421900:	ldr	x0, [x28, #152]
  421904:	mov	x26, #0x0                   	// #0
  421908:	mov	x23, #0x0                   	// #0
  42190c:	mov	x27, #0x0                   	// #0
  421910:	mov	x25, #0x0                   	// #0
  421914:	mov	x22, #0x0                   	// #0
  421918:	str	xzr, [sp, #248]
  42191c:	str	wzr, [sp, #288]
  421920:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421924:	mov	x22, #0x1000                	// #4096
  421928:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  42192c:	mov	w21, #0x1                   	// #1
  421930:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421934:	cmp	w1, #0x5de
  421938:	b.gt	421980 <ASN1_generate_nconf@plt+0x3010>
  42193c:	cmp	w1, #0x5dc
  421940:	b.le	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421944:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  421948:	mov	w1, w0
  42194c:	cbnz	w0, 421738 <ASN1_generate_nconf@plt+0x2dc8>
  421950:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  421954:	mov	x26, #0x0                   	// #0
  421958:	mov	x23, #0x0                   	// #0
  42195c:	mov	x27, #0x0                   	// #0
  421960:	ldr	x0, [x0, #152]
  421964:	mov	x24, #0x0                   	// #0
  421968:	mov	x25, #0x0                   	// #0
  42196c:	mov	x22, #0x0                   	// #0
  421970:	mov	x19, #0x0                   	// #0
  421974:	str	xzr, [sp, #248]
  421978:	str	w1, [sp, #288]
  42197c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421980:	sub	w2, w1, #0x5e0
  421984:	cmp	w2, #0x3
  421988:	b.hi	421738 <ASN1_generate_nconf@plt+0x2dc8>  // b.pmore
  42198c:	str	w1, [sp, #288]
  421990:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421994:	ldr	w1, [sp, #288]
  421998:	str	x0, [sp, #432]
  42199c:	sub	w1, w1, #0x5df
  4219a0:	str	w1, [sp, #464]
  4219a4:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  4219a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4219ac:	add	x2, sp, #0x25c
  4219b0:	mov	x1, #0x7be                 	// #1982
  4219b4:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4219b8:	cbnz	w0, 421738 <ASN1_generate_nconf@plt+0x2dc8>
  4219bc:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4219c0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4219c4:	ldr	x2, [sp, #456]
  4219c8:	add	x1, x1, #0x238
  4219cc:	ldr	x0, [x19, #152]
  4219d0:	str	wzr, [sp, #288]
  4219d4:	mov	x26, #0x0                   	// #0
  4219d8:	mov	x23, #0x0                   	// #0
  4219dc:	mov	x27, #0x0                   	// #0
  4219e0:	mov	x24, #0x0                   	// #0
  4219e4:	bl	419740 <BIO_printf@plt>
  4219e8:	mov	x25, #0x0                   	// #0
  4219ec:	ldr	x0, [x19, #152]
  4219f0:	mov	x22, #0x0                   	// #0
  4219f4:	mov	x19, #0x0                   	// #0
  4219f8:	str	xzr, [sp, #248]
  4219fc:	mov	w1, #0x1                   	// #1
  421a00:	str	w1, [sp, #256]
  421a04:	bl	41e7f0 <ERR_print_errors@plt>
  421a08:	ldr	x0, [sp, #248]
  421a0c:	bl	41ce30 <BIO_free_all@plt>
  421a10:	mov	x0, #0x0                   	// #0
  421a14:	bl	41ce30 <BIO_free_all@plt>
  421a18:	mov	x0, #0x0                   	// #0
  421a1c:	bl	41ce30 <BIO_free_all@plt>
  421a20:	mov	x0, x27
  421a24:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  421a28:	add	x1, x1, #0x260
  421a2c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  421a30:	ldr	w0, [sp, #288]
  421a34:	cbz	w0, 421a4c <ASN1_generate_nconf@plt+0x30dc>
  421a38:	ldr	x0, [sp, #632]
  421a3c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421a40:	mov	w2, #0x4d9                 	// #1241
  421a44:	add	x1, x1, #0x910
  421a48:	bl	41b1e0 <CRYPTO_free@plt>
  421a4c:	ldr	x0, [sp, #616]
  421a50:	bl	41e870 <BN_free@plt>
  421a54:	mov	x0, x22
  421a58:	bl	41e870 <BN_free@plt>
  421a5c:	mov	x0, x24
  421a60:	bl	45c3a8 <ASN1_generate_nconf@plt+0x3da38>
  421a64:	ldr	x0, [sp, #264]
  421a68:	bl	41ddd0 <OPENSSL_sk_free@plt>
  421a6c:	mov	x0, x25
  421a70:	bl	41d9c0 <EVP_PKEY_free@plt>
  421a74:	mov	x0, x26
  421a78:	bl	41e260 <X509_free@plt>
  421a7c:	mov	x0, x23
  421a80:	bl	41d010 <X509_CRL_free@plt>
  421a84:	mov	x0, x19
  421a88:	bl	419f60 <NCONF_free@plt>
  421a8c:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421a90:	add	x0, x0, #0xfe8
  421a94:	ldr	x0, [x0, #8]
  421a98:	bl	419f60 <NCONF_free@plt>
  421a9c:	ldr	x0, [sp, #272]
  421aa0:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  421aa4:	ldr	w0, [sp, #256]
  421aa8:	mov	x12, #0x1300                	// #4864
  421aac:	ldp	x29, x30, [sp, #144]
  421ab0:	ldp	x19, x20, [sp, #160]
  421ab4:	ldp	x21, x22, [sp, #176]
  421ab8:	ldp	x23, x24, [sp, #192]
  421abc:	ldp	x25, x26, [sp, #208]
  421ac0:	ldp	x27, x28, [sp, #224]
  421ac4:	add	sp, sp, x12
  421ac8:	ret
  421acc:	mov	w0, #0x1                   	// #1
  421ad0:	str	w0, [sp, #416]
  421ad4:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421ad8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421adc:	str	x0, [sp, #328]
  421ae0:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421ae4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421ae8:	mov	x26, x0
  421aec:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421af0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421af4:	mov	w1, #0x0                   	// #0
  421af8:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  421afc:	str	x0, [sp, #272]
  421b00:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b04:	mov	w0, #0x1                   	// #1
  421b08:	str	w0, [sp, #444]
  421b0c:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b10:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b14:	str	x0, [sp, #248]
  421b18:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b1c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b20:	str	x0, [sp, #408]
  421b24:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b28:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b2c:	str	x0, [sp, #304]
  421b30:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b34:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b38:	str	x0, [sp, #280]
  421b3c:	mov	w0, #0x2                   	// #2
  421b40:	str	w0, [sp, #292]
  421b44:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b48:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b4c:	str	x0, [sp, #280]
  421b50:	mov	w0, #0x1                   	// #1
  421b54:	str	w0, [sp, #292]
  421b58:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b5c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b60:	mov	w20, #0x1                   	// #1
  421b64:	str	x0, [sp, #296]
  421b68:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b6c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b70:	mov	w20, #0x1                   	// #1
  421b74:	str	x0, [sp, #384]
  421b78:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b7c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b80:	mov	w2, #0xa                   	// #10
  421b84:	mov	x1, #0x0                   	// #0
  421b88:	bl	41d2c0 <strtol@plt>
  421b8c:	str	x0, [sp, #424]
  421b90:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421b94:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421b98:	mov	w2, #0xa                   	// #10
  421b9c:	mov	x1, #0x0                   	// #0
  421ba0:	bl	41d2c0 <strtol@plt>
  421ba4:	str	x0, [sp, #648]
  421ba8:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421bac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421bb0:	mov	w2, #0xa                   	// #10
  421bb4:	mov	x1, #0x0                   	// #0
  421bb8:	bl	41d2c0 <strtol@plt>
  421bbc:	str	x0, [sp, #640]
  421bc0:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421bc4:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421bc8:	add	x0, x0, #0xfe8
  421bcc:	str	w28, [x0]
  421bd0:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421bd4:	mov	w0, #0x1                   	// #1
  421bd8:	str	w0, [sp, #368]
  421bdc:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421be0:	str	wzr, [sp, #352]
  421be4:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421be8:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421bec:	add	x0, x0, #0xfe8
  421bf0:	str	w28, [x0, #4]
  421bf4:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421bf8:	mov	w0, #0x1                   	// #1
  421bfc:	str	w0, [sp, #256]
  421c00:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c04:	mov	w0, #0x1                   	// #1
  421c08:	str	w0, [sp, #440]
  421c0c:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c10:	ldr	x0, [sp, #264]
  421c14:	cbz	x0, 422170 <ASN1_generate_nconf@plt+0x3800>
  421c18:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c1c:	mov	x1, x0
  421c20:	ldr	x0, [sp, #264]
  421c24:	bl	41cf70 <OPENSSL_sk_push@plt>
  421c28:	mov	w1, w0
  421c2c:	cbnz	w0, 421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c30:	b	421950 <ASN1_generate_nconf@plt+0x2fe0>
  421c34:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c38:	str	x0, [sp, #360]
  421c3c:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c40:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c44:	str	x0, [sp, #392]
  421c48:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c4c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c50:	mov	w20, #0x1                   	// #1
  421c54:	str	x0, [sp, #280]
  421c58:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c5c:	mov	w0, #0x1                   	// #1
  421c60:	str	w0, [sp, #312]
  421c64:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c68:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c6c:	mov	x24, x0
  421c70:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c74:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c78:	str	x0, [sp, #632]
  421c7c:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c80:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c84:	str	x0, [sp, #400]
  421c88:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c8c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c90:	mov	x25, x0
  421c94:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421c98:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421c9c:	str	x0, [sp, #344]
  421ca0:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421ca4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421ca8:	mov	x27, x0
  421cac:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421cb0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421cb4:	mov	x1, #0x0                   	// #0
  421cb8:	mov	w2, #0xa                   	// #10
  421cbc:	bl	41d2c0 <strtol@plt>
  421cc0:	sxtw	x1, w0
  421cc4:	str	x1, [sp, #656]
  421cc8:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421ccc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421cd0:	str	x0, [sp, #336]
  421cd4:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421cd8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421cdc:	str	x0, [sp, #320]
  421ce0:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421ce4:	mov	w0, #0x1                   	// #1
  421ce8:	str	w0, [sp, #372]
  421cec:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421cf0:	mov	w0, #0x1                   	// #1
  421cf4:	str	w0, [sp, #448]
  421cf8:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421cfc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421d00:	str	x0, [sp, #376]
  421d04:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421d08:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  421d0c:	mov	x23, x0
  421d10:	b	421738 <ASN1_generate_nconf@plt+0x2dc8>
  421d14:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  421d18:	add	x0, x0, #0x8e0
  421d1c:	add	x0, x0, #0x10
  421d20:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  421d24:	mov	x0, #0x0                   	// #0
  421d28:	bl	41ce30 <BIO_free_all@plt>
  421d2c:	mov	x0, #0x0                   	// #0
  421d30:	bl	41ce30 <BIO_free_all@plt>
  421d34:	mov	x0, #0x0                   	// #0
  421d38:	bl	41ce30 <BIO_free_all@plt>
  421d3c:	mov	x0, #0x0                   	// #0
  421d40:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  421d44:	mov	x26, #0x0                   	// #0
  421d48:	add	x1, x1, #0x260
  421d4c:	mov	x23, #0x0                   	// #0
  421d50:	mov	x24, #0x0                   	// #0
  421d54:	mov	x25, #0x0                   	// #0
  421d58:	mov	x22, #0x0                   	// #0
  421d5c:	mov	x19, #0x0                   	// #0
  421d60:	str	wzr, [sp, #256]
  421d64:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  421d68:	b	421a4c <ASN1_generate_nconf@plt+0x30dc>
  421d6c:	ldr	x0, [x28, #152]
  421d70:	mov	x26, #0x0                   	// #0
  421d74:	mov	x23, #0x0                   	// #0
  421d78:	mov	x27, #0x0                   	// #0
  421d7c:	mov	x24, #0x0                   	// #0
  421d80:	mov	x25, #0x0                   	// #0
  421d84:	mov	x22, #0x0                   	// #0
  421d88:	str	xzr, [sp, #248]
  421d8c:	str	wzr, [sp, #288]
  421d90:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421d94:	ldr	x0, [x28, #152]
  421d98:	mov	x26, #0x0                   	// #0
  421d9c:	mov	x23, #0x0                   	// #0
  421da0:	mov	x27, #0x0                   	// #0
  421da4:	mov	x24, #0x0                   	// #0
  421da8:	mov	x25, #0x0                   	// #0
  421dac:	mov	x22, #0x0                   	// #0
  421db0:	str	xzr, [sp, #248]
  421db4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421db8:	bl	41a2a0 <ERR_clear_error@plt>
  421dbc:	mov	x0, x19
  421dc0:	bl	45a8f8 <ASN1_generate_nconf@plt+0x3bf88>
  421dc4:	str	w0, [sp, #288]
  421dc8:	cbnz	w0, 421818 <ASN1_generate_nconf@plt+0x2ea8>
  421dcc:	ldr	x0, [x28, #152]
  421dd0:	str	xzr, [sp, #248]
  421dd4:	mov	x26, #0x0                   	// #0
  421dd8:	mov	x23, #0x0                   	// #0
  421ddc:	mov	x27, #0x0                   	// #0
  421de0:	mov	x24, #0x0                   	// #0
  421de4:	bl	41e7f0 <ERR_print_errors@plt>
  421de8:	mov	x25, #0x0                   	// #0
  421dec:	ldr	x0, [x28, #152]
  421df0:	mov	x22, #0x0                   	// #0
  421df4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421df8:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  421dfc:	adrp	x26, 465000 <ASN1_generate_nconf@plt+0x46690>
  421e00:	add	x26, x26, #0x430
  421e04:	add	x2, x0, #0x428
  421e08:	mov	x1, x26
  421e0c:	mov	x0, x19
  421e10:	bl	41d030 <NCONF_get_string@plt>
  421e14:	mov	x23, x0
  421e18:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  421e1c:	add	x2, x0, #0x428
  421e20:	cbnz	x23, 4217d0 <ASN1_generate_nconf@plt+0x2e60>
  421e24:	ldr	x0, [x28, #152]
  421e28:	mov	x3, x2
  421e2c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  421e30:	mov	x2, x26
  421e34:	add	x1, x1, #0xb30
  421e38:	mov	x26, #0x0                   	// #0
  421e3c:	bl	419740 <BIO_printf@plt>
  421e40:	mov	x27, #0x0                   	// #0
  421e44:	ldr	x0, [x28, #152]
  421e48:	mov	x24, #0x0                   	// #0
  421e4c:	mov	x25, #0x0                   	// #0
  421e50:	mov	x22, #0x0                   	// #0
  421e54:	str	xzr, [sp, #248]
  421e58:	str	wzr, [sp, #288]
  421e5c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  421e60:	cbz	x25, 4223e0 <ASN1_generate_nconf@plt+0x3a70>
  421e64:	ldr	x22, [sp, #632]
  421e68:	str	wzr, [sp, #288]
  421e6c:	cbz	x22, 422204 <ASN1_generate_nconf@plt+0x3894>
  421e70:	ldr	w1, [sp, #604]
  421e74:	mov	x3, x22
  421e78:	ldr	x4, [sp, #272]
  421e7c:	mov	x0, x25
  421e80:	adrp	x5, 465000 <ASN1_generate_nconf@plt+0x46690>
  421e84:	mov	w2, #0x0                   	// #0
  421e88:	add	x5, x5, #0x598
  421e8c:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  421e90:	mov	x25, x0
  421e94:	ldr	x22, [sp, #632]
  421e98:	cbz	x22, 421eb0 <ASN1_generate_nconf@plt+0x3540>
  421e9c:	mov	x0, x22
  421ea0:	bl	41e440 <strlen@plt>
  421ea4:	mov	x1, x0
  421ea8:	mov	x0, x22
  421eac:	bl	41d470 <OPENSSL_cleanse@plt>
  421eb0:	cbz	x25, 422490 <ASN1_generate_nconf@plt+0x3b20>
  421eb4:	ldr	x0, [sp, #296]
  421eb8:	cmp	x0, #0x0
  421ebc:	ldr	w0, [sp, #312]
  421ec0:	cset	w1, ne  // ne = any
  421ec4:	str	w1, [sp, #496]
  421ec8:	eor	w0, w0, #0x1
  421ecc:	orr	w0, w1, w0
  421ed0:	cbz	w0, 4221b8 <ASN1_generate_nconf@plt+0x3848>
  421ed4:	cbz	x24, 42243c <ASN1_generate_nconf@plt+0x3acc>
  421ed8:	mov	x0, x24
  421edc:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421ee0:	mov	w1, #0x8005                	// #32773
  421ee4:	add	x2, x2, #0x5a8
  421ee8:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  421eec:	mov	x26, x0
  421ef0:	cbz	x0, 4224b0 <ASN1_generate_nconf@plt+0x3b40>
  421ef4:	mov	x1, x25
  421ef8:	bl	41cac0 <X509_check_private_key@plt>
  421efc:	ldr	w1, [sp, #312]
  421f00:	cmp	w1, #0x0
  421f04:	csel	x1, x26, xzr, eq  // eq = none
  421f08:	str	x1, [sp, #504]
  421f0c:	cbz	w0, 42256c <ASN1_generate_nconf@plt+0x3bfc>
  421f10:	ldr	x1, [sp, #480]
  421f14:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421f18:	mov	x0, x19
  421f1c:	add	x2, x2, #0x5e8
  421f20:	bl	41d030 <NCONF_get_string@plt>
  421f24:	cbz	x0, 422564 <ASN1_generate_nconf@plt+0x3bf4>
  421f28:	ldrb	w0, [x0]
  421f2c:	and	w0, w0, #0xffffffdf
  421f30:	and	w0, w0, #0xff
  421f34:	cmp	w0, #0x59
  421f38:	b.ne	421f4c <ASN1_generate_nconf@plt+0x35dc>  // b.any
  421f3c:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421f40:	add	x1, x1, #0xfe8
  421f44:	mov	w0, #0x1                   	// #1
  421f48:	str	w0, [x1, #4]
  421f4c:	ldr	x1, [sp, #480]
  421f50:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421f54:	mov	x0, x19
  421f58:	add	x2, x2, #0x5f8
  421f5c:	bl	41d030 <NCONF_get_string@plt>
  421f60:	cbz	x0, 42255c <ASN1_generate_nconf@plt+0x3bec>
  421f64:	ldrb	w0, [x0]
  421f68:	and	w0, w0, #0xffffffdf
  421f6c:	and	w0, w0, #0xff
  421f70:	cmp	w0, #0x59
  421f74:	b.ne	421f84 <ASN1_generate_nconf@plt+0x3614>  // b.any
  421f78:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421f7c:	mov	w0, #0x1                   	// #1
  421f80:	str	w0, [x1, #4072]
  421f84:	mov	x1, x23
  421f88:	mov	x0, x19
  421f8c:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421f90:	add	x2, x2, #0x608
  421f94:	bl	41d030 <NCONF_get_string@plt>
  421f98:	mov	x22, x0
  421f9c:	cbz	x0, 4224b8 <ASN1_generate_nconf@plt+0x3b48>
  421fa0:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  421fa4:	str	wzr, [sp, #400]
  421fa8:	cbz	w0, 422594 <ASN1_generate_nconf@plt+0x3c24>
  421fac:	mov	x1, x23
  421fb0:	mov	x0, x19
  421fb4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421fb8:	add	x2, x2, #0x638
  421fbc:	bl	41d030 <NCONF_get_string@plt>
  421fc0:	mov	x22, x0
  421fc4:	cbz	x0, 4224cc <ASN1_generate_nconf@plt+0x3b5c>
  421fc8:	mov	x1, x0
  421fcc:	add	x0, sp, #0x298
  421fd0:	bl	45aea8 <ASN1_generate_nconf@plt+0x3c538>
  421fd4:	str	wzr, [sp, #400]
  421fd8:	cbz	w0, 4225f8 <ASN1_generate_nconf@plt+0x3c88>
  421fdc:	mov	x1, x23
  421fe0:	mov	x0, x19
  421fe4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  421fe8:	add	x2, x2, #0x670
  421fec:	bl	41d030 <NCONF_get_string@plt>
  421ff0:	mov	x22, x0
  421ff4:	cbz	x0, 4224ec <ASN1_generate_nconf@plt+0x3b7c>
  421ff8:	mov	x1, x0
  421ffc:	add	x0, sp, #0x258
  422000:	bl	45af60 <ASN1_generate_nconf@plt+0x3c5f0>
  422004:	cbz	w0, 422644 <ASN1_generate_nconf@plt+0x3cd4>
  422008:	ldr	x0, [sp, #360]
  42200c:	cmp	x0, #0x0
  422010:	and	w0, w20, #0x1
  422014:	csel	w0, w0, wzr, eq  // eq = none
  422018:	cbz	w0, 422044 <ASN1_generate_nconf@plt+0x36d4>
  42201c:	mov	x1, x23
  422020:	mov	x0, x19
  422024:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422028:	add	x2, x2, #0x6a8
  42202c:	bl	41d030 <NCONF_get_string@plt>
  422030:	str	x0, [sp, #360]
  422034:	cbz	x0, 42265c <ASN1_generate_nconf@plt+0x3cec>
  422038:	bl	45cd30 <ASN1_generate_nconf@plt+0x3e3c0>
  42203c:	cmp	w0, #0x0
  422040:	b.le	422728 <ASN1_generate_nconf@plt+0x3db8>
  422044:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  422048:	add	x22, x22, #0x4a0
  42204c:	mov	x2, x22
  422050:	mov	x1, x23
  422054:	mov	x0, x19
  422058:	bl	41d030 <NCONF_get_string@plt>
  42205c:	str	x0, [sp, #456]
  422060:	cbz	x0, 422610 <ASN1_generate_nconf@plt+0x3ca0>
  422064:	add	x1, sp, #0x250
  422068:	mov	w22, #0x0                   	// #0
  42206c:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  422070:	mov	x24, x0
  422074:	cbz	x0, 4226a4 <ASN1_generate_nconf@plt+0x3d34>
  422078:	str	x19, [sp, #480]
  42207c:	ldr	x0, [x24, #8]
  422080:	ldr	x0, [x0, #8]
  422084:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422088:	cmp	w22, w0
  42208c:	b.ge	422820 <ASN1_generate_nconf@plt+0x3eb0>  // b.tcont
  422090:	ldr	x0, [x24, #8]
  422094:	mov	w1, w22
  422098:	ldr	x0, [x0, #8]
  42209c:	bl	419630 <OPENSSL_sk_value@plt>
  4220a0:	mov	x19, x0
  4220a4:	ldr	x0, [x0]
  4220a8:	ldrb	w0, [x0]
  4220ac:	cmp	w0, #0x52
  4220b0:	b.eq	4224f4 <ASN1_generate_nconf@plt+0x3b84>  // b.none
  4220b4:	ldr	x0, [x19, #16]
  4220b8:	ldrb	w0, [x0]
  4220bc:	cbnz	w0, 422790 <ASN1_generate_nconf@plt+0x3e20>
  4220c0:	ldr	x1, [x19, #8]
  4220c4:	mov	x0, #0x0                   	// #0
  4220c8:	bl	41a0d0 <ASN1_TIME_set_string@plt>
  4220cc:	cbz	w0, 4243ec <ASN1_generate_nconf@plt+0x5a7c>
  4220d0:	ldr	x19, [x19, #24]
  4220d4:	mov	x0, x19
  4220d8:	bl	41e440 <strlen@plt>
  4220dc:	ldrb	w2, [x19]
  4220e0:	mov	w3, w0
  4220e4:	cmp	w2, #0x2d
  4220e8:	b.ne	4220f4 <ASN1_generate_nconf@plt+0x3784>  // b.any
  4220ec:	add	x19, x19, #0x1
  4220f0:	sub	w3, w0, #0x1
  4220f4:	cmp	w3, #0x1
  4220f8:	and	w2, w3, #0x1
  4220fc:	cset	w0, le
  422100:	orr	w0, w0, w2
  422104:	cbnz	w0, 422764 <ASN1_generate_nconf@plt+0x3df4>
  422108:	ldrb	w4, [x19]
  42210c:	cbz	w4, 4224c4 <ASN1_generate_nconf@plt+0x3b54>
  422110:	str	w4, [sp, #512]
  422114:	bl	41a8c0 <__ctype_b_loc@plt>
  422118:	ldr	w4, [sp, #512]
  42211c:	ldr	x2, [x0]
  422120:	b	42212c <ASN1_generate_nconf@plt+0x37bc>
  422124:	ldrb	w4, [x19, #1]!
  422128:	cbz	w4, 4224c4 <ASN1_generate_nconf@plt+0x3b54>
  42212c:	ubfiz	x0, x4, #1, #8
  422130:	ldrh	w0, [x2, x0]
  422134:	tbnz	w0, #12, 422124 <ASN1_generate_nconf@plt+0x37b4>
  422138:	ldr	x0, [x28, #152]
  42213c:	add	w2, w22, #0x1
  422140:	mov	w3, w4
  422144:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422148:	add	x1, x1, #0x7b0
  42214c:	mov	x23, #0x0                   	// #0
  422150:	ldr	x19, [sp, #480]
  422154:	bl	419740 <BIO_printf@plt>
  422158:	ldr	x0, [x28, #152]
  42215c:	mov	x27, #0x0                   	// #0
  422160:	mov	x22, #0x0                   	// #0
  422164:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422168:	bl	41a2a0 <ERR_clear_error@plt>
  42216c:	b	4218bc <ASN1_generate_nconf@plt+0x2f4c>
  422170:	bl	41b100 <OPENSSL_sk_new_null@plt>
  422174:	str	x0, [sp, #264]
  422178:	cbnz	x0, 421c18 <ASN1_generate_nconf@plt+0x32a8>
  42217c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  422180:	mov	x26, #0x0                   	// #0
  422184:	mov	x23, #0x0                   	// #0
  422188:	mov	x27, #0x0                   	// #0
  42218c:	ldr	x0, [x0, #152]
  422190:	mov	x24, #0x0                   	// #0
  422194:	mov	x25, #0x0                   	// #0
  422198:	mov	x22, #0x0                   	// #0
  42219c:	mov	x19, #0x0                   	// #0
  4221a0:	str	xzr, [sp, #248]
  4221a4:	str	wzr, [sp, #288]
  4221a8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4221ac:	mov	x0, #0x1001                	// #4097
  4221b0:	str	x0, [sp, #488]
  4221b4:	b	421890 <ASN1_generate_nconf@plt+0x2f20>
  4221b8:	ldr	x0, [sp, #384]
  4221bc:	cmp	x0, #0x0
  4221c0:	ldr	w0, [sp, #368]
  4221c4:	csinc	w0, w0, wzr, eq  // eq = none
  4221c8:	cbnz	w0, 421ed4 <ASN1_generate_nconf@plt+0x3564>
  4221cc:	mov	x26, #0x0                   	// #0
  4221d0:	str	xzr, [sp, #504]
  4221d4:	b	421f10 <ASN1_generate_nconf@plt+0x35a0>
  4221d8:	ldr	x0, [x28, #152]
  4221dc:	mov	x26, #0x0                   	// #0
  4221e0:	mov	x23, #0x0                   	// #0
  4221e4:	mov	x27, #0x0                   	// #0
  4221e8:	mov	x25, #0x0                   	// #0
  4221ec:	mov	x22, #0x0                   	// #0
  4221f0:	str	xzr, [sp, #248]
  4221f4:	str	wzr, [sp, #288]
  4221f8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4221fc:	bl	41a2a0 <ERR_clear_error@plt>
  422200:	b	421858 <ASN1_generate_nconf@plt+0x2ee8>
  422204:	ldr	x0, [sp, #400]
  422208:	add	x2, sp, #0x278
  42220c:	mov	x3, #0x0                   	// #0
  422210:	mov	x1, #0x0                   	// #0
  422214:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  422218:	cbz	w0, 4225c0 <ASN1_generate_nconf@plt+0x3c50>
  42221c:	mov	w0, #0x1                   	// #1
  422220:	str	w0, [sp, #288]
  422224:	ldr	x22, [sp, #632]
  422228:	b	421e70 <ASN1_generate_nconf@plt+0x3500>
  42222c:	ldr	x0, [x28, #152]
  422230:	mov	x2, x26
  422234:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422238:	add	x1, x1, #0x458
  42223c:	mov	x26, #0x0                   	// #0
  422240:	mov	x23, #0x0                   	// #0
  422244:	bl	419740 <BIO_printf@plt>
  422248:	mov	x27, #0x0                   	// #0
  42224c:	ldr	x0, [x28, #152]
  422250:	mov	x24, #0x0                   	// #0
  422254:	mov	x25, #0x0                   	// #0
  422258:	mov	x22, #0x0                   	// #0
  42225c:	str	xzr, [sp, #248]
  422260:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422264:	ldr	x21, [sp, #248]
  422268:	mov	x0, x21
  42226c:	bl	41e440 <strlen@plt>
  422270:	movi	v0.4s, #0x0
  422274:	mov	x20, x0
  422278:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42227c:	add	w0, w0, #0x2
  422280:	add	x1, x1, #0x4b0
  422284:	stp	q0, q0, [sp, #768]
  422288:	str	q0, [sp, #800]
  42228c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  422290:	mov	x1, x0
  422294:	str	x0, [sp, #792]
  422298:	tbz	w20, #0, 4224d4 <ASN1_generate_nconf@plt+0x3b64>
  42229c:	mov	w0, #0x30                  	// #48
  4222a0:	strb	w0, [x1]
  4222a4:	mov	x2, x20
  4222a8:	mov	x1, x21
  4222ac:	ldr	x0, [sp, #792]
  4222b0:	add	x0, x0, #0x1
  4222b4:	bl	41a800 <memcpy@plt>
  4222b8:	ldr	x0, [sp, #792]
  4222bc:	add	x0, x0, x20
  4222c0:	strb	wzr, [x0, #1]
  4222c4:	ldr	x0, [sp, #792]
  4222c8:	add	x1, sp, #0x300
  4222cc:	mov	x20, x1
  4222d0:	str	x1, [sp, #256]
  4222d4:	bl	45ea40 <ASN1_generate_nconf@plt+0x400d0>
  4222d8:	ldr	x0, [x24, #8]
  4222dc:	mov	x2, x20
  4222e0:	mov	w1, #0x3                   	// #3
  4222e4:	bl	419d00 <TXT_DB_get_by_index@plt>
  4222e8:	cbz	x0, 4226bc <ASN1_generate_nconf@plt+0x3d4c>
  4222ec:	ldr	x1, [x0]
  4222f0:	ldr	x0, [x28, #152]
  4222f4:	ldrb	w3, [x1]
  4222f8:	ldr	x2, [sp, #792]
  4222fc:	cmp	w3, #0x56
  422300:	b.eq	4226ec <ASN1_generate_nconf@plt+0x3d7c>  // b.none
  422304:	cmp	w3, #0x52
  422308:	b.eq	422714 <ASN1_generate_nconf@plt+0x3da4>  // b.none
  42230c:	cmp	w3, #0x45
  422310:	b.eq	422700 <ASN1_generate_nconf@plt+0x3d90>  // b.none
  422314:	cmp	w3, #0x53
  422318:	b.eq	4226d8 <ASN1_generate_nconf@plt+0x3d68>  // b.none
  42231c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422320:	mov	w20, #0xffffffff            	// #-1
  422324:	add	x1, x1, #0x538
  422328:	bl	419740 <BIO_printf@plt>
  42232c:	ldr	x27, [sp, #256]
  422330:	adrp	x22, 464000 <ASN1_generate_nconf@plt+0x45690>
  422334:	add	x22, x22, #0x910
  422338:	add	x21, x27, #0x30
  42233c:	ldr	x0, [x27], #8
  422340:	mov	x1, x22
  422344:	mov	w2, #0x8ab                 	// #2219
  422348:	bl	41b1e0 <CRYPTO_free@plt>
  42234c:	cmp	x27, x21
  422350:	b.ne	42233c <ASN1_generate_nconf@plt+0x39cc>  // b.any
  422354:	ldr	x0, [x28, #152]
  422358:	cmp	w20, #0x1
  42235c:	b.eq	421904 <ASN1_generate_nconf@plt+0x2f94>  // b.none
  422360:	ldr	x2, [sp, #248]
  422364:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422368:	add	x1, x1, #0x550
  42236c:	str	wzr, [sp, #288]
  422370:	mov	x26, #0x0                   	// #0
  422374:	mov	x23, #0x0                   	// #0
  422378:	bl	419740 <BIO_printf@plt>
  42237c:	mov	x27, #0x0                   	// #0
  422380:	ldr	x0, [x28, #152]
  422384:	mov	x25, #0x0                   	// #0
  422388:	mov	x22, #0x0                   	// #0
  42238c:	str	xzr, [sp, #248]
  422390:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422394:	ldr	x0, [x28, #152]
  422398:	mov	x2, x23
  42239c:	mov	x3, x20
  4223a0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4223a4:	add	x1, x1, #0xb30
  4223a8:	mov	x26, #0x0                   	// #0
  4223ac:	bl	419740 <BIO_printf@plt>
  4223b0:	mov	x23, #0x0                   	// #0
  4223b4:	ldr	x0, [x28, #152]
  4223b8:	mov	x27, #0x0                   	// #0
  4223bc:	mov	x24, #0x0                   	// #0
  4223c0:	mov	x25, #0x0                   	// #0
  4223c4:	str	xzr, [sp, #248]
  4223c8:	str	wzr, [sp, #288]
  4223cc:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4223d0:	bl	41a2a0 <ERR_clear_error@plt>
  4223d4:	mov	x0, #0x1001                	// #4097
  4223d8:	str	x0, [sp, #488]
  4223dc:	b	421890 <ASN1_generate_nconf@plt+0x2f20>
  4223e0:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  4223e4:	add	x22, x22, #0x570
  4223e8:	mov	x2, x22
  4223ec:	mov	x1, x23
  4223f0:	mov	x0, x19
  4223f4:	bl	41d030 <NCONF_get_string@plt>
  4223f8:	mov	x25, x0
  4223fc:	cbnz	x0, 421e64 <ASN1_generate_nconf@plt+0x34f4>
  422400:	ldr	x0, [x28, #152]
  422404:	mov	x3, x22
  422408:	mov	x2, x23
  42240c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422410:	add	x1, x1, #0xb30
  422414:	mov	x26, #0x0                   	// #0
  422418:	bl	419740 <BIO_printf@plt>
  42241c:	mov	x23, #0x0                   	// #0
  422420:	ldr	x0, [x28, #152]
  422424:	mov	x27, #0x0                   	// #0
  422428:	mov	x24, #0x0                   	// #0
  42242c:	mov	x22, #0x0                   	// #0
  422430:	str	x25, [sp, #248]
  422434:	str	wzr, [sp, #288]
  422438:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  42243c:	adrp	x22, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  422440:	add	x22, x22, #0xaf8
  422444:	mov	x2, x22
  422448:	mov	x1, x23
  42244c:	mov	x0, x19
  422450:	bl	41d030 <NCONF_get_string@plt>
  422454:	mov	x24, x0
  422458:	cbnz	x0, 421ed8 <ASN1_generate_nconf@plt+0x3568>
  42245c:	ldr	x0, [x28, #152]
  422460:	mov	x3, x22
  422464:	mov	x2, x23
  422468:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42246c:	add	x1, x1, #0xb30
  422470:	mov	x26, #0x0                   	// #0
  422474:	bl	419740 <BIO_printf@plt>
  422478:	mov	x23, #0x0                   	// #0
  42247c:	ldr	x0, [x28, #152]
  422480:	mov	x27, #0x0                   	// #0
  422484:	mov	x22, #0x0                   	// #0
  422488:	str	xzr, [sp, #248]
  42248c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422490:	ldr	x0, [x28, #152]
  422494:	mov	x26, #0x0                   	// #0
  422498:	mov	x23, #0x0                   	// #0
  42249c:	mov	x27, #0x0                   	// #0
  4224a0:	mov	x24, #0x0                   	// #0
  4224a4:	mov	x22, #0x0                   	// #0
  4224a8:	str	xzr, [sp, #248]
  4224ac:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4224b0:	ldr	x0, [x28, #152]
  4224b4:	b	422498 <ASN1_generate_nconf@plt+0x3b28>
  4224b8:	mov	w0, #0x1                   	// #1
  4224bc:	str	w0, [sp, #400]
  4224c0:	b	421fac <ASN1_generate_nconf@plt+0x363c>
  4224c4:	add	w22, w22, #0x1
  4224c8:	b	42207c <ASN1_generate_nconf@plt+0x370c>
  4224cc:	bl	41a2a0 <ERR_clear_error@plt>
  4224d0:	b	421fdc <ASN1_generate_nconf@plt+0x366c>
  4224d4:	ldr	x1, [sp, #248]
  4224d8:	mov	x2, x20
  4224dc:	bl	41a800 <memcpy@plt>
  4224e0:	ldr	x0, [sp, #792]
  4224e4:	strb	wzr, [x0, x20]
  4224e8:	b	4222c4 <ASN1_generate_nconf@plt+0x3954>
  4224ec:	bl	41a2a0 <ERR_clear_error@plt>
  4224f0:	b	422008 <ASN1_generate_nconf@plt+0x3698>
  4224f4:	ldr	x4, [x19, #16]
  4224f8:	mov	w5, #0xffffffff            	// #-1
  4224fc:	add	x3, sp, #0x2c8
  422500:	add	x2, sp, #0x2b0
  422504:	add	x1, sp, #0x2a8
  422508:	add	x0, sp, #0x300
  42250c:	str	w5, [sp, #680]
  422510:	str	xzr, [sp, #688]
  422514:	str	xzr, [sp, #712]
  422518:	str	xzr, [sp, #768]
  42251c:	bl	421288 <ASN1_generate_nconf@plt+0x2918>
  422520:	cbz	w0, 4227bc <ASN1_generate_nconf@plt+0x3e4c>
  422524:	mov	w2, #0x98f                 	// #2447
  422528:	mov	x0, #0x0                   	// #0
  42252c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422530:	add	x1, x1, #0x910
  422534:	bl	41b1e0 <CRYPTO_free@plt>
  422538:	ldr	x0, [sp, #688]
  42253c:	bl	41d500 <ASN1_OBJECT_free@plt>
  422540:	ldr	x0, [sp, #712]
  422544:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  422548:	mov	x0, #0x0                   	// #0
  42254c:	bl	41ce00 <ASN1_ENUMERATED_free@plt>
  422550:	ldr	x0, [sp, #768]
  422554:	bl	419aa0 <ASN1_TIME_free@plt>
  422558:	b	4220c0 <ASN1_generate_nconf@plt+0x3750>
  42255c:	bl	41a2a0 <ERR_clear_error@plt>
  422560:	b	421f84 <ASN1_generate_nconf@plt+0x3614>
  422564:	bl	41a2a0 <ERR_clear_error@plt>
  422568:	b	421f4c <ASN1_generate_nconf@plt+0x35dc>
  42256c:	ldr	x0, [x28, #152]
  422570:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422574:	add	x1, x1, #0x5b8
  422578:	mov	x23, #0x0                   	// #0
  42257c:	mov	x27, #0x0                   	// #0
  422580:	mov	x24, #0x0                   	// #0
  422584:	bl	419740 <BIO_printf@plt>
  422588:	mov	x22, #0x0                   	// #0
  42258c:	ldr	x0, [x28, #152]
  422590:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422594:	ldr	x0, [x28, #152]
  422598:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42259c:	mov	x2, x22
  4225a0:	add	x1, x1, #0x618
  4225a4:	mov	x23, #0x0                   	// #0
  4225a8:	mov	x27, #0x0                   	// #0
  4225ac:	mov	x24, #0x0                   	// #0
  4225b0:	bl	419740 <BIO_printf@plt>
  4225b4:	ldr	x0, [x28, #152]
  4225b8:	mov	x22, #0x0                   	// #0
  4225bc:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4225c0:	ldr	x0, [x28, #152]
  4225c4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4225c8:	add	x1, x1, #0x580
  4225cc:	mov	x26, #0x0                   	// #0
  4225d0:	mov	x23, #0x0                   	// #0
  4225d4:	mov	x27, #0x0                   	// #0
  4225d8:	bl	419740 <BIO_printf@plt>
  4225dc:	mov	x24, #0x0                   	// #0
  4225e0:	mov	w1, #0x1                   	// #1
  4225e4:	mov	x25, #0x0                   	// #0
  4225e8:	ldr	x0, [x28, #152]
  4225ec:	str	xzr, [sp, #248]
  4225f0:	str	w1, [sp, #288]
  4225f4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4225f8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4225fc:	mov	x2, x22
  422600:	ldr	x0, [x28, #152]
  422604:	add	x1, x1, #0x648
  422608:	mov	x23, #0x0                   	// #0
  42260c:	b	4225a8 <ASN1_generate_nconf@plt+0x3c38>
  422610:	ldr	x0, [x28, #152]
  422614:	mov	x3, x22
  422618:	mov	x2, x23
  42261c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422620:	add	x1, x1, #0xb30
  422624:	mov	x23, #0x0                   	// #0
  422628:	bl	419740 <BIO_printf@plt>
  42262c:	mov	x27, #0x0                   	// #0
  422630:	ldr	x0, [x28, #152]
  422634:	mov	x24, #0x0                   	// #0
  422638:	mov	x22, #0x0                   	// #0
  42263c:	str	xzr, [sp, #248]
  422640:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422644:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422648:	mov	x2, x22
  42264c:	ldr	x0, [x28, #152]
  422650:	add	x1, x1, #0x680
  422654:	mov	x23, #0x0                   	// #0
  422658:	b	4225a8 <ASN1_generate_nconf@plt+0x3c38>
  42265c:	ldr	x0, [x28, #152]
  422660:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422664:	add	x1, x1, #0x6b8
  422668:	mov	x23, #0x0                   	// #0
  42266c:	mov	x27, #0x0                   	// #0
  422670:	mov	x24, #0x0                   	// #0
  422674:	bl	419740 <BIO_printf@plt>
  422678:	mov	x22, #0x0                   	// #0
  42267c:	ldr	x0, [x28, #152]
  422680:	str	xzr, [sp, #248]
  422684:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422688:	mov	x1, x23
  42268c:	mov	x0, x19
  422690:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64690>
  422694:	add	x2, x2, #0x98
  422698:	bl	41fe40 <ASN1_generate_nconf@plt+0x14d0>
  42269c:	str	x0, [sp, #408]
  4226a0:	cbnz	x0, 422a88 <ASN1_generate_nconf@plt+0x4118>
  4226a4:	ldr	x0, [x28, #152]
  4226a8:	mov	x23, #0x0                   	// #0
  4226ac:	mov	x27, #0x0                   	// #0
  4226b0:	mov	x22, #0x0                   	// #0
  4226b4:	str	xzr, [sp, #248]
  4226b8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4226bc:	ldr	x0, [x28, #152]
  4226c0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4226c4:	ldr	x2, [sp, #792]
  4226c8:	add	x1, x1, #0x4c0
  4226cc:	mov	w20, #0xffffffff            	// #-1
  4226d0:	bl	419740 <BIO_printf@plt>
  4226d4:	b	42232c <ASN1_generate_nconf@plt+0x39bc>
  4226d8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4226dc:	mov	w20, #0x1                   	// #1
  4226e0:	add	x1, x1, #0x520
  4226e4:	bl	419740 <BIO_printf@plt>
  4226e8:	b	42232c <ASN1_generate_nconf@plt+0x39bc>
  4226ec:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4226f0:	mov	w20, #0x1                   	// #1
  4226f4:	add	x1, x1, #0x4e0
  4226f8:	bl	419740 <BIO_printf@plt>
  4226fc:	b	42232c <ASN1_generate_nconf@plt+0x39bc>
  422700:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422704:	mov	w20, #0x1                   	// #1
  422708:	add	x1, x1, #0x508
  42270c:	bl	419740 <BIO_printf@plt>
  422710:	b	42232c <ASN1_generate_nconf@plt+0x39bc>
  422714:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422718:	mov	w20, #0x1                   	// #1
  42271c:	add	x1, x1, #0x4f0
  422720:	bl	419740 <BIO_printf@plt>
  422724:	b	42232c <ASN1_generate_nconf@plt+0x39bc>
  422728:	ldr	x20, [sp, #360]
  42272c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422730:	ldr	x0, [x28, #152]
  422734:	add	x1, x1, #0x708
  422738:	ldr	x2, [sp, #456]
  42273c:	mov	x3, x20
  422740:	mov	x23, #0x0                   	// #0
  422744:	mov	x27, #0x0                   	// #0
  422748:	mov	x24, #0x0                   	// #0
  42274c:	mov	x22, #0x0                   	// #0
  422750:	bl	419740 <BIO_printf@plt>
  422754:	mov	x0, x20
  422758:	bl	41be90 <perror@plt>
  42275c:	ldr	x0, [x28, #152]
  422760:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422764:	ldr	x0, [x28, #152]
  422768:	add	w2, w22, #0x1
  42276c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422770:	add	x1, x1, #0x780
  422774:	ldr	x19, [sp, #480]
  422778:	bl	419740 <BIO_printf@plt>
  42277c:	ldr	x0, [x28, #152]
  422780:	mov	x23, #0x0                   	// #0
  422784:	mov	x27, #0x0                   	// #0
  422788:	mov	x22, #0x0                   	// #0
  42278c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422790:	ldr	x0, [x28, #152]
  422794:	add	w2, w22, #0x1
  422798:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42279c:	add	x1, x1, #0x728
  4227a0:	ldr	x19, [sp, #480]
  4227a4:	bl	419740 <BIO_printf@plt>
  4227a8:	ldr	x0, [x28, #152]
  4227ac:	mov	x23, #0x0                   	// #0
  4227b0:	mov	x27, #0x0                   	// #0
  4227b4:	mov	x22, #0x0                   	// #0
  4227b8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4227bc:	mov	w2, #0x98f                 	// #2447
  4227c0:	mov	x0, #0x0                   	// #0
  4227c4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4227c8:	add	x1, x1, #0x910
  4227cc:	ldr	x19, [sp, #480]
  4227d0:	bl	41b1e0 <CRYPTO_free@plt>
  4227d4:	ldr	x0, [sp, #688]
  4227d8:	mov	w20, w22
  4227dc:	mov	x23, #0x0                   	// #0
  4227e0:	mov	x27, #0x0                   	// #0
  4227e4:	mov	x22, #0x0                   	// #0
  4227e8:	bl	41d500 <ASN1_OBJECT_free@plt>
  4227ec:	ldr	x0, [sp, #712]
  4227f0:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  4227f4:	mov	x0, #0x0                   	// #0
  4227f8:	bl	41ce00 <ASN1_ENUMERATED_free@plt>
  4227fc:	ldr	x0, [sp, #768]
  422800:	bl	419aa0 <ASN1_TIME_free@plt>
  422804:	ldr	x0, [x28, #152]
  422808:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42280c:	add	w2, w20, #0x1
  422810:	add	x1, x1, #0xf18
  422814:	bl	419740 <BIO_printf@plt>
  422818:	ldr	x0, [x28, #152]
  42281c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422820:	ldr	x19, [sp, #480]
  422824:	cbnz	w21, 424384 <ASN1_generate_nconf@plt+0x5a14>
  422828:	mov	x0, x24
  42282c:	bl	45bdf8 <ASN1_generate_nconf@plt+0x3d488>
  422830:	cmp	w0, #0x0
  422834:	b.le	42432c <ASN1_generate_nconf@plt+0x59bc>
  422838:	ldr	w0, [sp, #444]
  42283c:	cbz	w0, 42299c <ASN1_generate_nconf@plt+0x402c>
  422840:	cbnz	w21, 422cec <ASN1_generate_nconf@plt+0x437c>
  422844:	bl	41d710 <ASN1_UTCTIME_new@plt>
  422848:	mov	x22, x0
  42284c:	cbz	x0, 422cc8 <ASN1_generate_nconf@plt+0x4358>
  422850:	mov	x1, #0x0                   	// #0
  422854:	bl	41b730 <X509_gmtime_adj@plt>
  422858:	cbz	x0, 422cc0 <ASN1_generate_nconf@plt+0x4350>
  42285c:	ldr	w0, [x22]
  422860:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422864:	add	x1, x1, #0x838
  422868:	str	wzr, [sp, #444]
  42286c:	add	w0, w0, #0x1
  422870:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  422874:	ldrsw	x2, [x22]
  422878:	ldr	x1, [x22, #8]
  42287c:	str	x0, [sp, #480]
  422880:	bl	41a800 <memcpy@plt>
  422884:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  422888:	ldrsw	x2, [x22]
  42288c:	add	x1, x0, #0x848
  422890:	str	x1, [sp, #528]
  422894:	ldr	x0, [sp, #480]
  422898:	strb	wzr, [x0, x2]
  42289c:	mov	x2, #0x2                   	// #2
  4228a0:	bl	41b450 <strncmp@plt>
  4228a4:	str	w0, [sp, #512]
  4228a8:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  4228ac:	add	x0, x0, #0x850
  4228b0:	str	x0, [sp, #520]
  4228b4:	str	w20, [sp, #536]
  4228b8:	str	x19, [sp, #544]
  4228bc:	mov	w19, #0x0                   	// #0
  4228c0:	str	w21, [sp, #568]
  4228c4:	ldr	x0, [x24, #8]
  4228c8:	ldr	x0, [x0, #8]
  4228cc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4228d0:	cmp	w19, w0
  4228d4:	b.ge	422968 <ASN1_generate_nconf@plt+0x3ff8>  // b.tcont
  4228d8:	ldr	x0, [x24, #8]
  4228dc:	mov	w1, w19
  4228e0:	ldr	x0, [x0, #8]
  4228e4:	bl	419630 <OPENSSL_sk_value@plt>
  4228e8:	mov	x20, x0
  4228ec:	ldr	x21, [x0]
  4228f0:	ldrb	w0, [x21]
  4228f4:	cmp	w0, #0x56
  4228f8:	b.eq	422904 <ASN1_generate_nconf@plt+0x3f94>  // b.none
  4228fc:	add	w19, w19, #0x1
  422900:	b	4228c4 <ASN1_generate_nconf@plt+0x3f54>
  422904:	ldr	x5, [x20, #8]
  422908:	mov	x2, #0x2                   	// #2
  42290c:	ldr	x1, [sp, #528]
  422910:	mov	x0, x5
  422914:	str	x5, [sp, #552]
  422918:	bl	41b450 <strncmp@plt>
  42291c:	cmp	w0, #0x0
  422920:	ldr	w0, [sp, #512]
  422924:	ldr	x5, [sp, #552]
  422928:	b.le	42447c <ASN1_generate_nconf@plt+0x5b0c>
  42292c:	cmp	w0, #0x0
  422930:	b.gt	424484 <ASN1_generate_nconf@plt+0x5b14>
  422934:	mov	w0, #0x45                  	// #69
  422938:	strb	w0, [x21]
  42293c:	ldr	w0, [sp, #444]
  422940:	add	w19, w19, #0x1
  422944:	ldr	x1, [sp, #520]
  422948:	add	w0, w0, #0x1
  42294c:	str	w0, [sp, #444]
  422950:	ldr	x0, [x20]
  422954:	strb	wzr, [x0, #1]
  422958:	ldr	x0, [x28, #152]
  42295c:	ldr	x2, [x20, #24]
  422960:	bl	419740 <BIO_printf@plt>
  422964:	b	4228c4 <ASN1_generate_nconf@plt+0x3f54>
  422968:	mov	x0, x22
  42296c:	ldr	w20, [sp, #536]
  422970:	ldr	w21, [sp, #568]
  422974:	ldr	x19, [sp, #544]
  422978:	bl	41b600 <ASN1_UTCTIME_free@plt>
  42297c:	ldr	x0, [sp, #480]
  422980:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422984:	mov	w2, #0x8e9                 	// #2281
  422988:	add	x1, x1, #0x910
  42298c:	bl	41b1e0 <CRYPTO_free@plt>
  422990:	ldr	w0, [sp, #444]
  422994:	cbnz	w0, 42442c <ASN1_generate_nconf@plt+0x5abc>
  422998:	cbnz	w21, 424418 <ASN1_generate_nconf@plt+0x5aa8>
  42299c:	ldr	x0, [sp, #408]
  4229a0:	cbz	x0, 4229c8 <ASN1_generate_nconf@plt+0x4058>
  4229a4:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  4229a8:	mov	x22, x0
  4229ac:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4229b0:	add	x0, x0, #0xfe8
  4229b4:	str	x22, [x0, #8]
  4229b8:	cbz	x22, 4244b8 <ASN1_generate_nconf@plt+0x5b48>
  4229bc:	cbnz	w21, 4244a0 <ASN1_generate_nconf@plt+0x5b30>
  4229c0:	ldr	x0, [sp, #304]
  4229c4:	cbz	x0, 422c5c <ASN1_generate_nconf@plt+0x42ec>
  4229c8:	ldr	w0, [sp, #368]
  4229cc:	orr	w0, w20, w0
  4229d0:	str	w0, [sp, #444]
  4229d4:	cbz	w0, 4229fc <ASN1_generate_nconf@plt+0x408c>
  4229d8:	ldr	x1, [sp, #392]
  4229dc:	cmp	x1, #0x0
  4229e0:	ldr	w1, [sp, #496]
  4229e4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4229e8:	ldr	w1, [sp, #256]
  4229ec:	csel	w0, w0, wzr, ne  // ne = any
  4229f0:	str	w0, [sp, #444]
  4229f4:	csel	w0, w0, w1, ne  // ne = any
  4229f8:	str	w0, [sp, #256]
  4229fc:	add	x1, sp, #0x260
  422a00:	mov	x0, x25
  422a04:	bl	41e770 <EVP_PKEY_get_default_digest_nid@plt>
  422a08:	mov	w22, w0
  422a0c:	cmp	w0, #0x2
  422a10:	b.eq	4244cc <ASN1_generate_nconf@plt+0x5b5c>  // b.none
  422a14:	cbz	x27, 422c90 <ASN1_generate_nconf@plt+0x4320>
  422a18:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422a1c:	mov	x0, x27
  422a20:	add	x1, x1, #0x2b0
  422a24:	bl	41d250 <strcmp@plt>
  422a28:	cbnz	w0, 422a40 <ASN1_generate_nconf@plt+0x40d0>
  422a2c:	cmp	w22, #0x0
  422a30:	b.le	4244e0 <ASN1_generate_nconf@plt+0x5b70>
  422a34:	ldr	w0, [sp, #608]
  422a38:	bl	41de40 <OBJ_nid2sn@plt>
  422a3c:	mov	x27, x0
  422a40:	mov	x0, x27
  422a44:	add	x1, sp, #0x270
  422a48:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  422a4c:	cbz	w0, 42432c <ASN1_generate_nconf@plt+0x59bc>
  422a50:	cbz	w20, 422d38 <ASN1_generate_nconf@plt+0x43c8>
  422a54:	ldr	w0, [sp, #352]
  422a58:	cbnz	w0, 422d04 <ASN1_generate_nconf@plt+0x4394>
  422a5c:	cbnz	w21, 424340 <ASN1_generate_nconf@plt+0x59d0>
  422a60:	ldr	x0, [sp, #344]
  422a64:	cbz	x0, 424310 <ASN1_generate_nconf@plt+0x59a0>
  422a68:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422a6c:	mov	x1, x23
  422a70:	add	x2, x2, #0x970
  422a74:	mov	x0, x19
  422a78:	bl	41d030 <NCONF_get_string@plt>
  422a7c:	cbz	x0, 422688 <ASN1_generate_nconf@plt+0x3d18>
  422a80:	str	xzr, [sp, #408]
  422a84:	str	w20, [sp, #416]
  422a88:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  422a8c:	add	x0, x0, #0xfe8
  422a90:	ldr	x22, [x0, #8]
  422a94:	cbz	x22, 42427c <ASN1_generate_nconf@plt+0x590c>
  422a98:	ldr	x0, [sp, #320]
  422a9c:	cbz	x0, 424240 <ASN1_generate_nconf@plt+0x58d0>
  422aa0:	ldr	x1, [sp, #320]
  422aa4:	mov	x0, #0x0                   	// #0
  422aa8:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  422aac:	cbz	w0, 42421c <ASN1_generate_nconf@plt+0x58ac>
  422ab0:	ldr	x0, [sp, #336]
  422ab4:	cbz	x0, 4241ac <ASN1_generate_nconf@plt+0x583c>
  422ab8:	ldr	x1, [sp, #336]
  422abc:	mov	x0, #0x0                   	// #0
  422ac0:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  422ac4:	cbz	w0, 424188 <ASN1_generate_nconf@plt+0x5818>
  422ac8:	ldr	x0, [sp, #656]
  422acc:	cbz	x0, 4240f4 <ASN1_generate_nconf@plt+0x5784>
  422ad0:	ldr	w0, [sp, #416]
  422ad4:	cbz	w0, 4240b8 <ASN1_generate_nconf@plt+0x5748>
  422ad8:	bl	41c240 <BN_new@plt>
  422adc:	str	x0, [sp, #616]
  422ae0:	cbz	x0, 424094 <ASN1_generate_nconf@plt+0x5724>
  422ae4:	mov	x1, #0x0                   	// #0
  422ae8:	bl	45bbe0 <ASN1_generate_nconf@plt+0x3d270>
  422aec:	cbz	w0, 424094 <ASN1_generate_nconf@plt+0x5724>
  422af0:	ldr	x1, [sp, #344]
  422af4:	mov	x0, x19
  422af8:	bl	41dd40 <NCONF_get_section@plt>
  422afc:	mov	x22, x0
  422b00:	cbz	x0, 42406c <ASN1_generate_nconf@plt+0x56fc>
  422b04:	bl	41b100 <OPENSSL_sk_new_null@plt>
  422b08:	mov	x27, x0
  422b0c:	cbz	x0, 424048 <ASN1_generate_nconf@plt+0x56d8>
  422b10:	ldr	x0, [sp, #296]
  422b14:	cbz	x0, 42403c <ASN1_generate_nconf@plt+0x56cc>
  422b18:	ldr	x2, [sp, #616]
  422b1c:	str	x2, [sp, #512]
  422b20:	ldr	x2, [sp, #624]
  422b24:	str	x2, [sp, #496]
  422b28:	ldr	x2, [sp, #656]
  422b2c:	str	x2, [sp, #520]
  422b30:	ldr	x2, [sp, #664]
  422b34:	str	x2, [sp, #528]
  422b38:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  422b3c:	str	x0, [sp, #536]
  422b40:	ldr	w3, [sp, #600]
  422b44:	add	x2, sp, #0x300
  422b48:	ldr	x1, [sp, #296]
  422b4c:	mov	x0, #0x0                   	// #0
  422b50:	str	w3, [sp, #568]
  422b54:	bl	41b240 <CONF_load@plt>
  422b58:	str	x0, [sp, #480]
  422b5c:	cbz	x0, 424010 <ASN1_generate_nconf@plt+0x56a0>
  422b60:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422b64:	add	x1, x1, #0x2b0
  422b68:	bl	41c070 <CONF_get_section@plt>
  422b6c:	str	x0, [sp, #544]
  422b70:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422b74:	cbz	w0, 423ff0 <ASN1_generate_nconf@plt+0x5680>
  422b78:	bl	41dbe0 <X509_REQ_new@plt>
  422b7c:	str	x0, [sp, #416]
  422b80:	cbz	x0, 423e64 <ASN1_generate_nconf@plt+0x54f4>
  422b84:	bl	41b570 <X509_REQ_get_subject_name@plt>
  422b88:	str	x0, [sp, #552]
  422b8c:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  422b90:	add	x0, x0, #0xba8
  422b94:	str	x19, [sp, #448]
  422b98:	str	x0, [sp, #560]
  422b9c:	mov	w0, #0x0                   	// #0
  422ba0:	mov	w19, w0
  422ba4:	str	xzr, [sp, #344]
  422ba8:	str	w20, [sp, #572]
  422bac:	ldr	x20, [sp, #544]
  422bb0:	mov	x0, x20
  422bb4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422bb8:	cmp	w0, w19
  422bbc:	b.le	423400 <ASN1_generate_nconf@plt+0x4a90>
  422bc0:	mov	x0, x20
  422bc4:	mov	w1, w19
  422bc8:	bl	419630 <OPENSSL_sk_value@plt>
  422bcc:	mov	x20, x0
  422bd0:	ldr	x2, [x0, #8]
  422bd4:	ldrb	w0, [x2]
  422bd8:	cbz	w0, 422c0c <ASN1_generate_nconf@plt+0x429c>
  422bdc:	mov	x1, x2
  422be0:	b	422be8 <ASN1_generate_nconf@plt+0x4278>
  422be4:	cbz	w0, 422c0c <ASN1_generate_nconf@plt+0x429c>
  422be8:	and	w3, w0, #0xfffffffd
  422bec:	cmp	w3, #0x2c
  422bf0:	cset	w3, eq  // eq = none
  422bf4:	cmp	w0, #0x3a
  422bf8:	csinc	w3, w3, wzr, ne  // ne = any
  422bfc:	ldrb	w0, [x1, #1]!
  422c00:	cbz	w3, 422be4 <ASN1_generate_nconf@plt+0x4274>
  422c04:	cmp	w0, #0x0
  422c08:	csel	x2, x2, x1, eq  // eq = none
  422c0c:	ldr	x3, [x20, #16]
  422c10:	mov	x0, x2
  422c14:	str	x3, [sp, #576]
  422c18:	str	x2, [sp, #584]
  422c1c:	bl	41bb30 <OBJ_txt2nid@plt>
  422c20:	mov	w1, w0
  422c24:	ldr	x3, [sp, #576]
  422c28:	cbnz	w0, 4233dc <ASN1_generate_nconf@plt+0x4a6c>
  422c2c:	ldr	x1, [sp, #560]
  422c30:	ldr	x2, [sp, #584]
  422c34:	mov	x0, x2
  422c38:	bl	41d250 <strcmp@plt>
  422c3c:	cbnz	w0, 422c54 <ASN1_generate_nconf@plt+0x42e4>
  422c40:	ldr	x0, [x20, #16]
  422c44:	mov	w1, #0xffffffff            	// #-1
  422c48:	bl	41af20 <NETSCAPE_SPKI_b64_decode@plt>
  422c4c:	str	x0, [sp, #344]
  422c50:	cbz	x0, 422eb0 <ASN1_generate_nconf@plt+0x4540>
  422c54:	add	w19, w19, #0x1
  422c58:	b	422bac <ASN1_generate_nconf@plt+0x423c>
  422c5c:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  422c60:	add	x0, x0, #0xfe8
  422c64:	adrp	x22, 464000 <ASN1_generate_nconf@plt+0x45690>
  422c68:	add	x22, x22, #0x2b0
  422c6c:	mov	x1, x22
  422c70:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422c74:	ldr	x0, [x0, #8]
  422c78:	add	x2, x2, #0x8f8
  422c7c:	bl	41d030 <NCONF_get_string@plt>
  422c80:	cmp	x0, #0x0
  422c84:	csel	x0, x0, x22, ne  // ne = any
  422c88:	str	x0, [sp, #304]
  422c8c:	b	4229c8 <ASN1_generate_nconf@plt+0x4058>
  422c90:	mov	x1, x23
  422c94:	mov	x0, x19
  422c98:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422c9c:	add	x2, x2, #0x908
  422ca0:	bl	41fe40 <ASN1_generate_nconf@plt+0x14d0>
  422ca4:	mov	x27, x0
  422ca8:	cbnz	x0, 422a18 <ASN1_generate_nconf@plt+0x40a8>
  422cac:	ldr	x0, [x28, #152]
  422cb0:	mov	x23, #0x0                   	// #0
  422cb4:	mov	x22, #0x0                   	// #0
  422cb8:	str	xzr, [sp, #248]
  422cbc:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422cc0:	mov	x0, x22
  422cc4:	bl	41b600 <ASN1_UTCTIME_free@plt>
  422cc8:	ldr	x0, [x28, #152]
  422ccc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422cd0:	add	x1, x1, #0x860
  422cd4:	mov	x23, #0x0                   	// #0
  422cd8:	mov	x27, #0x0                   	// #0
  422cdc:	mov	x22, #0x0                   	// #0
  422ce0:	bl	419740 <BIO_printf@plt>
  422ce4:	ldr	x0, [x28, #152]
  422ce8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422cec:	ldr	x0, [x28, #152]
  422cf0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422cf4:	ldr	x2, [sp, #456]
  422cf8:	add	x1, x1, #0x820
  422cfc:	bl	419740 <BIO_printf@plt>
  422d00:	b	422844 <ASN1_generate_nconf@plt+0x3ed4>
  422d04:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422d08:	mov	x1, x23
  422d0c:	add	x2, x2, #0x930
  422d10:	mov	x0, x19
  422d14:	bl	41d030 <NCONF_get_string@plt>
  422d18:	cbz	x0, 422a5c <ASN1_generate_nconf@plt+0x40ec>
  422d1c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422d20:	add	x1, x1, #0x940
  422d24:	bl	41d250 <strcmp@plt>
  422d28:	cmp	w0, #0x0
  422d2c:	cset	w0, ne  // ne = any
  422d30:	str	w0, [sp, #352]
  422d34:	b	422a5c <ASN1_generate_nconf@plt+0x40ec>
  422d38:	mov	x27, #0x0                   	// #0
  422d3c:	ldr	w0, [sp, #368]
  422d40:	cbz	w0, 423ec4 <ASN1_generate_nconf@plt+0x5554>
  422d44:	ldr	x0, [sp, #328]
  422d48:	cbz	x0, 423ea0 <ASN1_generate_nconf@plt+0x5530>
  422d4c:	mov	x3, #0x0                   	// #0
  422d50:	mov	x2, #0x0                   	// #0
  422d54:	mov	w5, #0x1                   	// #1
  422d58:	mov	x4, #0x0                   	// #0
  422d5c:	add	x0, sp, #0x2c8
  422d60:	mov	x1, #0x0                   	// #0
  422d64:	bl	41b1f0 <X509V3_set_ctx@plt>
  422d68:	mov	x1, x19
  422d6c:	add	x0, sp, #0x2c8
  422d70:	bl	419ae0 <X509V3_set_nconf@plt>
  422d74:	ldr	x2, [sp, #328]
  422d78:	add	x1, sp, #0x2c8
  422d7c:	mov	x0, x19
  422d80:	mov	x3, #0x0                   	// #0
  422d84:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  422d88:	cbz	w0, 423e7c <ASN1_generate_nconf@plt+0x550c>
  422d8c:	mov	x1, x23
  422d90:	mov	x0, x19
  422d94:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  422d98:	add	x2, x2, #0xe30
  422d9c:	bl	41d030 <NCONF_get_string@plt>
  422da0:	str	x0, [sp, #312]
  422da4:	cbz	x0, 423e74 <ASN1_generate_nconf@plt+0x5504>
  422da8:	mov	x2, #0x0                   	// #0
  422dac:	mov	w1, #0x0                   	// #0
  422db0:	bl	45bcb0 <ASN1_generate_nconf@plt+0x3d340>
  422db4:	mov	x22, x0
  422db8:	cbz	x0, 423f40 <ASN1_generate_nconf@plt+0x55d0>
  422dbc:	ldr	x0, [sp, #640]
  422dc0:	ldr	x1, [sp, #648]
  422dc4:	orr	x0, x0, x1
  422dc8:	ldr	x1, [sp, #424]
  422dcc:	orr	x0, x0, x1
  422dd0:	cbz	x0, 423ed0 <ASN1_generate_nconf@plt+0x5560>
  422dd4:	cbnz	w21, 423100 <ASN1_generate_nconf@plt+0x4790>
  422dd8:	bl	4195e0 <X509_CRL_new@plt>
  422ddc:	mov	x23, x0
  422de0:	cbz	x0, 4230f4 <ASN1_generate_nconf@plt+0x4784>
  422de4:	mov	x0, x26
  422de8:	bl	41d620 <X509_get_subject_name@plt>
  422dec:	mov	x1, x0
  422df0:	mov	x0, x23
  422df4:	bl	419840 <X509_CRL_set_issuer_name@plt>
  422df8:	cbz	w0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  422dfc:	bl	41d890 <ASN1_TIME_new@plt>
  422e00:	mov	x20, x0
  422e04:	cbz	x0, 4233bc <ASN1_generate_nconf@plt+0x4a4c>
  422e08:	mov	x1, #0x0                   	// #0
  422e0c:	bl	41b730 <X509_gmtime_adj@plt>
  422e10:	cbz	x0, 4233bc <ASN1_generate_nconf@plt+0x4a4c>
  422e14:	mov	x1, x20
  422e18:	mov	x0, x23
  422e1c:	bl	41c580 <X509_CRL_set1_lastUpdate@plt>
  422e20:	cbz	w0, 4233bc <ASN1_generate_nconf@plt+0x4a4c>
  422e24:	ldr	x4, [sp, #424]
  422e28:	mov	x0, #0xe10                 	// #3600
  422e2c:	ldr	x2, [sp, #648]
  422e30:	mov	x3, #0x0                   	// #0
  422e34:	ldr	w1, [sp, #640]
  422e38:	madd	x2, x2, x0, x4
  422e3c:	mov	x0, x20
  422e40:	bl	41b0b0 <X509_time_adj_ex@plt>
  422e44:	cbz	x0, 4233bc <ASN1_generate_nconf@plt+0x4a4c>
  422e48:	mov	x1, x20
  422e4c:	mov	x0, x23
  422e50:	str	wzr, [sp, #320]
  422e54:	bl	41b5b0 <X509_CRL_set1_nextUpdate@plt>
  422e58:	mov	x0, x20
  422e5c:	mov	w20, #0x0                   	// #0
  422e60:	bl	419aa0 <ASN1_TIME_free@plt>
  422e64:	stp	x27, x19, [sp, #296]
  422e68:	mov	w19, w20
  422e6c:	str	x25, [sp, #256]
  422e70:	ldr	x0, [x24, #8]
  422e74:	ldr	x0, [x0, #8]
  422e78:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422e7c:	cmp	w19, w0
  422e80:	b.ge	423114 <ASN1_generate_nconf@plt+0x47a4>  // b.tcont
  422e84:	ldr	x0, [x24, #8]
  422e88:	mov	w1, w19
  422e8c:	ldr	x0, [x0, #8]
  422e90:	bl	419630 <OPENSSL_sk_value@plt>
  422e94:	mov	x27, x0
  422e98:	ldr	x0, [x0]
  422e9c:	ldrb	w0, [x0]
  422ea0:	cmp	w0, #0x52
  422ea4:	b.eq	422efc <ASN1_generate_nconf@plt+0x458c>  // b.none
  422ea8:	add	w19, w19, #0x1
  422eac:	b	422e70 <ASN1_generate_nconf@plt+0x4500>
  422eb0:	ldr	x0, [x28, #152]
  422eb4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  422eb8:	add	x1, x1, #0xbb0
  422ebc:	ldr	x19, [sp, #448]
  422ec0:	bl	419740 <BIO_printf@plt>
  422ec4:	ldr	x0, [x28, #152]
  422ec8:	bl	41e7f0 <ERR_print_errors@plt>
  422ecc:	ldr	x0, [sp, #416]
  422ed0:	mov	x23, #0x0                   	// #0
  422ed4:	mov	x22, #0x0                   	// #0
  422ed8:	bl	41b8f0 <X509_REQ_free@plt>
  422edc:	ldr	x0, [sp, #480]
  422ee0:	bl	41cd00 <CONF_free@plt>
  422ee4:	ldr	x0, [sp, #344]
  422ee8:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  422eec:	mov	x0, #0x0                   	// #0
  422ef0:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  422ef4:	ldr	x0, [x28, #152]
  422ef8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  422efc:	bl	41d340 <X509_REVOKED_new@plt>
  422f00:	mov	x25, x0
  422f04:	cbz	x0, 4230ec <ASN1_generate_nconf@plt+0x477c>
  422f08:	ldr	x4, [x27, #16]
  422f0c:	mov	w0, #0xffffffff            	// #-1
  422f10:	add	x3, sp, #0x2b0
  422f14:	add	x2, sp, #0x2a8
  422f18:	add	x1, sp, #0x264
  422f1c:	str	w0, [sp, #612]
  422f20:	add	x0, sp, #0x2c8
  422f24:	str	xzr, [sp, #680]
  422f28:	str	xzr, [sp, #688]
  422f2c:	str	xzr, [sp, #712]
  422f30:	bl	421288 <ASN1_generate_nconf@plt+0x2918>
  422f34:	cbz	w0, 4230dc <ASN1_generate_nconf@plt+0x476c>
  422f38:	ldr	x1, [sp, #712]
  422f3c:	mov	x0, x25
  422f40:	bl	41d8a0 <X509_REVOKED_set_revocationDate@plt>
  422f44:	cbz	w0, 4230dc <ASN1_generate_nconf@plt+0x476c>
  422f48:	ldr	w0, [sp, #612]
  422f4c:	cmn	w0, #0x1
  422f50:	b.eq	4230ac <ASN1_generate_nconf@plt+0x473c>  // b.none
  422f54:	bl	41c920 <ASN1_ENUMERATED_new@plt>
  422f58:	mov	x20, x0
  422f5c:	cbz	x0, 4230dc <ASN1_generate_nconf@plt+0x476c>
  422f60:	ldrsw	x1, [sp, #612]
  422f64:	bl	41c530 <ASN1_ENUMERATED_set@plt>
  422f68:	cbz	w0, 423068 <ASN1_generate_nconf@plt+0x46f8>
  422f6c:	mov	x2, x20
  422f70:	mov	x0, x25
  422f74:	mov	x4, #0x0                   	// #0
  422f78:	mov	w3, #0x0                   	// #0
  422f7c:	mov	w1, #0x8d                  	// #141
  422f80:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  422f84:	cbz	w0, 423068 <ASN1_generate_nconf@plt+0x46f8>
  422f88:	ldr	x2, [sp, #688]
  422f8c:	cbz	x2, 422fa8 <ASN1_generate_nconf@plt+0x4638>
  422f90:	mov	x0, x25
  422f94:	mov	x4, #0x0                   	// #0
  422f98:	mov	w3, #0x0                   	// #0
  422f9c:	mov	w1, #0x8e                  	// #142
  422fa0:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  422fa4:	cbz	w0, 423068 <ASN1_generate_nconf@plt+0x46f8>
  422fa8:	ldr	x2, [sp, #680]
  422fac:	cbz	x2, 422fc8 <ASN1_generate_nconf@plt+0x4658>
  422fb0:	mov	x0, x25
  422fb4:	mov	x4, #0x0                   	// #0
  422fb8:	mov	w3, #0x0                   	// #0
  422fbc:	mov	w1, #0x1ae                 	// #430
  422fc0:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  422fc4:	cbz	w0, 423068 <ASN1_generate_nconf@plt+0x46f8>
  422fc8:	ldr	w0, [sp, #612]
  422fcc:	cmn	w0, #0x1
  422fd0:	b.eq	4230c4 <ASN1_generate_nconf@plt+0x4754>  // b.none
  422fd4:	mov	x0, #0x0                   	// #0
  422fd8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  422fdc:	mov	w2, #0x98f                 	// #2447
  422fe0:	add	x1, x1, #0x910
  422fe4:	bl	41b1e0 <CRYPTO_free@plt>
  422fe8:	ldr	w0, [sp, #368]
  422fec:	str	w0, [sp, #320]
  422ff0:	ldr	x0, [sp, #680]
  422ff4:	bl	41d500 <ASN1_OBJECT_free@plt>
  422ff8:	ldr	x0, [sp, #688]
  422ffc:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  423000:	mov	x0, x20
  423004:	bl	41ce00 <ASN1_ENUMERATED_free@plt>
  423008:	ldr	x0, [sp, #712]
  42300c:	bl	419aa0 <ASN1_TIME_free@plt>
  423010:	ldr	x1, [x27, #24]
  423014:	add	x0, sp, #0x268
  423018:	bl	41b640 <BN_hex2bn@plt>
  42301c:	cbz	w0, 4230b4 <ASN1_generate_nconf@plt+0x4744>
  423020:	ldr	x0, [sp, #616]
  423024:	mov	x1, #0x0                   	// #0
  423028:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  42302c:	mov	x20, x0
  423030:	ldr	x0, [sp, #616]
  423034:	bl	41e870 <BN_free@plt>
  423038:	str	xzr, [sp, #616]
  42303c:	cbz	x20, 4230ec <ASN1_generate_nconf@plt+0x477c>
  423040:	mov	x1, x20
  423044:	mov	x0, x25
  423048:	bl	41d8c0 <X509_REVOKED_set_serialNumber@plt>
  42304c:	add	w19, w19, #0x1
  423050:	mov	x0, x20
  423054:	bl	41b800 <ASN1_INTEGER_free@plt>
  423058:	mov	x1, x25
  42305c:	mov	x0, x23
  423060:	bl	41c030 <X509_CRL_add0_revoked@plt>
  423064:	b	422e70 <ASN1_generate_nconf@plt+0x4500>
  423068:	ldp	x27, x19, [sp, #296]
  42306c:	ldr	x25, [sp, #256]
  423070:	mov	w2, #0x98f                 	// #2447
  423074:	mov	x0, #0x0                   	// #0
  423078:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42307c:	add	x1, x1, #0x910
  423080:	bl	41b1e0 <CRYPTO_free@plt>
  423084:	ldr	x0, [sp, #680]
  423088:	bl	41d500 <ASN1_OBJECT_free@plt>
  42308c:	ldr	x0, [sp, #688]
  423090:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  423094:	mov	x0, x20
  423098:	bl	41ce00 <ASN1_ENUMERATED_free@plt>
  42309c:	ldr	x0, [sp, #712]
  4230a0:	bl	419aa0 <ASN1_TIME_free@plt>
  4230a4:	ldr	x0, [x28, #152]
  4230a8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4230ac:	mov	x20, #0x0                   	// #0
  4230b0:	b	422f88 <ASN1_generate_nconf@plt+0x4618>
  4230b4:	ldr	x0, [x28, #152]
  4230b8:	ldr	x25, [sp, #256]
  4230bc:	ldp	x27, x19, [sp, #296]
  4230c0:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4230c4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4230c8:	mov	w2, #0x98f                 	// #2447
  4230cc:	add	x1, x1, #0x910
  4230d0:	mov	x0, #0x0                   	// #0
  4230d4:	bl	41b1e0 <CRYPTO_free@plt>
  4230d8:	b	422ff0 <ASN1_generate_nconf@plt+0x4680>
  4230dc:	mov	x20, #0x0                   	// #0
  4230e0:	ldr	x25, [sp, #256]
  4230e4:	ldp	x27, x19, [sp, #296]
  4230e8:	b	423070 <ASN1_generate_nconf@plt+0x4700>
  4230ec:	ldp	x27, x19, [sp, #296]
  4230f0:	ldr	x25, [sp, #256]
  4230f4:	str	xzr, [sp, #248]
  4230f8:	ldr	x0, [x28, #152]
  4230fc:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423100:	ldr	x0, [x28, #152]
  423104:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423108:	add	x1, x1, #0xec8
  42310c:	bl	419740 <BIO_printf@plt>
  423110:	b	422dd8 <ASN1_generate_nconf@plt+0x4468>
  423114:	mov	x0, x23
  423118:	ldr	x25, [sp, #256]
  42311c:	ldp	x27, x19, [sp, #296]
  423120:	bl	41e3b0 <X509_CRL_sort@plt>
  423124:	cbnz	w21, 4233a8 <ASN1_generate_nconf@plt+0x4a38>
  423128:	ldr	x1, [sp, #312]
  42312c:	ldr	x0, [sp, #328]
  423130:	orr	x0, x0, x1
  423134:	cbnz	x0, 4232b4 <ASN1_generate_nconf@plt+0x4944>
  423138:	ldr	w0, [sp, #320]
  42313c:	cbz	w0, 423150 <ASN1_generate_nconf@plt+0x47e0>
  423140:	mov	x0, x23
  423144:	mov	x1, #0x1                   	// #1
  423148:	bl	41bf60 <X509_CRL_set_version@plt>
  42314c:	cbz	w0, 4230f4 <ASN1_generate_nconf@plt+0x4784>
  423150:	mov	x0, x22
  423154:	bl	41e870 <BN_free@plt>
  423158:	ldr	x3, [sp, #264]
  42315c:	mov	x1, x25
  423160:	ldr	x2, [sp, #624]
  423164:	mov	x0, x23
  423168:	bl	43c340 <ASN1_generate_nconf@plt+0x1d9d0>
  42316c:	cbz	w0, 4225b4 <ASN1_generate_nconf@plt+0x3c44>
  423170:	ldr	w0, [sp, #444]
  423174:	mov	w1, #0x8001                	// #32769
  423178:	mov	w2, #0x4                   	// #4
  42317c:	cmp	w0, #0x0
  423180:	ldr	x0, [sp, #392]
  423184:	csel	w2, w2, w1, ne  // ne = any
  423188:	mov	w1, #0x77                  	// #119
  42318c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  423190:	mov	x20, x0
  423194:	cbz	x0, 423268 <ASN1_generate_nconf@plt+0x48f8>
  423198:	mov	x1, x23
  42319c:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  4231a0:	ldr	x0, [sp, #312]
  4231a4:	cbz	x0, 4231c0 <ASN1_generate_nconf@plt+0x4850>
  4231a8:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4231ac:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4231b0:	add	x2, x2, #0x8a0
  4231b4:	add	x1, x1, #0x898
  4231b8:	bl	45ba48 <ASN1_generate_nconf@plt+0x3d0d8>
  4231bc:	cbz	w0, 42331c <ASN1_generate_nconf@plt+0x49ac>
  4231c0:	ldr	w0, [sp, #292]
  4231c4:	cbz	w0, 4232a4 <ASN1_generate_nconf@plt+0x4934>
  4231c8:	ldr	x0, [sp, #280]
  4231cc:	cbz	x0, 423284 <ASN1_generate_nconf@plt+0x4914>
  4231d0:	ldr	x2, [sp, #280]
  4231d4:	mov	w1, #0x8005                	// #32773
  4231d8:	mov	x0, x2
  4231dc:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4231e0:	mov	x22, x0
  4231e4:	cbz	x0, 423278 <ASN1_generate_nconf@plt+0x4908>
  4231e8:	ldr	w1, [sp, #292]
  4231ec:	ldr	x3, [sp, #432]
  4231f0:	cmp	w1, #0x2
  4231f4:	ldr	w1, [sp, #464]
  4231f8:	csinv	w2, w1, wzr, ne  // ne = any
  4231fc:	mov	x1, x24
  423200:	bl	41f768 <ASN1_generate_nconf@plt+0xdf8>
  423204:	cmp	w0, #0x0
  423208:	b.le	42331c <ASN1_generate_nconf@plt+0x49ac>
  42320c:	mov	x0, x22
  423210:	bl	41e260 <X509_free@plt>
  423214:	ldr	x0, [sp, #456]
  423218:	adrp	x21, 465000 <ASN1_generate_nconf@plt+0x46690>
  42321c:	add	x21, x21, #0x898
  423220:	mov	x2, x24
  423224:	mov	x1, x21
  423228:	bl	45bec0 <ASN1_generate_nconf@plt+0x3d550>
  42322c:	cbz	w0, 42331c <ASN1_generate_nconf@plt+0x49ac>
  423230:	ldr	x0, [sp, #456]
  423234:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  423238:	mov	x1, x21
  42323c:	add	x2, x2, #0x8a0
  423240:	bl	45c0d0 <ASN1_generate_nconf@plt+0x3d760>
  423244:	cbz	w0, 42331c <ASN1_generate_nconf@plt+0x49ac>
  423248:	ldr	x0, [x28, #152]
  42324c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423250:	mov	x22, #0x0                   	// #0
  423254:	add	x1, x1, #0xde0
  423258:	str	x20, [sp, #248]
  42325c:	str	wzr, [sp, #256]
  423260:	bl	419740 <BIO_printf@plt>
  423264:	b	421a08 <ASN1_generate_nconf@plt+0x3098>
  423268:	ldr	x0, [x28, #152]
  42326c:	mov	x22, #0x0                   	// #0
  423270:	str	xzr, [sp, #248]
  423274:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423278:	ldr	x0, [x28, #152]
  42327c:	str	x20, [sp, #248]
  423280:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423284:	ldr	x0, [x28, #152]
  423288:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42328c:	add	x1, x1, #0xf08
  423290:	str	x20, [sp, #248]
  423294:	mov	x22, #0x0                   	// #0
  423298:	bl	419740 <BIO_printf@plt>
  42329c:	ldr	x0, [x28, #152]
  4232a0:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4232a4:	mov	x22, #0x0                   	// #0
  4232a8:	str	x20, [sp, #248]
  4232ac:	str	wzr, [sp, #256]
  4232b0:	b	421a08 <ASN1_generate_nconf@plt+0x3098>
  4232b4:	mov	x4, x23
  4232b8:	mov	w5, #0x0                   	// #0
  4232bc:	mov	x3, #0x0                   	// #0
  4232c0:	mov	x2, #0x0                   	// #0
  4232c4:	mov	x1, x26
  4232c8:	add	x0, sp, #0x2c8
  4232cc:	bl	41b1f0 <X509V3_set_ctx@plt>
  4232d0:	add	x0, sp, #0x2c8
  4232d4:	mov	x1, x19
  4232d8:	bl	419ae0 <X509V3_set_nconf@plt>
  4232dc:	ldr	x0, [sp, #328]
  4232e0:	cbz	x0, 42332c <ASN1_generate_nconf@plt+0x49bc>
  4232e4:	ldr	x2, [sp, #328]
  4232e8:	add	x1, sp, #0x2c8
  4232ec:	mov	x3, x23
  4232f0:	mov	x0, x19
  4232f4:	bl	41ab00 <X509V3_EXT_CRL_add_nconf@plt>
  4232f8:	cbz	w0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  4232fc:	ldr	x0, [sp, #312]
  423300:	cbnz	x0, 42332c <ASN1_generate_nconf@plt+0x49bc>
  423304:	mov	x0, x23
  423308:	mov	x1, #0x1                   	// #1
  42330c:	bl	41bf60 <X509_CRL_set_version@plt>
  423310:	cbnz	w0, 423150 <ASN1_generate_nconf@plt+0x47e0>
  423314:	ldr	x0, [x28, #152]
  423318:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  42331c:	ldr	x0, [x28, #152]
  423320:	mov	x22, #0x0                   	// #0
  423324:	str	x20, [sp, #248]
  423328:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  42332c:	mov	x0, x22
  423330:	mov	x1, #0x0                   	// #0
  423334:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  423338:	mov	x20, x0
  42333c:	cbz	x0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  423340:	mov	x2, x0
  423344:	mov	w1, #0x58                  	// #88
  423348:	mov	x4, #0x0                   	// #0
  42334c:	mov	w3, #0x0                   	// #0
  423350:	mov	x0, x23
  423354:	bl	41ba40 <X509_CRL_add1_ext_i2d@plt>
  423358:	mov	x0, x20
  42335c:	bl	41b800 <ASN1_INTEGER_free@plt>
  423360:	mov	x0, x22
  423364:	mov	x1, #0x1                   	// #1
  423368:	bl	41b260 <BN_add_word@plt>
  42336c:	cbz	w0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  423370:	mov	x0, x23
  423374:	mov	x1, #0x1                   	// #1
  423378:	bl	41bf60 <X509_CRL_set_version@plt>
  42337c:	cbz	w0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  423380:	ldr	x0, [sp, #312]
  423384:	cbz	x0, 423150 <ASN1_generate_nconf@plt+0x47e0>
  423388:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42338c:	mov	x2, x22
  423390:	add	x1, x1, #0x898
  423394:	mov	x3, #0x0                   	// #0
  423398:	bl	45b8c8 <ASN1_generate_nconf@plt+0x3cf58>
  42339c:	cbnz	w0, 423150 <ASN1_generate_nconf@plt+0x47e0>
  4233a0:	ldr	x0, [x28, #152]
  4233a4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4233a8:	ldr	x0, [x28, #152]
  4233ac:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4233b0:	add	x1, x1, #0xef8
  4233b4:	bl	419740 <BIO_printf@plt>
  4233b8:	b	423128 <ASN1_generate_nconf@plt+0x47b8>
  4233bc:	ldr	x0, [x28, #152]
  4233c0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4233c4:	add	x1, x1, #0xed8
  4233c8:	bl	41a980 <BIO_puts@plt>
  4233cc:	mov	x0, x20
  4233d0:	bl	419aa0 <ASN1_TIME_free@plt>
  4233d4:	ldr	x0, [x28, #152]
  4233d8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4233dc:	ldr	w2, [sp, #488]
  4233e0:	mov	w5, #0xffffffff            	// #-1
  4233e4:	ldr	x0, [sp, #552]
  4233e8:	mov	w4, w5
  4233ec:	mov	w6, #0x0                   	// #0
  4233f0:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  4233f4:	cbnz	w0, 422c54 <ASN1_generate_nconf@plt+0x42e4>
  4233f8:	ldr	x19, [sp, #448]
  4233fc:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  423400:	ldr	x1, [sp, #344]
  423404:	ldr	x0, [x28, #152]
  423408:	ldr	w20, [sp, #572]
  42340c:	ldr	x19, [sp, #448]
  423410:	cbz	x1, 423e50 <ASN1_generate_nconf@plt+0x54e0>
  423414:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423418:	add	x1, x1, #0xc10
  42341c:	bl	419740 <BIO_printf@plt>
  423420:	ldr	x0, [sp, #344]
  423424:	bl	41ae80 <NETSCAPE_SPKI_get_pubkey@plt>
  423428:	mov	x2, x0
  42342c:	cbz	x0, 423e3c <ASN1_generate_nconf@plt+0x54cc>
  423430:	mov	x1, x0
  423434:	str	x2, [sp, #296]
  423438:	ldr	x0, [sp, #344]
  42343c:	bl	41c0e0 <NETSCAPE_SPKI_verify@plt>
  423440:	cmp	w0, #0x0
  423444:	ldr	x2, [sp, #296]
  423448:	b.le	423e20 <ASN1_generate_nconf@plt+0x54b0>
  42344c:	ldr	x0, [x28, #152]
  423450:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423454:	add	x1, x1, #0x318
  423458:	str	x2, [sp, #296]
  42345c:	bl	419740 <BIO_printf@plt>
  423460:	ldr	x2, [sp, #296]
  423464:	ldr	x0, [sp, #416]
  423468:	mov	x1, x2
  42346c:	bl	41c480 <X509_REQ_set_pubkey@plt>
  423470:	ldr	x2, [sp, #296]
  423474:	mov	x0, x2
  423478:	bl	41d9c0 <EVP_PKEY_free@plt>
  42347c:	str	w21, [sp, #72]
  423480:	ldr	x1, [sp, #512]
  423484:	str	x1, [sp]
  423488:	ldr	x1, [sp, #376]
  42348c:	str	x1, [sp, #8]
  423490:	ldr	x1, [sp, #488]
  423494:	str	x1, [sp, #16]
  423498:	ldr	w1, [sp, #372]
  42349c:	mov	w0, #0x1                   	// #1
  4234a0:	ldr	x8, [sp, #304]
  4234a4:	str	w1, [sp, #24]
  4234a8:	ldr	w1, [sp, #352]
  4234ac:	add	x7, x24, #0x8
  4234b0:	stp	x8, x19, [sp, #88]
  4234b4:	mov	x6, x24
  4234b8:	mov	x5, x22
  4234bc:	ldr	x8, [sp, #528]
  4234c0:	str	w1, [sp, #32]
  4234c4:	str	x8, [sp, #104]
  4234c8:	mov	x2, x26
  4234cc:	ldr	x1, [sp, #320]
  4234d0:	str	x1, [sp, #40]
  4234d4:	ldr	x8, [sp, #536]
  4234d8:	str	x8, [sp, #112]
  4234dc:	ldr	w8, [sp, #400]
  4234e0:	ldr	x1, [sp, #336]
  4234e4:	str	x1, [sp, #48]
  4234e8:	str	w0, [sp, #64]
  4234ec:	str	w8, [sp, #120]
  4234f0:	ldr	w8, [sp, #568]
  4234f4:	ldr	x4, [sp, #264]
  4234f8:	ldr	x0, [sp, #416]
  4234fc:	str	x0, [sp, #80]
  423500:	ldr	x3, [sp, #496]
  423504:	add	x0, sp, #0x2a0
  423508:	ldr	x1, [sp, #520]
  42350c:	str	x1, [sp, #56]
  423510:	str	w8, [sp, #128]
  423514:	mov	x1, x25
  423518:	str	wzr, [sp, #136]
  42351c:	bl	41fea8 <ASN1_generate_nconf@plt+0x1538>
  423520:	mov	w1, w0
  423524:	ldr	x0, [sp, #416]
  423528:	str	w1, [sp, #296]
  42352c:	bl	41b8f0 <X509_REQ_free@plt>
  423530:	ldr	x0, [sp, #480]
  423534:	bl	41cd00 <CONF_free@plt>
  423538:	ldr	x0, [sp, #344]
  42353c:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  423540:	mov	x0, #0x0                   	// #0
  423544:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  423548:	ldr	w0, [sp, #296]
  42354c:	cmp	w0, #0x0
  423550:	b.lt	423dd8 <ASN1_generate_nconf@plt+0x5468>  // b.tstop
  423554:	b.ne	423da0 <ASN1_generate_nconf@plt+0x5430>  // b.any
  423558:	ldr	x0, [sp, #384]
  42355c:	cbz	x0, 423718 <ASN1_generate_nconf@plt+0x4da8>
  423560:	ldr	x1, [sp, #616]
  423564:	str	x1, [sp, #448]
  423568:	ldr	x1, [sp, #624]
  42356c:	str	x1, [sp, #416]
  423570:	ldr	x1, [sp, #656]
  423574:	str	x1, [sp, #480]
  423578:	ldr	x1, [sp, #664]
  42357c:	str	x1, [sp, #496]
  423580:	add	w20, w20, #0x1
  423584:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  423588:	ldr	w3, [sp, #600]
  42358c:	mov	w1, #0x8005                	// #32773
  423590:	ldr	x2, [sp, #384]
  423594:	str	x0, [sp, #384]
  423598:	str	w3, [sp, #512]
  42359c:	mov	x0, x2
  4235a0:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4235a4:	str	x0, [sp, #344]
  4235a8:	cbz	x0, 423fc0 <ASN1_generate_nconf@plt+0x5650>
  4235ac:	cbnz	w21, 423fe0 <ASN1_generate_nconf@plt+0x5670>
  4235b0:	ldr	x0, [x28, #152]
  4235b4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4235b8:	add	x1, x1, #0x230
  4235bc:	bl	419740 <BIO_printf@plt>
  4235c0:	ldr	x0, [sp, #344]
  4235c4:	bl	41c9f0 <X509_get0_pubkey@plt>
  4235c8:	mov	x1, x0
  4235cc:	cbz	x0, 423fb0 <ASN1_generate_nconf@plt+0x5640>
  4235d0:	ldr	x0, [sp, #344]
  4235d4:	bl	41c830 <X509_verify@plt>
  4235d8:	cmp	w0, #0x0
  4235dc:	ldr	x0, [x28, #152]
  4235e0:	b.lt	423fa0 <ASN1_generate_nconf@plt+0x5630>  // b.tstop
  4235e4:	b.eq	423f80 <ASN1_generate_nconf@plt+0x5610>  // b.none
  4235e8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4235ec:	add	x1, x1, #0x318
  4235f0:	bl	419740 <BIO_printf@plt>
  4235f4:	ldr	x0, [sp, #344]
  4235f8:	mov	x2, #0x0                   	// #0
  4235fc:	mov	x1, #0x0                   	// #0
  423600:	bl	41adb0 <X509_to_X509_REQ@plt>
  423604:	mov	x8, x0
  423608:	cbz	x0, 423fc0 <ASN1_generate_nconf@plt+0x5650>
  42360c:	ldr	x1, [sp, #448]
  423610:	str	x1, [sp]
  423614:	str	x8, [sp, #80]
  423618:	add	x7, x24, #0x8
  42361c:	ldr	x3, [sp, #416]
  423620:	str	x8, [sp, #416]
  423624:	ldp	x1, x8, [sp, #376]
  423628:	str	x1, [sp, #8]
  42362c:	ldr	x1, [sp, #488]
  423630:	str	x1, [sp, #16]
  423634:	ldr	w1, [sp, #372]
  423638:	mov	x6, x24
  42363c:	str	w1, [sp, #24]
  423640:	mov	x5, x22
  423644:	ldr	w1, [sp, #352]
  423648:	mov	x2, x26
  42364c:	str	w1, [sp, #32]
  423650:	add	x0, sp, #0x2a0
  423654:	ldr	x1, [sp, #320]
  423658:	str	x1, [sp, #40]
  42365c:	ldr	x1, [sp, #336]
  423660:	str	x1, [sp, #48]
  423664:	ldr	x1, [sp, #480]
  423668:	str	x1, [sp, #56]
  42366c:	ldr	w1, [sp, #256]
  423670:	str	w1, [sp, #64]
  423674:	ldr	x1, [sp, #304]
  423678:	str	x1, [sp, #88]
  42367c:	str	x8, [sp, #112]
  423680:	ldr	w8, [sp, #400]
  423684:	ldr	x1, [sp, #496]
  423688:	str	w21, [sp, #72]
  42368c:	str	x19, [sp, #96]
  423690:	str	x1, [sp, #104]
  423694:	mov	x1, x25
  423698:	str	w8, [sp, #120]
  42369c:	ldr	x4, [sp, #264]
  4236a0:	ldr	w8, [sp, #512]
  4236a4:	str	w8, [sp, #128]
  4236a8:	str	wzr, [sp, #136]
  4236ac:	bl	41fea8 <ASN1_generate_nconf@plt+0x1538>
  4236b0:	mov	w1, w0
  4236b4:	ldr	x8, [sp, #416]
  4236b8:	str	w1, [sp, #384]
  4236bc:	mov	x0, x8
  4236c0:	bl	41b8f0 <X509_REQ_free@plt>
  4236c4:	ldr	x0, [sp, #344]
  4236c8:	bl	41e260 <X509_free@plt>
  4236cc:	ldr	w1, [sp, #384]
  4236d0:	cmp	w1, #0x0
  4236d4:	b.lt	423dd8 <ASN1_generate_nconf@plt+0x5468>  // b.tstop
  4236d8:	b.eq	423718 <ASN1_generate_nconf@plt+0x4da8>  // b.none
  4236dc:	ldr	x0, [x28, #152]
  4236e0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4236e4:	add	x1, x1, #0xf30
  4236e8:	bl	419740 <BIO_printf@plt>
  4236ec:	ldr	x0, [sp, #616]
  4236f0:	mov	x1, #0x1                   	// #1
  4236f4:	bl	41b260 <BN_add_word@plt>
  4236f8:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  4236fc:	ldr	x1, [sp, #672]
  423700:	mov	x0, x27
  423704:	bl	41cf70 <OPENSSL_sk_push@plt>
  423708:	cbz	w0, 423f60 <ASN1_generate_nconf@plt+0x55f0>
  42370c:	ldr	w0, [sp, #296]
  423710:	add	w0, w0, #0x1
  423714:	str	w0, [sp, #296]
  423718:	ldr	x0, [sp, #280]
  42371c:	cbz	x0, 4237f0 <ASN1_generate_nconf@plt+0x4e80>
  423720:	add	x3, sp, #0x268
  423724:	add	w20, w20, #0x1
  423728:	ldp	x2, x4, [x3]
  42372c:	str	x4, [sp, #416]
  423730:	ldp	x1, x9, [x3, #40]
  423734:	str	x9, [sp, #344]
  423738:	str	x1, [sp, #384]
  42373c:	str	x2, [sp, #448]
  423740:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  423744:	mov	x8, x0
  423748:	ldr	x2, [sp, #448]
  42374c:	str	x2, [sp]
  423750:	ldr	x2, [sp, #376]
  423754:	str	x2, [sp, #8]
  423758:	ldr	x2, [sp, #488]
  42375c:	str	x2, [sp, #16]
  423760:	ldr	w2, [sp, #372]
  423764:	mov	x7, x24
  423768:	str	w2, [sp, #24]
  42376c:	mov	x6, x22
  423770:	ldr	w2, [sp, #352]
  423774:	ldr	w0, [sp, #256]
  423778:	str	w2, [sp, #32]
  42377c:	ldr	x2, [sp, #320]
  423780:	str	x2, [sp, #40]
  423784:	ldr	x9, [sp, #344]
  423788:	str	w0, [sp, #64]
  42378c:	stp	x9, x8, [sp, #96]
  423790:	ldr	w9, [sp, #400]
  423794:	ldr	x0, [sp, #304]
  423798:	str	x0, [sp, #72]
  42379c:	ldr	x2, [sp, #336]
  4237a0:	str	x2, [sp, #48]
  4237a4:	ldr	x1, [sp, #384]
  4237a8:	str	x1, [sp, #56]
  4237ac:	ldr	w8, [sp, #600]
  4237b0:	add	x0, sp, #0x2a0
  4237b4:	str	x19, [sp, #80]
  4237b8:	mov	x2, x25
  4237bc:	str	w21, [sp, #88]
  4237c0:	str	w9, [sp, #112]
  4237c4:	ldr	x5, [sp, #264]
  4237c8:	ldr	x1, [sp, #280]
  4237cc:	ldr	x4, [sp, #416]
  4237d0:	ldr	x3, [sp, #504]
  4237d4:	str	w8, [sp, #120]
  4237d8:	ldr	w8, [sp, #312]
  4237dc:	str	w8, [sp, #128]
  4237e0:	bl	421010 <ASN1_generate_nconf@plt+0x26a0>
  4237e4:	cmp	w0, #0x0
  4237e8:	b.lt	423dd8 <ASN1_generate_nconf@plt+0x5468>  // b.tstop
  4237ec:	b.ne	4238f4 <ASN1_generate_nconf@plt+0x4f84>  // b.any
  4237f0:	mov	x8, #0x0                   	// #0
  4237f4:	str	x23, [sp, #384]
  4237f8:	mov	x23, x8
  4237fc:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  423800:	add	x0, x0, #0xf30
  423804:	str	x0, [sp, #344]
  423808:	ldr	w0, [sp, #468]
  42380c:	add	w3, w20, w23
  423810:	cmp	w0, w23
  423814:	b.le	4239a4 <ASN1_generate_nconf@plt+0x5034>
  423818:	add	x1, sp, #0x268
  42381c:	ldr	x0, [sp, #472]
  423820:	ldp	x3, x4, [x1]
  423824:	str	x4, [sp, #496]
  423828:	ldp	x2, x10, [x1, #40]
  42382c:	str	x10, [sp, #448]
  423830:	ldr	x1, [x0, x23, lsl #3]
  423834:	str	x1, [sp, #416]
  423838:	str	x2, [sp, #480]
  42383c:	str	x3, [sp, #512]
  423840:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  423844:	mov	x9, x0
  423848:	ldr	x0, [sp, #376]
  42384c:	str	x19, [sp, #80]
  423850:	ldr	x3, [sp, #512]
  423854:	stp	x3, x0, [sp]
  423858:	ldr	w8, [sp, #400]
  42385c:	ldr	x0, [sp, #488]
  423860:	str	x0, [sp, #16]
  423864:	ldr	w0, [sp, #372]
  423868:	mov	x7, x24
  42386c:	str	w0, [sp, #24]
  423870:	mov	x6, x22
  423874:	ldr	w0, [sp, #352]
  423878:	str	w0, [sp, #32]
  42387c:	ldr	x0, [sp, #320]
  423880:	str	x0, [sp, #40]
  423884:	ldr	x0, [sp, #336]
  423888:	str	x0, [sp, #48]
  42388c:	ldr	w0, [sp, #256]
  423890:	str	w0, [sp, #64]
  423894:	ldr	x0, [sp, #304]
  423898:	str	x0, [sp, #72]
  42389c:	ldr	x10, [sp, #448]
  4238a0:	str	w21, [sp, #88]
  4238a4:	ldr	x2, [sp, #480]
  4238a8:	str	x2, [sp, #56]
  4238ac:	stp	x10, x9, [sp, #96]
  4238b0:	mov	x2, x25
  4238b4:	ldr	w9, [sp, #600]
  4238b8:	str	w8, [sp, #112]
  4238bc:	add	x0, sp, #0x2a0
  4238c0:	ldr	x5, [sp, #264]
  4238c4:	ldr	x1, [sp, #416]
  4238c8:	ldr	x4, [sp, #496]
  4238cc:	ldr	x3, [sp, #504]
  4238d0:	str	w9, [sp, #120]
  4238d4:	ldr	w8, [sp, #312]
  4238d8:	str	w8, [sp, #128]
  4238dc:	bl	421010 <ASN1_generate_nconf@plt+0x26a0>
  4238e0:	cmp	w0, #0x0
  4238e4:	b.lt	423dd8 <ASN1_generate_nconf@plt+0x5468>  // b.tstop
  4238e8:	b.ne	423934 <ASN1_generate_nconf@plt+0x4fc4>  // b.any
  4238ec:	add	x23, x23, #0x1
  4238f0:	b	423808 <ASN1_generate_nconf@plt+0x4e98>
  4238f4:	ldr	x0, [x28, #152]
  4238f8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4238fc:	add	x1, x1, #0xf30
  423900:	bl	419740 <BIO_printf@plt>
  423904:	ldr	x0, [sp, #616]
  423908:	mov	x1, #0x1                   	// #1
  42390c:	bl	41b260 <BN_add_word@plt>
  423910:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423914:	ldr	x1, [sp, #672]
  423918:	mov	x0, x27
  42391c:	bl	41cf70 <OPENSSL_sk_push@plt>
  423920:	cbz	w0, 423f60 <ASN1_generate_nconf@plt+0x55f0>
  423924:	ldr	w0, [sp, #296]
  423928:	add	w0, w0, #0x1
  42392c:	str	w0, [sp, #296]
  423930:	b	4237f0 <ASN1_generate_nconf@plt+0x4e80>
  423934:	ldr	w2, [sp, #296]
  423938:	ldr	x0, [x28, #152]
  42393c:	add	w2, w2, #0x1
  423940:	ldr	x1, [sp, #344]
  423944:	str	w2, [sp, #296]
  423948:	bl	419740 <BIO_printf@plt>
  42394c:	ldr	x0, [sp, #616]
  423950:	mov	x1, #0x1                   	// #1
  423954:	bl	41b260 <BN_add_word@plt>
  423958:	cbz	w0, 423c40 <ASN1_generate_nconf@plt+0x52d0>
  42395c:	ldr	x1, [sp, #672]
  423960:	mov	x0, x27
  423964:	bl	41cf70 <OPENSSL_sk_push@plt>
  423968:	cbnz	w0, 4238ec <ASN1_generate_nconf@plt+0x4f7c>
  42396c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  423970:	add	x0, x0, #0x98
  423974:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  423978:	add	x1, x1, #0x928
  42397c:	mov	x23, #0x0                   	// #0
  423980:	mov	x22, #0x0                   	// #0
  423984:	ldr	x0, [x0]
  423988:	bl	419740 <BIO_printf@plt>
  42398c:	ldr	x0, [sp, #672]
  423990:	bl	41e260 <X509_free@plt>
  423994:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  423998:	add	x0, x0, #0x98
  42399c:	ldr	x0, [x0]
  4239a0:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4239a4:	mov	x0, x27
  4239a8:	str	w3, [sp, #304]
  4239ac:	ldr	x23, [sp, #384]
  4239b0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4239b4:	cmp	w0, #0x0
  4239b8:	b.le	423a80 <ASN1_generate_nconf@plt+0x5110>
  4239bc:	ldr	w0, [sp, #256]
  4239c0:	cbnz	w0, 423a24 <ASN1_generate_nconf@plt+0x50b4>
  4239c4:	ldr	w2, [sp, #296]
  4239c8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4239cc:	ldr	w3, [sp, #304]
  4239d0:	add	x1, x1, #0xcd8
  4239d4:	ldr	x0, [x28, #152]
  4239d8:	bl	419740 <BIO_printf@plt>
  4239dc:	ldr	x0, [x28, #152]
  4239e0:	mov	x3, #0x0                   	// #0
  4239e4:	mov	x2, #0x0                   	// #0
  4239e8:	mov	w1, #0xb                   	// #11
  4239ec:	bl	41de90 <BIO_ctrl@plt>
  4239f0:	strb	wzr, [sp, #696]
  4239f4:	adrp	x2, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4239f8:	add	x0, sp, #0x2b8
  4239fc:	mov	w1, #0xb                   	// #11
  423a00:	ldr	x2, [x2, #4056]
  423a04:	bl	419a80 <fgets@plt>
  423a08:	mov	x22, x0
  423a0c:	cbz	x0, 423e04 <ASN1_generate_nconf@plt+0x5494>
  423a10:	ldrb	w0, [sp, #696]
  423a14:	and	w0, w0, #0xffffffdf
  423a18:	and	w0, w0, #0xff
  423a1c:	cmp	w0, #0x59
  423a20:	b.ne	423de8 <ASN1_generate_nconf@plt+0x5478>  // b.any
  423a24:	ldr	x20, [x28, #152]
  423a28:	mov	x0, x27
  423a2c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  423a30:	mov	w2, w0
  423a34:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423a38:	mov	x0, x20
  423a3c:	add	x1, x1, #0xd58
  423a40:	bl	419740 <BIO_printf@plt>
  423a44:	ldr	x0, [sp, #408]
  423a48:	cbz	x0, 423c60 <ASN1_generate_nconf@plt+0x52f0>
  423a4c:	ldr	x0, [sp, #408]
  423a50:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  423a54:	ldr	x2, [sp, #616]
  423a58:	add	x22, x22, #0x898
  423a5c:	mov	x1, x22
  423a60:	mov	x3, #0x0                   	// #0
  423a64:	bl	45b8c8 <ASN1_generate_nconf@plt+0x3cf58>
  423a68:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423a6c:	ldr	x0, [sp, #456]
  423a70:	mov	x1, x22
  423a74:	mov	x2, x24
  423a78:	bl	45bec0 <ASN1_generate_nconf@plt+0x3d550>
  423a7c:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423a80:	ldr	x1, [sp, #360]
  423a84:	add	x0, sp, #0x300
  423a88:	mov	x20, x0
  423a8c:	mov	x2, #0x1000                	// #4096
  423a90:	str	x0, [sp, #256]
  423a94:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  423a98:	mov	x0, x20
  423a9c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423aa0:	mov	x2, #0x1000                	// #4096
  423aa4:	add	x1, x1, #0xd80
  423aa8:	bl	41a410 <OPENSSL_strlcat@plt>
  423aac:	str	x0, [sp, #320]
  423ab0:	cbnz	w21, 423d78 <ASN1_generate_nconf@plt+0x5408>
  423ab4:	ldr	w0, [sp, #444]
  423ab8:	ldr	x1, [sp, #320]
  423abc:	cmp	w0, #0x0
  423ac0:	ldr	x0, [sp, #256]
  423ac4:	stp	x25, x19, [sp, #296]
  423ac8:	add	x0, x0, x1
  423acc:	mov	w1, #0x4                   	// #4
  423ad0:	mov	x2, x0
  423ad4:	mov	w0, #0x8001                	// #32769
  423ad8:	csel	w0, w1, w0, ne  // ne = any
  423adc:	str	w0, [sp, #336]
  423ae0:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  423ae4:	add	x0, x0, #0xdc8
  423ae8:	str	x2, [sp, #312]
  423aec:	add	x2, x2, #0x2
  423af0:	stp	x2, x0, [sp, #344]
  423af4:	mov	w0, #0x0                   	// #0
  423af8:	mov	w19, w0
  423afc:	b	423b8c <ASN1_generate_nconf@plt+0x521c>
  423b00:	ldr	x2, [sp, #312]
  423b04:	mov	w1, #0x3030                	// #12336
  423b08:	ldr	x0, [sp, #344]
  423b0c:	strh	w1, [x2]
  423b10:	mov	w1, #0x702e                	// #28718
  423b14:	strb	wzr, [x0, #4]
  423b18:	movk	w1, #0x6d65, lsl #16
  423b1c:	str	w1, [x0]
  423b20:	cbnz	w21, 423cdc <ASN1_generate_nconf@plt+0x536c>
  423b24:	ldr	w2, [sp, #336]
  423b28:	mov	w1, #0x77                  	// #119
  423b2c:	ldr	x0, [sp, #392]
  423b30:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  423b34:	mov	x22, x0
  423b38:	cbz	x0, 423cc8 <ASN1_generate_nconf@plt+0x5358>
  423b3c:	ldr	x0, [sp, #256]
  423b40:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423b44:	add	x1, x1, #0xdd8
  423b48:	bl	41b1c0 <BIO_new_file@plt>
  423b4c:	mov	x25, x0
  423b50:	cbz	x0, 423ca8 <ASN1_generate_nconf@plt+0x5338>
  423b54:	ldr	w1, [sp, #440]
  423b58:	cbz	w1, 423c7c <ASN1_generate_nconf@plt+0x530c>
  423b5c:	mov	x1, x20
  423b60:	bl	41ab80 <PEM_write_bio_X509@plt>
  423b64:	ldr	w0, [sp, #444]
  423b68:	cbnz	w0, 423c6c <ASN1_generate_nconf@plt+0x52fc>
  423b6c:	mov	x1, x20
  423b70:	mov	x0, x22
  423b74:	bl	41ab80 <PEM_write_bio_X509@plt>
  423b78:	mov	x0, x25
  423b7c:	bl	41ce30 <BIO_free_all@plt>
  423b80:	add	w19, w19, #0x1
  423b84:	mov	x0, x22
  423b88:	bl	41ce30 <BIO_free_all@plt>
  423b8c:	mov	x0, x27
  423b90:	bl	41dfd0 <OPENSSL_sk_num@plt>
  423b94:	cmp	w19, w0
  423b98:	b.ge	423d14 <ASN1_generate_nconf@plt+0x53a4>  // b.tcont
  423b9c:	mov	w1, w19
  423ba0:	mov	x0, x27
  423ba4:	bl	419630 <OPENSSL_sk_value@plt>
  423ba8:	mov	x20, x0
  423bac:	bl	41c470 <X509_get_serialNumber@plt>
  423bb0:	mov	x25, x0
  423bb4:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  423bb8:	mov	x22, x0
  423bbc:	mov	x0, x25
  423bc0:	bl	41e8b0 <ASN1_STRING_length@plt>
  423bc4:	cmp	w0, #0x0
  423bc8:	csinc	w1, w0, wzr, gt
  423bcc:	ldr	x2, [sp, #320]
  423bd0:	lsl	w1, w1, #1
  423bd4:	add	w1, w1, #0x5
  423bd8:	add	x1, x2, w1, sxtw
  423bdc:	cmp	x1, #0x1, lsl #12
  423be0:	b.hi	423cf0 <ASN1_generate_nconf@plt+0x5380>  // b.pmore
  423be4:	cmp	w0, #0x0
  423be8:	b.le	423b00 <ASN1_generate_nconf@plt+0x5190>
  423bec:	ldr	x2, [sp, #312]
  423bf0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  423bf4:	add	x1, x1, #0x8e0
  423bf8:	add	x4, x1, #0x4e0
  423bfc:	mov	x1, #0x0                   	// #0
  423c00:	ldrb	w3, [x22, x1]
  423c04:	ubfx	x3, x3, #4, #4
  423c08:	ldrb	w3, [x4, x3]
  423c0c:	strb	w3, [x2], #2
  423c10:	ldrb	w3, [x22, x1]
  423c14:	add	x1, x1, #0x1
  423c18:	cmp	w0, w1
  423c1c:	and	x3, x3, #0xf
  423c20:	ldrb	w3, [x4, x3]
  423c24:	sturb	w3, [x2, #-1]
  423c28:	b.gt	423c00 <ASN1_generate_nconf@plt+0x5290>
  423c2c:	ldr	x1, [sp, #312]
  423c30:	sub	w0, w0, #0x1
  423c34:	add	x0, x0, #0x1
  423c38:	add	x0, x1, x0, lsl #1
  423c3c:	b	423b10 <ASN1_generate_nconf@plt+0x51a0>
  423c40:	ldr	x0, [sp, #672]
  423c44:	mov	x23, #0x0                   	// #0
  423c48:	mov	x22, #0x0                   	// #0
  423c4c:	bl	41e260 <X509_free@plt>
  423c50:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  423c54:	add	x0, x0, #0x98
  423c58:	ldr	x0, [x0]
  423c5c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423c60:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  423c64:	add	x22, x22, #0x898
  423c68:	b	423a6c <ASN1_generate_nconf@plt+0x50fc>
  423c6c:	mov	x1, x20
  423c70:	mov	x0, x22
  423c74:	bl	41d330 <i2d_X509_bio@plt>
  423c78:	b	423b78 <ASN1_generate_nconf@plt+0x5208>
  423c7c:	mov	x1, x20
  423c80:	bl	41d930 <X509_print@plt>
  423c84:	mov	x1, x20
  423c88:	mov	x0, x25
  423c8c:	bl	41ab80 <PEM_write_bio_X509@plt>
  423c90:	ldr	w0, [sp, #444]
  423c94:	cbnz	w0, 423c6c <ASN1_generate_nconf@plt+0x52fc>
  423c98:	mov	x1, x20
  423c9c:	mov	x0, x22
  423ca0:	bl	41d930 <X509_print@plt>
  423ca4:	b	423b6c <ASN1_generate_nconf@plt+0x51fc>
  423ca8:	ldr	x0, [sp, #256]
  423cac:	str	x22, [sp, #248]
  423cb0:	ldp	x25, x19, [sp, #296]
  423cb4:	mov	x23, #0x0                   	// #0
  423cb8:	bl	41be90 <perror@plt>
  423cbc:	mov	x22, #0x0                   	// #0
  423cc0:	ldr	x0, [x28, #152]
  423cc4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423cc8:	ldr	x0, [x28, #152]
  423ccc:	mov	x23, #0x0                   	// #0
  423cd0:	str	xzr, [sp, #248]
  423cd4:	ldp	x25, x19, [sp, #296]
  423cd8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423cdc:	ldr	x0, [x28, #152]
  423ce0:	ldr	x2, [sp, #256]
  423ce4:	ldr	x1, [sp, #352]
  423ce8:	bl	419740 <BIO_printf@plt>
  423cec:	b	423b24 <ASN1_generate_nconf@plt+0x51b4>
  423cf0:	ldr	x0, [x28, #152]
  423cf4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423cf8:	add	x1, x1, #0xda8
  423cfc:	mov	x23, #0x0                   	// #0
  423d00:	ldp	x25, x19, [sp, #296]
  423d04:	bl	419740 <BIO_printf@plt>
  423d08:	ldr	x0, [x28, #152]
  423d0c:	mov	x22, #0x0                   	// #0
  423d10:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423d14:	mov	x0, x27
  423d18:	ldp	x25, x19, [sp, #296]
  423d1c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  423d20:	cbz	w0, 422d3c <ASN1_generate_nconf@plt+0x43cc>
  423d24:	ldr	x0, [sp, #408]
  423d28:	cbz	x0, 423d8c <ASN1_generate_nconf@plt+0x541c>
  423d2c:	ldr	x0, [sp, #408]
  423d30:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d34:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d38:	add	x20, x2, #0x8a0
  423d3c:	add	x22, x22, #0x898
  423d40:	mov	x2, x20
  423d44:	mov	x1, x22
  423d48:	bl	45ba48 <ASN1_generate_nconf@plt+0x3d0d8>
  423d4c:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423d50:	ldr	x0, [sp, #456]
  423d54:	mov	x2, x20
  423d58:	mov	x1, x22
  423d5c:	bl	45c0d0 <ASN1_generate_nconf@plt+0x3d760>
  423d60:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423d64:	ldr	x0, [x28, #152]
  423d68:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d6c:	add	x1, x1, #0xde0
  423d70:	bl	419740 <BIO_printf@plt>
  423d74:	b	422d3c <ASN1_generate_nconf@plt+0x43cc>
  423d78:	ldr	x0, [x28, #152]
  423d7c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d80:	add	x1, x1, #0xd88
  423d84:	bl	419740 <BIO_printf@plt>
  423d88:	b	423ab4 <ASN1_generate_nconf@plt+0x5144>
  423d8c:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d90:	adrp	x20, 465000 <ASN1_generate_nconf@plt+0x46690>
  423d94:	add	x22, x22, #0x898
  423d98:	add	x20, x20, #0x8a0
  423d9c:	b	423d50 <ASN1_generate_nconf@plt+0x53e0>
  423da0:	ldr	x0, [x28, #152]
  423da4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  423da8:	add	x1, x1, #0xf30
  423dac:	bl	419740 <BIO_printf@plt>
  423db0:	ldr	x0, [sp, #616]
  423db4:	mov	x1, #0x1                   	// #1
  423db8:	bl	41b260 <BN_add_word@plt>
  423dbc:	cbz	w0, 423dd8 <ASN1_generate_nconf@plt+0x5468>
  423dc0:	ldr	x1, [sp, #672]
  423dc4:	mov	x0, x27
  423dc8:	bl	41cf70 <OPENSSL_sk_push@plt>
  423dcc:	cbz	w0, 423f60 <ASN1_generate_nconf@plt+0x55f0>
  423dd0:	str	w20, [sp, #296]
  423dd4:	b	423558 <ASN1_generate_nconf@plt+0x4be8>
  423dd8:	ldr	x0, [x28, #152]
  423ddc:	mov	x23, #0x0                   	// #0
  423de0:	mov	x22, #0x0                   	// #0
  423de4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423de8:	ldr	x0, [x28, #152]
  423dec:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423df0:	mov	x23, #0x0                   	// #0
  423df4:	add	x1, x1, #0xd40
  423df8:	mov	x22, #0x0                   	// #0
  423dfc:	bl	419740 <BIO_printf@plt>
  423e00:	b	421a08 <ASN1_generate_nconf@plt+0x3098>
  423e04:	ldr	x0, [x28, #152]
  423e08:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423e0c:	mov	x23, #0x0                   	// #0
  423e10:	add	x1, x1, #0xd18
  423e14:	str	xzr, [sp, #248]
  423e18:	bl	419740 <BIO_printf@plt>
  423e1c:	b	421a08 <ASN1_generate_nconf@plt+0x3098>
  423e20:	mov	x0, x2
  423e24:	bl	41d9c0 <EVP_PKEY_free@plt>
  423e28:	ldr	x0, [x28, #152]
  423e2c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423e30:	add	x1, x1, #0xc70
  423e34:	bl	419740 <BIO_printf@plt>
  423e38:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  423e3c:	ldr	x0, [x28, #152]
  423e40:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423e44:	add	x1, x1, #0xc48
  423e48:	bl	419740 <BIO_printf@plt>
  423e4c:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  423e50:	ldr	x2, [sp, #296]
  423e54:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423e58:	add	x1, x1, #0xbe0
  423e5c:	bl	419740 <BIO_printf@plt>
  423e60:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  423e64:	ldr	x0, [x28, #152]
  423e68:	str	xzr, [sp, #344]
  423e6c:	bl	41e7f0 <ERR_print_errors@plt>
  423e70:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  423e74:	mov	x22, #0x0                   	// #0
  423e78:	b	422dbc <ASN1_generate_nconf@plt+0x444c>
  423e7c:	ldr	x0, [x28, #152]
  423e80:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423e84:	ldr	x2, [sp, #328]
  423e88:	add	x1, x1, #0xe08
  423e8c:	mov	x23, #0x0                   	// #0
  423e90:	mov	x22, #0x0                   	// #0
  423e94:	bl	419740 <BIO_printf@plt>
  423e98:	ldr	x0, [x28, #152]
  423e9c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423ea0:	mov	x1, x23
  423ea4:	mov	x0, x19
  423ea8:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  423eac:	add	x2, x2, #0xdf8
  423eb0:	bl	41d030 <NCONF_get_string@plt>
  423eb4:	str	x0, [sp, #328]
  423eb8:	cbnz	x0, 422d4c <ASN1_generate_nconf@plt+0x43dc>
  423ebc:	bl	41a2a0 <ERR_clear_error@plt>
  423ec0:	b	422d8c <ASN1_generate_nconf@plt+0x441c>
  423ec4:	mov	x23, #0x0                   	// #0
  423ec8:	mov	x20, #0x0                   	// #0
  423ecc:	b	4231c0 <ASN1_generate_nconf@plt+0x4850>
  423ed0:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  423ed4:	add	x3, sp, #0x280
  423ed8:	add	x2, x2, #0xe60
  423edc:	mov	x1, x23
  423ee0:	mov	x0, x19
  423ee4:	bl	41b350 <NCONF_get_number_e@plt>
  423ee8:	cbnz	w0, 423ef0 <ASN1_generate_nconf@plt+0x5580>
  423eec:	str	xzr, [sp, #640]
  423ef0:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  423ef4:	mov	x1, x23
  423ef8:	add	x3, sp, #0x288
  423efc:	add	x2, x2, #0xe78
  423f00:	mov	x0, x19
  423f04:	bl	41b350 <NCONF_get_number_e@plt>
  423f08:	cbnz	w0, 423f10 <ASN1_generate_nconf@plt+0x55a0>
  423f0c:	str	xzr, [sp, #648]
  423f10:	bl	41a2a0 <ERR_clear_error@plt>
  423f14:	ldr	x0, [sp, #640]
  423f18:	ldr	x1, [sp, #648]
  423f1c:	orr	x0, x0, x1
  423f20:	cbnz	x0, 422dd4 <ASN1_generate_nconf@plt+0x4464>
  423f24:	ldr	x0, [x28, #152]
  423f28:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423f2c:	add	x1, x1, #0xe90
  423f30:	mov	x23, #0x0                   	// #0
  423f34:	bl	419740 <BIO_printf@plt>
  423f38:	ldr	x0, [x28, #152]
  423f3c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423f40:	ldr	x0, [x28, #152]
  423f44:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423f48:	add	x1, x1, #0xe40
  423f4c:	str	xzr, [sp, #248]
  423f50:	mov	x23, #0x0                   	// #0
  423f54:	bl	419740 <BIO_printf@plt>
  423f58:	ldr	x0, [x28, #152]
  423f5c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423f60:	ldr	x0, [x28, #152]
  423f64:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  423f68:	add	x1, x1, #0x928
  423f6c:	mov	x23, #0x0                   	// #0
  423f70:	mov	x22, #0x0                   	// #0
  423f74:	bl	419740 <BIO_printf@plt>
  423f78:	ldr	x0, [x28, #152]
  423f7c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423f80:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423f84:	add	x1, x1, #0xca8
  423f88:	bl	419740 <BIO_printf@plt>
  423f8c:	mov	x0, #0x0                   	// #0
  423f90:	bl	41b8f0 <X509_REQ_free@plt>
  423f94:	ldr	x0, [sp, #344]
  423f98:	bl	41e260 <X509_free@plt>
  423f9c:	b	423718 <ASN1_generate_nconf@plt+0x4da8>
  423fa0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423fa4:	add	x1, x1, #0x2b8
  423fa8:	bl	419740 <BIO_printf@plt>
  423fac:	b	423f8c <ASN1_generate_nconf@plt+0x561c>
  423fb0:	ldr	x0, [x28, #152]
  423fb4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423fb8:	add	x1, x1, #0x298
  423fbc:	bl	419740 <BIO_printf@plt>
  423fc0:	mov	x0, #0x0                   	// #0
  423fc4:	bl	41b8f0 <X509_REQ_free@plt>
  423fc8:	ldr	x0, [sp, #344]
  423fcc:	mov	x23, #0x0                   	// #0
  423fd0:	mov	x22, #0x0                   	// #0
  423fd4:	bl	41e260 <X509_free@plt>
  423fd8:	ldr	x0, [x28, #152]
  423fdc:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  423fe0:	ldr	x0, [x28, #152]
  423fe4:	ldr	x1, [sp, #344]
  423fe8:	bl	41d930 <X509_print@plt>
  423fec:	b	4235b0 <ASN1_generate_nconf@plt+0x4c40>
  423ff0:	ldr	x0, [x28, #152]
  423ff4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  423ff8:	ldr	x2, [sp, #296]
  423ffc:	add	x1, x1, #0xb80
  424000:	str	xzr, [sp, #344]
  424004:	str	xzr, [sp, #416]
  424008:	bl	419740 <BIO_printf@plt>
  42400c:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  424010:	ldr	x0, [x28, #152]
  424014:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424018:	ldr	x3, [sp, #296]
  42401c:	add	x1, x1, #0xb60
  424020:	ldr	x2, [sp, #768]
  424024:	str	xzr, [sp, #344]
  424028:	str	xzr, [sp, #416]
  42402c:	bl	419740 <BIO_printf@plt>
  424030:	ldr	x0, [x28, #152]
  424034:	bl	41e7f0 <ERR_print_errors@plt>
  424038:	b	422ecc <ASN1_generate_nconf@plt+0x455c>
  42403c:	mov	w20, #0x0                   	// #0
  424040:	str	wzr, [sp, #296]
  424044:	b	423558 <ASN1_generate_nconf@plt+0x4be8>
  424048:	ldr	x0, [x28, #152]
  42404c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  424050:	add	x1, x1, #0x928
  424054:	str	xzr, [sp, #248]
  424058:	mov	x23, #0x0                   	// #0
  42405c:	mov	x22, #0x0                   	// #0
  424060:	bl	419740 <BIO_printf@plt>
  424064:	ldr	x0, [x28, #152]
  424068:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  42406c:	ldr	x0, [x28, #152]
  424070:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424074:	ldr	x2, [sp, #344]
  424078:	add	x1, x1, #0xb38
  42407c:	mov	x23, #0x0                   	// #0
  424080:	mov	x27, #0x0                   	// #0
  424084:	bl	419740 <BIO_printf@plt>
  424088:	str	xzr, [sp, #248]
  42408c:	ldr	x0, [x28, #152]
  424090:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424094:	ldr	x0, [x28, #152]
  424098:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42409c:	add	x1, x1, #0xab0
  4240a0:	mov	x23, #0x0                   	// #0
  4240a4:	mov	x27, #0x0                   	// #0
  4240a8:	mov	x22, #0x0                   	// #0
  4240ac:	bl	419740 <BIO_printf@plt>
  4240b0:	ldr	x0, [x28, #152]
  4240b4:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4240b8:	ldr	w1, [sp, #448]
  4240bc:	mov	x2, #0x0                   	// #0
  4240c0:	ldr	x0, [sp, #408]
  4240c4:	bl	45bcb0 <ASN1_generate_nconf@plt+0x3d340>
  4240c8:	str	x0, [sp, #616]
  4240cc:	mov	x22, x0
  4240d0:	cbz	x0, 424154 <ASN1_generate_nconf@plt+0x57e4>
  4240d4:	cbz	w21, 422af0 <ASN1_generate_nconf@plt+0x4180>
  4240d8:	bl	419e60 <BN_is_zero@plt>
  4240dc:	cbz	w0, 424118 <ASN1_generate_nconf@plt+0x57a8>
  4240e0:	ldr	x0, [x28, #152]
  4240e4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4240e8:	add	x1, x1, #0xaf8
  4240ec:	bl	419740 <BIO_printf@plt>
  4240f0:	b	422af0 <ASN1_generate_nconf@plt+0x4180>
  4240f4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4240f8:	add	x3, sp, #0x290
  4240fc:	add	x2, x2, #0xa70
  424100:	mov	x1, x23
  424104:	mov	x0, x19
  424108:	bl	41b350 <NCONF_get_number_e@plt>
  42410c:	cbnz	w0, 422ad0 <ASN1_generate_nconf@plt+0x4160>
  424110:	str	xzr, [sp, #656]
  424114:	b	422ad0 <ASN1_generate_nconf@plt+0x4160>
  424118:	ldr	x0, [sp, #616]
  42411c:	bl	41c950 <BN_bn2hex@plt>
  424120:	mov	x22, x0
  424124:	ldr	x0, [x28, #152]
  424128:	cbz	x22, 424178 <ASN1_generate_nconf@plt+0x5808>
  42412c:	mov	x2, x22
  424130:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424134:	add	x1, x1, #0xb18
  424138:	bl	419740 <BIO_printf@plt>
  42413c:	mov	x0, x22
  424140:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  424144:	mov	w2, #0x358                 	// #856
  424148:	add	x1, x1, #0x910
  42414c:	bl	41b1e0 <CRYPTO_free@plt>
  424150:	b	422af0 <ASN1_generate_nconf@plt+0x4180>
  424154:	ldr	x0, [x28, #152]
  424158:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42415c:	add	x1, x1, #0xad0
  424160:	str	xzr, [sp, #248]
  424164:	mov	x23, #0x0                   	// #0
  424168:	mov	x27, #0x0                   	// #0
  42416c:	bl	419740 <BIO_printf@plt>
  424170:	ldr	x0, [x28, #152]
  424174:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424178:	mov	x23, #0x0                   	// #0
  42417c:	mov	x27, #0x0                   	// #0
  424180:	str	xzr, [sp, #248]
  424184:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424188:	ldr	x0, [x28, #152]
  42418c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424190:	add	x1, x1, #0xa28
  424194:	mov	x23, #0x0                   	// #0
  424198:	mov	x27, #0x0                   	// #0
  42419c:	mov	x22, #0x0                   	// #0
  4241a0:	bl	419740 <BIO_printf@plt>
  4241a4:	ldr	x0, [x28, #152]
  4241a8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4241ac:	mov	x1, x23
  4241b0:	mov	x0, x19
  4241b4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4241b8:	add	x2, x2, #0xa18
  4241bc:	bl	41d030 <NCONF_get_string@plt>
  4241c0:	str	x0, [sp, #336]
  4241c4:	cbnz	x0, 422ab8 <ASN1_generate_nconf@plt+0x4148>
  4241c8:	bl	41a2a0 <ERR_clear_error@plt>
  4241cc:	ldr	x0, [sp, #656]
  4241d0:	cbnz	x0, 422ad0 <ASN1_generate_nconf@plt+0x4160>
  4241d4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4241d8:	add	x3, sp, #0x290
  4241dc:	add	x2, x2, #0xa70
  4241e0:	mov	x1, x23
  4241e4:	mov	x0, x19
  4241e8:	bl	41b350 <NCONF_get_number_e@plt>
  4241ec:	cbnz	w0, 424270 <ASN1_generate_nconf@plt+0x5900>
  4241f0:	str	xzr, [sp, #656]
  4241f4:	ldr	x0, [x28, #152]
  4241f8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4241fc:	add	x1, x1, #0xa80
  424200:	str	xzr, [sp, #248]
  424204:	mov	x23, #0x0                   	// #0
  424208:	mov	x27, #0x0                   	// #0
  42420c:	bl	419740 <BIO_printf@plt>
  424210:	mov	x22, #0x0                   	// #0
  424214:	ldr	x0, [x28, #152]
  424218:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  42421c:	ldr	x0, [x28, #152]
  424220:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424224:	add	x1, x1, #0x9d0
  424228:	mov	x23, #0x0                   	// #0
  42422c:	mov	x27, #0x0                   	// #0
  424230:	mov	x22, #0x0                   	// #0
  424234:	bl	419740 <BIO_printf@plt>
  424238:	ldr	x0, [x28, #152]
  42423c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424240:	mov	x1, x23
  424244:	mov	x0, x19
  424248:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  42424c:	add	x2, x2, #0x9b8
  424250:	bl	41d030 <NCONF_get_string@plt>
  424254:	str	x0, [sp, #320]
  424258:	cbnz	x0, 422aa0 <ASN1_generate_nconf@plt+0x4130>
  42425c:	bl	41a2a0 <ERR_clear_error@plt>
  424260:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  424264:	add	x0, x0, #0x400
  424268:	str	x0, [sp, #320]
  42426c:	b	422ab0 <ASN1_generate_nconf@plt+0x4140>
  424270:	ldr	x0, [sp, #656]
  424274:	cbz	x0, 4241f4 <ASN1_generate_nconf@plt+0x5884>
  424278:	b	422ad0 <ASN1_generate_nconf@plt+0x4160>
  42427c:	ldr	x0, [sp, #304]
  424280:	cbz	x0, 4242ec <ASN1_generate_nconf@plt+0x597c>
  424284:	mov	x3, #0x0                   	// #0
  424288:	mov	x2, #0x0                   	// #0
  42428c:	mov	w5, #0x1                   	// #1
  424290:	mov	x4, #0x0                   	// #0
  424294:	add	x0, sp, #0x300
  424298:	mov	x1, #0x0                   	// #0
  42429c:	bl	41b1f0 <X509V3_set_ctx@plt>
  4242a0:	mov	x1, x19
  4242a4:	add	x0, sp, #0x300
  4242a8:	bl	419ae0 <X509V3_set_nconf@plt>
  4242ac:	ldr	x2, [sp, #304]
  4242b0:	add	x1, sp, #0x300
  4242b4:	mov	x0, x19
  4242b8:	mov	x3, #0x0                   	// #0
  4242bc:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4242c0:	cbnz	w0, 422a98 <ASN1_generate_nconf@plt+0x4128>
  4242c4:	ldr	x0, [x28, #152]
  4242c8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4242cc:	ldr	x2, [sp, #304]
  4242d0:	add	x1, x1, #0x990
  4242d4:	mov	x23, #0x0                   	// #0
  4242d8:	mov	x27, #0x0                   	// #0
  4242dc:	bl	419740 <BIO_printf@plt>
  4242e0:	str	xzr, [sp, #248]
  4242e4:	ldr	x0, [x28, #152]
  4242e8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4242ec:	mov	x1, x23
  4242f0:	mov	x0, x19
  4242f4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  4242f8:	add	x2, x2, #0x980
  4242fc:	bl	41d030 <NCONF_get_string@plt>
  424300:	str	x0, [sp, #304]
  424304:	cbnz	x0, 424284 <ASN1_generate_nconf@plt+0x5914>
  424308:	bl	41a2a0 <ERR_clear_error@plt>
  42430c:	b	422a98 <ASN1_generate_nconf@plt+0x4128>
  424310:	mov	x1, x23
  424314:	mov	x0, x19
  424318:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42431c:	add	x2, x2, #0x438
  424320:	bl	41fe40 <ASN1_generate_nconf@plt+0x14d0>
  424324:	str	x0, [sp, #344]
  424328:	cbnz	x0, 422a68 <ASN1_generate_nconf@plt+0x40f8>
  42432c:	ldr	x0, [x28, #152]
  424330:	mov	x23, #0x0                   	// #0
  424334:	mov	x27, #0x0                   	// #0
  424338:	mov	x22, #0x0                   	// #0
  42433c:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424340:	ldr	x0, [sp, #624]
  424344:	ldr	x22, [x28, #152]
  424348:	bl	419660 <EVP_MD_type@plt>
  42434c:	bl	41a220 <OBJ_nid2ln@plt>
  424350:	mov	x2, x0
  424354:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424358:	mov	x0, x22
  42435c:	add	x1, x1, #0x948
  424360:	bl	419740 <BIO_printf@plt>
  424364:	ldr	x0, [sp, #344]
  424368:	cbz	x0, 4243cc <ASN1_generate_nconf@plt+0x5a5c>
  42436c:	ldr	x0, [x28, #152]
  424370:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424374:	ldr	x2, [sp, #344]
  424378:	add	x1, x1, #0x960
  42437c:	bl	419740 <BIO_printf@plt>
  424380:	b	422a68 <ASN1_generate_nconf@plt+0x40f8>
  424384:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424388:	ldr	x1, [x24, #8]
  42438c:	ldr	x0, [x0, #144]
  424390:	bl	41ba60 <TXT_DB_write@plt>
  424394:	ldr	x0, [x24, #8]
  424398:	ldr	x22, [x28, #152]
  42439c:	ldr	x0, [x0, #8]
  4243a0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4243a4:	mov	w2, w0
  4243a8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4243ac:	mov	x0, x22
  4243b0:	add	x1, x1, #0x7e0
  4243b4:	bl	419740 <BIO_printf@plt>
  4243b8:	ldr	x0, [x28, #152]
  4243bc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4243c0:	add	x1, x1, #0x808
  4243c4:	bl	419740 <BIO_printf@plt>
  4243c8:	b	422828 <ASN1_generate_nconf@plt+0x3eb8>
  4243cc:	mov	x1, x23
  4243d0:	mov	x0, x19
  4243d4:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  4243d8:	add	x2, x2, #0x438
  4243dc:	bl	41fe40 <ASN1_generate_nconf@plt+0x14d0>
  4243e0:	str	x0, [sp, #344]
  4243e4:	cbnz	x0, 42436c <ASN1_generate_nconf@plt+0x59fc>
  4243e8:	b	42432c <ASN1_generate_nconf@plt+0x59bc>
  4243ec:	ldr	x0, [x28, #152]
  4243f0:	add	w2, w22, #0x1
  4243f4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4243f8:	add	x1, x1, #0x760
  4243fc:	ldr	x19, [sp, #480]
  424400:	bl	419740 <BIO_printf@plt>
  424404:	ldr	x0, [x28, #152]
  424408:	mov	x23, #0x0                   	// #0
  42440c:	mov	x27, #0x0                   	// #0
  424410:	mov	x22, #0x0                   	// #0
  424414:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424418:	ldr	x0, [x28, #152]
  42441c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424420:	add	x1, x1, #0x870
  424424:	bl	419740 <BIO_printf@plt>
  424428:	b	42299c <ASN1_generate_nconf@plt+0x402c>
  42442c:	ldr	x0, [sp, #456]
  424430:	adrp	x22, 465000 <ASN1_generate_nconf@plt+0x46690>
  424434:	add	x22, x22, #0x898
  424438:	mov	x2, x24
  42443c:	mov	x1, x22
  424440:	bl	45bec0 <ASN1_generate_nconf@plt+0x3d550>
  424444:	cbz	w0, 42432c <ASN1_generate_nconf@plt+0x59bc>
  424448:	ldr	x0, [sp, #456]
  42444c:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  424450:	mov	x1, x22
  424454:	add	x2, x2, #0x8a0
  424458:	bl	45c0d0 <ASN1_generate_nconf@plt+0x3d760>
  42445c:	cbz	w0, 42432c <ASN1_generate_nconf@plt+0x59bc>
  424460:	cbz	w21, 42299c <ASN1_generate_nconf@plt+0x402c>
  424464:	ldr	x0, [x28, #152]
  424468:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42446c:	ldr	w2, [sp, #444]
  424470:	add	x1, x1, #0x8a8
  424474:	bl	419740 <BIO_printf@plt>
  424478:	b	42299c <ASN1_generate_nconf@plt+0x402c>
  42447c:	cmp	w0, #0x0
  424480:	b.gt	4228fc <ASN1_generate_nconf@plt+0x3f8c>
  424484:	ldr	x1, [sp, #480]
  424488:	mov	x0, x5
  42448c:	bl	41d250 <strcmp@plt>
  424490:	cmp	w0, #0x0
  424494:	b.le	422934 <ASN1_generate_nconf@plt+0x3fc4>
  424498:	add	w19, w19, #0x1
  42449c:	b	4228c4 <ASN1_generate_nconf@plt+0x3f54>
  4244a0:	ldr	x0, [x28, #152]
  4244a4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4244a8:	ldr	x2, [sp, #408]
  4244ac:	add	x1, x1, #0x8d0
  4244b0:	bl	419740 <BIO_printf@plt>
  4244b4:	b	4229c0 <ASN1_generate_nconf@plt+0x4050>
  4244b8:	ldr	x0, [x28, #152]
  4244bc:	mov	x23, #0x0                   	// #0
  4244c0:	mov	x27, #0x0                   	// #0
  4244c4:	str	xzr, [sp, #248]
  4244c8:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  4244cc:	ldr	w0, [sp, #608]
  4244d0:	cbnz	w0, 422a14 <ASN1_generate_nconf@plt+0x40a4>
  4244d4:	bl	41e370 <EVP_md_null@plt>
  4244d8:	str	x0, [sp, #624]
  4244dc:	b	422a50 <ASN1_generate_nconf@plt+0x40e0>
  4244e0:	ldr	x0, [x28, #152]
  4244e4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4244e8:	add	x1, x1, #0x918
  4244ec:	mov	x23, #0x0                   	// #0
  4244f0:	mov	x27, #0x0                   	// #0
  4244f4:	mov	x22, #0x0                   	// #0
  4244f8:	bl	41a980 <BIO_puts@plt>
  4244fc:	ldr	x0, [x28, #152]
  424500:	b	4219fc <ASN1_generate_nconf@plt+0x308c>
  424504:	nop
  424508:	mov	w0, #0x0                   	// #0
  42450c:	ret
  424510:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  424514:	add	x0, x0, #0xdc8
  424518:	ret
  42451c:	nop
  424520:	sub	sp, sp, #0x290
  424524:	stp	x29, x30, [sp]
  424528:	mov	x29, sp
  42452c:	stp	x19, x20, [sp, #16]
  424530:	mov	w19, w0
  424534:	mov	x20, x1
  424538:	stp	x21, x22, [sp, #32]
  42453c:	mov	w21, #0x0                   	// #0
  424540:	mov	w22, #0x300                 	// #768
  424544:	stp	x23, x24, [sp, #48]
  424548:	mov	w24, #0x1                   	// #1
  42454c:	mov	w23, #0x304                 	// #772
  424550:	stp	x25, x26, [sp, #64]
  424554:	adrp	x26, 467000 <ASN1_generate_nconf@plt+0x48690>
  424558:	mov	w25, #0x0                   	// #0
  42455c:	stp	x27, x28, [sp, #80]
  424560:	bl	41bb60 <TLS_server_method@plt>
  424564:	add	x3, x26, #0x40
  424568:	mov	x2, x0
  42456c:	mov	x1, x20
  424570:	mov	w0, w19
  424574:	mov	w28, #0x0                   	// #0
  424578:	mov	w19, #0x0                   	// #0
  42457c:	mov	w20, #0x0                   	// #0
  424580:	mov	w27, #0x0                   	// #0
  424584:	stp	x3, x2, [sp, #128]
  424588:	mov	x2, x3
  42458c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  424590:	str	xzr, [sp, #96]
  424594:	str	wzr, [sp, #104]
  424598:	stp	x0, xzr, [sp, #112]
  42459c:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4245a0:	cmp	w26, #0x3
  4245a4:	b.eq	424780 <ASN1_generate_nconf@plt+0x5e10>  // b.none
  4245a8:	b.le	4246c8 <ASN1_generate_nconf@plt+0x5d58>
  4245ac:	cmp	w26, #0x5
  4245b0:	b.eq	424748 <ASN1_generate_nconf@plt+0x5dd8>  // b.none
  4245b4:	cmp	w26, #0x6
  4245b8:	b.ne	424698 <ASN1_generate_nconf@plt+0x5d28>  // b.any
  4245bc:	mov	w28, #0x302                 	// #770
  4245c0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4245c4:	mov	w26, w0
  4245c8:	cbz	w0, 424608 <ASN1_generate_nconf@plt+0x5c98>
  4245cc:	nop
  4245d0:	cmp	w26, #0x7
  4245d4:	b.eq	424750 <ASN1_generate_nconf@plt+0x5de0>  // b.none
  4245d8:	b.le	4245a0 <ASN1_generate_nconf@plt+0x5c30>
  4245dc:	cmp	w26, #0xb
  4245e0:	b.eq	424774 <ASN1_generate_nconf@plt+0x5e04>  // b.none
  4245e4:	b.le	4246b0 <ASN1_generate_nconf@plt+0x5d40>
  4245e8:	cmp	w26, #0xd
  4245ec:	b.eq	42473c <ASN1_generate_nconf@plt+0x5dcc>  // b.none
  4245f0:	cmp	w26, #0xe
  4245f4:	b.ne	4246a4 <ASN1_generate_nconf@plt+0x5d34>  // b.any
  4245f8:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4245fc:	mov	w20, #0x1                   	// #1
  424600:	mov	w26, w0
  424604:	cbnz	w0, 4245d0 <ASN1_generate_nconf@plt+0x5c60>
  424608:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42460c:	mov	x22, x0
  424610:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  424614:	cmp	w0, #0x1
  424618:	b.eq	42478c <ASN1_generate_nconf@plt+0x5e1c>  // b.none
  42461c:	cbnz	w0, 4246f8 <ASN1_generate_nconf@plt+0x5d88>
  424620:	mov	x22, #0x0                   	// #0
  424624:	ldr	x0, [sp, #96]
  424628:	cbz	x0, 424794 <ASN1_generate_nconf@plt+0x5e24>
  42462c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424630:	mov	w26, #0x1                   	// #1
  424634:	mov	x28, #0x0                   	// #0
  424638:	mov	x24, #0x0                   	// #0
  42463c:	ldr	x19, [x1, #144]
  424640:	bl	41adf0 <OPENSSL_cipher_name@plt>
  424644:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  424648:	mov	x2, x0
  42464c:	add	x1, x1, #0xde0
  424650:	mov	x0, x19
  424654:	str	xzr, [sp, #96]
  424658:	bl	419740 <BIO_printf@plt>
  42465c:	nop
  424660:	cbnz	w20, 424724 <ASN1_generate_nconf@plt+0x5db4>
  424664:	mov	x0, x24
  424668:	bl	419ba0 <SSL_CTX_free@plt>
  42466c:	ldr	x0, [sp, #96]
  424670:	bl	41c800 <SSL_free@plt>
  424674:	mov	w0, w26
  424678:	ldp	x29, x30, [sp]
  42467c:	ldp	x19, x20, [sp, #16]
  424680:	ldp	x21, x22, [sp, #32]
  424684:	ldp	x23, x24, [sp, #48]
  424688:	ldp	x25, x26, [sp, #64]
  42468c:	ldp	x27, x28, [sp, #80]
  424690:	add	sp, sp, #0x290
  424694:	ret
  424698:	cmp	w26, #0x4
  42469c:	csel	w28, w28, w22, ne  // ne = any
  4246a0:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4246a4:	cmp	w26, #0xc
  4246a8:	csel	w27, w27, w24, ne  // ne = any
  4246ac:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4246b0:	cmp	w26, #0x9
  4246b4:	b.eq	424730 <ASN1_generate_nconf@plt+0x5dc0>  // b.none
  4246b8:	cmp	w26, #0xa
  4246bc:	b.ne	4246e4 <ASN1_generate_nconf@plt+0x5d74>  // b.any
  4246c0:	mov	w21, #0x1                   	// #1
  4246c4:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4246c8:	cmp	w26, #0x1
  4246cc:	b.eq	424758 <ASN1_generate_nconf@plt+0x5de8>  // b.none
  4246d0:	cmp	w26, #0x2
  4246d4:	b.ne	4246f0 <ASN1_generate_nconf@plt+0x5d80>  // b.any
  4246d8:	mov	w19, #0x1                   	// #1
  4246dc:	mov	w27, w19
  4246e0:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4246e4:	cmp	w26, #0x8
  4246e8:	csel	w28, w28, w23, ne  // ne = any
  4246ec:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  4246f0:	cmn	w26, #0x1
  4246f4:	b.ne	4245c0 <ASN1_generate_nconf@plt+0x5c50>  // b.any
  4246f8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4246fc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  424700:	ldr	x2, [sp, #112]
  424704:	add	x1, x1, #0x238
  424708:	ldr	x0, [x0, #152]
  42470c:	mov	w26, #0x1                   	// #1
  424710:	mov	x28, #0x0                   	// #0
  424714:	mov	x24, #0x0                   	// #0
  424718:	str	xzr, [sp, #96]
  42471c:	bl	419740 <BIO_printf@plt>
  424720:	cbz	w20, 424664 <ASN1_generate_nconf@plt+0x5cf4>
  424724:	mov	x0, x28
  424728:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42472c:	b	424664 <ASN1_generate_nconf@plt+0x5cf4>
  424730:	mov	w0, #0x1                   	// #1
  424734:	str	w0, [sp, #104]
  424738:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  42473c:	mov	w25, #0x1                   	// #1
  424740:	mov	w27, w25
  424744:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  424748:	mov	w28, #0x301                 	// #769
  42474c:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  424750:	mov	w28, #0x303                 	// #771
  424754:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  424758:	ldr	x0, [sp, #128]
  42475c:	mov	w26, #0x0                   	// #0
  424760:	mov	x28, #0x0                   	// #0
  424764:	mov	x24, #0x0                   	// #0
  424768:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42476c:	str	xzr, [sp, #96]
  424770:	b	424660 <ASN1_generate_nconf@plt+0x5cf0>
  424774:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424778:	str	x0, [sp, #120]
  42477c:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  424780:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424784:	str	x0, [sp, #96]
  424788:	b	4245c0 <ASN1_generate_nconf@plt+0x5c50>
  42478c:	ldr	x22, [x22]
  424790:	b	424624 <ASN1_generate_nconf@plt+0x5cb4>
  424794:	ldr	x0, [sp, #136]
  424798:	bl	41db50 <SSL_CTX_new@plt>
  42479c:	mov	x24, x0
  4247a0:	cbz	x0, 42491c <ASN1_generate_nconf@plt+0x5fac>
  4247a4:	sxtw	x23, w28
  4247a8:	mov	x3, #0x0                   	// #0
  4247ac:	mov	x2, x23
  4247b0:	mov	w1, #0x7b                  	// #123
  4247b4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4247b8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4247bc:	cbnz	x0, 4247d4 <ASN1_generate_nconf@plt+0x5e64>
  4247c0:	ldr	x0, [x28, #152]
  4247c4:	mov	w26, #0x1                   	// #1
  4247c8:	mov	x28, #0x0                   	// #0
  4247cc:	bl	41e7f0 <ERR_print_errors@plt>
  4247d0:	b	424660 <ASN1_generate_nconf@plt+0x5cf0>
  4247d4:	mov	x2, x23
  4247d8:	mov	x0, x24
  4247dc:	mov	x3, #0x0                   	// #0
  4247e0:	mov	w1, #0x7c                  	// #124
  4247e4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4247e8:	cbz	x0, 4247c0 <ASN1_generate_nconf@plt+0x5e50>
  4247ec:	ldr	w0, [sp, #104]
  4247f0:	cbnz	w0, 4248f0 <ASN1_generate_nconf@plt+0x5f80>
  4247f4:	cbnz	w21, 424950 <ASN1_generate_nconf@plt+0x5fe0>
  4247f8:	ldr	x0, [sp, #120]
  4247fc:	cbz	x0, 424810 <ASN1_generate_nconf@plt+0x5ea0>
  424800:	mov	x1, x0
  424804:	mov	x0, x24
  424808:	bl	41a450 <SSL_CTX_set_ciphersuites@plt>
  42480c:	cbz	w0, 424904 <ASN1_generate_nconf@plt+0x5f94>
  424810:	cbz	x22, 424824 <ASN1_generate_nconf@plt+0x5eb4>
  424814:	mov	x1, x22
  424818:	mov	x0, x24
  42481c:	bl	419a40 <SSL_CTX_set_cipher_list@plt>
  424820:	cbz	w0, 424a1c <ASN1_generate_nconf@plt+0x60ac>
  424824:	mov	x0, x24
  424828:	bl	41b2f0 <SSL_new@plt>
  42482c:	str	x0, [sp, #104]
  424830:	cbz	x0, 42491c <ASN1_generate_nconf@plt+0x5fac>
  424834:	cbz	w20, 424964 <ASN1_generate_nconf@plt+0x5ff4>
  424838:	bl	41ada0 <SSL_get1_supported_ciphers@plt>
  42483c:	mov	x28, x0
  424840:	cbz	w27, 42497c <ASN1_generate_nconf@plt+0x600c>
  424844:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424848:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  42484c:	add	x27, x1, #0x90
  424850:	add	x0, x0, #0xe68
  424854:	mov	w23, #0x0                   	// #0
  424858:	str	x0, [sp, #96]
  42485c:	b	424888 <ASN1_generate_nconf@plt+0x5f18>
  424860:	add	w23, w23, #0x1
  424864:	cbnz	w19, 424924 <ASN1_generate_nconf@plt+0x5fb4>
  424868:	ldr	x22, [x27]
  42486c:	mov	w2, #0x200                 	// #512
  424870:	add	x1, sp, #0x90
  424874:	mov	x0, x21
  424878:	bl	41dd80 <SSL_CIPHER_description@plt>
  42487c:	mov	x1, x0
  424880:	mov	x0, x22
  424884:	bl	41a980 <BIO_puts@plt>
  424888:	mov	x0, x28
  42488c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424890:	mov	w2, w0
  424894:	mov	w1, w23
  424898:	mov	x0, x28
  42489c:	cmp	w23, w2
  4248a0:	b.ge	424970 <ASN1_generate_nconf@plt+0x6000>  // b.tcont
  4248a4:	bl	419630 <OPENSSL_sk_value@plt>
  4248a8:	mov	x21, x0
  4248ac:	cbz	w25, 424860 <ASN1_generate_nconf@plt+0x5ef0>
  4248b0:	bl	41e8a0 <SSL_CIPHER_get_id@plt>
  4248b4:	and	w3, w0, #0xff000000
  4248b8:	mov	w2, #0x3000000             	// #50331648
  4248bc:	mov	w1, w0
  4248c0:	cmp	w3, w2
  4248c4:	ubfx	x2, x0, #8, #8
  4248c8:	and	w3, w0, #0xff
  4248cc:	ldr	x0, [x27]
  4248d0:	b.eq	424a0c <ASN1_generate_nconf@plt+0x609c>  // b.none
  4248d4:	mov	w5, w3
  4248d8:	mov	w4, w2
  4248dc:	ubfx	w3, w1, #16, #8
  4248e0:	ubfx	x2, x1, #24, #32
  4248e4:	ldr	x1, [sp, #96]
  4248e8:	bl	419740 <BIO_printf@plt>
  4248ec:	b	424860 <ASN1_generate_nconf@plt+0x5ef0>
  4248f0:	mov	x0, x24
  4248f4:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  4248f8:	add	x1, x1, #0x508
  4248fc:	bl	41d9e0 <SSL_CTX_set_psk_client_callback@plt>
  424900:	b	4247f4 <ASN1_generate_nconf@plt+0x5e84>
  424904:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424908:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42490c:	add	x1, x1, #0xe00
  424910:	ldr	x0, [x28, #152]
  424914:	bl	419740 <BIO_printf@plt>
  424918:	b	4247c0 <ASN1_generate_nconf@plt+0x5e50>
  42491c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424920:	b	4247c0 <ASN1_generate_nconf@plt+0x5e50>
  424924:	mov	x0, x21
  424928:	bl	41d4b0 <SSL_CIPHER_standard_name@plt>
  42492c:	adrp	x3, 466000 <ASN1_generate_nconf@plt+0x47690>
  424930:	cmp	x0, #0x0
  424934:	add	x3, x3, #0xdd8
  424938:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42493c:	csel	x2, x3, x0, eq  // eq = none
  424940:	add	x1, x1, #0xe88
  424944:	ldr	x0, [x27]
  424948:	bl	419740 <BIO_printf@plt>
  42494c:	b	424868 <ASN1_generate_nconf@plt+0x5ef8>
  424950:	mov	x0, x24
  424954:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  424958:	add	x1, x1, #0x510
  42495c:	bl	41a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>
  424960:	b	4247f8 <ASN1_generate_nconf@plt+0x5e88>
  424964:	bl	41a930 <SSL_get_ciphers@plt>
  424968:	mov	x28, x0
  42496c:	b	424840 <ASN1_generate_nconf@plt+0x5ed0>
  424970:	ldr	x0, [sp, #104]
  424974:	str	x0, [sp, #96]
  424978:	b	424660 <ASN1_generate_nconf@plt+0x5cf0>
  42497c:	adrp	x26, 466000 <ASN1_generate_nconf@plt+0x47690>
  424980:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  424984:	add	x26, x26, #0xe40
  424988:	add	x25, x25, #0x500
  42498c:	mov	w19, #0x0                   	// #0
  424990:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424994:	b	4249a8 <ASN1_generate_nconf@plt+0x6038>
  424998:	mov	x2, x21
  42499c:	add	w19, w19, #0x1
  4249a0:	mov	x1, x25
  4249a4:	bl	419740 <BIO_printf@plt>
  4249a8:	mov	x0, x28
  4249ac:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4249b0:	mov	w2, w0
  4249b4:	mov	w1, w19
  4249b8:	mov	x0, x28
  4249bc:	cmp	w19, w2
  4249c0:	b.ge	4249ec <ASN1_generate_nconf@plt+0x607c>  // b.tcont
  4249c4:	bl	419630 <OPENSSL_sk_value@plt>
  4249c8:	bl	41b050 <SSL_CIPHER_get_name@plt>
  4249cc:	mov	x21, x0
  4249d0:	cbz	x0, 4249ec <ASN1_generate_nconf@plt+0x607c>
  4249d4:	ldr	x0, [x23, #144]
  4249d8:	cbz	w19, 424998 <ASN1_generate_nconf@plt+0x6028>
  4249dc:	mov	x1, x26
  4249e0:	bl	419740 <BIO_printf@plt>
  4249e4:	ldr	x0, [x23, #144]
  4249e8:	b	424998 <ASN1_generate_nconf@plt+0x6028>
  4249ec:	ldr	x0, [x23, #144]
  4249f0:	mov	w26, #0x0                   	// #0
  4249f4:	ldr	x1, [sp, #104]
  4249f8:	str	x1, [sp, #96]
  4249fc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  424a00:	add	x1, x1, #0xf30
  424a04:	bl	419740 <BIO_printf@plt>
  424a08:	b	424660 <ASN1_generate_nconf@plt+0x5cf0>
  424a0c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  424a10:	add	x1, x1, #0xe48
  424a14:	bl	419740 <BIO_printf@plt>
  424a18:	b	424860 <ASN1_generate_nconf@plt+0x5ef0>
  424a1c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424a20:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  424a24:	add	x1, x1, #0xe28
  424a28:	ldr	x0, [x28, #152]
  424a2c:	bl	419740 <BIO_printf@plt>
  424a30:	b	4247c0 <ASN1_generate_nconf@plt+0x5e50>
  424a34:	nop
  424a38:	stp	x29, x30, [sp, #-32]!
  424a3c:	mov	x29, sp
  424a40:	stp	x19, x20, [sp, #16]
  424a44:	mov	x20, x1
  424a48:	mov	w19, w0
  424a4c:	mov	x0, x1
  424a50:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  424a54:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  424a58:	cmp	w0, #0x2b
  424a5c:	str	w0, [x1, #4088]
  424a60:	b.eq	424a70 <ASN1_generate_nconf@plt+0x6100>  // b.none
  424a64:	cmp	w0, #0x0
  424a68:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  424a6c:	b.ne	424a78 <ASN1_generate_nconf@plt+0x6108>  // b.any
  424a70:	mov	x0, x20
  424a74:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  424a78:	mov	w0, w19
  424a7c:	ldp	x19, x20, [sp, #16]
  424a80:	ldp	x29, x30, [sp], #32
  424a84:	ret
  424a88:	stp	x29, x30, [sp, #-64]!
  424a8c:	mov	x29, sp
  424a90:	stp	x19, x20, [sp, #16]
  424a94:	stp	x21, x22, [sp, #32]
  424a98:	mov	x22, x0
  424a9c:	str	x23, [sp, #48]
  424aa0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  424aa4:	mov	x23, x0
  424aa8:	cbz	x0, 424b7c <ASN1_generate_nconf@plt+0x620c>
  424aac:	mov	w21, #0x0                   	// #0
  424ab0:	b	424b04 <ASN1_generate_nconf@plt+0x6194>
  424ab4:	bl	419630 <OPENSSL_sk_value@plt>
  424ab8:	mov	x4, x0
  424abc:	mov	w5, #0x0                   	// #0
  424ac0:	mov	w3, #0x1                   	// #1
  424ac4:	mov	x2, #0x0                   	// #0
  424ac8:	mov	x1, #0x0                   	// #0
  424acc:	mov	x0, #0x0                   	// #0
  424ad0:	bl	41e2a0 <a2i_GENERAL_NAME@plt>
  424ad4:	mov	x19, x0
  424ad8:	cbz	x0, 424b7c <ASN1_generate_nconf@plt+0x620c>
  424adc:	bl	41e010 <GENERAL_NAMES_new@plt>
  424ae0:	mov	x20, x0
  424ae4:	cbz	x0, 424b40 <ASN1_generate_nconf@plt+0x61d0>
  424ae8:	mov	x1, x19
  424aec:	bl	41cf70 <OPENSSL_sk_push@plt>
  424af0:	cbz	w0, 424b40 <ASN1_generate_nconf@plt+0x61d0>
  424af4:	mov	x1, x20
  424af8:	mov	x0, x23
  424afc:	bl	41cf70 <OPENSSL_sk_push@plt>
  424b00:	cbz	w0, 424b3c <ASN1_generate_nconf@plt+0x61cc>
  424b04:	mov	x0, x22
  424b08:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424b0c:	mov	w2, w0
  424b10:	mov	w1, w21
  424b14:	cmp	w21, w2
  424b18:	mov	x0, x22
  424b1c:	add	w21, w21, #0x1
  424b20:	b.lt	424ab4 <ASN1_generate_nconf@plt+0x6144>  // b.tstop
  424b24:	mov	x0, x23
  424b28:	ldp	x19, x20, [sp, #16]
  424b2c:	ldp	x21, x22, [sp, #32]
  424b30:	ldr	x23, [sp, #48]
  424b34:	ldp	x29, x30, [sp], #64
  424b38:	ret
  424b3c:	mov	x19, #0x0                   	// #0
  424b40:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  424b44:	add	x1, x1, #0x70
  424b48:	mov	x0, x23
  424b4c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  424b50:	mov	x0, x20
  424b54:	mov	x23, #0x0                   	// #0
  424b58:	bl	41a070 <GENERAL_NAMES_free@plt>
  424b5c:	mov	x0, x19
  424b60:	bl	41a240 <GENERAL_NAME_free@plt>
  424b64:	mov	x0, x23
  424b68:	ldp	x19, x20, [sp, #16]
  424b6c:	ldp	x21, x22, [sp, #32]
  424b70:	ldr	x23, [sp, #48]
  424b74:	ldp	x29, x30, [sp], #64
  424b78:	ret
  424b7c:	mov	x19, #0x0                   	// #0
  424b80:	mov	x20, #0x0                   	// #0
  424b84:	b	424b40 <ASN1_generate_nconf@plt+0x61d0>
  424b88:	stp	x29, x30, [sp, #-80]!
  424b8c:	mov	x29, sp
  424b90:	stp	x25, x26, [sp, #64]
  424b94:	mov	x26, x0
  424b98:	mov	x0, x26
  424b9c:	mov	w25, #0x0                   	// #0
  424ba0:	stp	x19, x20, [sp, #16]
  424ba4:	stp	x21, x22, [sp, #32]
  424ba8:	stp	x23, x24, [sp, #48]
  424bac:	adrp	x24, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  424bb0:	adrp	x23, 479000 <ASN1_generate_nconf@plt+0x5a690>
  424bb4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424bb8:	add	x24, x24, #0x6f8
  424bbc:	add	x23, x23, #0xf30
  424bc0:	cmp	w25, w0
  424bc4:	b.ge	424c44 <ASN1_generate_nconf@plt+0x62d4>  // b.tcont
  424bc8:	mov	w1, w25
  424bcc:	mov	x0, x26
  424bd0:	mov	w19, #0x0                   	// #0
  424bd4:	bl	419630 <OPENSSL_sk_value@plt>
  424bd8:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424bdc:	mov	x22, x0
  424be0:	b	424c10 <ASN1_generate_nconf@plt+0x62a0>
  424be4:	bl	419630 <OPENSSL_sk_value@plt>
  424be8:	mov	x20, x0
  424bec:	ldr	x0, [x21, #152]
  424bf0:	mov	x1, x24
  424bf4:	bl	41a980 <BIO_puts@plt>
  424bf8:	ldr	x0, [x21, #152]
  424bfc:	mov	x1, x20
  424c00:	bl	41a9a0 <GENERAL_NAME_print@plt>
  424c04:	ldr	x0, [x21, #152]
  424c08:	mov	x1, x23
  424c0c:	bl	41a980 <BIO_puts@plt>
  424c10:	mov	x0, x22
  424c14:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424c18:	mov	w2, w0
  424c1c:	mov	w1, w19
  424c20:	cmp	w19, w2
  424c24:	mov	x0, x22
  424c28:	add	w19, w19, #0x1
  424c2c:	b.lt	424be4 <ASN1_generate_nconf@plt+0x6274>  // b.tstop
  424c30:	add	w25, w25, #0x1
  424c34:	mov	x0, x26
  424c38:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424c3c:	cmp	w25, w0
  424c40:	b.lt	424bc8 <ASN1_generate_nconf@plt+0x6258>  // b.tstop
  424c44:	ldp	x19, x20, [sp, #16]
  424c48:	ldp	x21, x22, [sp, #32]
  424c4c:	ldp	x23, x24, [sp, #48]
  424c50:	ldp	x25, x26, [sp, #64]
  424c54:	ldp	x29, x30, [sp], #80
  424c58:	ret
  424c5c:	nop
  424c60:	sub	sp, sp, #0x210
  424c64:	mov	w2, #0x8007                	// #32775
  424c68:	stp	x29, x30, [sp, #16]
  424c6c:	add	x29, sp, #0x10
  424c70:	stp	x19, x20, [sp, #32]
  424c74:	mov	x20, x1
  424c78:	add	x1, sp, #0x1b4
  424c7c:	mov	w19, w0
  424c80:	mov	w0, #0x8005                	// #32773
  424c84:	stp	x23, x24, [sp, #64]
  424c88:	mov	w24, #0x1                   	// #1
  424c8c:	stp	w2, w2, [x1, #-8]
  424c90:	stp	w2, w0, [x1]
  424c94:	stp	xzr, xzr, [sp, #448]
  424c98:	stp	xzr, xzr, [sp, #464]
  424c9c:	str	xzr, [sp, #480]
  424ca0:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  424ca4:	cbnz	x0, 424cc0 <ASN1_generate_nconf@plt+0x6350>
  424ca8:	mov	w0, w24
  424cac:	ldp	x29, x30, [sp, #16]
  424cb0:	ldp	x19, x20, [sp, #32]
  424cb4:	ldp	x23, x24, [sp, #64]
  424cb8:	add	sp, sp, #0x210
  424cbc:	ret
  424cc0:	stp	x27, x28, [sp, #96]
  424cc4:	adrp	x27, 468000 <ASN1_generate_nconf@plt+0x49690>
  424cc8:	add	x27, x27, #0x898
  424ccc:	mov	x1, x20
  424cd0:	mov	x2, x27
  424cd4:	stp	x21, x22, [sp, #48]
  424cd8:	mov	x21, x0
  424cdc:	mov	w0, w19
  424ce0:	stp	x25, x26, [sp, #80]
  424ce4:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  424ce8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  424cec:	stp	x0, xzr, [sp, #208]
  424cf0:	add	x0, x1, #0xf30
  424cf4:	adrp	x25, 468000 <ASN1_generate_nconf@plt+0x49690>
  424cf8:	str	x0, [sp, #304]
  424cfc:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  424d00:	add	x0, x0, #0x290
  424d04:	add	x25, x25, #0x800
  424d08:	stp	xzr, xzr, [sp, #120]
  424d0c:	mov	w19, #0x0                   	// #0
  424d10:	mov	w22, #0x40                  	// #64
  424d14:	str	xzr, [sp, #144]
  424d18:	mov	x28, #0x0                   	// #0
  424d1c:	stp	xzr, xzr, [sp, #168]
  424d20:	mov	x20, #0x0                   	// #0
  424d24:	mov	x26, #0x0                   	// #0
  424d28:	stp	xzr, xzr, [sp, #184]
  424d2c:	str	xzr, [sp, #224]
  424d30:	str	x0, [sp, #232]
  424d34:	mov	w0, #0xffffffff            	// #-1
  424d38:	str	w0, [sp, #264]
  424d3c:	str	wzr, [sp, #272]
  424d40:	stp	xzr, xzr, [sp, #280]
  424d44:	str	xzr, [sp, #296]
  424d48:	stp	xzr, xzr, [sp, #312]
  424d4c:	stp	xzr, xzr, [sp, #328]
  424d50:	str	xzr, [sp, #344]
  424d54:	str	wzr, [sp, #352]
  424d58:	str	wzr, [sp, #356]
  424d5c:	stp	xzr, xzr, [sp, #360]
  424d60:	str	wzr, [sp, #376]
  424d64:	str	wzr, [sp, #380]
  424d68:	stp	xzr, xzr, [sp, #384]
  424d6c:	str	wzr, [sp, #400]
  424d70:	str	wzr, [sp, #404]
  424d74:	str	xzr, [sp, #136]
  424d78:	stp	xzr, xzr, [sp, #152]
  424d7c:	str	xzr, [sp, #200]
  424d80:	stp	xzr, xzr, [sp, #240]
  424d84:	str	xzr, [sp, #256]
  424d88:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  424d8c:	mov	w24, w0
  424d90:	cbz	w0, 424dd0 <ASN1_generate_nconf@plt+0x6460>
  424d94:	cmp	w24, #0x49
  424d98:	b.gt	424efc <ASN1_generate_nconf@plt+0x658c>
  424d9c:	cmn	w24, #0x1
  424da0:	b.lt	424d88 <ASN1_generate_nconf@plt+0x6418>  // b.tstop
  424da4:	add	w24, w24, #0x1
  424da8:	cmp	w24, #0x4a
  424dac:	b.hi	424d88 <ASN1_generate_nconf@plt+0x6418>  // b.pmore
  424db0:	ldrh	w0, [x25, w24, uxtw #1]
  424db4:	adr	x1, 424dc0 <ASN1_generate_nconf@plt+0x6450>
  424db8:	add	x0, x1, w0, sxth #2
  424dbc:	br	x0
  424dc0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  424dc4:	mov	w19, #0x22                  	// #34
  424dc8:	mov	w24, w0
  424dcc:	cbnz	w0, 424d94 <ASN1_generate_nconf@plt+0x6424>
  424dd0:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  424dd4:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  424dd8:	mov	x27, x0
  424ddc:	ldr	x1, [sp, #152]
  424de0:	ldr	w0, [sp, #264]
  424de4:	cmp	x1, #0x0
  424de8:	ccmn	w0, #0x1, #0x0, eq  // eq = none
  424dec:	b.eq	4255d4 <ASN1_generate_nconf@plt+0x6c64>  // b.none
  424df0:	ldr	x0, [sp, #160]
  424df4:	cbz	x0, 425e8c <ASN1_generate_nconf@plt+0x751c>
  424df8:	and	w0, w19, #0x40
  424dfc:	str	w0, [sp, #408]
  424e00:	tbz	w19, #6, 425778 <ASN1_generate_nconf@plt+0x6e08>
  424e04:	ldr	x0, [sp, #144]
  424e08:	cmp	x26, #0x0
  424e0c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  424e10:	b.eq	425790 <ASN1_generate_nconf@plt+0x6e20>  // b.none
  424e14:	cbz	x0, 425d34 <ASN1_generate_nconf@plt+0x73c4>
  424e18:	ldr	x0, [sp, #136]
  424e1c:	cbz	x0, 425e1c <ASN1_generate_nconf@plt+0x74ac>
  424e20:	ldp	x0, x1, [sp, #136]
  424e24:	bl	41cf70 <OPENSSL_sk_push@plt>
  424e28:	ldr	x0, [sp, #128]
  424e2c:	cbz	x0, 425f40 <ASN1_generate_nconf@plt+0x75d0>
  424e30:	ldr	x0, [sp, #128]
  424e34:	cmp	x26, #0x0
  424e38:	ldr	x1, [sp, #144]
  424e3c:	csel	x1, x26, x1, ne  // ne = any
  424e40:	bl	41cf70 <OPENSSL_sk_push@plt>
  424e44:	ldr	x0, [sp, #176]
  424e48:	add	x2, sp, #0x1e0
  424e4c:	mov	x3, #0x0                   	// #0
  424e50:	mov	x1, #0x0                   	// #0
  424e54:	mov	x26, #0x0                   	// #0
  424e58:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  424e5c:	str	xzr, [sp, #144]
  424e60:	cbnz	w0, 425628 <ASN1_generate_nconf@plt+0x6cb8>
  424e64:	ldr	x23, [sp, #136]
  424e68:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424e6c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  424e70:	add	x1, x1, #0x580
  424e74:	ldr	x0, [x28, #152]
  424e78:	mov	x25, #0x0                   	// #0
  424e7c:	mov	w24, #0x1                   	// #1
  424e80:	str	x23, [sp, #136]
  424e84:	stp	xzr, xzr, [sp, #208]
  424e88:	str	xzr, [sp, #232]
  424e8c:	bl	419740 <BIO_printf@plt>
  424e90:	mov	x26, #0x0                   	// #0
  424e94:	mov	x27, #0x0                   	// #0
  424e98:	mov	x23, #0x0                   	// #0
  424e9c:	str	xzr, [sp, #120]
  424ea0:	str	xzr, [sp, #176]
  424ea4:	str	xzr, [sp, #224]
  424ea8:	ldr	x0, [x28, #152]
  424eac:	bl	41e7f0 <ERR_print_errors@plt>
  424eb0:	b	425464 <ASN1_generate_nconf@plt+0x6af4>
  424eb4:	mov	w19, #0x11                  	// #17
  424eb8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424ebc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424ec0:	add	x2, sp, #0x1b8
  424ec4:	mov	x1, #0x7be                 	// #1982
  424ec8:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  424ecc:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  424ed0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424ed4:	ldr	x0, [x28, #152]
  424ed8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  424edc:	ldr	x2, [sp, #208]
  424ee0:	add	x1, x1, #0x238
  424ee4:	mov	x25, #0x0                   	// #0
  424ee8:	mov	w24, #0x1                   	// #1
  424eec:	bl	419740 <BIO_printf@plt>
  424ef0:	stp	xzr, xzr, [sp, #208]
  424ef4:	str	xzr, [sp, #232]
  424ef8:	b	424e90 <ASN1_generate_nconf@plt+0x6520>
  424efc:	cmp	w24, #0x7ee
  424f00:	b.gt	424f4c <ASN1_generate_nconf@plt+0x65dc>
  424f04:	cmp	w24, #0x7d0
  424f08:	b.gt	4255b8 <ASN1_generate_nconf@plt+0x6c48>
  424f0c:	sub	w24, w24, #0x5dd
  424f10:	cmp	w24, #0x1
  424f14:	b.hi	424d88 <ASN1_generate_nconf@plt+0x6418>  // b.pmore
  424f18:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  424f1c:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  424f20:	mov	x25, #0x0                   	// #0
  424f24:	mov	w24, #0x1                   	// #1
  424f28:	mov	x26, #0x0                   	// #0
  424f2c:	mov	x27, #0x0                   	// #0
  424f30:	mov	x23, #0x0                   	// #0
  424f34:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  424f38:	str	xzr, [sp, #120]
  424f3c:	str	xzr, [sp, #176]
  424f40:	stp	xzr, xzr, [sp, #208]
  424f44:	stp	xzr, xzr, [sp, #224]
  424f48:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  424f4c:	cmp	w24, #0x7f0
  424f50:	b.ne	424d88 <ASN1_generate_nconf@plt+0x6418>  // b.any
  424f54:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  424f58:	add	x1, sp, #0x1c8
  424f5c:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  424f60:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  424f64:	b	424f20 <ASN1_generate_nconf@plt+0x65b0>
  424f68:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424f6c:	mov	w1, #0x0                   	// #0
  424f70:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  424f74:	str	x0, [sp, #240]
  424f78:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424f7c:	bl	4197b0 <EVP_des_ede3_wrap@plt>
  424f80:	str	x0, [sp, #256]
  424f84:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424f88:	bl	41cf60 <EVP_aes_256_wrap@plt>
  424f8c:	str	x0, [sp, #256]
  424f90:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424f94:	bl	41d2f0 <EVP_aes_192_wrap@plt>
  424f98:	str	x0, [sp, #256]
  424f9c:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424fa0:	bl	41c990 <EVP_aes_128_wrap@plt>
  424fa4:	str	x0, [sp, #256]
  424fa8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424fac:	ldr	x0, [sp, #160]
  424fb0:	cbz	x0, 425bd4 <ASN1_generate_nconf@plt+0x7264>
  424fb4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424fb8:	mov	x1, x0
  424fbc:	ldr	x0, [sp, #160]
  424fc0:	bl	41cf70 <OPENSSL_sk_push@plt>
  424fc4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424fc8:	ldr	x0, [sp, #152]
  424fcc:	cbz	x0, 425bc4 <ASN1_generate_nconf@plt+0x7254>
  424fd0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  424fd4:	mov	x1, x0
  424fd8:	ldr	x0, [sp, #152]
  424fdc:	bl	41cf70 <OPENSSL_sk_push@plt>
  424fe0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  424fe4:	cmp	w19, #0x11
  424fe8:	b.eq	425bac <ASN1_generate_nconf@plt+0x723c>  // b.none
  424fec:	ldr	x0, [sp, #144]
  424ff0:	orr	x0, x26, x0
  424ff4:	cbnz	x0, 425700 <ASN1_generate_nconf@plt+0x6d90>
  424ff8:	ldr	x0, [sp, #128]
  424ffc:	cbz	x0, 4257a8 <ASN1_generate_nconf@plt+0x6e38>
  425000:	mov	w23, #0xffffffff            	// #-1
  425004:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425008:	add	w23, w0, w23
  42500c:	tbnz	w23, #31, 4257a8 <ASN1_generate_nconf@plt+0x6e38>
  425010:	cbz	x28, 425020 <ASN1_generate_nconf@plt+0x66b0>
  425014:	ldr	w0, [x28]
  425018:	cmp	w0, w23
  42501c:	b.eq	425be4 <ASN1_generate_nconf@plt+0x7274>  // b.none
  425020:	ldr	x1, [sp, #232]
  425024:	mov	w0, #0x18                  	// #24
  425028:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42502c:	mov	x24, x0
  425030:	str	w23, [x0]
  425034:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425038:	str	x0, [x24, #8]
  42503c:	mov	x23, x0
  425040:	cbz	x0, 42626c <ASN1_generate_nconf@plt+0x78fc>
  425044:	str	xzr, [x24, #16]
  425048:	cbz	x20, 425bec <ASN1_generate_nconf@plt+0x727c>
  42504c:	str	x24, [x28, #16]
  425050:	mov	x28, x24
  425054:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425058:	mov	x1, x0
  42505c:	mov	x0, x23
  425060:	bl	41cf70 <OPENSSL_sk_push@plt>
  425064:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425068:	cbz	x26, 42509c <ASN1_generate_nconf@plt+0x672c>
  42506c:	ldr	x0, [sp, #144]
  425070:	cbz	x0, 4265ac <ASN1_generate_nconf@plt+0x7c3c>
  425074:	ldr	x0, [sp, #136]
  425078:	cbz	x0, 425768 <ASN1_generate_nconf@plt+0x6df8>
  42507c:	ldp	x0, x1, [sp, #136]
  425080:	bl	41cf70 <OPENSSL_sk_push@plt>
  425084:	ldr	x0, [sp, #128]
  425088:	cbz	x0, 425758 <ASN1_generate_nconf@plt+0x6de8>
  42508c:	ldr	x0, [sp, #128]
  425090:	mov	x1, x26
  425094:	str	xzr, [sp, #144]
  425098:	bl	41cf70 <OPENSSL_sk_push@plt>
  42509c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4250a0:	mov	x26, x0
  4250a4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4250a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4250ac:	add	x1, sp, #0x1d0
  4250b0:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  4250b4:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  4250b8:	b	424f20 <ASN1_generate_nconf@plt+0x65b0>
  4250bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4250c0:	str	x0, [sp, #320]
  4250c4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4250c8:	cmp	w19, #0x11
  4250cc:	b.ne	4256f4 <ASN1_generate_nconf@plt+0x6d84>  // b.any
  4250d0:	ldr	x0, [sp, #192]
  4250d4:	cbz	x0, 425d24 <ASN1_generate_nconf@plt+0x73b4>
  4250d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4250dc:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  4250e0:	mov	w1, #0x8005                	// #32773
  4250e4:	add	x2, x2, #0x258
  4250e8:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4250ec:	mov	x23, x0
  4250f0:	cbz	x0, 42626c <ASN1_generate_nconf@plt+0x78fc>
  4250f4:	mov	x1, x0
  4250f8:	ldr	x0, [sp, #192]
  4250fc:	bl	41cf70 <OPENSSL_sk_push@plt>
  425100:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425104:	ldr	x0, [sp, #144]
  425108:	cbz	x0, 425140 <ASN1_generate_nconf@plt+0x67d0>
  42510c:	ldr	x0, [sp, #136]
  425110:	cbz	x0, 425710 <ASN1_generate_nconf@plt+0x6da0>
  425114:	ldp	x0, x23, [sp, #136]
  425118:	mov	x1, x23
  42511c:	bl	41cf70 <OPENSSL_sk_push@plt>
  425120:	ldr	x0, [sp, #128]
  425124:	cmp	x26, #0x0
  425128:	csel	x26, x26, x23, ne  // ne = any
  42512c:	cbz	x0, 425748 <ASN1_generate_nconf@plt+0x6dd8>
  425130:	ldr	x0, [sp, #128]
  425134:	mov	x1, x26
  425138:	mov	x26, #0x0                   	// #0
  42513c:	bl	41cf70 <OPENSSL_sk_push@plt>
  425140:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425144:	str	x0, [sp, #144]
  425148:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42514c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425150:	str	x0, [sp, #344]
  425154:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425158:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42515c:	str	x0, [sp, #392]
  425160:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425164:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425168:	str	x0, [sp, #384]
  42516c:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425170:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425174:	str	x0, [sp, #176]
  425178:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42517c:	ldr	x0, [sp, #200]
  425180:	cbnz	x0, 426200 <ASN1_generate_nconf@plt+0x7890>
  425184:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425188:	mov	w1, #0x0                   	// #0
  42518c:	bl	41c4a0 <OBJ_txt2obj@plt>
  425190:	str	x0, [sp, #200]
  425194:	cbnz	x0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  425198:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42519c:	ldr	x19, [x28, #152]
  4251a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4251a4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4251a8:	mov	x2, x0
  4251ac:	add	x1, x1, #0x228
  4251b0:	mov	x0, x19
  4251b4:	bl	419740 <BIO_printf@plt>
  4251b8:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  4251bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4251c0:	str	x0, [sp, #280]
  4251c4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4251c8:	ldr	x0, [sp, #184]
  4251cc:	cbnz	x0, 426248 <ASN1_generate_nconf@plt+0x78d8>
  4251d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4251d4:	add	x1, sp, #0x1e8
  4251d8:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  4251dc:	str	x0, [sp, #184]
  4251e0:	cbz	x0, 42633c <ASN1_generate_nconf@plt+0x79cc>
  4251e4:	ldr	x0, [sp, #488]
  4251e8:	str	x0, [sp, #336]
  4251ec:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4251f0:	ldr	x0, [sp, #168]
  4251f4:	cbnz	x0, 426224 <ASN1_generate_nconf@plt+0x78b4>
  4251f8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4251fc:	add	x1, sp, #0x1e8
  425200:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  425204:	str	x0, [sp, #168]
  425208:	cbz	x0, 4262f0 <ASN1_generate_nconf@plt+0x7980>
  42520c:	ldr	x0, [sp, #488]
  425210:	str	x0, [sp, #296]
  425214:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425218:	mov	w0, #0x1                   	// #1
  42521c:	str	w0, [sp, #352]
  425220:	str	w0, [sp, #376]
  425224:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425228:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42522c:	str	x0, [sp, #312]
  425230:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425234:	mov	w0, #0x1                   	// #1
  425238:	str	w0, [sp, #380]
  42523c:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425240:	mov	w0, #0x1                   	// #1
  425244:	str	w0, [sp, #400]
  425248:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42524c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425250:	str	x0, [sp, #368]
  425254:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425258:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42525c:	str	x0, [sp, #360]
  425260:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425264:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425268:	str	x0, [sp, #120]
  42526c:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425270:	ldr	w0, [sp, #436]
  425274:	mov	w1, #0x8007                	// #32775
  425278:	cmp	w0, w1
  42527c:	b.eq	425c44 <ASN1_generate_nconf@plt+0x72d4>  // b.none
  425280:	mov	w1, #0x8005                	// #32773
  425284:	cmp	w0, w1
  425288:	b.eq	425d08 <ASN1_generate_nconf@plt+0x7398>  // b.none
  42528c:	cmp	w0, #0x4
  425290:	b.ne	424d88 <ASN1_generate_nconf@plt+0x6418>  // b.any
  425294:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425298:	add	x2, sp, #0x1b4
  42529c:	mov	x1, #0xa                   	// #10
  4252a0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4252a4:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  4252a8:	b	424ed0 <ASN1_generate_nconf@plt+0x6560>
  4252ac:	mov	w0, #0x1                   	// #1
  4252b0:	str	w0, [sp, #264]
  4252b4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252b8:	str	wzr, [sp, #264]
  4252bc:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252c0:	mov	w0, #0x1                   	// #1
  4252c4:	str	w0, [sp, #404]
  4252c8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252cc:	mov	w0, #0x1                   	// #1
  4252d0:	str	w0, [sp, #352]
  4252d4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252d8:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  4252dc:	orr	w22, w22, #0x800
  4252e0:	add	x0, x0, #0x2c8
  4252e4:	str	x0, [sp, #304]
  4252e8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252ec:	and	w22, w22, #0xffffefff
  4252f0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252f4:	orr	w22, w22, #0x1000
  4252f8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4252fc:	orr	w22, w22, #0x8
  425300:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425304:	orr	w22, w22, #0x4
  425308:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42530c:	orr	w22, w22, #0xc
  425310:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425314:	orr	w22, w22, #0x10000
  425318:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42531c:	orr	w22, w22, #0x80
  425320:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425324:	orr	w22, w22, #0x200
  425328:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42532c:	and	w22, w22, #0xffffffbf
  425330:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425334:	orr	w22, w22, #0x100
  425338:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42533c:	orr	w22, w22, #0x2
  425340:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425344:	orr	w22, w22, #0x20
  425348:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42534c:	orr	w22, w22, #0x10
  425350:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425354:	orr	w22, w22, #0x80000
  425358:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42535c:	orr	w22, w22, #0x1
  425360:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425364:	orr	w22, w22, #0x20000
  425368:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42536c:	mov	w19, #0x1e                  	// #30
  425370:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425374:	mov	w19, #0x2d                  	// #45
  425378:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42537c:	mov	w19, #0x2b                  	// #43
  425380:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425384:	mov	w19, #0x1c                  	// #28
  425388:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42538c:	mov	w19, #0x1a                  	// #26
  425390:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425394:	mov	w19, #0x29                  	// #41
  425398:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  42539c:	mov	w19, #0x18                  	// #24
  4253a0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253a4:	mov	w19, #0x27                  	// #39
  4253a8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253ac:	mov	w19, #0x35                  	// #53
  4253b0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4253b8:	mov	w19, #0x30                  	// #48
  4253bc:	str	x0, [sp, #288]
  4253c0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253c4:	mov	w0, #0x1                   	// #1
  4253c8:	str	w0, [sp, #356]
  4253cc:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253d0:	mov	w19, #0x24                  	// #36
  4253d4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253d8:	mov	w19, #0x76                  	// #118
  4253dc:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253e0:	mov	w19, #0x3f                  	// #63
  4253e4:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253e8:	mov	w19, #0x53                  	// #83
  4253ec:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4253f4:	str	x0, [sp, #328]
  4253f8:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4253fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425400:	str	x0, [sp, #216]
  425404:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425408:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42540c:	add	x2, sp, #0x1b0
  425410:	mov	x1, #0xa                   	// #10
  425414:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  425418:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  42541c:	b	424ed0 <ASN1_generate_nconf@plt+0x6560>
  425420:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  425424:	add	x2, sp, #0x1ac
  425428:	mov	x1, #0xa                   	// #10
  42542c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  425430:	cbnz	w0, 424d88 <ASN1_generate_nconf@plt+0x6418>
  425434:	b	424ed0 <ASN1_generate_nconf@plt+0x6560>
  425438:	mov	x0, x27
  42543c:	mov	x25, #0x0                   	// #0
  425440:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  425444:	mov	w24, #0x0                   	// #0
  425448:	mov	x26, #0x0                   	// #0
  42544c:	mov	x27, #0x0                   	// #0
  425450:	mov	x23, #0x0                   	// #0
  425454:	str	xzr, [sp, #120]
  425458:	str	xzr, [sp, #176]
  42545c:	stp	xzr, xzr, [sp, #208]
  425460:	stp	xzr, xzr, [sp, #224]
  425464:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  425468:	ldr	x0, [sp, #192]
  42546c:	add	x19, x19, #0x260
  425470:	mov	x1, x19
  425474:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  425478:	ldr	x0, [sp, #472]
  42547c:	mov	x1, x19
  425480:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  425484:	mov	x0, x21
  425488:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  42548c:	ldr	x0, [sp, #136]
  425490:	adrp	x21, 467000 <ASN1_generate_nconf@plt+0x48690>
  425494:	add	x21, x21, #0x548
  425498:	mov	x19, x21
  42549c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4254a0:	ldr	x0, [sp, #128]
  4254a4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4254a8:	ldr	x0, [sp, #168]
  4254ac:	mov	x1, x21
  4254b0:	mov	w2, #0x43d                 	// #1085
  4254b4:	bl	41b1e0 <CRYPTO_free@plt>
  4254b8:	ldr	x0, [sp, #184]
  4254bc:	mov	x1, x21
  4254c0:	mov	w2, #0x43e                 	// #1086
  4254c4:	bl	41b1e0 <CRYPTO_free@plt>
  4254c8:	mov	x1, x21
  4254cc:	mov	w2, #0x43f                 	// #1087
  4254d0:	mov	x0, x25
  4254d4:	bl	41b1e0 <CRYPTO_free@plt>
  4254d8:	ldr	x0, [sp, #200]
  4254dc:	bl	41d500 <ASN1_OBJECT_free@plt>
  4254e0:	mov	x0, x26
  4254e4:	bl	41e650 <CMS_ReceiptRequest_free@plt>
  4254e8:	ldr	x0, [sp, #160]
  4254ec:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4254f0:	ldr	x0, [sp, #152]
  4254f4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4254f8:	cbz	x20, 425520 <ASN1_generate_nconf@plt+0x6bb0>
  4254fc:	nop
  425500:	ldr	x0, [x20, #8]
  425504:	bl	41ddd0 <OPENSSL_sk_free@plt>
  425508:	mov	x0, x20
  42550c:	mov	x1, x19
  425510:	ldr	x20, [x20, #16]
  425514:	mov	w2, #0x448                 	// #1096
  425518:	bl	41b1e0 <CRYPTO_free@plt>
  42551c:	cbnz	x20, 425500 <ASN1_generate_nconf@plt+0x6b90>
  425520:	ldr	x0, [sp, #216]
  425524:	bl	41dbd0 <X509_STORE_free@plt>
  425528:	mov	x0, #0x0                   	// #0
  42552c:	bl	41e260 <X509_free@plt>
  425530:	ldr	x0, [sp, #232]
  425534:	bl	41e260 <X509_free@plt>
  425538:	ldr	x0, [sp, #208]
  42553c:	bl	41e260 <X509_free@plt>
  425540:	ldr	x0, [sp, #120]
  425544:	bl	41d9c0 <EVP_PKEY_free@plt>
  425548:	mov	x0, x27
  42554c:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  425550:	ldr	x0, [sp, #248]
  425554:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  425558:	ldr	x0, [sp, #240]
  42555c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  425560:	ldr	x0, [sp, #224]
  425564:	bl	41df00 <BIO_free@plt>
  425568:	mov	x0, x23
  42556c:	bl	41df00 <BIO_free@plt>
  425570:	ldr	x0, [sp, #448]
  425574:	bl	41df00 <BIO_free@plt>
  425578:	ldr	x0, [sp, #176]
  42557c:	bl	41ce30 <BIO_free_all@plt>
  425580:	ldr	x0, [sp, #480]
  425584:	mov	w2, #0x457                 	// #1111
  425588:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42558c:	add	x1, x1, #0x548
  425590:	bl	41b1e0 <CRYPTO_free@plt>
  425594:	mov	w0, w24
  425598:	ldp	x29, x30, [sp, #16]
  42559c:	ldp	x19, x20, [sp, #32]
  4255a0:	ldp	x21, x22, [sp, #48]
  4255a4:	ldp	x23, x24, [sp, #64]
  4255a8:	ldp	x25, x26, [sp, #80]
  4255ac:	ldp	x27, x28, [sp, #96]
  4255b0:	add	sp, sp, #0x210
  4255b4:	ret
  4255b8:	mov	x1, x21
  4255bc:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  4255c0:	cbz	w0, 424f20 <ASN1_generate_nconf@plt+0x65b0>
  4255c4:	ldr	w0, [sp, #272]
  4255c8:	add	w0, w0, #0x1
  4255cc:	str	w0, [sp, #272]
  4255d0:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  4255d4:	and	w0, w19, #0x40
  4255d8:	str	w0, [sp, #408]
  4255dc:	tbnz	w19, #6, 424e04 <ASN1_generate_nconf@plt+0x6494>
  4255e0:	ldr	x0, [sp, #160]
  4255e4:	cbnz	x0, 425778 <ASN1_generate_nconf@plt+0x6e08>
  4255e8:	ldp	x1, x0, [sp, #128]
  4255ec:	orr	x23, x0, x1
  4255f0:	cbnz	x23, 425da4 <ASN1_generate_nconf@plt+0x7434>
  4255f4:	cmp	w19, #0x22
  4255f8:	b.eq	425bf8 <ASN1_generate_nconf@plt+0x7288>  // b.none
  4255fc:	cmp	w19, #0x11
  425600:	b.eq	425d54 <ASN1_generate_nconf@plt+0x73e4>  // b.none
  425604:	cbz	w19, 425f70 <ASN1_generate_nconf@plt+0x7600>
  425608:	ldr	x0, [sp, #176]
  42560c:	add	x2, sp, #0x1e0
  425610:	mov	x3, #0x0                   	// #0
  425614:	mov	x1, #0x0                   	// #0
  425618:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42561c:	cbz	w0, 425d00 <ASN1_generate_nconf@plt+0x7390>
  425620:	and	w22, w22, #0xffffffbf
  425624:	stp	xzr, xzr, [sp, #128]
  425628:	and	w28, w19, #0x20
  42562c:	tbnz	w19, #4, 425ba0 <ASN1_generate_nconf@plt+0x7230>
  425630:	tbz	w22, #7, 4257c0 <ASN1_generate_nconf@plt+0x6e50>
  425634:	mov	w0, #0x2                   	// #2
  425638:	str	w0, [sp, #432]
  42563c:	cbnz	w28, 4257c4 <ASN1_generate_nconf@plt+0x6e54>
  425640:	mov	w0, #0x2                   	// #2
  425644:	str	w0, [sp, #428]
  425648:	cmp	w19, #0x11
  42564c:	b.ne	4257c4 <ASN1_generate_nconf@plt+0x6e54>  // b.any
  425650:	ldr	x0, [sp, #456]
  425654:	cbz	x0, 425f90 <ASN1_generate_nconf@plt+0x7620>
  425658:	ldr	x0, [sp, #168]
  42565c:	ldr	x1, [sp, #184]
  425660:	cmp	x0, #0x0
  425664:	cset	w0, ne  // ne = any
  425668:	cmp	x1, #0x0
  42566c:	csel	w0, w0, wzr, eq  // eq = none
  425670:	str	w0, [sp, #412]
  425674:	cbnz	w0, 425f50 <ASN1_generate_nconf@plt+0x75e0>
  425678:	ldr	x0, [x27]
  42567c:	ldr	x1, [sp, #192]
  425680:	cmp	x0, #0x0
  425684:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  425688:	b.eq	4261ec <ASN1_generate_nconf@plt+0x787c>  // b.none
  42568c:	adrp	x25, 467000 <ASN1_generate_nconf@plt+0x48690>
  425690:	add	x25, x25, #0x258
  425694:	cbz	x0, 425dc0 <ASN1_generate_nconf@plt+0x7450>
  425698:	ldr	x23, [sp, #192]
  42569c:	b	4256b0 <ASN1_generate_nconf@plt+0x6d40>
  4256a0:	mov	x0, x23
  4256a4:	bl	41cf70 <OPENSSL_sk_push@plt>
  4256a8:	ldr	x0, [x27, #8]!
  4256ac:	cbz	x0, 425dc0 <ASN1_generate_nconf@plt+0x7450>
  4256b0:	mov	w1, #0x8005                	// #32773
  4256b4:	mov	x2, x25
  4256b8:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4256bc:	mov	x1, x0
  4256c0:	cbnz	x0, 4256a0 <ASN1_generate_nconf@plt+0x6d30>
  4256c4:	mov	x23, x0
  4256c8:	mov	x25, #0x0                   	// #0
  4256cc:	str	xzr, [sp, #120]
  4256d0:	stp	xzr, xzr, [sp, #208]
  4256d4:	str	xzr, [sp, #232]
  4256d8:	mov	x26, #0x0                   	// #0
  4256dc:	mov	x27, #0x0                   	// #0
  4256e0:	mov	w24, #0x2                   	// #2
  4256e4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4256e8:	str	xzr, [sp, #176]
  4256ec:	str	xzr, [sp, #224]
  4256f0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4256f4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4256f8:	str	x0, [sp, #224]
  4256fc:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425700:	ldr	x0, [sp, #128]
  425704:	mov	w23, #0x0                   	// #0
  425708:	cbnz	x0, 425004 <ASN1_generate_nconf@plt+0x6694>
  42570c:	b	425010 <ASN1_generate_nconf@plt+0x66a0>
  425710:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425714:	str	x0, [sp, #136]
  425718:	cbnz	x0, 425114 <ASN1_generate_nconf@plt+0x67a4>
  42571c:	mov	x25, #0x0                   	// #0
  425720:	mov	x26, #0x0                   	// #0
  425724:	mov	x27, #0x0                   	// #0
  425728:	mov	x23, #0x0                   	// #0
  42572c:	mov	w24, #0x1                   	// #1
  425730:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425734:	str	xzr, [sp, #120]
  425738:	str	xzr, [sp, #176]
  42573c:	stp	xzr, xzr, [sp, #208]
  425740:	stp	xzr, xzr, [sp, #224]
  425744:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425748:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42574c:	str	x0, [sp, #128]
  425750:	cbnz	x0, 425130 <ASN1_generate_nconf@plt+0x67c0>
  425754:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425758:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42575c:	str	x0, [sp, #128]
  425760:	cbnz	x0, 42508c <ASN1_generate_nconf@plt+0x671c>
  425764:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425768:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42576c:	str	x0, [sp, #136]
  425770:	cbnz	x0, 42507c <ASN1_generate_nconf@plt+0x670c>
  425774:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425778:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42577c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425780:	add	x1, x1, #0x2c8
  425784:	ldr	x0, [x28, #152]
  425788:	bl	41a980 <BIO_puts@plt>
  42578c:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425790:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425794:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425798:	add	x1, x1, #0x238
  42579c:	ldr	x0, [x28, #152]
  4257a0:	bl	41a980 <BIO_puts@plt>
  4257a4:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  4257a8:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4257ac:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4257b0:	add	x1, x1, #0x278
  4257b4:	ldr	x0, [x28, #152]
  4257b8:	bl	419740 <BIO_printf@plt>
  4257bc:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  4257c0:	cbz	w28, 425648 <ASN1_generate_nconf@plt+0x6cd8>
  4257c4:	ldr	x0, [sp, #120]
  4257c8:	cbz	x0, 4257e8 <ASN1_generate_nconf@plt+0x6e78>
  4257cc:	adrp	x4, 467000 <ASN1_generate_nconf@plt+0x48690>
  4257d0:	add	x1, sp, #0x1d8
  4257d4:	add	x4, x4, #0x408
  4257d8:	mov	x3, #0x0                   	// #0
  4257dc:	mov	w2, #0x8005                	// #32773
  4257e0:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  4257e4:	cbz	w0, 425de4 <ASN1_generate_nconf@plt+0x7474>
  4257e8:	ldr	x0, [sp, #224]
  4257ec:	cmp	x0, #0x0
  4257f0:	cset	w0, ne  // ne = any
  4257f4:	cmp	w19, #0x22
  4257f8:	csel	w0, w0, wzr, eq  // eq = none
  4257fc:	str	w0, [sp, #412]
  425800:	cbnz	w0, 425c60 <ASN1_generate_nconf@plt+0x72f0>
  425804:	cmp	w19, #0x3f
  425808:	b.eq	425e2c <ASN1_generate_nconf@plt+0x74bc>  // b.none
  42580c:	cmp	w19, #0x22
  425810:	b.eq	426394 <ASN1_generate_nconf@plt+0x7a24>  // b.none
  425814:	cmp	w19, #0x53
  425818:	str	xzr, [sp, #208]
  42581c:	cset	w0, eq  // eq = none
  425820:	cmp	w19, #0x3f
  425824:	csinc	w0, w0, wzr, ne  // ne = any
  425828:	str	w0, [sp, #412]
  42582c:	cbnz	w0, 425cdc <ASN1_generate_nconf@plt+0x736c>
  425830:	str	xzr, [sp, #120]
  425834:	str	xzr, [sp, #232]
  425838:	ldr	w2, [sp, #428]
  42583c:	mov	w1, #0x72                  	// #114
  425840:	ldr	x0, [sp, #216]
  425844:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  425848:	mov	x23, x0
  42584c:	cbz	x0, 425e80 <ASN1_generate_nconf@plt+0x7510>
  425850:	cbz	w28, 425c58 <ASN1_generate_nconf@plt+0x72e8>
  425854:	ldr	w1, [sp, #428]
  425858:	mov	w2, #0x8007                	// #32775
  42585c:	cmp	w1, w2
  425860:	b.eq	425fec <ASN1_generate_nconf@plt+0x767c>  // b.none
  425864:	mov	w2, #0x8005                	// #32773
  425868:	cmp	w1, w2
  42586c:	b.eq	42603c <ASN1_generate_nconf@plt+0x76cc>  // b.none
  425870:	cmp	w1, #0x4
  425874:	b.ne	425f10 <ASN1_generate_nconf@plt+0x75a0>  // b.any
  425878:	mov	x1, #0x0                   	// #0
  42587c:	bl	41a870 <d2i_CMS_bio@plt>
  425880:	mov	x27, x0
  425884:	cbz	x27, 4262c4 <ASN1_generate_nconf@plt+0x7954>
  425888:	ldr	x25, [sp, #312]
  42588c:	cbz	x25, 4258b4 <ASN1_generate_nconf@plt+0x6f44>
  425890:	ldr	x0, [sp, #448]
  425894:	bl	41df00 <BIO_free@plt>
  425898:	mov	x0, x25
  42589c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4258a0:	add	x1, x1, #0x190
  4258a4:	bl	41b1c0 <BIO_new_file@plt>
  4258a8:	str	x0, [sp, #176]
  4258ac:	str	x0, [sp, #448]
  4258b0:	cbz	x0, 426aa8 <ASN1_generate_nconf@plt+0x8138>
  4258b4:	ldr	x26, [sp, #320]
  4258b8:	cbz	x26, 425930 <ASN1_generate_nconf@plt+0x6fc0>
  4258bc:	mov	x0, x27
  4258c0:	bl	41aab0 <CMS_get1_certs@plt>
  4258c4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4258c8:	mov	x25, x0
  4258cc:	add	x1, x1, #0xdd8
  4258d0:	mov	x0, x26
  4258d4:	bl	41b1c0 <BIO_new_file@plt>
  4258d8:	str	x0, [sp, #176]
  4258dc:	mov	x28, x0
  4258e0:	cbz	x0, 426294 <ASN1_generate_nconf@plt+0x7924>
  4258e4:	mov	w26, #0x0                   	// #0
  4258e8:	b	425908 <ASN1_generate_nconf@plt+0x6f98>
  4258ec:	mov	w1, w26
  4258f0:	mov	x0, x25
  4258f4:	bl	419630 <OPENSSL_sk_value@plt>
  4258f8:	add	w26, w26, #0x1
  4258fc:	mov	x1, x0
  425900:	mov	x0, x28
  425904:	bl	41ab80 <PEM_write_bio_X509@plt>
  425908:	mov	x0, x25
  42590c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425910:	cmp	w26, w0
  425914:	b.lt	4258ec <ASN1_generate_nconf@plt+0x6f7c>  // b.tstop
  425918:	ldr	x0, [sp, #176]
  42591c:	bl	41df00 <BIO_free@plt>
  425920:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  425924:	mov	x0, x25
  425928:	add	x1, x1, #0x260
  42592c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  425930:	ldr	x3, [sp, #288]
  425934:	cbz	x3, 425fa8 <ASN1_generate_nconf@plt+0x7638>
  425938:	ldr	w2, [sp, #436]
  42593c:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  425940:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425944:	add	x0, x0, #0x640
  425948:	cmp	w2, #0x4
  42594c:	add	x1, x1, #0x190
  425950:	csel	x1, x1, x0, eq  // eq = none
  425954:	mov	x0, x3
  425958:	bl	41b1c0 <BIO_new_file@plt>
  42595c:	str	x0, [sp, #224]
  425960:	cbz	x0, 4261bc <ASN1_generate_nconf@plt+0x784c>
  425964:	ldr	w1, [sp, #436]
  425968:	mov	w2, #0x8007                	// #32775
  42596c:	cmp	w1, w2
  425970:	b.eq	425ffc <ASN1_generate_nconf@plt+0x768c>  // b.none
  425974:	mov	w2, #0x8005                	// #32773
  425978:	cmp	w1, w2
  42597c:	b.eq	426024 <ASN1_generate_nconf@plt+0x76b4>  // b.none
  425980:	cmp	w1, #0x4
  425984:	b.ne	425ee4 <ASN1_generate_nconf@plt+0x7574>  // b.any
  425988:	mov	x1, #0x0                   	// #0
  42598c:	bl	41a870 <d2i_CMS_bio@plt>
  425990:	str	x0, [sp, #248]
  425994:	cbz	x0, 4263c8 <ASN1_generate_nconf@plt+0x7a58>
  425998:	ldr	w2, [sp, #432]
  42599c:	mov	w1, #0x77                  	// #119
  4259a0:	ldr	x0, [sp, #328]
  4259a4:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4259a8:	str	x0, [sp, #176]
  4259ac:	cbz	x0, 42600c <ASN1_generate_nconf@plt+0x769c>
  4259b0:	cmp	w19, #0x24
  4259b4:	str	xzr, [sp, #216]
  4259b8:	cset	w0, eq  // eq = none
  4259bc:	cmp	w19, #0x30
  4259c0:	csinc	w0, w0, wzr, ne  // ne = any
  4259c4:	str	w0, [sp, #328]
  4259c8:	cbnz	w0, 425fb0 <ASN1_generate_nconf@plt+0x7640>
  4259cc:	cmp	w19, #0x18
  4259d0:	b.eq	4261a4 <ASN1_generate_nconf@plt+0x7834>  // b.none
  4259d4:	cmp	w19, #0x1a
  4259d8:	b.eq	426094 <ASN1_generate_nconf@plt+0x7724>  // b.none
  4259dc:	cmp	w19, #0x1c
  4259e0:	b.eq	4263f4 <ASN1_generate_nconf@plt+0x7a84>  // b.none
  4259e4:	cmp	w19, #0x11
  4259e8:	b.eq	426410 <ASN1_generate_nconf@plt+0x7aa0>  // b.none
  4259ec:	cmp	w19, #0x1e
  4259f0:	b.eq	4268b4 <ASN1_generate_nconf@plt+0x7f44>  // b.none
  4259f4:	cmp	w19, #0x3f
  4259f8:	b.eq	426ad8 <ASN1_generate_nconf@plt+0x8168>  // b.none
  4259fc:	ldr	w0, [sp, #408]
  425a00:	cbz	w0, 4265a4 <ASN1_generate_nconf@plt+0x7c34>
  425a04:	cmp	w19, #0x53
  425a08:	b.eq	4269f8 <ASN1_generate_nconf@plt+0x8088>  // b.none
  425a0c:	orr	w22, w22, #0x8000
  425a10:	mov	x26, #0x0                   	// #0
  425a14:	stp	x26, x20, [sp, #256]
  425a18:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425a1c:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  425a20:	str	x21, [sp, #288]
  425a24:	add	x1, x1, #0x580
  425a28:	str	w24, [sp, #380]
  425a2c:	add	x0, x0, #0x440
  425a30:	ldr	x24, [sp, #120]
  425a34:	mov	w28, #0x0                   	// #0
  425a38:	ldr	x20, [sp, #136]
  425a3c:	str	x23, [sp, #272]
  425a40:	ldr	x21, [sp, #208]
  425a44:	str	w22, [sp, #312]
  425a48:	str	x1, [sp, #320]
  425a4c:	str	x0, [sp, #360]
  425a50:	str	w19, [sp, #368]
  425a54:	mov	x0, x20
  425a58:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425a5c:	cmp	w28, w0
  425a60:	b.ge	426c30 <ASN1_generate_nconf@plt+0x82c0>  // b.tcont
  425a64:	mov	w1, w28
  425a68:	mov	x0, x20
  425a6c:	bl	419630 <OPENSSL_sk_value@plt>
  425a70:	mov	x21, x0
  425a74:	ldr	x0, [sp, #128]
  425a78:	mov	w1, w28
  425a7c:	str	x21, [sp, #144]
  425a80:	bl	419630 <OPENSSL_sk_value@plt>
  425a84:	mov	x19, x0
  425a88:	ldr	x2, [sp, #320]
  425a8c:	mov	x0, x21
  425a90:	mov	w1, #0x8005                	// #32773
  425a94:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  425a98:	mov	x21, x0
  425a9c:	cbz	x0, 4265d8 <ASN1_generate_nconf@plt+0x7c68>
  425aa0:	ldr	w1, [sp, #440]
  425aa4:	mov	x0, x19
  425aa8:	ldr	x4, [sp, #240]
  425aac:	mov	w2, #0x0                   	// #0
  425ab0:	ldr	x5, [sp, #360]
  425ab4:	ldr	x3, [sp, #480]
  425ab8:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  425abc:	mov	x24, x0
  425ac0:	cbz	x0, 4265d8 <ASN1_generate_nconf@plt+0x7c68>
  425ac4:	ldr	x0, [sp, #264]
  425ac8:	cbz	x0, 425ea4 <ASN1_generate_nconf@plt+0x7534>
  425acc:	mov	x19, x0
  425ad0:	b	425adc <ASN1_generate_nconf@plt+0x716c>
  425ad4:	ldr	x19, [x19, #16]
  425ad8:	cbz	x19, 425ea4 <ASN1_generate_nconf@plt+0x7534>
  425adc:	ldr	w0, [x19]
  425ae0:	cmp	w0, w28
  425ae4:	b.ne	425ad4 <ASN1_generate_nconf@plt+0x7164>  // b.any
  425ae8:	ldr	x3, [sp, #464]
  425aec:	mov	x2, x24
  425af0:	ldr	w0, [sp, #312]
  425af4:	mov	x1, x21
  425af8:	orr	w4, w0, #0x40000
  425afc:	mov	x0, x27
  425b00:	bl	41a570 <CMS_add1_signer@plt>
  425b04:	mov	x25, x0
  425b08:	cbz	x0, 425ec4 <ASN1_generate_nconf@plt+0x7554>
  425b0c:	bl	41bf50 <CMS_SignerInfo_get0_pkey_ctx@plt>
  425b10:	mov	w26, #0x0                   	// #0
  425b14:	ldr	x19, [x19, #8]
  425b18:	mov	x23, x0
  425b1c:	mov	x0, x19
  425b20:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425b24:	cmp	w0, #0x0
  425b28:	b.gt	425b58 <ASN1_generate_nconf@plt+0x71e8>
  425b2c:	b	425b68 <ASN1_generate_nconf@plt+0x71f8>
  425b30:	mov	w1, w26
  425b34:	mov	x0, x19
  425b38:	bl	419630 <OPENSSL_sk_value@plt>
  425b3c:	mov	x22, x0
  425b40:	mov	x1, x22
  425b44:	mov	x0, x23
  425b48:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  425b4c:	cmp	w0, #0x0
  425b50:	b.le	426054 <ASN1_generate_nconf@plt+0x76e4>
  425b54:	add	w26, w26, #0x1
  425b58:	mov	x0, x19
  425b5c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425b60:	cmp	w26, w0
  425b64:	b.lt	425b30 <ASN1_generate_nconf@plt+0x71c0>  // b.tstop
  425b68:	ldr	x0, [sp, #256]
  425b6c:	cbz	x0, 425b80 <ASN1_generate_nconf@plt+0x7210>
  425b70:	mov	x1, x0
  425b74:	mov	x0, x25
  425b78:	bl	41cfc0 <CMS_add1_ReceiptRequest@plt>
  425b7c:	cbz	w0, 426cbc <ASN1_generate_nconf@plt+0x834c>
  425b80:	mov	x0, x21
  425b84:	bl	41e260 <X509_free@plt>
  425b88:	mov	x0, x24
  425b8c:	add	w28, w28, #0x1
  425b90:	mov	x21, #0x0                   	// #0
  425b94:	mov	x24, #0x0                   	// #0
  425b98:	bl	41d9c0 <EVP_PKEY_free@plt>
  425b9c:	b	425a54 <ASN1_generate_nconf@plt+0x70e4>
  425ba0:	cbnz	w28, 4257c4 <ASN1_generate_nconf@plt+0x6e54>
  425ba4:	tbnz	w22, #7, 425640 <ASN1_generate_nconf@plt+0x6cd0>
  425ba8:	b	425648 <ASN1_generate_nconf@plt+0x6cd8>
  425bac:	ldr	x0, [sp, #192]
  425bb0:	cbz	x0, 4257a8 <ASN1_generate_nconf@plt+0x6e38>
  425bb4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  425bb8:	sub	w23, w0, #0x1
  425bbc:	tbz	w23, #31, 425010 <ASN1_generate_nconf@plt+0x66a0>
  425bc0:	b	4257a8 <ASN1_generate_nconf@plt+0x6e38>
  425bc4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425bc8:	str	x0, [sp, #152]
  425bcc:	cbnz	x0, 424fd0 <ASN1_generate_nconf@plt+0x6660>
  425bd0:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425bd4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425bd8:	str	x0, [sp, #160]
  425bdc:	cbnz	x0, 424fb4 <ASN1_generate_nconf@plt+0x6644>
  425be0:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425be4:	ldr	x23, [x28, #8]
  425be8:	b	425054 <ASN1_generate_nconf@plt+0x66e4>
  425bec:	mov	x28, x24
  425bf0:	mov	x20, x24
  425bf4:	b	425054 <ASN1_generate_nconf@plt+0x66e4>
  425bf8:	ldr	x0, [sp, #224]
  425bfc:	orr	x0, x26, x0
  425c00:	cbnz	x0, 425608 <ASN1_generate_nconf@plt+0x6c98>
  425c04:	ldr	x1, [sp, #168]
  425c08:	mov	x26, #0x0                   	// #0
  425c0c:	ldr	x0, [sp, #280]
  425c10:	orr	x0, x0, x1
  425c14:	str	x0, [sp, #136]
  425c18:	cbnz	x0, 425608 <ASN1_generate_nconf@plt+0x6c98>
  425c1c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425c20:	mov	x2, x0
  425c24:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425c28:	add	x1, x1, #0x348
  425c2c:	ldr	x0, [x28, #152]
  425c30:	str	xzr, [sp, #128]
  425c34:	stp	xzr, x2, [sp, #152]
  425c38:	str	xzr, [sp, #168]
  425c3c:	bl	419740 <BIO_printf@plt>
  425c40:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425c44:	mov	x1, #0x0                   	// #0
  425c48:	mov	x0, #0x0                   	// #0
  425c4c:	bl	41b510 <SMIME_read_CMS@plt>
  425c50:	str	x0, [sp, #248]
  425c54:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425c58:	mov	x27, #0x0                   	// #0
  425c5c:	b	425930 <ASN1_generate_nconf@plt+0x6fc0>
  425c60:	ldr	x0, [sp, #224]
  425c64:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  425c68:	mov	w1, #0x8005                	// #32773
  425c6c:	add	x2, x2, #0x258
  425c70:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  425c74:	str	x0, [sp, #232]
  425c78:	cbz	x0, 426360 <ASN1_generate_nconf@plt+0x79f0>
  425c7c:	cbz	x26, 426be0 <ASN1_generate_nconf@plt+0x8270>
  425c80:	mov	w0, #0x1                   	// #1
  425c84:	str	xzr, [sp, #208]
  425c88:	str	w0, [sp, #412]
  425c8c:	ldr	w1, [sp, #440]
  425c90:	mov	x0, x26
  425c94:	ldr	x4, [sp, #240]
  425c98:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  425c9c:	ldr	x3, [sp, #480]
  425ca0:	add	x5, x5, #0x440
  425ca4:	mov	w2, #0x0                   	// #0
  425ca8:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  425cac:	str	x0, [sp, #120]
  425cb0:	cbnz	x0, 425838 <ASN1_generate_nconf@plt+0x6ec8>
  425cb4:	mov	x25, #0x0                   	// #0
  425cb8:	str	xzr, [sp, #216]
  425cbc:	mov	x26, #0x0                   	// #0
  425cc0:	mov	x27, #0x0                   	// #0
  425cc4:	mov	x23, #0x0                   	// #0
  425cc8:	mov	w24, #0x2                   	// #2
  425ccc:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425cd0:	str	xzr, [sp, #176]
  425cd4:	str	xzr, [sp, #224]
  425cd8:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425cdc:	str	xzr, [sp, #232]
  425ce0:	str	wzr, [sp, #412]
  425ce4:	cbnz	x26, 425c8c <ASN1_generate_nconf@plt+0x731c>
  425ce8:	ldr	x0, [sp, #144]
  425cec:	str	x0, [sp, #120]
  425cf0:	str	xzr, [sp, #232]
  425cf4:	cbz	x0, 425838 <ASN1_generate_nconf@plt+0x6ec8>
  425cf8:	ldr	x26, [sp, #120]
  425cfc:	b	425c8c <ASN1_generate_nconf@plt+0x731c>
  425d00:	str	xzr, [sp, #128]
  425d04:	b	424e68 <ASN1_generate_nconf@plt+0x64f8>
  425d08:	mov	x3, #0x0                   	// #0
  425d0c:	mov	x2, #0x0                   	// #0
  425d10:	mov	x1, #0x0                   	// #0
  425d14:	mov	x0, #0x0                   	// #0
  425d18:	bl	41dee0 <PEM_read_bio_CMS@plt>
  425d1c:	str	x0, [sp, #248]
  425d20:	b	424d88 <ASN1_generate_nconf@plt+0x6418>
  425d24:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425d28:	str	x0, [sp, #192]
  425d2c:	cbnz	x0, 4250d8 <ASN1_generate_nconf@plt+0x6768>
  425d30:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425d34:	ldr	x0, [sp, #136]
  425d38:	cbnz	x0, 424e44 <ASN1_generate_nconf@plt+0x64d4>
  425d3c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425d40:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425d44:	add	x1, x1, #0x320
  425d48:	ldr	x0, [x28, #152]
  425d4c:	bl	419740 <BIO_printf@plt>
  425d50:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425d54:	ldr	x0, [x27]
  425d58:	cbnz	x0, 425608 <ASN1_generate_nconf@plt+0x6c98>
  425d5c:	ldr	x1, [sp, #168]
  425d60:	ldr	x0, [sp, #280]
  425d64:	orr	x0, x0, x1
  425d68:	ldr	x1, [sp, #192]
  425d6c:	orr	x0, x1, x0
  425d70:	str	x0, [sp, #136]
  425d74:	cbnz	x0, 425608 <ASN1_generate_nconf@plt+0x6c98>
  425d78:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425d7c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425d80:	ldr	x2, [sp, #136]
  425d84:	add	x1, x1, #0x378
  425d88:	ldr	x0, [x28, #152]
  425d8c:	str	xzr, [sp, #128]
  425d90:	stp	xzr, x2, [sp, #152]
  425d94:	str	xzr, [sp, #168]
  425d98:	str	xzr, [sp, #192]
  425d9c:	bl	419740 <BIO_printf@plt>
  425da0:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425da4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425da8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425dac:	add	x1, x1, #0x2f8
  425db0:	str	xzr, [sp, #152]
  425db4:	ldr	x0, [x28, #152]
  425db8:	bl	41a980 <BIO_puts@plt>
  425dbc:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425dc0:	ldr	x0, [sp, #120]
  425dc4:	cbz	x0, 425f9c <ASN1_generate_nconf@plt+0x762c>
  425dc8:	adrp	x4, 467000 <ASN1_generate_nconf@plt+0x48690>
  425dcc:	add	x1, sp, #0x1d8
  425dd0:	add	x4, x4, #0x408
  425dd4:	mov	x3, #0x0                   	// #0
  425dd8:	mov	w2, #0x8005                	// #32773
  425ddc:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  425de0:	cbnz	w0, 425814 <ASN1_generate_nconf@plt+0x6ea4>
  425de4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425de8:	mov	x25, #0x0                   	// #0
  425dec:	mov	w24, #0x2                   	// #2
  425df0:	mov	x26, #0x0                   	// #0
  425df4:	ldr	x0, [x28, #152]
  425df8:	mov	x27, #0x0                   	// #0
  425dfc:	mov	x23, #0x0                   	// #0
  425e00:	str	xzr, [sp, #120]
  425e04:	stp	xzr, xzr, [sp, #208]
  425e08:	str	xzr, [sp, #232]
  425e0c:	bl	41e7f0 <ERR_print_errors@plt>
  425e10:	str	xzr, [sp, #176]
  425e14:	str	xzr, [sp, #224]
  425e18:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425e1c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425e20:	str	x0, [sp, #136]
  425e24:	cbnz	x0, 424e20 <ASN1_generate_nconf@plt+0x64b0>
  425e28:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425e2c:	ldr	x0, [sp, #144]
  425e30:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  425e34:	mov	w1, #0x8005                	// #32773
  425e38:	add	x2, x2, #0x420
  425e3c:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  425e40:	str	x0, [sp, #208]
  425e44:	cbnz	x0, 425cdc <ASN1_generate_nconf@plt+0x736c>
  425e48:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425e4c:	mov	x25, #0x0                   	// #0
  425e50:	str	xzr, [sp, #216]
  425e54:	str	xzr, [sp, #232]
  425e58:	ldr	x0, [x28, #152]
  425e5c:	mov	x26, #0x0                   	// #0
  425e60:	mov	x27, #0x0                   	// #0
  425e64:	mov	x23, #0x0                   	// #0
  425e68:	mov	w24, #0x2                   	// #2
  425e6c:	str	xzr, [sp, #120]
  425e70:	str	xzr, [sp, #176]
  425e74:	str	xzr, [sp, #224]
  425e78:	bl	41e7f0 <ERR_print_errors@plt>
  425e7c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425e80:	mov	x25, #0x0                   	// #0
  425e84:	str	xzr, [sp, #216]
  425e88:	b	4256d8 <ASN1_generate_nconf@plt+0x6d68>
  425e8c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425e90:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425e94:	add	x1, x1, #0x2a8
  425e98:	ldr	x0, [x28, #152]
  425e9c:	bl	41a980 <BIO_puts@plt>
  425ea0:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425ea4:	ldr	w4, [sp, #312]
  425ea8:	mov	x2, x24
  425eac:	ldr	x3, [sp, #464]
  425eb0:	mov	x1, x21
  425eb4:	mov	x0, x27
  425eb8:	bl	41a570 <CMS_add1_signer@plt>
  425ebc:	mov	x25, x0
  425ec0:	cbnz	x0, 425b68 <ASN1_generate_nconf@plt+0x71f8>
  425ec4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425ec8:	str	x24, [sp, #120]
  425ecc:	mov	w24, #0x3                   	// #3
  425ed0:	str	x21, [sp, #208]
  425ed4:	ldp	x26, x20, [sp, #256]
  425ed8:	ldr	x23, [sp, #272]
  425edc:	ldr	x21, [sp, #288]
  425ee0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425ee4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425ee8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425eec:	mov	x25, #0x0                   	// #0
  425ef0:	add	x1, x1, #0x4f8
  425ef4:	ldr	x0, [x28, #152]
  425ef8:	mov	w24, #0x2                   	// #2
  425efc:	mov	x26, #0x0                   	// #0
  425f00:	str	xzr, [sp, #216]
  425f04:	bl	419740 <BIO_printf@plt>
  425f08:	str	xzr, [sp, #176]
  425f0c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425f10:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425f14:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425f18:	mov	x25, #0x0                   	// #0
  425f1c:	add	x1, x1, #0x458
  425f20:	ldr	x0, [x28, #152]
  425f24:	mov	w24, #0x2                   	// #2
  425f28:	mov	x26, #0x0                   	// #0
  425f2c:	mov	x27, #0x0                   	// #0
  425f30:	stp	xzr, xzr, [sp, #216]
  425f34:	bl	419740 <BIO_printf@plt>
  425f38:	str	xzr, [sp, #176]
  425f3c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  425f40:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425f44:	str	x0, [sp, #128]
  425f48:	cbnz	x0, 424e30 <ASN1_generate_nconf@plt+0x64c0>
  425f4c:	b	42571c <ASN1_generate_nconf@plt+0x6dac>
  425f50:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425f54:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425f58:	mov	x25, #0x0                   	// #0
  425f5c:	add	x1, x1, #0x3f0
  425f60:	ldr	x0, [x28, #152]
  425f64:	mov	w24, #0x2                   	// #2
  425f68:	str	xzr, [sp, #184]
  425f6c:	b	424e84 <ASN1_generate_nconf@plt+0x6514>
  425f70:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  425f74:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  425f78:	add	x1, x1, #0x3a8
  425f7c:	stp	xzr, xzr, [sp, #128]
  425f80:	ldr	x0, [x28, #152]
  425f84:	str	xzr, [sp, #152]
  425f88:	bl	419740 <BIO_printf@plt>
  425f8c:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  425f90:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  425f94:	str	x0, [sp, #456]
  425f98:	b	425658 <ASN1_generate_nconf@plt+0x6ce8>
  425f9c:	str	xzr, [sp, #208]
  425fa0:	str	xzr, [sp, #232]
  425fa4:	b	425838 <ASN1_generate_nconf@plt+0x6ec8>
  425fa8:	str	xzr, [sp, #224]
  425fac:	b	425998 <ASN1_generate_nconf@plt+0x7028>
  425fb0:	ldp	x0, x1, [sp, #360]
  425fb4:	ldr	w2, [sp, #380]
  425fb8:	ldr	w3, [sp, #400]
  425fbc:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  425fc0:	str	x0, [sp, #216]
  425fc4:	cbz	x0, 4263b4 <ASN1_generate_nconf@plt+0x7a44>
  425fc8:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  425fcc:	add	x1, x1, #0xa38
  425fd0:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  425fd4:	ldr	w0, [sp, #272]
  425fd8:	cbz	w0, 4259cc <ASN1_generate_nconf@plt+0x705c>
  425fdc:	ldr	x0, [sp, #216]
  425fe0:	mov	x1, x21
  425fe4:	bl	41df70 <X509_STORE_set1_param@plt>
  425fe8:	b	4259cc <ASN1_generate_nconf@plt+0x705c>
  425fec:	add	x1, sp, #0x1c0
  425ff0:	bl	41b510 <SMIME_read_CMS@plt>
  425ff4:	mov	x27, x0
  425ff8:	b	425884 <ASN1_generate_nconf@plt+0x6f14>
  425ffc:	mov	x1, #0x0                   	// #0
  426000:	bl	41b510 <SMIME_read_CMS@plt>
  426004:	str	x0, [sp, #248]
  426008:	b	425994 <ASN1_generate_nconf@plt+0x7024>
  42600c:	mov	x25, #0x0                   	// #0
  426010:	mov	x26, #0x0                   	// #0
  426014:	mov	w24, #0x2                   	// #2
  426018:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42601c:	str	xzr, [sp, #216]
  426020:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426024:	mov	x3, #0x0                   	// #0
  426028:	mov	x2, #0x0                   	// #0
  42602c:	mov	x1, #0x0                   	// #0
  426030:	bl	41dee0 <PEM_read_bio_CMS@plt>
  426034:	str	x0, [sp, #248]
  426038:	b	425994 <ASN1_generate_nconf@plt+0x7024>
  42603c:	mov	x3, #0x0                   	// #0
  426040:	mov	x2, #0x0                   	// #0
  426044:	mov	x1, #0x0                   	// #0
  426048:	bl	41dee0 <PEM_read_bio_CMS@plt>
  42604c:	mov	x27, x0
  426050:	b	425884 <ASN1_generate_nconf@plt+0x6f14>
  426054:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426058:	mov	x2, x22
  42605c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426060:	add	x1, x1, #0x530
  426064:	ldr	x0, [x28, #152]
  426068:	str	x24, [sp, #120]
  42606c:	str	x21, [sp, #208]
  426070:	mov	x25, #0x0                   	// #0
  426074:	ldp	x26, x20, [sp, #256]
  426078:	mov	w24, #0x3                   	// #3
  42607c:	ldr	x23, [sp, #272]
  426080:	ldr	x21, [sp, #288]
  426084:	bl	419740 <BIO_printf@plt>
  426088:	ldr	x0, [x28, #152]
  42608c:	bl	41e7f0 <ERR_print_errors@plt>
  426090:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426094:	ldr	x1, [sp, #464]
  426098:	mov	w2, w22
  42609c:	mov	x0, x23
  4260a0:	mov	x26, #0x0                   	// #0
  4260a4:	bl	41d660 <CMS_digest_create@plt>
  4260a8:	mov	x27, x0
  4260ac:	cbz	x27, 426874 <ASN1_generate_nconf@plt+0x7f04>
  4260b0:	ldr	w0, [sp, #412]
  4260b4:	cbnz	w0, 426104 <ASN1_generate_nconf@plt+0x7794>
  4260b8:	cmp	w19, #0x27
  4260bc:	b.eq	426370 <ASN1_generate_nconf@plt+0x7a00>  // b.none
  4260c0:	cmp	w19, #0x2b
  4260c4:	b.eq	4268d8 <ASN1_generate_nconf@plt+0x7f68>  // b.none
  4260c8:	cmp	w19, #0x29
  4260cc:	b.eq	426838 <ASN1_generate_nconf@plt+0x7ec8>  // b.none
  4260d0:	cmp	w19, #0x2d
  4260d4:	b.eq	426814 <ASN1_generate_nconf@plt+0x7ea4>  // b.none
  4260d8:	cmp	w19, #0x24
  4260dc:	b.eq	426638 <ASN1_generate_nconf@plt+0x7cc8>  // b.none
  4260e0:	ldr	w0, [sp, #328]
  4260e4:	cbnz	w0, 4265fc <ASN1_generate_nconf@plt+0x7c8c>
  4260e8:	ldr	w0, [sp, #352]
  4260ec:	cbz	w0, 42690c <ASN1_generate_nconf@plt+0x7f9c>
  4260f0:	ldr	w0, [sp, #376]
  4260f4:	cbnz	w0, 426ce0 <ASN1_generate_nconf@plt+0x8370>
  4260f8:	mov	w24, #0x0                   	// #0
  4260fc:	mov	x25, #0x0                   	// #0
  426100:	b	425464 <ASN1_generate_nconf@plt+0x6af4>
  426104:	tbnz	w22, #17, 426894 <ASN1_generate_nconf@plt+0x7f24>
  426108:	ldr	x0, [sp, #168]
  42610c:	cbz	x0, 42612c <ASN1_generate_nconf@plt+0x77bc>
  426110:	ldr	x3, [sp, #184]
  426114:	mov	x1, x0
  426118:	ldr	x2, [sp, #296]
  42611c:	mov	x0, x27
  426120:	ldr	x4, [sp, #336]
  426124:	bl	419e30 <CMS_decrypt_set1_key@plt>
  426128:	cbz	w0, 426e00 <ASN1_generate_nconf@plt+0x8490>
  42612c:	ldr	x0, [sp, #120]
  426130:	cbz	x0, 426148 <ASN1_generate_nconf@plt+0x77d8>
  426134:	ldr	x2, [sp, #232]
  426138:	mov	x1, x0
  42613c:	mov	x0, x27
  426140:	bl	419d20 <CMS_decrypt_set1_pkey@plt>
  426144:	cbz	w0, 426e20 <ASN1_generate_nconf@plt+0x84b0>
  426148:	ldr	x0, [sp, #280]
  42614c:	cbz	x0, 426164 <ASN1_generate_nconf@plt+0x77f4>
  426150:	mov	x1, x0
  426154:	mov	x2, #0xffffffffffffffff    	// #-1
  426158:	mov	x0, x27
  42615c:	bl	41c190 <CMS_decrypt_set1_password@plt>
  426160:	cbz	w0, 426c9c <ASN1_generate_nconf@plt+0x832c>
  426164:	ldr	x4, [sp, #176]
  426168:	mov	w5, w22
  42616c:	ldr	x3, [sp, #448]
  426170:	mov	x0, x27
  426174:	mov	x2, #0x0                   	// #0
  426178:	mov	x1, #0x0                   	// #0
  42617c:	mov	x25, #0x0                   	// #0
  426180:	bl	41cc80 <CMS_decrypt@plt>
  426184:	cbnz	w0, 425464 <ASN1_generate_nconf@plt+0x6af4>
  426188:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42618c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426190:	mov	w24, #0x4                   	// #4
  426194:	add	x1, x1, #0x630
  426198:	ldr	x0, [x28, #152]
  42619c:	bl	419740 <BIO_printf@plt>
  4261a0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4261a4:	mov	w1, w22
  4261a8:	mov	x0, x23
  4261ac:	mov	x26, #0x0                   	// #0
  4261b0:	bl	41bd10 <CMS_data_create@plt>
  4261b4:	mov	x27, x0
  4261b8:	b	4260ac <ASN1_generate_nconf@plt+0x773c>
  4261bc:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4261c0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4261c4:	ldr	x2, [sp, #288]
  4261c8:	add	x1, x1, #0x4d8
  4261cc:	ldr	x0, [x28, #152]
  4261d0:	mov	x25, #0x0                   	// #0
  4261d4:	mov	x26, #0x0                   	// #0
  4261d8:	mov	w24, #0x2                   	// #2
  4261dc:	str	xzr, [sp, #216]
  4261e0:	bl	419740 <BIO_printf@plt>
  4261e4:	str	xzr, [sp, #176]
  4261e8:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4261ec:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4261f0:	str	x0, [sp, #192]
  4261f4:	cbz	x0, 4268f8 <ASN1_generate_nconf@plt+0x7f88>
  4261f8:	ldr	x0, [x27]
  4261fc:	b	42568c <ASN1_generate_nconf@plt+0x6d1c>
  426200:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426204:	ldr	x19, [x28, #152]
  426208:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42620c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426210:	mov	x2, x0
  426214:	add	x1, x1, #0x200
  426218:	mov	x0, x19
  42621c:	bl	419740 <BIO_printf@plt>
  426220:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  426224:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426228:	ldr	x19, [x28, #152]
  42622c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426230:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426234:	mov	x2, x0
  426238:	add	x1, x1, #0x198
  42623c:	mov	x0, x19
  426240:	bl	419740 <BIO_printf@plt>
  426244:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  426248:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42624c:	ldr	x19, [x28, #152]
  426250:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426254:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426258:	mov	x2, x0
  42625c:	add	x1, x1, #0x1d0
  426260:	mov	x0, x19
  426264:	bl	419740 <BIO_printf@plt>
  426268:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  42626c:	mov	x25, #0x0                   	// #0
  426270:	mov	x26, #0x0                   	// #0
  426274:	mov	x27, #0x0                   	// #0
  426278:	mov	w24, #0x1                   	// #1
  42627c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426280:	str	xzr, [sp, #120]
  426284:	str	xzr, [sp, #176]
  426288:	stp	xzr, xzr, [sp, #208]
  42628c:	stp	xzr, xzr, [sp, #224]
  426290:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426294:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426298:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42629c:	ldr	x2, [sp, #320]
  4262a0:	add	x1, x1, #0x4b8
  4262a4:	ldr	x0, [x28, #152]
  4262a8:	mov	x25, #0x0                   	// #0
  4262ac:	mov	x26, #0x0                   	// #0
  4262b0:	mov	w24, #0x5                   	// #5
  4262b4:	str	xzr, [sp, #216]
  4262b8:	bl	419740 <BIO_printf@plt>
  4262bc:	str	xzr, [sp, #224]
  4262c0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4262c4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4262c8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4262cc:	mov	x25, #0x0                   	// #0
  4262d0:	add	x1, x1, #0x478
  4262d4:	ldr	x0, [x28, #152]
  4262d8:	mov	x26, #0x0                   	// #0
  4262dc:	mov	w24, #0x2                   	// #2
  4262e0:	str	xzr, [sp, #176]
  4262e4:	stp	xzr, xzr, [sp, #216]
  4262e8:	bl	419740 <BIO_printf@plt>
  4262ec:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4262f0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4262f4:	stp	xzr, xzr, [sp, #208]
  4262f8:	mov	x25, #0x0                   	// #0
  4262fc:	ldr	x19, [x28, #152]
  426300:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426304:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426308:	mov	x2, x0
  42630c:	add	x1, x1, #0x1c0
  426310:	mov	x0, x19
  426314:	mov	x26, #0x0                   	// #0
  426318:	str	xzr, [sp, #232]
  42631c:	bl	419740 <BIO_printf@plt>
  426320:	str	xzr, [sp, #120]
  426324:	mov	x27, #0x0                   	// #0
  426328:	mov	x23, #0x0                   	// #0
  42632c:	mov	w24, #0x1                   	// #1
  426330:	str	xzr, [sp, #176]
  426334:	str	xzr, [sp, #224]
  426338:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  42633c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426340:	ldr	x19, [x28, #152]
  426344:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426348:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42634c:	mov	x2, x0
  426350:	add	x1, x1, #0x1f0
  426354:	mov	x0, x19
  426358:	bl	419740 <BIO_printf@plt>
  42635c:	b	424ed4 <ASN1_generate_nconf@plt+0x6564>
  426360:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426364:	mov	x25, #0x0                   	// #0
  426368:	stp	xzr, xzr, [sp, #208]
  42636c:	b	425e58 <ASN1_generate_nconf@plt+0x74e8>
  426370:	ldr	x1, [sp, #176]
  426374:	mov	w2, w22
  426378:	mov	x0, x27
  42637c:	mov	x25, #0x0                   	// #0
  426380:	bl	41e610 <CMS_data@plt>
  426384:	cbnz	w0, 425464 <ASN1_generate_nconf@plt+0x6af4>
  426388:	mov	w24, #0x4                   	// #4
  42638c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426390:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426394:	cbnz	x26, 426df8 <ASN1_generate_nconf@plt+0x8488>
  426398:	ldr	x0, [sp, #224]
  42639c:	str	x0, [sp, #120]
  4263a0:	mov	w0, #0x1                   	// #1
  4263a4:	str	xzr, [sp, #208]
  4263a8:	str	w0, [sp, #412]
  4263ac:	ldr	x0, [sp, #120]
  4263b0:	b	425cf0 <ASN1_generate_nconf@plt+0x7380>
  4263b4:	mov	x25, #0x0                   	// #0
  4263b8:	mov	x26, #0x0                   	// #0
  4263bc:	mov	w24, #0x2                   	// #2
  4263c0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4263c4:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4263c8:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4263cc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4263d0:	mov	x25, #0x0                   	// #0
  4263d4:	add	x1, x1, #0x518
  4263d8:	ldr	x0, [x28, #152]
  4263dc:	mov	x26, #0x0                   	// #0
  4263e0:	mov	w24, #0x2                   	// #2
  4263e4:	str	xzr, [sp, #176]
  4263e8:	str	xzr, [sp, #216]
  4263ec:	bl	419740 <BIO_printf@plt>
  4263f0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4263f4:	mov	w2, w22
  4263f8:	mov	x0, x23
  4263fc:	mov	w1, #0xffffffff            	// #-1
  426400:	mov	x26, #0x0                   	// #0
  426404:	bl	41be10 <CMS_compress@plt>
  426408:	mov	x27, x0
  42640c:	b	4260ac <ASN1_generate_nconf@plt+0x773c>
  426410:	ldr	x2, [sp, #456]
  426414:	orr	w0, w22, #0x4000
  426418:	mov	w3, w0
  42641c:	mov	x1, x23
  426420:	str	w0, [sp, #144]
  426424:	mov	x0, #0x0                   	// #0
  426428:	bl	41d270 <CMS_encrypt@plt>
  42642c:	mov	x27, x0
  426430:	cbz	x0, 426de4 <ASN1_generate_nconf@plt+0x8474>
  426434:	mov	w0, #0x4000                	// #16384
  426438:	mov	w1, #0x0                   	// #0
  42643c:	stp	x23, x21, [sp, #264]
  426440:	mov	w23, w1
  426444:	movk	w0, #0x4, lsl #16
  426448:	orr	w0, w22, w0
  42644c:	str	w0, [sp, #288]
  426450:	str	w19, [sp, #312]
  426454:	ldr	x0, [sp, #192]
  426458:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42645c:	cmp	w23, w0
  426460:	b.ge	42695c <ASN1_generate_nconf@plt+0x7fec>  // b.tcont
  426464:	ldr	x0, [sp, #192]
  426468:	mov	w1, w23
  42646c:	bl	419630 <OPENSSL_sk_value@plt>
  426470:	mov	x1, x0
  426474:	cbz	x20, 426548 <ASN1_generate_nconf@plt+0x7bd8>
  426478:	mov	x25, x20
  42647c:	b	426488 <ASN1_generate_nconf@plt+0x7b18>
  426480:	ldr	x25, [x25, #16]
  426484:	cbz	x25, 426548 <ASN1_generate_nconf@plt+0x7bd8>
  426488:	ldr	w0, [x25]
  42648c:	cmp	w0, w23
  426490:	b.ne	426480 <ASN1_generate_nconf@plt+0x7b10>  // b.any
  426494:	ldr	w2, [sp, #288]
  426498:	mov	x0, x27
  42649c:	bl	41ab50 <CMS_add1_recipient_cert@plt>
  4264a0:	mov	x26, x0
  4264a4:	cbz	x0, 42655c <ASN1_generate_nconf@plt+0x7bec>
  4264a8:	bl	41dc40 <CMS_RecipientInfo_get0_pkey_ctx@plt>
  4264ac:	mov	w21, #0x0                   	// #0
  4264b0:	ldr	x25, [x25, #8]
  4264b4:	mov	x28, x0
  4264b8:	mov	x0, x25
  4264bc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4264c0:	cmp	w0, #0x0
  4264c4:	b.gt	4264f4 <ASN1_generate_nconf@plt+0x7b84>
  4264c8:	b	426504 <ASN1_generate_nconf@plt+0x7b94>
  4264cc:	mov	w1, w21
  4264d0:	mov	x0, x25
  4264d4:	bl	419630 <OPENSSL_sk_value@plt>
  4264d8:	mov	x19, x0
  4264dc:	mov	x1, x19
  4264e0:	mov	x0, x28
  4264e4:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  4264e8:	cmp	w0, #0x0
  4264ec:	b.le	426570 <ASN1_generate_nconf@plt+0x7c00>
  4264f0:	add	w21, w21, #0x1
  4264f4:	mov	x0, x25
  4264f8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4264fc:	cmp	w21, w0
  426500:	b.lt	4264cc <ASN1_generate_nconf@plt+0x7b5c>  // b.tstop
  426504:	mov	x0, x26
  426508:	bl	41e5d0 <CMS_RecipientInfo_type@plt>
  42650c:	ldr	x1, [sp, #256]
  426510:	cmp	x1, #0x0
  426514:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  426518:	b.eq	426524 <ASN1_generate_nconf@plt+0x7bb4>  // b.none
  42651c:	add	w23, w23, #0x1
  426520:	b	426454 <ASN1_generate_nconf@plt+0x7ae4>
  426524:	mov	x0, x26
  426528:	bl	419b80 <CMS_RecipientInfo_kari_get0_ctx@plt>
  42652c:	ldr	x1, [sp, #256]
  426530:	mov	x4, #0x0                   	// #0
  426534:	mov	x3, #0x0                   	// #0
  426538:	mov	x2, #0x0                   	// #0
  42653c:	add	w23, w23, #0x1
  426540:	bl	41e720 <EVP_EncryptInit_ex@plt>
  426544:	b	426454 <ASN1_generate_nconf@plt+0x7ae4>
  426548:	ldr	w2, [sp, #144]
  42654c:	mov	x0, x27
  426550:	bl	41ab50 <CMS_add1_recipient_cert@plt>
  426554:	mov	x26, x0
  426558:	cbnz	x0, 426504 <ASN1_generate_nconf@plt+0x7b94>
  42655c:	ldp	x23, x21, [sp, #264]
  426560:	mov	x25, #0x0                   	// #0
  426564:	mov	w24, #0x3                   	// #3
  426568:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42656c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426570:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426574:	mov	x2, x19
  426578:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42657c:	add	x1, x1, #0x530
  426580:	ldr	x0, [x28, #152]
  426584:	mov	x25, #0x0                   	// #0
  426588:	ldp	x23, x21, [sp, #264]
  42658c:	mov	w24, #0x3                   	// #3
  426590:	bl	419740 <BIO_printf@plt>
  426594:	mov	x26, #0x0                   	// #0
  426598:	ldr	x0, [x28, #152]
  42659c:	bl	41e7f0 <ERR_print_errors@plt>
  4265a0:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4265a4:	mov	x26, #0x0                   	// #0
  4265a8:	b	4260ac <ASN1_generate_nconf@plt+0x773c>
  4265ac:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4265b0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4265b4:	mov	x25, #0x0                   	// #0
  4265b8:	add	x1, x1, #0x238
  4265bc:	ldr	x0, [x28, #152]
  4265c0:	mov	x26, #0x0                   	// #0
  4265c4:	str	xzr, [sp, #120]
  4265c8:	stp	xzr, xzr, [sp, #208]
  4265cc:	str	xzr, [sp, #232]
  4265d0:	bl	41a980 <BIO_puts@plt>
  4265d4:	b	426324 <ASN1_generate_nconf@plt+0x79b4>
  4265d8:	mov	x25, #0x0                   	// #0
  4265dc:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4265e0:	str	x24, [sp, #120]
  4265e4:	mov	w24, #0x2                   	// #2
  4265e8:	str	x21, [sp, #208]
  4265ec:	ldp	x26, x20, [sp, #256]
  4265f0:	ldr	x23, [sp, #272]
  4265f4:	ldr	x21, [sp, #288]
  4265f8:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  4265fc:	ldr	x3, [sp, #216]
  426600:	mov	w4, w22
  426604:	ldr	x0, [sp, #248]
  426608:	mov	x1, x27
  42660c:	ldr	x2, [sp, #472]
  426610:	bl	41c590 <CMS_verify_receipt@plt>
  426614:	cmp	w0, #0x0
  426618:	b.le	426854 <ASN1_generate_nconf@plt+0x7ee4>
  42661c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426620:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426624:	mov	x25, #0x0                   	// #0
  426628:	add	x1, x1, #0x650
  42662c:	ldr	x0, [x0, #152]
  426630:	bl	419740 <BIO_printf@plt>
  426634:	b	425464 <ASN1_generate_nconf@plt+0x6af4>
  426638:	ldr	x4, [sp, #176]
  42663c:	mov	w5, w22
  426640:	ldr	x2, [sp, #216]
  426644:	mov	x0, x27
  426648:	ldr	x3, [sp, #448]
  42664c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426650:	ldr	x1, [sp, #472]
  426654:	bl	41b280 <CMS_verify@plt>
  426658:	cmp	w0, #0x0
  42665c:	b.le	426d48 <ASN1_generate_nconf@plt+0x83d8>
  426660:	ldr	x0, [x28, #152]
  426664:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426668:	add	x1, x1, #0x650
  42666c:	bl	419740 <BIO_printf@plt>
  426670:	ldr	x0, [sp, #144]
  426674:	cbz	x0, 4266e0 <ASN1_generate_nconf@plt+0x7d70>
  426678:	mov	x0, x27
  42667c:	bl	41a180 <CMS_get0_signers@plt>
  426680:	mov	x19, x0
  426684:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426688:	ldr	x0, [sp, #144]
  42668c:	add	x1, x1, #0xdd8
  426690:	bl	41b1c0 <BIO_new_file@plt>
  426694:	mov	x25, x0
  426698:	cbz	x0, 426d2c <ASN1_generate_nconf@plt+0x83bc>
  42669c:	mov	w22, #0x0                   	// #0
  4266a0:	b	4266c0 <ASN1_generate_nconf@plt+0x7d50>
  4266a4:	mov	w1, w22
  4266a8:	mov	x0, x19
  4266ac:	bl	419630 <OPENSSL_sk_value@plt>
  4266b0:	add	w22, w22, #0x1
  4266b4:	mov	x1, x0
  4266b8:	mov	x0, x25
  4266bc:	bl	41ab80 <PEM_write_bio_X509@plt>
  4266c0:	mov	x0, x19
  4266c4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4266c8:	cmp	w22, w0
  4266cc:	b.lt	4266a4 <ASN1_generate_nconf@plt+0x7d34>  // b.tstop
  4266d0:	mov	x0, x25
  4266d4:	bl	41df00 <BIO_free@plt>
  4266d8:	mov	x0, x19
  4266dc:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4266e0:	ldr	w0, [sp, #404]
  4266e4:	cbz	w0, 4260f8 <ASN1_generate_nconf@plt+0x7788>
  4266e8:	mov	x0, x27
  4266ec:	bl	41a0f0 <CMS_get0_SignerInfos@plt>
  4266f0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4266f4:	mov	x25, x0
  4266f8:	mov	w22, #0x0                   	// #0
  4266fc:	add	x0, x1, #0x6a8
  426700:	str	x0, [sp, #144]
  426704:	b	4267b0 <ASN1_generate_nconf@plt+0x7e40>
  426708:	b.lt	426dc8 <ASN1_generate_nconf@plt+0x8458>  // b.tstop
  42670c:	ldr	x0, [sp, #496]
  426710:	add	x4, sp, #0x1f8
  426714:	add	x3, sp, #0x200
  426718:	add	x2, sp, #0x1bc
  42671c:	add	x1, sp, #0x208
  426720:	bl	41bab0 <CMS_ReceiptRequest_get0_values@plt>
  426724:	ldr	x0, [x19]
  426728:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42672c:	add	x1, x1, #0x6f0
  426730:	bl	41a980 <BIO_puts@plt>
  426734:	ldr	x0, [sp, #520]
  426738:	bl	41e8b0 <ASN1_STRING_length@plt>
  42673c:	mov	w2, w0
  426740:	ldr	x0, [sp, #520]
  426744:	str	w2, [sp, #256]
  426748:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  42674c:	mov	x1, x0
  426750:	ldr	w2, [sp, #256]
  426754:	mov	w3, #0x4                   	// #4
  426758:	ldr	x0, [x19]
  42675c:	bl	4199d0 <BIO_dump_indent@plt>
  426760:	ldr	x0, [x19]
  426764:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426768:	add	x1, x1, #0x708
  42676c:	bl	41a980 <BIO_puts@plt>
  426770:	ldr	x0, [sp, #512]
  426774:	cbz	x0, 426d78 <ASN1_generate_nconf@plt+0x8408>
  426778:	ldr	x0, [x19]
  42677c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426780:	add	x1, x1, #0x718
  426784:	bl	41a980 <BIO_puts@plt>
  426788:	ldr	x0, [sp, #512]
  42678c:	bl	424b88 <ASN1_generate_nconf@plt+0x6218>
  426790:	ldr	x0, [x19]
  426794:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426798:	add	x1, x1, #0x748
  42679c:	bl	41a980 <BIO_puts@plt>
  4267a0:	ldr	x0, [sp, #504]
  4267a4:	bl	424b88 <ASN1_generate_nconf@plt+0x6218>
  4267a8:	ldr	x0, [sp, #496]
  4267ac:	bl	41e650 <CMS_ReceiptRequest_free@plt>
  4267b0:	mov	x0, x25
  4267b4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4267b8:	cmp	w22, w0
  4267bc:	b.ge	4260fc <ASN1_generate_nconf@plt+0x778c>  // b.tcont
  4267c0:	mov	w1, w22
  4267c4:	mov	x0, x25
  4267c8:	bl	419630 <OPENSSL_sk_value@plt>
  4267cc:	add	w22, w22, #0x1
  4267d0:	add	x1, sp, #0x1f0
  4267d4:	bl	41b430 <CMS_get1_ReceiptRequest@plt>
  4267d8:	mov	w3, w0
  4267dc:	mov	w2, w22
  4267e0:	ldr	x0, [x28, #152]
  4267e4:	str	w3, [sp, #256]
  4267e8:	ldr	x1, [sp, #144]
  4267ec:	add	x19, x28, #0x98
  4267f0:	bl	419740 <BIO_printf@plt>
  4267f4:	ldr	w3, [sp, #256]
  4267f8:	cmp	w3, #0x0
  4267fc:	cbnz	w3, 426708 <ASN1_generate_nconf@plt+0x7d98>
  426800:	ldr	x0, [x28, #152]
  426804:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426808:	add	x1, x1, #0x6b8
  42680c:	bl	41a980 <BIO_puts@plt>
  426810:	b	4267a8 <ASN1_generate_nconf@plt+0x7e38>
  426814:	ldp	x1, x4, [sp, #168]
  426818:	mov	w5, w22
  42681c:	ldr	x2, [sp, #296]
  426820:	mov	x0, x27
  426824:	ldr	x3, [sp, #448]
  426828:	mov	x25, #0x0                   	// #0
  42682c:	bl	41a530 <CMS_EncryptedData_decrypt@plt>
  426830:	cbnz	w0, 425464 <ASN1_generate_nconf@plt+0x6af4>
  426834:	b	426388 <ASN1_generate_nconf@plt+0x7a18>
  426838:	ldr	x2, [sp, #176]
  42683c:	mov	w3, w22
  426840:	ldr	x1, [sp, #448]
  426844:	mov	x0, x27
  426848:	bl	41e140 <CMS_digest_verify@plt>
  42684c:	cmp	w0, #0x0
  426850:	b.gt	42661c <ASN1_generate_nconf@plt+0x7cac>
  426854:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426858:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42685c:	mov	x25, #0x0                   	// #0
  426860:	add	x1, x1, #0x670
  426864:	ldr	x0, [x28, #152]
  426868:	mov	w24, #0x4                   	// #4
  42686c:	bl	419740 <BIO_printf@plt>
  426870:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426874:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426878:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42687c:	mov	x25, #0x0                   	// #0
  426880:	add	x1, x1, #0x598
  426884:	ldr	x0, [x28, #152]
  426888:	mov	w24, #0x3                   	// #3
  42688c:	bl	419740 <BIO_printf@plt>
  426890:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426894:	mov	w5, w22
  426898:	mov	x0, x27
  42689c:	mov	x4, #0x0                   	// #0
  4268a0:	mov	x3, #0x0                   	// #0
  4268a4:	mov	x2, #0x0                   	// #0
  4268a8:	mov	x1, #0x0                   	// #0
  4268ac:	bl	41cc80 <CMS_decrypt@plt>
  4268b0:	b	426108 <ASN1_generate_nconf@plt+0x7798>
  4268b4:	ldr	x2, [sp, #168]
  4268b8:	mov	w4, w22
  4268bc:	ldr	x3, [sp, #296]
  4268c0:	mov	x0, x23
  4268c4:	ldr	x1, [sp, #456]
  4268c8:	mov	x26, #0x0                   	// #0
  4268cc:	bl	41a3e0 <CMS_EncryptedData_encrypt@plt>
  4268d0:	mov	x27, x0
  4268d4:	b	4260ac <ASN1_generate_nconf@plt+0x773c>
  4268d8:	ldr	x2, [sp, #176]
  4268dc:	mov	w3, w22
  4268e0:	ldr	x1, [sp, #448]
  4268e4:	mov	x0, x27
  4268e8:	mov	x25, #0x0                   	// #0
  4268ec:	bl	41b830 <CMS_uncompress@plt>
  4268f0:	cbnz	w0, 425464 <ASN1_generate_nconf@plt+0x6af4>
  4268f4:	b	426388 <ASN1_generate_nconf@plt+0x7a18>
  4268f8:	mov	x25, #0x0                   	// #0
  4268fc:	str	xzr, [sp, #120]
  426900:	stp	xzr, xzr, [sp, #208]
  426904:	str	xzr, [sp, #232]
  426908:	b	425cbc <ASN1_generate_nconf@plt+0x734c>
  42690c:	ldr	w0, [sp, #432]
  426910:	mov	w1, #0x8007                	// #32775
  426914:	cmp	w0, w1
  426918:	b.eq	426b60 <ASN1_generate_nconf@plt+0x81f0>  // b.none
  42691c:	mov	w1, #0x8005                	// #32773
  426920:	cmp	w0, w1
  426924:	b.eq	426b48 <ASN1_generate_nconf@plt+0x81d8>  // b.none
  426928:	cmp	w0, #0x4
  42692c:	b.ne	426b28 <ASN1_generate_nconf@plt+0x81b8>  // b.any
  426930:	ldr	x0, [sp, #176]
  426934:	mov	w3, w22
  426938:	mov	x2, x23
  42693c:	mov	x1, x27
  426940:	bl	41a480 <i2d_CMS_bio_stream@plt>
  426944:	cmp	w0, #0x0
  426948:	b.gt	4260f8 <ASN1_generate_nconf@plt+0x7788>
  42694c:	mov	x25, #0x0                   	// #0
  426950:	mov	w24, #0x6                   	// #6
  426954:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426958:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  42695c:	ldr	x0, [sp, #168]
  426960:	ldr	w19, [sp, #312]
  426964:	ldp	x23, x21, [sp, #264]
  426968:	cbz	x0, 4269a0 <ASN1_generate_nconf@plt+0x8030>
  42696c:	ldr	x4, [sp, #184]
  426970:	str	xzr, [sp]
  426974:	ldr	x3, [sp, #296]
  426978:	mov	x2, x0
  42697c:	ldr	x5, [sp, #336]
  426980:	mov	x0, x27
  426984:	mov	x7, #0x0                   	// #0
  426988:	mov	x6, #0x0                   	// #0
  42698c:	mov	w1, #0x0                   	// #0
  426990:	bl	41b7e0 <CMS_add0_recipient_key@plt>
  426994:	mov	x26, x0
  426998:	cbz	x0, 426560 <ASN1_generate_nconf@plt+0x7bf0>
  42699c:	str	xzr, [sp, #184]
  4269a0:	ldr	x0, [sp, #280]
  4269a4:	cbz	x0, 4269ec <ASN1_generate_nconf@plt+0x807c>
  4269a8:	ldr	x0, [sp, #280]
  4269ac:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4269b0:	mov	w2, #0x35a                 	// #858
  4269b4:	add	x1, x1, #0x548
  4269b8:	bl	41af90 <CRYPTO_strdup@plt>
  4269bc:	mov	x25, x0
  4269c0:	cbz	x0, 426c88 <ASN1_generate_nconf@plt+0x8318>
  4269c4:	mov	x4, x0
  4269c8:	mov	x5, #0xffffffffffffffff    	// #-1
  4269cc:	mov	x0, x27
  4269d0:	mov	w1, w5
  4269d4:	mov	x6, #0x0                   	// #0
  4269d8:	mov	w3, #0x0                   	// #0
  4269dc:	mov	w2, #0x0                   	// #0
  4269e0:	bl	419960 <CMS_add0_recipient_password@plt>
  4269e4:	mov	x26, x0
  4269e8:	cbz	x0, 426c78 <ASN1_generate_nconf@plt+0x8308>
  4269ec:	tbz	w22, #12, 426cfc <ASN1_generate_nconf@plt+0x838c>
  4269f0:	str	xzr, [sp, #168]
  4269f4:	b	426b1c <ASN1_generate_nconf@plt+0x81ac>
  4269f8:	tbz	w22, #6, 426a10 <ASN1_generate_nconf@plt+0x80a0>
  4269fc:	ldr	w1, [sp, #432]
  426a00:	mov	w0, #0x8007                	// #32775
  426a04:	cmp	w1, w0
  426a08:	b.ne	426a10 <ASN1_generate_nconf@plt+0x80a0>  // b.any
  426a0c:	orr	w22, w22, #0x1000
  426a10:	ldr	x2, [sp, #472]
  426a14:	orr	w22, w22, #0x4000
  426a18:	mov	w4, w22
  426a1c:	mov	x3, x23
  426a20:	mov	x1, #0x0                   	// #0
  426a24:	mov	x0, #0x0                   	// #0
  426a28:	bl	41a420 <CMS_sign@plt>
  426a2c:	mov	x27, x0
  426a30:	cbz	x0, 426de4 <ASN1_generate_nconf@plt+0x8474>
  426a34:	ldr	x1, [sp, #200]
  426a38:	cbz	x1, 426a40 <ASN1_generate_nconf@plt+0x80d0>
  426a3c:	bl	41caf0 <CMS_set1_eContentType@plt>
  426a40:	ldr	x0, [sp, #160]
  426a44:	cbz	x0, 426c08 <ASN1_generate_nconf@plt+0x8298>
  426a48:	bl	424a88 <ASN1_generate_nconf@plt+0x6118>
  426a4c:	mov	x25, x0
  426a50:	cbz	x0, 426bf4 <ASN1_generate_nconf@plt+0x8284>
  426a54:	ldr	x0, [sp, #152]
  426a58:	cbz	x0, 426c10 <ASN1_generate_nconf@plt+0x82a0>
  426a5c:	bl	424a88 <ASN1_generate_nconf@plt+0x6118>
  426a60:	mov	x3, x0
  426a64:	cbz	x0, 426bf4 <ASN1_generate_nconf@plt+0x8284>
  426a68:	ldr	w2, [sp, #264]
  426a6c:	mov	x4, x25
  426a70:	mov	w1, #0xffffffff            	// #-1
  426a74:	mov	x0, #0x0                   	// #0
  426a78:	bl	419ec0 <CMS_ReceiptRequest_create0@plt>
  426a7c:	mov	x26, x0
  426a80:	cbnz	x0, 425a14 <ASN1_generate_nconf@plt+0x70a4>
  426a84:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426a88:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426a8c:	mov	x25, #0x0                   	// #0
  426a90:	add	x1, x1, #0x558
  426a94:	ldr	x0, [x28, #152]
  426a98:	mov	w24, #0x3                   	// #3
  426a9c:	mov	x26, #0x0                   	// #0
  426aa0:	bl	41a980 <BIO_puts@plt>
  426aa4:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426aa8:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426aac:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426ab0:	ldr	x2, [sp, #312]
  426ab4:	add	x1, x1, #0x498
  426ab8:	ldr	x0, [x28, #152]
  426abc:	mov	x25, #0x0                   	// #0
  426ac0:	mov	x26, #0x0                   	// #0
  426ac4:	mov	w24, #0x2                   	// #2
  426ac8:	str	xzr, [sp, #216]
  426acc:	bl	419740 <BIO_printf@plt>
  426ad0:	str	xzr, [sp, #224]
  426ad4:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426ad8:	mov	x0, x27
  426adc:	bl	41a0f0 <CMS_get0_SignerInfos@plt>
  426ae0:	mov	x26, x0
  426ae4:	cbz	x0, 426560 <ASN1_generate_nconf@plt+0x7bf0>
  426ae8:	mov	w1, #0x0                   	// #0
  426aec:	bl	419630 <OPENSSL_sk_value@plt>
  426af0:	ldr	x2, [sp, #120]
  426af4:	mov	w4, w22
  426af8:	ldr	x1, [sp, #208]
  426afc:	ldr	x3, [sp, #472]
  426b00:	bl	41e820 <CMS_sign_receipt@plt>
  426b04:	mov	x26, x0
  426b08:	cbz	x0, 426560 <ASN1_generate_nconf@plt+0x7bf0>
  426b0c:	mov	x0, x27
  426b10:	mov	x27, x26
  426b14:	str	w22, [sp, #144]
  426b18:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  426b1c:	ldr	w22, [sp, #144]
  426b20:	mov	x26, #0x0                   	// #0
  426b24:	b	4260e8 <ASN1_generate_nconf@plt+0x7778>
  426b28:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426b2c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426b30:	mov	x25, #0x0                   	// #0
  426b34:	add	x1, x1, #0x788
  426b38:	ldr	x0, [x28, #152]
  426b3c:	mov	w24, #0x4                   	// #4
  426b40:	bl	419740 <BIO_printf@plt>
  426b44:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426b48:	ldr	x0, [sp, #176]
  426b4c:	mov	w3, w22
  426b50:	mov	x2, x23
  426b54:	mov	x1, x27
  426b58:	bl	41e290 <PEM_write_bio_CMS_stream@plt>
  426b5c:	b	426944 <ASN1_generate_nconf@plt+0x7fd4>
  426b60:	ldr	x0, [sp, #384]
  426b64:	cbz	x0, 426b80 <ASN1_generate_nconf@plt+0x8210>
  426b68:	mov	x2, x0
  426b6c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426b70:	ldr	x0, [sp, #176]
  426b74:	add	x1, x1, #0x758
  426b78:	ldr	x3, [sp, #304]
  426b7c:	bl	419740 <BIO_printf@plt>
  426b80:	ldr	x0, [sp, #392]
  426b84:	cbz	x0, 426ba0 <ASN1_generate_nconf@plt+0x8230>
  426b88:	mov	x2, x0
  426b8c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426b90:	ldr	x0, [sp, #176]
  426b94:	add	x1, x1, #0x768
  426b98:	ldr	x3, [sp, #304]
  426b9c:	bl	419740 <BIO_printf@plt>
  426ba0:	ldr	x0, [sp, #344]
  426ba4:	cbz	x0, 426bc0 <ASN1_generate_nconf@plt+0x8250>
  426ba8:	mov	x2, x0
  426bac:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426bb0:	ldr	x0, [sp, #176]
  426bb4:	add	x1, x1, #0x778
  426bb8:	ldr	x3, [sp, #304]
  426bbc:	bl	419740 <BIO_printf@plt>
  426bc0:	cmp	w19, #0x76
  426bc4:	b.eq	426c18 <ASN1_generate_nconf@plt+0x82a8>  // b.none
  426bc8:	ldr	x0, [sp, #176]
  426bcc:	mov	w3, w22
  426bd0:	mov	x2, x23
  426bd4:	mov	x1, x27
  426bd8:	bl	41baa0 <SMIME_write_CMS@plt>
  426bdc:	b	426944 <ASN1_generate_nconf@plt+0x7fd4>
  426be0:	ldr	x0, [sp, #224]
  426be4:	str	x0, [sp, #120]
  426be8:	str	xzr, [sp, #208]
  426bec:	ldr	x26, [sp, #120]
  426bf0:	b	425c8c <ASN1_generate_nconf@plt+0x731c>
  426bf4:	mov	x0, x25
  426bf8:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  426bfc:	add	x1, x1, #0x70
  426c00:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  426c04:	b	426a84 <ASN1_generate_nconf@plt+0x8114>
  426c08:	mov	x26, #0x0                   	// #0
  426c0c:	b	425a14 <ASN1_generate_nconf@plt+0x70a4>
  426c10:	mov	x3, #0x0                   	// #0
  426c14:	b	426a68 <ASN1_generate_nconf@plt+0x80f8>
  426c18:	ldr	x0, [sp, #176]
  426c1c:	mov	w3, w22
  426c20:	ldr	x2, [sp, #448]
  426c24:	mov	x1, x27
  426c28:	bl	41baa0 <SMIME_write_CMS@plt>
  426c2c:	b	426944 <ASN1_generate_nconf@plt+0x7fd4>
  426c30:	ldr	w19, [sp, #368]
  426c34:	str	x24, [sp, #120]
  426c38:	str	x21, [sp, #208]
  426c3c:	cmp	w19, #0x53
  426c40:	ldr	w22, [sp, #312]
  426c44:	ldr	w24, [sp, #380]
  426c48:	ldp	x26, x20, [sp, #256]
  426c4c:	ldr	x23, [sp, #272]
  426c50:	ldr	x21, [sp, #288]
  426c54:	b.ne	4260ac <ASN1_generate_nconf@plt+0x773c>  // b.any
  426c58:	tbnz	w22, #12, 4260ac <ASN1_generate_nconf@plt+0x773c>
  426c5c:	mov	w3, w22
  426c60:	mov	x1, x23
  426c64:	mov	x0, x27
  426c68:	mov	x2, #0x0                   	// #0
  426c6c:	bl	419f90 <CMS_final@plt>
  426c70:	cbnz	w0, 4260ac <ASN1_generate_nconf@plt+0x773c>
  426c74:	b	426560 <ASN1_generate_nconf@plt+0x7bf0>
  426c78:	mov	w24, #0x3                   	// #3
  426c7c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426c80:	str	xzr, [sp, #168]
  426c84:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426c88:	mov	x26, #0x0                   	// #0
  426c8c:	mov	w24, #0x3                   	// #3
  426c90:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426c94:	str	xzr, [sp, #168]
  426c98:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426c9c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426ca0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426ca4:	mov	x25, #0x0                   	// #0
  426ca8:	add	x1, x1, #0x608
  426cac:	ldr	x0, [x28, #152]
  426cb0:	mov	w24, #0x4                   	// #4
  426cb4:	bl	41a980 <BIO_puts@plt>
  426cb8:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426cbc:	mov	x25, #0x0                   	// #0
  426cc0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426cc4:	str	x24, [sp, #120]
  426cc8:	mov	w24, #0x3                   	// #3
  426ccc:	str	x21, [sp, #208]
  426cd0:	ldp	x26, x20, [sp, #256]
  426cd4:	ldr	x23, [sp, #272]
  426cd8:	ldr	x21, [sp, #288]
  426cdc:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426ce0:	ldr	x0, [sp, #176]
  426ce4:	mov	x1, x27
  426ce8:	mov	x3, #0x0                   	// #0
  426cec:	mov	w2, #0x0                   	// #0
  426cf0:	mov	x25, #0x0                   	// #0
  426cf4:	bl	41c760 <CMS_ContentInfo_print_ctx@plt>
  426cf8:	b	425464 <ASN1_generate_nconf@plt+0x6af4>
  426cfc:	ldr	w3, [sp, #144]
  426d00:	mov	x1, x23
  426d04:	mov	x0, x27
  426d08:	mov	x2, #0x0                   	// #0
  426d0c:	bl	419f90 <CMS_final@plt>
  426d10:	str	xzr, [sp, #168]
  426d14:	cbnz	w0, 426b1c <ASN1_generate_nconf@plt+0x81ac>
  426d18:	mov	x25, #0x0                   	// #0
  426d1c:	mov	w24, #0x3                   	// #3
  426d20:	mov	x26, #0x0                   	// #0
  426d24:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426d28:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426d2c:	ldr	x0, [x28, #152]
  426d30:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426d34:	ldr	x2, [sp, #144]
  426d38:	add	x1, x1, #0x688
  426d3c:	mov	w24, #0x5                   	// #5
  426d40:	bl	419740 <BIO_printf@plt>
  426d44:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426d48:	ldr	x0, [x28, #152]
  426d4c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426d50:	add	x1, x1, #0x670
  426d54:	bl	419740 <BIO_printf@plt>
  426d58:	ldr	w0, [sp, #356]
  426d5c:	cbz	w0, 426d9c <ASN1_generate_nconf@plt+0x842c>
  426d60:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  426d64:	mov	x25, #0x0                   	// #0
  426d68:	ldr	w8, [x0, #4088]
  426d6c:	adds	w24, w8, #0x20
  426d70:	b.eq	425464 <ASN1_generate_nconf@plt+0x6af4>  // b.none
  426d74:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426d78:	ldr	w2, [sp, #444]
  426d7c:	ldr	x0, [x19]
  426d80:	cmp	w2, #0x1
  426d84:	b.eq	426db8 <ASN1_generate_nconf@plt+0x8448>  // b.none
  426d88:	cbnz	w2, 426da8 <ASN1_generate_nconf@plt+0x8438>
  426d8c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426d90:	add	x1, x1, #0x730
  426d94:	bl	41a980 <BIO_puts@plt>
  426d98:	b	426790 <ASN1_generate_nconf@plt+0x7e20>
  426d9c:	mov	x25, #0x0                   	// #0
  426da0:	mov	w24, #0x4                   	// #4
  426da4:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426da8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426dac:	add	x1, x1, #0x738
  426db0:	bl	419740 <BIO_printf@plt>
  426db4:	b	426790 <ASN1_generate_nconf@plt+0x7e20>
  426db8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426dbc:	add	x1, x1, #0x720
  426dc0:	bl	41a980 <BIO_puts@plt>
  426dc4:	b	426790 <ASN1_generate_nconf@plt+0x7e20>
  426dc8:	ldr	x0, [x19]
  426dcc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426dd0:	add	x1, x1, #0x6d0
  426dd4:	bl	41a980 <BIO_puts@plt>
  426dd8:	ldr	x0, [x19]
  426ddc:	bl	41e7f0 <ERR_print_errors@plt>
  426de0:	b	4267a8 <ASN1_generate_nconf@plt+0x7e38>
  426de4:	mov	x25, #0x0                   	// #0
  426de8:	mov	x26, #0x0                   	// #0
  426dec:	mov	w24, #0x3                   	// #3
  426df0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426df4:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426df8:	str	xzr, [sp, #232]
  426dfc:	b	425c80 <ASN1_generate_nconf@plt+0x7310>
  426e00:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426e04:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426e08:	mov	x25, #0x0                   	// #0
  426e0c:	add	x1, x1, #0x5b8
  426e10:	ldr	x0, [x28, #152]
  426e14:	mov	w24, #0x4                   	// #4
  426e18:	bl	41a980 <BIO_puts@plt>
  426e1c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426e20:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426e24:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  426e28:	mov	x25, #0x0                   	// #0
  426e2c:	add	x1, x1, #0x5e0
  426e30:	ldr	x0, [x28, #152]
  426e34:	mov	w24, #0x4                   	// #4
  426e38:	bl	41a980 <BIO_puts@plt>
  426e3c:	b	424ea8 <ASN1_generate_nconf@plt+0x6538>
  426e40:	stp	x29, x30, [sp, #-272]!
  426e44:	mov	x29, sp
  426e48:	stp	x19, x20, [sp, #16]
  426e4c:	mov	w19, w0
  426e50:	mov	x20, x1
  426e54:	stp	x21, x22, [sp, #32]
  426e58:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  426e5c:	add	x22, x22, #0x788
  426e60:	stp	x23, x24, [sp, #48]
  426e64:	mov	w21, #0x0                   	// #0
  426e68:	mov	w24, #0x0                   	// #0
  426e6c:	stp	x25, x26, [sp, #64]
  426e70:	mov	w25, #0x0                   	// #0
  426e74:	mov	w26, #0x0                   	// #0
  426e78:	stp	x27, x28, [sp, #80]
  426e7c:	bl	41c390 <EVP_sha1@plt>
  426e80:	mov	x4, x0
  426e84:	mov	w3, #0x8005                	// #32773
  426e88:	mov	x1, x20
  426e8c:	mov	w0, w19
  426e90:	mov	x2, x22
  426e94:	adrp	x19, 469000 <ASN1_generate_nconf@plt+0x4a690>
  426e98:	add	x19, x19, #0x768
  426e9c:	str	wzr, [sp, #96]
  426ea0:	mov	w20, #0x0                   	// #0
  426ea4:	str	wzr, [sp, #172]
  426ea8:	mov	w28, #0x0                   	// #0
  426eac:	stp	w3, w3, [sp, #184]
  426eb0:	mov	w27, #0x0                   	// #0
  426eb4:	str	w3, [sp, #192]
  426eb8:	str	x4, [sp, #200]
  426ebc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  426ec0:	mov	x23, x0
  426ec4:	stp	wzr, wzr, [sp, #100]
  426ec8:	str	wzr, [sp, #108]
  426ecc:	stp	xzr, xzr, [sp, #112]
  426ed0:	stp	xzr, xzr, [sp, #128]
  426ed4:	str	wzr, [sp, #144]
  426ed8:	stp	xzr, xzr, [sp, #152]
  426edc:	str	wzr, [sp, #168]
  426ee0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  426ee4:	cbz	w0, 426f10 <ASN1_generate_nconf@plt+0x85a0>
  426ee8:	add	w0, w0, #0x1
  426eec:	cmp	w0, #0x1a
  426ef0:	b.hi	426ee0 <ASN1_generate_nconf@plt+0x8570>  // b.pmore
  426ef4:	ldrb	w0, [x19, w0, uxtw]
  426ef8:	adr	x1, 426f04 <ASN1_generate_nconf@plt+0x8594>
  426efc:	add	x0, x1, w0, sxtb #2
  426f00:	br	x0
  426f04:	mov	w20, #0x1                   	// #1
  426f08:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  426f0c:	cbnz	w0, 426ee8 <ASN1_generate_nconf@plt+0x8578>
  426f10:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  426f14:	cbz	w0, 4270f4 <ASN1_generate_nconf@plt+0x8784>
  426f18:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  426f1c:	mov	x2, x23
  426f20:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426f24:	mov	x23, #0x0                   	// #0
  426f28:	ldr	x0, [x25, #152]
  426f2c:	add	x1, x1, #0x238
  426f30:	mov	x22, #0x0                   	// #0
  426f34:	mov	x20, #0x0                   	// #0
  426f38:	mov	x19, #0x0                   	// #0
  426f3c:	bl	419740 <BIO_printf@plt>
  426f40:	ldr	x0, [x25, #152]
  426f44:	mov	w24, #0x1                   	// #1
  426f48:	bl	41e7f0 <ERR_print_errors@plt>
  426f4c:	mov	x0, x20
  426f50:	bl	41ce30 <BIO_free_all@plt>
  426f54:	mov	x0, x19
  426f58:	bl	41d010 <X509_CRL_free@plt>
  426f5c:	mov	x0, x23
  426f60:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  426f64:	mov	x0, x22
  426f68:	bl	41dbd0 <X509_STORE_free@plt>
  426f6c:	mov	w0, w24
  426f70:	ldp	x19, x20, [sp, #16]
  426f74:	ldp	x21, x22, [sp, #32]
  426f78:	ldp	x23, x24, [sp, #48]
  426f7c:	ldp	x25, x26, [sp, #64]
  426f80:	ldp	x27, x28, [sp, #80]
  426f84:	ldp	x29, x30, [sp], #272
  426f88:	ret
  426f8c:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  426f90:	add	x1, sp, #0xc8
  426f94:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  426f98:	cbnz	w0, 426ee0 <ASN1_generate_nconf@plt+0x8570>
  426f9c:	b	426f18 <ASN1_generate_nconf@plt+0x85a8>
  426fa0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426fa4:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  426fa8:	cbnz	w0, 426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fac:	b	426f18 <ASN1_generate_nconf@plt+0x85a8>
  426fb0:	add	w21, w21, #0x1
  426fb4:	mov	w24, w21
  426fb8:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fbc:	add	w21, w21, #0x1
  426fc0:	str	w21, [sp, #96]
  426fc4:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fc8:	add	w21, w21, #0x1
  426fcc:	str	w21, [sp, #100]
  426fd0:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fd4:	mov	w0, #0x1                   	// #1
  426fd8:	str	w0, [sp, #168]
  426fdc:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fe0:	mov	w25, #0x1                   	// #1
  426fe4:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426fe8:	mov	w0, #0x1                   	// #1
  426fec:	str	w0, [sp, #172]
  426ff0:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  426ff4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  426ff8:	mov	w25, #0x1                   	// #1
  426ffc:	str	x0, [sp, #152]
  427000:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427004:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427008:	mov	w25, #0x1                   	// #1
  42700c:	str	x0, [sp, #160]
  427010:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427014:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427018:	str	x0, [sp, #120]
  42701c:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427020:	mov	w0, #0x1                   	// #1
  427024:	str	w0, [sp, #144]
  427028:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  42702c:	add	w21, w21, #0x1
  427030:	mov	w28, w21
  427034:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427038:	add	w21, w21, #0x1
  42703c:	mov	w27, w21
  427040:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427044:	add	w21, w21, #0x1
  427048:	mov	w26, w21
  42704c:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427050:	add	w21, w21, #0x1
  427054:	str	w21, [sp, #108]
  427058:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  42705c:	add	w21, w21, #0x1
  427060:	str	w21, [sp, #104]
  427064:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427068:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42706c:	str	x0, [sp, #128]
  427070:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427074:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427078:	add	x2, sp, #0xc0
  42707c:	mov	x1, #0x2                   	// #2
  427080:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  427084:	cbnz	w0, 426ee0 <ASN1_generate_nconf@plt+0x8570>
  427088:	b	426f18 <ASN1_generate_nconf@plt+0x85a8>
  42708c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427090:	str	x0, [sp, #136]
  427094:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  427098:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42709c:	add	x2, sp, #0xbc
  4270a0:	mov	x1, #0x2                   	// #2
  4270a4:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4270a8:	cbnz	w0, 426ee0 <ASN1_generate_nconf@plt+0x8570>
  4270ac:	b	426f18 <ASN1_generate_nconf@plt+0x85a8>
  4270b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4270b4:	str	x0, [sp, #112]
  4270b8:	b	426ee0 <ASN1_generate_nconf@plt+0x8570>
  4270bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4270c0:	add	x2, sp, #0xb8
  4270c4:	mov	x1, #0x2                   	// #2
  4270c8:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4270cc:	cbnz	w0, 426ee0 <ASN1_generate_nconf@plt+0x8570>
  4270d0:	b	426f18 <ASN1_generate_nconf@plt+0x85a8>
  4270d4:	mov	x0, x22
  4270d8:	mov	w24, #0x0                   	// #0
  4270dc:	mov	x23, #0x0                   	// #0
  4270e0:	mov	x22, #0x0                   	// #0
  4270e4:	mov	x20, #0x0                   	// #0
  4270e8:	mov	x19, #0x0                   	// #0
  4270ec:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  4270f0:	b	426f4c <ASN1_generate_nconf@plt+0x85dc>
  4270f4:	ldr	w1, [sp, #184]
  4270f8:	mov	x23, #0x0                   	// #0
  4270fc:	ldr	x0, [sp, #112]
  427100:	mov	x22, #0x0                   	// #0
  427104:	bl	45d6e0 <ASN1_generate_nconf@plt+0x3ed70>
  427108:	mov	x19, x0
  42710c:	cbz	x0, 4273c8 <ASN1_generate_nconf@plt+0x8a58>
  427110:	cbnz	w25, 427444 <ASN1_generate_nconf@plt+0x8ad4>
  427114:	ldr	x0, [sp, #120]
  427118:	cbz	x0, 4271a4 <ASN1_generate_nconf@plt+0x8834>
  42711c:	ldr	x0, [sp, #128]
  427120:	cbz	x0, 427630 <ASN1_generate_nconf@plt+0x8cc0>
  427124:	ldr	w1, [sp, #184]
  427128:	ldr	x0, [sp, #120]
  42712c:	bl	45d6e0 <ASN1_generate_nconf@plt+0x3ed70>
  427130:	mov	x20, x0
  427134:	cbz	x0, 4273cc <ASN1_generate_nconf@plt+0x8a5c>
  427138:	ldr	w1, [sp, #192]
  42713c:	adrp	x5, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427140:	ldr	x0, [sp, #128]
  427144:	add	x5, x5, #0x3b0
  427148:	mov	x4, #0x0                   	// #0
  42714c:	mov	x3, #0x0                   	// #0
  427150:	mov	w2, #0x0                   	// #0
  427154:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  427158:	mov	x25, x0
  42715c:	cbz	x0, 427660 <ASN1_generate_nconf@plt+0x8cf0>
  427160:	ldr	x3, [sp, #200]
  427164:	mov	x1, x20
  427168:	mov	x2, x0
  42716c:	mov	w4, #0x0                   	// #0
  427170:	mov	x0, x19
  427174:	bl	419c90 <X509_CRL_diff@plt>
  427178:	mov	x1, x0
  42717c:	mov	x0, x20
  427180:	str	x1, [sp, #112]
  427184:	bl	41d010 <X509_CRL_free@plt>
  427188:	mov	x0, x25
  42718c:	bl	41d9c0 <EVP_PKEY_free@plt>
  427190:	ldr	x1, [sp, #112]
  427194:	cbz	x1, 427674 <ASN1_generate_nconf@plt+0x8d04>
  427198:	mov	x0, x19
  42719c:	mov	x19, x1
  4271a0:	bl	41d010 <X509_CRL_free@plt>
  4271a4:	ldr	w0, [sp, #144]
  4271a8:	cbnz	w0, 4275e0 <ASN1_generate_nconf@plt+0x8c70>
  4271ac:	mov	w25, #0x1                   	// #1
  4271b0:	cbz	w21, 4273d4 <ASN1_generate_nconf@plt+0x8a64>
  4271b4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4271b8:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4271bc:	add	x1, x1, #0x3e0
  4271c0:	add	x0, x0, #0x3e8
  4271c4:	str	x1, [sp, #128]
  4271c8:	str	x0, [sp, #144]
  4271cc:	b	427218 <ASN1_generate_nconf@plt+0x88a8>
  4271d0:	cmp	w28, w25
  4271d4:	b.eq	427330 <ASN1_generate_nconf@plt+0x89c0>  // b.none
  4271d8:	ldr	w0, [sp, #100]
  4271dc:	cmp	w0, w25
  4271e0:	b.eq	427304 <ASN1_generate_nconf@plt+0x8994>  // b.none
  4271e4:	ldr	w0, [sp, #96]
  4271e8:	cmp	w0, w25
  4271ec:	b.eq	42739c <ASN1_generate_nconf@plt+0x8a2c>  // b.none
  4271f0:	ldr	w0, [sp, #108]
  4271f4:	cmp	w0, w25
  4271f8:	b.eq	4272bc <ASN1_generate_nconf@plt+0x894c>  // b.none
  4271fc:	cmp	w26, w25
  427200:	b.eq	42725c <ASN1_generate_nconf@plt+0x88ec>  // b.none
  427204:	cmp	w27, w25
  427208:	b.eq	427508 <ASN1_generate_nconf@plt+0x8b98>  // b.none
  42720c:	add	w25, w25, #0x1
  427210:	cmp	w21, w25
  427214:	b.lt	4273d4 <ASN1_generate_nconf@plt+0x8a64>  // b.tstop
  427218:	ldr	w0, [sp, #104]
  42721c:	cmp	w0, w25
  427220:	b.ne	4271d0 <ASN1_generate_nconf@plt+0x8860>  // b.any
  427224:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427228:	mov	x0, x19
  42722c:	ldr	x5, [x1, #144]
  427230:	str	x5, [sp, #112]
  427234:	bl	41c460 <X509_CRL_get_issuer@plt>
  427238:	mov	x20, x0
  42723c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  427240:	mov	x3, x0
  427244:	ldr	x5, [sp, #112]
  427248:	mov	x2, x20
  42724c:	ldr	x1, [sp, #128]
  427250:	mov	x0, x5
  427254:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  427258:	b	4271d0 <ASN1_generate_nconf@plt+0x8860>
  42725c:	adrp	x5, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427260:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427264:	add	x1, x1, #0x418
  427268:	add	x20, x5, #0x90
  42726c:	ldr	x0, [x5, #144]
  427270:	str	x5, [sp, #112]
  427274:	bl	419740 <BIO_printf@plt>
  427278:	mov	x0, x19
  42727c:	bl	41daa0 <X509_CRL_get0_nextUpdate@plt>
  427280:	ldr	x5, [sp, #112]
  427284:	cbz	x0, 4275bc <ASN1_generate_nconf@plt+0x8c4c>
  427288:	ldr	x2, [x5, #144]
  42728c:	mov	x0, x19
  427290:	str	x2, [sp, #112]
  427294:	bl	41daa0 <X509_CRL_get0_nextUpdate@plt>
  427298:	mov	x1, x0
  42729c:	ldr	x2, [sp, #112]
  4272a0:	mov	x0, x2
  4272a4:	bl	41a0b0 <ASN1_TIME_print@plt>
  4272a8:	ldr	x0, [x20]
  4272ac:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4272b0:	add	x1, x1, #0xf30
  4272b4:	bl	419740 <BIO_printf@plt>
  4272b8:	b	427204 <ASN1_generate_nconf@plt+0x8894>
  4272bc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4272c0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4272c4:	add	x1, x1, #0x408
  4272c8:	ldr	x0, [x20, #144]
  4272cc:	bl	419740 <BIO_printf@plt>
  4272d0:	ldr	x2, [x20, #144]
  4272d4:	mov	x0, x19
  4272d8:	str	x2, [sp, #112]
  4272dc:	bl	41e3a0 <X509_CRL_get0_lastUpdate@plt>
  4272e0:	mov	x1, x0
  4272e4:	ldr	x2, [sp, #112]
  4272e8:	mov	x0, x2
  4272ec:	bl	41a0b0 <ASN1_TIME_print@plt>
  4272f0:	ldr	x0, [x20, #144]
  4272f4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4272f8:	add	x1, x1, #0xf30
  4272fc:	bl	419740 <BIO_printf@plt>
  427300:	b	4271fc <ASN1_generate_nconf@plt+0x888c>
  427304:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427308:	mov	x0, x19
  42730c:	ldr	x20, [x1, #144]
  427310:	bl	41c460 <X509_CRL_get_issuer@plt>
  427314:	bl	41bd90 <X509_NAME_hash@plt>
  427318:	mov	x2, x0
  42731c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427320:	mov	x0, x20
  427324:	add	x1, x1, #0x400
  427328:	bl	419740 <BIO_printf@plt>
  42732c:	b	4271e4 <ASN1_generate_nconf@plt+0x8874>
  427330:	adrp	x5, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427334:	mov	x3, #0x0                   	// #0
  427338:	mov	x2, #0x0                   	// #0
  42733c:	mov	w1, #0x58                  	// #88
  427340:	mov	x0, x19
  427344:	str	x5, [sp, #112]
  427348:	bl	419fc0 <X509_CRL_get_ext_d2i@plt>
  42734c:	mov	x2, x0
  427350:	ldr	x5, [sp, #112]
  427354:	stp	x2, x5, [sp, #112]
  427358:	ldr	x1, [sp, #144]
  42735c:	add	x20, x5, #0x90
  427360:	ldr	x0, [x5, #144]
  427364:	bl	419740 <BIO_printf@plt>
  427368:	ldp	x2, x5, [sp, #112]
  42736c:	ldr	x0, [x5, #144]
  427370:	cbz	x2, 4275d0 <ASN1_generate_nconf@plt+0x8c60>
  427374:	mov	x1, x2
  427378:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  42737c:	ldr	x2, [sp, #112]
  427380:	mov	x0, x2
  427384:	bl	41b800 <ASN1_INTEGER_free@plt>
  427388:	ldr	x0, [x20]
  42738c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  427390:	add	x1, x1, #0xf30
  427394:	bl	419740 <BIO_printf@plt>
  427398:	b	4271d8 <ASN1_generate_nconf@plt+0x8868>
  42739c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4273a0:	mov	x0, x19
  4273a4:	ldr	x20, [x1, #144]
  4273a8:	bl	41c460 <X509_CRL_get_issuer@plt>
  4273ac:	bl	41a7c0 <X509_NAME_hash_old@plt>
  4273b0:	mov	x2, x0
  4273b4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4273b8:	mov	x0, x20
  4273bc:	add	x1, x1, #0x400
  4273c0:	bl	419740 <BIO_printf@plt>
  4273c4:	b	4271f0 <ASN1_generate_nconf@plt+0x8880>
  4273c8:	mov	x20, #0x0                   	// #0
  4273cc:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4273d0:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  4273d4:	ldr	w2, [sp, #188]
  4273d8:	mov	w1, #0x77                  	// #119
  4273dc:	ldr	x0, [sp, #136]
  4273e0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4273e4:	mov	x20, x0
  4273e8:	cbz	x0, 4273cc <ASN1_generate_nconf@plt+0x8a5c>
  4273ec:	ldr	w0, [sp, #168]
  4273f0:	cbnz	w0, 42742c <ASN1_generate_nconf@plt+0x8abc>
  4273f4:	cbnz	w24, 4275fc <ASN1_generate_nconf@plt+0x8c8c>
  4273f8:	ldr	w0, [sp, #188]
  4273fc:	mov	x1, x19
  427400:	cmp	w0, #0x4
  427404:	mov	x0, x20
  427408:	b.eq	427658 <ASN1_generate_nconf@plt+0x8ce8>  // b.none
  42740c:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  427410:	cbnz	w0, 426f4c <ASN1_generate_nconf@plt+0x85dc>
  427414:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427418:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42741c:	add	x1, x1, #0x458
  427420:	ldr	x0, [x25, #152]
  427424:	bl	419740 <BIO_printf@plt>
  427428:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  42742c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  427430:	mov	x2, x0
  427434:	mov	x1, x19
  427438:	mov	x0, x20
  42743c:	bl	41d530 <X509_CRL_print_ex@plt>
  427440:	b	4273f4 <ASN1_generate_nconf@plt+0x8a84>
  427444:	ldp	x0, x1, [sp, #152]
  427448:	mov	w3, w20
  42744c:	ldr	w2, [sp, #172]
  427450:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  427454:	mov	x22, x0
  427458:	cbz	x0, 427620 <ASN1_generate_nconf@plt+0x8cb0>
  42745c:	bl	41b1a0 <X509_LOOKUP_file@plt>
  427460:	mov	x1, x0
  427464:	mov	x0, x22
  427468:	bl	41c740 <X509_STORE_add_lookup@plt>
  42746c:	mov	x20, x0
  427470:	cbz	x0, 42764c <ASN1_generate_nconf@plt+0x8cdc>
  427474:	bl	41d400 <X509_STORE_CTX_new@plt>
  427478:	mov	x23, x0
  42747c:	cbz	x0, 427604 <ASN1_generate_nconf@plt+0x8c94>
  427480:	mov	x1, x22
  427484:	mov	x3, #0x0                   	// #0
  427488:	mov	x2, #0x0                   	// #0
  42748c:	bl	41d490 <X509_STORE_CTX_init@plt>
  427490:	cbz	w0, 427604 <ASN1_generate_nconf@plt+0x8c94>
  427494:	mov	x0, x19
  427498:	bl	41c460 <X509_CRL_get_issuer@plt>
  42749c:	mov	w1, #0x1                   	// #1
  4274a0:	mov	x2, x0
  4274a4:	mov	x0, x23
  4274a8:	bl	41e860 <X509_STORE_CTX_get_obj_by_subject@plt>
  4274ac:	mov	x25, x0
  4274b0:	cbz	x0, 4276ac <ASN1_generate_nconf@plt+0x8d3c>
  4274b4:	bl	41a6c0 <X509_OBJECT_get0_X509@plt>
  4274b8:	bl	41a4c0 <X509_get_pubkey@plt>
  4274bc:	mov	x20, x0
  4274c0:	mov	x0, x25
  4274c4:	bl	41ccf0 <X509_OBJECT_free@plt>
  4274c8:	cbz	x20, 4276d8 <ASN1_generate_nconf@plt+0x8d68>
  4274cc:	mov	x1, x20
  4274d0:	mov	x0, x19
  4274d4:	bl	4199f0 <X509_CRL_verify@plt>
  4274d8:	mov	w25, w0
  4274dc:	mov	x0, x20
  4274e0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4274e4:	cmp	w25, #0x0
  4274e8:	b.lt	4273c8 <ASN1_generate_nconf@plt+0x8a58>  // b.tstop
  4274ec:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4274f0:	ldr	x0, [x25, #152]
  4274f4:	b.ne	4276c8 <ASN1_generate_nconf@plt+0x8d58>  // b.any
  4274f8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4274fc:	add	x1, x1, #0x370
  427500:	bl	419740 <BIO_printf@plt>
  427504:	b	427114 <ASN1_generate_nconf@plt+0x87a4>
  427508:	ldr	x1, [sp, #200]
  42750c:	add	x2, sp, #0xd0
  427510:	add	x3, sp, #0xc4
  427514:	mov	x0, x19
  427518:	bl	41e220 <X509_CRL_digest@plt>
  42751c:	cbz	w0, 427690 <ASN1_generate_nconf@plt+0x8d20>
  427520:	adrp	x5, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427524:	add	x20, x5, #0x90
  427528:	ldr	x0, [sp, #200]
  42752c:	ldr	x1, [x5, #144]
  427530:	str	x1, [sp, #112]
  427534:	bl	419660 <EVP_MD_type@plt>
  427538:	bl	41de40 <OBJ_nid2sn@plt>
  42753c:	mov	x2, x0
  427540:	ldr	x1, [sp, #112]
  427544:	mov	x0, x1
  427548:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42754c:	add	x1, x1, #0x440
  427550:	bl	419740 <BIO_printf@plt>
  427554:	ldr	w0, [sp, #196]
  427558:	cmp	w0, #0x0
  42755c:	b.le	42720c <ASN1_generate_nconf@plt+0x889c>
  427560:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427564:	add	x6, sp, #0xd0
  427568:	add	x1, x1, #0x450
  42756c:	mov	w5, #0x0                   	// #0
  427570:	add	w5, w5, #0x1
  427574:	str	w5, [sp, #112]
  427578:	str	x6, [sp, #120]
  42757c:	cmp	w5, w0
  427580:	ldrb	w2, [x6]
  427584:	mov	w3, #0x3a                  	// #58
  427588:	ldr	x0, [x20]
  42758c:	b.ne	427594 <ASN1_generate_nconf@plt+0x8c24>  // b.any
  427590:	mov	w3, #0xa                   	// #10
  427594:	bl	419740 <BIO_printf@plt>
  427598:	ldr	x6, [sp, #120]
  42759c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4275a0:	ldr	w5, [sp, #112]
  4275a4:	add	x1, x1, #0x450
  4275a8:	ldr	w0, [sp, #196]
  4275ac:	add	x6, x6, #0x1
  4275b0:	cmp	w5, w0
  4275b4:	b.lt	427570 <ASN1_generate_nconf@plt+0x8c00>  // b.tstop
  4275b8:	b	42720c <ASN1_generate_nconf@plt+0x889c>
  4275bc:	ldr	x0, [x5, #144]
  4275c0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4275c4:	add	x1, x1, #0x428
  4275c8:	bl	419740 <BIO_printf@plt>
  4275cc:	b	4272a8 <ASN1_generate_nconf@plt+0x8938>
  4275d0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4275d4:	add	x1, x1, #0x3f8
  4275d8:	bl	41a980 <BIO_puts@plt>
  4275dc:	b	427388 <ASN1_generate_nconf@plt+0x8a18>
  4275e0:	mov	x0, x19
  4275e4:	add	x1, sp, #0xd0
  4275e8:	mov	x2, #0x0                   	// #0
  4275ec:	bl	41c340 <X509_CRL_get0_signature@plt>
  4275f0:	ldr	x0, [sp, #208]
  4275f4:	bl	45e950 <ASN1_generate_nconf@plt+0x3ffe0>
  4275f8:	b	4271ac <ASN1_generate_nconf@plt+0x883c>
  4275fc:	mov	w24, #0x0                   	// #0
  427600:	b	426f4c <ASN1_generate_nconf@plt+0x85dc>
  427604:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427608:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42760c:	mov	x20, #0x0                   	// #0
  427610:	add	x1, x1, #0x300
  427614:	ldr	x0, [x25, #152]
  427618:	bl	419740 <BIO_printf@plt>
  42761c:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  427620:	mov	x23, x0
  427624:	mov	x20, #0x0                   	// #0
  427628:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42762c:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  427630:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427634:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427638:	mov	x20, #0x0                   	// #0
  42763c:	add	x1, x1, #0x390
  427640:	ldr	x0, [x25, #152]
  427644:	bl	41a980 <BIO_puts@plt>
  427648:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  42764c:	mov	x23, x0
  427650:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427654:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  427658:	bl	41cc50 <i2d_X509_CRL_bio@plt>
  42765c:	b	427410 <ASN1_generate_nconf@plt+0x8aa0>
  427660:	mov	x0, x20
  427664:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427668:	mov	x20, #0x0                   	// #0
  42766c:	bl	41d010 <X509_CRL_free@plt>
  427670:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  427674:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427678:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42767c:	mov	x20, #0x0                   	// #0
  427680:	add	x1, x1, #0x3c0
  427684:	ldr	x0, [x25, #152]
  427688:	bl	41a980 <BIO_puts@plt>
  42768c:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  427690:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427694:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427698:	mov	x20, #0x0                   	// #0
  42769c:	add	x1, x1, #0x430
  4276a0:	ldr	x0, [x25, #152]
  4276a4:	bl	419740 <BIO_printf@plt>
  4276a8:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  4276ac:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4276b0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4276b4:	mov	x20, #0x0                   	// #0
  4276b8:	add	x1, x1, #0x320
  4276bc:	ldr	x0, [x25, #152]
  4276c0:	bl	419740 <BIO_printf@plt>
  4276c4:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  4276c8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4276cc:	add	x1, x1, #0x380
  4276d0:	bl	419740 <BIO_printf@plt>
  4276d4:	b	427114 <ASN1_generate_nconf@plt+0x87a4>
  4276d8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4276dc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4276e0:	add	x1, x1, #0x348
  4276e4:	ldr	x0, [x25, #152]
  4276e8:	bl	419740 <BIO_printf@plt>
  4276ec:	b	426f40 <ASN1_generate_nconf@plt+0x85d0>
  4276f0:	stp	x29, x30, [sp, #-128]!
  4276f4:	mov	w3, #0x8005                	// #32773
  4276f8:	mov	x29, sp
  4276fc:	stp	x19, x20, [sp, #16]
  427700:	adrp	x20, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427704:	add	x20, x20, #0xb40
  427708:	mov	x2, x20
  42770c:	stp	x21, x22, [sp, #32]
  427710:	mov	x19, #0x0                   	// #0
  427714:	stp	x23, x24, [sp, #48]
  427718:	mov	x21, #0x0                   	// #0
  42771c:	mov	w24, #0x0                   	// #0
  427720:	stp	x25, x26, [sp, #64]
  427724:	mov	x23, #0x0                   	// #0
  427728:	stp	w3, w3, [sp, #120]
  42772c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  427730:	mov	x25, x0
  427734:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  427738:	cbz	w0, 4278b4 <ASN1_generate_nconf@plt+0x8f44>
  42773c:	cmp	w0, #0x4
  427740:	b.eq	427884 <ASN1_generate_nconf@plt+0x8f14>  // b.none
  427744:	b.gt	4277e0 <ASN1_generate_nconf@plt+0x8e70>
  427748:	cmp	w0, #0x2
  42774c:	b.eq	42786c <ASN1_generate_nconf@plt+0x8efc>  // b.none
  427750:	cmp	w0, #0x3
  427754:	b.ne	427820 <ASN1_generate_nconf@plt+0x8eb0>  // b.any
  427758:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42775c:	add	x2, sp, #0x7c
  427760:	mov	x1, #0x2                   	// #2
  427764:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  427768:	cbnz	w0, 427734 <ASN1_generate_nconf@plt+0x8dc4>
  42776c:	nop
  427770:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427774:	mov	x2, x25
  427778:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42777c:	mov	w22, #0x1                   	// #1
  427780:	ldr	x0, [x0, #152]
  427784:	add	x1, x1, #0x238
  427788:	mov	x20, #0x0                   	// #0
  42778c:	mov	x23, #0x0                   	// #0
  427790:	mov	x25, #0x0                   	// #0
  427794:	mov	x24, #0x0                   	// #0
  427798:	bl	419740 <BIO_printf@plt>
  42779c:	mov	x0, x19
  4277a0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4277a4:	mov	x0, x24
  4277a8:	bl	41df00 <BIO_free@plt>
  4277ac:	mov	x0, x25
  4277b0:	bl	41ce30 <BIO_free_all@plt>
  4277b4:	mov	x0, x23
  4277b8:	bl	41dd20 <PKCS7_free@plt>
  4277bc:	mov	x0, x20
  4277c0:	bl	41d010 <X509_CRL_free@plt>
  4277c4:	mov	w0, w22
  4277c8:	ldp	x19, x20, [sp, #16]
  4277cc:	ldp	x21, x22, [sp, #32]
  4277d0:	ldp	x23, x24, [sp, #48]
  4277d4:	ldp	x25, x26, [sp, #64]
  4277d8:	ldp	x29, x30, [sp], #128
  4277dc:	ret
  4277e0:	cmp	w0, #0x6
  4277e4:	b.eq	427864 <ASN1_generate_nconf@plt+0x8ef4>  // b.none
  4277e8:	cmp	w0, #0x7
  4277ec:	b.ne	427850 <ASN1_generate_nconf@plt+0x8ee0>  // b.any
  4277f0:	cbz	x19, 427890 <ASN1_generate_nconf@plt+0x8f20>
  4277f4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4277f8:	mov	x1, x0
  4277fc:	mov	x0, x19
  427800:	bl	41cf70 <OPENSSL_sk_push@plt>
  427804:	cbnz	w0, 427734 <ASN1_generate_nconf@plt+0x8dc4>
  427808:	mov	w22, #0x1                   	// #1
  42780c:	mov	x20, #0x0                   	// #0
  427810:	mov	x23, #0x0                   	// #0
  427814:	mov	x25, #0x0                   	// #0
  427818:	mov	x24, #0x0                   	// #0
  42781c:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427820:	cmn	w0, #0x1
  427824:	b.eq	427770 <ASN1_generate_nconf@plt+0x8e00>  // b.none
  427828:	cmp	w0, #0x1
  42782c:	b.ne	427734 <ASN1_generate_nconf@plt+0x8dc4>  // b.any
  427830:	mov	x0, x20
  427834:	mov	w22, #0x0                   	// #0
  427838:	mov	x20, #0x0                   	// #0
  42783c:	mov	x23, #0x0                   	// #0
  427840:	mov	x25, #0x0                   	// #0
  427844:	mov	x24, #0x0                   	// #0
  427848:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42784c:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427850:	cmp	w0, #0x5
  427854:	b.ne	427734 <ASN1_generate_nconf@plt+0x8dc4>  // b.any
  427858:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42785c:	mov	x21, x0
  427860:	b	427734 <ASN1_generate_nconf@plt+0x8dc4>
  427864:	mov	w24, #0x1                   	// #1
  427868:	b	427734 <ASN1_generate_nconf@plt+0x8dc4>
  42786c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427870:	add	x2, sp, #0x78
  427874:	mov	x1, #0x2                   	// #2
  427878:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42787c:	cbnz	w0, 427734 <ASN1_generate_nconf@plt+0x8dc4>
  427880:	b	427770 <ASN1_generate_nconf@plt+0x8e00>
  427884:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  427888:	mov	x23, x0
  42788c:	b	427734 <ASN1_generate_nconf@plt+0x8dc4>
  427890:	bl	41b100 <OPENSSL_sk_new_null@plt>
  427894:	mov	x19, x0
  427898:	cbnz	x0, 4277f4 <ASN1_generate_nconf@plt+0x8e84>
  42789c:	mov	x20, #0x0                   	// #0
  4278a0:	mov	x23, #0x0                   	// #0
  4278a4:	mov	x25, #0x0                   	// #0
  4278a8:	mov	x24, #0x0                   	// #0
  4278ac:	mov	w22, #0x1                   	// #1
  4278b0:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  4278b4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4278b8:	mov	w22, w0
  4278bc:	cbnz	w0, 427770 <ASN1_generate_nconf@plt+0x8e00>
  4278c0:	cbz	w24, 4279f4 <ASN1_generate_nconf@plt+0x9084>
  4278c4:	mov	x20, #0x0                   	// #0
  4278c8:	mov	x24, #0x0                   	// #0
  4278cc:	bl	41dd70 <PKCS7_new@plt>
  4278d0:	mov	x23, x0
  4278d4:	cbz	x0, 427a54 <ASN1_generate_nconf@plt+0x90e4>
  4278d8:	bl	41c5d0 <PKCS7_SIGNED_new@plt>
  4278dc:	mov	x25, x0
  4278e0:	cbz	x0, 427a58 <ASN1_generate_nconf@plt+0x90e8>
  4278e4:	mov	w0, #0x16                  	// #22
  4278e8:	bl	41dd60 <OBJ_nid2obj@plt>
  4278ec:	ldr	x26, [x25, #40]
  4278f0:	stp	x0, x25, [x23, #24]
  4278f4:	mov	w0, #0x15                  	// #21
  4278f8:	bl	41dd60 <OBJ_nid2obj@plt>
  4278fc:	mov	x2, x0
  427900:	ldr	x0, [x25]
  427904:	str	x2, [x26, #24]
  427908:	mov	x1, #0x1                   	// #1
  42790c:	bl	41ddb0 <ASN1_INTEGER_set@plt>
  427910:	cbz	w0, 427a60 <ASN1_generate_nconf@plt+0x90f0>
  427914:	bl	41b100 <OPENSSL_sk_new_null@plt>
  427918:	cbz	x0, 427a54 <ASN1_generate_nconf@plt+0x90e4>
  42791c:	str	x0, [x25, #24]
  427920:	cbz	x20, 42792c <ASN1_generate_nconf@plt+0x8fbc>
  427924:	mov	x1, x20
  427928:	bl	41cf70 <OPENSSL_sk_push@plt>
  42792c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  427930:	mov	x20, x0
  427934:	cbz	x0, 427a54 <ASN1_generate_nconf@plt+0x90e4>
  427938:	stp	x27, x28, [sp, #80]
  42793c:	adrp	x28, 466000 <ASN1_generate_nconf@plt+0x47690>
  427940:	add	x0, x28, #0x640
  427944:	str	x20, [x25, #16]
  427948:	mov	w27, #0x0                   	// #0
  42794c:	str	x0, [sp, #104]
  427950:	cbz	x19, 427ab0 <ASN1_generate_nconf@plt+0x9140>
  427954:	nop
  427958:	mov	x0, x19
  42795c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  427960:	cmp	w27, w0
  427964:	b.ge	427ab0 <ASN1_generate_nconf@plt+0x9140>  // b.tcont
  427968:	mov	w1, w27
  42796c:	mov	x0, x19
  427970:	bl	419630 <OPENSSL_sk_value@plt>
  427974:	mov	x28, x0
  427978:	ldr	x1, [sp, #104]
  42797c:	bl	41b1c0 <BIO_new_file@plt>
  427980:	mov	x26, x0
  427984:	cbz	x0, 427b9c <ASN1_generate_nconf@plt+0x922c>
  427988:	mov	x3, #0x0                   	// #0
  42798c:	mov	x2, #0x0                   	// #0
  427990:	mov	x1, #0x0                   	// #0
  427994:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  427998:	mov	x25, x0
  42799c:	cbnz	x0, 4279c8 <ASN1_generate_nconf@plt+0x9058>
  4279a0:	b	427b48 <ASN1_generate_nconf@plt+0x91d8>
  4279a4:	bl	41b3a0 <OPENSSL_sk_shift@plt>
  4279a8:	mov	x28, x0
  4279ac:	mov	x0, x20
  4279b0:	ldr	x1, [x28]
  4279b4:	cbz	x1, 4279c0 <ASN1_generate_nconf@plt+0x9050>
  4279b8:	bl	41cf70 <OPENSSL_sk_push@plt>
  4279bc:	str	xzr, [x28]
  4279c0:	mov	x0, x28
  4279c4:	bl	41a670 <X509_INFO_free@plt>
  4279c8:	mov	x0, x25
  4279cc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4279d0:	mov	w1, w0
  4279d4:	mov	x0, x25
  4279d8:	cbnz	w1, 4279a4 <ASN1_generate_nconf@plt+0x9034>
  4279dc:	mov	x0, x26
  4279e0:	bl	41df00 <BIO_free@plt>
  4279e4:	add	w27, w27, #0x1
  4279e8:	mov	x0, x25
  4279ec:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4279f0:	b	427958 <ASN1_generate_nconf@plt+0x8fe8>
  4279f4:	ldr	w2, [sp, #120]
  4279f8:	mov	x0, x23
  4279fc:	mov	w1, #0x72                  	// #114
  427a00:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  427a04:	mov	x24, x0
  427a08:	cbz	x0, 427a88 <ASN1_generate_nconf@plt+0x9118>
  427a0c:	ldr	w1, [sp, #120]
  427a10:	cmp	w1, #0x4
  427a14:	b.eq	427a9c <ASN1_generate_nconf@plt+0x912c>  // b.none
  427a18:	mov	w2, #0x8005                	// #32773
  427a1c:	cmp	w1, w2
  427a20:	b.eq	427a6c <ASN1_generate_nconf@plt+0x90fc>  // b.none
  427a24:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427a28:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427a2c:	add	x1, x1, #0x9f8
  427a30:	mov	w22, #0x1                   	// #1
  427a34:	ldr	x0, [x21, #152]
  427a38:	mov	x20, #0x0                   	// #0
  427a3c:	mov	x23, #0x0                   	// #0
  427a40:	mov	x25, #0x0                   	// #0
  427a44:	bl	419740 <BIO_printf@plt>
  427a48:	ldr	x0, [x21, #152]
  427a4c:	bl	41e7f0 <ERR_print_errors@plt>
  427a50:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427a54:	mov	x25, #0x0                   	// #0
  427a58:	mov	w22, #0x1                   	// #1
  427a5c:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427a60:	mov	w22, #0x1                   	// #1
  427a64:	mov	x25, #0x0                   	// #0
  427a68:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427a6c:	mov	x3, #0x0                   	// #0
  427a70:	mov	x2, #0x0                   	// #0
  427a74:	mov	x1, #0x0                   	// #0
  427a78:	bl	41aa70 <PEM_read_bio_X509_CRL@plt>
  427a7c:	mov	x20, x0
  427a80:	cbnz	x20, 4278cc <ASN1_generate_nconf@plt+0x8f5c>
  427a84:	b	427a24 <ASN1_generate_nconf@plt+0x90b4>
  427a88:	mov	x20, #0x0                   	// #0
  427a8c:	mov	x23, #0x0                   	// #0
  427a90:	mov	x25, #0x0                   	// #0
  427a94:	mov	w22, #0x1                   	// #1
  427a98:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427a9c:	mov	x1, #0x0                   	// #0
  427aa0:	bl	41e130 <d2i_X509_CRL_bio@plt>
  427aa4:	mov	x20, x0
  427aa8:	cbnz	x20, 4278cc <ASN1_generate_nconf@plt+0x8f5c>
  427aac:	b	427a24 <ASN1_generate_nconf@plt+0x90b4>
  427ab0:	ldr	w2, [sp, #124]
  427ab4:	mov	x0, x21
  427ab8:	mov	w1, #0x77                  	// #119
  427abc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  427ac0:	mov	x25, x0
  427ac4:	cbz	x0, 427af0 <ASN1_generate_nconf@plt+0x9180>
  427ac8:	ldr	w1, [sp, #124]
  427acc:	cmp	w1, #0x4
  427ad0:	b.eq	427b38 <ASN1_generate_nconf@plt+0x91c8>  // b.none
  427ad4:	mov	w2, #0x8005                	// #32773
  427ad8:	cmp	w1, w2
  427adc:	b.eq	427b28 <ASN1_generate_nconf@plt+0x91b8>  // b.none
  427ae0:	mov	x20, #0x0                   	// #0
  427ae4:	cbz	w27, 427b00 <ASN1_generate_nconf@plt+0x9190>
  427ae8:	ldp	x27, x28, [sp, #80]
  427aec:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427af0:	mov	x20, #0x0                   	// #0
  427af4:	mov	w22, #0x1                   	// #1
  427af8:	ldp	x27, x28, [sp, #80]
  427afc:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427b00:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427b04:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427b08:	add	x1, x1, #0xa70
  427b0c:	mov	w22, #0x1                   	// #1
  427b10:	ldr	x0, [x21, #152]
  427b14:	bl	419740 <BIO_printf@plt>
  427b18:	ldr	x0, [x21, #152]
  427b1c:	bl	41e7f0 <ERR_print_errors@plt>
  427b20:	ldp	x27, x28, [sp, #80]
  427b24:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427b28:	mov	x1, x23
  427b2c:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  427b30:	mov	w27, w0
  427b34:	b	427ae0 <ASN1_generate_nconf@plt+0x9170>
  427b38:	mov	x1, x23
  427b3c:	bl	41dca0 <i2d_PKCS7_bio@plt>
  427b40:	mov	w27, w0
  427b44:	b	427ae0 <ASN1_generate_nconf@plt+0x9170>
  427b48:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427b4c:	mov	x2, x28
  427b50:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427b54:	add	x1, x1, #0xa30
  427b58:	ldr	x0, [x21, #152]
  427b5c:	bl	419740 <BIO_printf@plt>
  427b60:	mov	x0, x26
  427b64:	bl	41df00 <BIO_free@plt>
  427b68:	mov	x0, #0x0                   	// #0
  427b6c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  427b70:	ldr	x0, [x21, #152]
  427b74:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427b78:	add	x1, x1, #0xa50
  427b7c:	mov	w22, #0x1                   	// #1
  427b80:	mov	x20, #0x0                   	// #0
  427b84:	mov	x25, #0x0                   	// #0
  427b88:	bl	419740 <BIO_printf@plt>
  427b8c:	ldr	x0, [x21, #152]
  427b90:	bl	41e7f0 <ERR_print_errors@plt>
  427b94:	ldp	x27, x28, [sp, #80]
  427b98:	b	42779c <ASN1_generate_nconf@plt+0x8e2c>
  427b9c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427ba0:	mov	x2, x28
  427ba4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427ba8:	add	x1, x1, #0xa10
  427bac:	ldr	x0, [x21, #152]
  427bb0:	bl	419740 <BIO_printf@plt>
  427bb4:	mov	x0, #0x0                   	// #0
  427bb8:	bl	41df00 <BIO_free@plt>
  427bbc:	mov	x0, #0x0                   	// #0
  427bc0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  427bc4:	b	427b70 <ASN1_generate_nconf@plt+0x9200>
  427bc8:	stp	x29, x30, [sp, #-96]!
  427bcc:	mov	x29, sp
  427bd0:	stp	x19, x20, [sp, #16]
  427bd4:	mov	x20, x1
  427bd8:	mov	x19, x2
  427bdc:	stp	x21, x22, [sp, #32]
  427be0:	mov	x21, x0
  427be4:	mov	x22, x6
  427be8:	stp	x23, x24, [sp, #48]
  427bec:	mov	x24, x5
  427bf0:	mov	w23, w7
  427bf4:	stp	x25, x26, [sp, #64]
  427bf8:	mov	w25, w3
  427bfc:	mov	w26, w4
  427c00:	b	427c08 <ASN1_generate_nconf@plt+0x9298>
  427c04:	b.eq	427c8c <ASN1_generate_nconf@plt+0x931c>  // b.none
  427c08:	mov	x0, x19
  427c0c:	mov	x3, #0x0                   	// #0
  427c10:	mov	x2, #0x0                   	// #0
  427c14:	mov	w1, #0xa                   	// #10
  427c18:	bl	41de90 <BIO_ctrl@plt>
  427c1c:	cbnz	w0, 427c38 <ASN1_generate_nconf@plt+0x92c8>
  427c20:	mov	x0, x19
  427c24:	mov	x3, #0x0                   	// #0
  427c28:	mov	x2, #0x0                   	// #0
  427c2c:	mov	w1, #0x2                   	// #2
  427c30:	bl	41de90 <BIO_ctrl@plt>
  427c34:	cbnz	w0, 427c8c <ASN1_generate_nconf@plt+0x931c>
  427c38:	mov	x1, x20
  427c3c:	mov	x0, x19
  427c40:	mov	w2, #0x2000                	// #8192
  427c44:	bl	41cf00 <BIO_read@plt>
  427c48:	cmp	w0, #0x0
  427c4c:	b.ge	427c04 <ASN1_generate_nconf@plt+0x9294>  // b.tcont
  427c50:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427c54:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427c58:	ldr	x2, [sp, #112]
  427c5c:	add	x1, x1, #0xc00
  427c60:	ldr	x0, [x19, #152]
  427c64:	bl	419740 <BIO_printf@plt>
  427c68:	ldr	x0, [x19, #152]
  427c6c:	bl	41e7f0 <ERR_print_errors@plt>
  427c70:	mov	w0, #0x1                   	// #1
  427c74:	ldp	x19, x20, [sp, #16]
  427c78:	ldp	x21, x22, [sp, #32]
  427c7c:	ldp	x23, x24, [sp, #48]
  427c80:	ldp	x25, x26, [sp, #64]
  427c84:	ldp	x29, x30, [sp], #96
  427c88:	ret
  427c8c:	cbz	x22, 427cf8 <ASN1_generate_nconf@plt+0x9388>
  427c90:	add	x3, sp, #0x58
  427c94:	mov	x2, #0x0                   	// #0
  427c98:	mov	w1, #0x78                  	// #120
  427c9c:	mov	x0, x19
  427ca0:	bl	41de90 <BIO_ctrl@plt>
  427ca4:	ldr	x0, [sp, #88]
  427ca8:	mov	w2, w23
  427cac:	mov	x1, x22
  427cb0:	bl	41c730 <EVP_DigestVerifyFinal@plt>
  427cb4:	cmp	w0, #0x0
  427cb8:	b.gt	427e28 <ASN1_generate_nconf@plt+0x94b8>
  427cbc:	b.eq	427dd0 <ASN1_generate_nconf@plt+0x9460>  // b.none
  427cc0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427cc4:	add	x1, x1, #0xc40
  427cc8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427ccc:	ldr	x0, [x19, #152]
  427cd0:	bl	419740 <BIO_printf@plt>
  427cd4:	ldr	x0, [x19, #152]
  427cd8:	bl	41e7f0 <ERR_print_errors@plt>
  427cdc:	mov	w0, #0x1                   	// #1
  427ce0:	ldp	x19, x20, [sp, #16]
  427ce4:	ldp	x21, x22, [sp, #32]
  427ce8:	ldp	x23, x24, [sp, #48]
  427cec:	ldp	x25, x26, [sp, #64]
  427cf0:	ldp	x29, x30, [sp], #96
  427cf4:	ret
  427cf8:	mov	x0, x19
  427cfc:	cbz	x24, 427dfc <ASN1_generate_nconf@plt+0x948c>
  427d00:	add	x3, sp, #0x58
  427d04:	mov	x2, #0x0                   	// #0
  427d08:	mov	w1, #0x78                  	// #120
  427d0c:	bl	41de90 <BIO_ctrl@plt>
  427d10:	ldr	x0, [sp, #88]
  427d14:	mov	x3, #0x2000                	// #8192
  427d18:	add	x2, sp, #0x50
  427d1c:	mov	x1, x20
  427d20:	str	x3, [sp, #80]
  427d24:	bl	41bb70 <EVP_DigestSignFinal@plt>
  427d28:	cbz	w0, 427eac <ASN1_generate_nconf@plt+0x953c>
  427d2c:	cbnz	w26, 427e40 <ASN1_generate_nconf@plt+0x94d0>
  427d30:	cmp	w25, #0x2
  427d34:	b.eq	427e58 <ASN1_generate_nconf@plt+0x94e8>  // b.none
  427d38:	ldr	x0, [sp, #96]
  427d3c:	cbz	x0, 427ebc <ASN1_generate_nconf@plt+0x954c>
  427d40:	mov	x1, x0
  427d44:	mov	x0, x21
  427d48:	bl	41a980 <BIO_puts@plt>
  427d4c:	ldr	x0, [sp, #104]
  427d50:	cbz	x0, 427d68 <ASN1_generate_nconf@plt+0x93f8>
  427d54:	mov	x2, x0
  427d58:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427d5c:	mov	x0, x21
  427d60:	add	x1, x1, #0xc80
  427d64:	bl	419740 <BIO_printf@plt>
  427d68:	ldr	x2, [sp, #112]
  427d6c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427d70:	mov	x0, x21
  427d74:	add	x1, x1, #0xc88
  427d78:	bl	419740 <BIO_printf@plt>
  427d7c:	ldr	x0, [sp, #80]
  427d80:	cmp	w0, #0x0
  427d84:	b.le	427db8 <ASN1_generate_nconf@plt+0x9448>
  427d88:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427d8c:	cbnz	w25, 427ee0 <ASN1_generate_nconf@plt+0x9570>
  427d90:	add	x22, x22, #0xc70
  427d94:	mov	x19, #0x0                   	// #0
  427d98:	ldrb	w2, [x20, x19]
  427d9c:	mov	x1, x22
  427da0:	mov	x0, x21
  427da4:	add	x19, x19, #0x1
  427da8:	bl	419740 <BIO_printf@plt>
  427dac:	ldr	x0, [sp, #80]
  427db0:	cmp	w19, w0
  427db4:	b.lt	427d98 <ASN1_generate_nconf@plt+0x9428>  // b.tstop
  427db8:	mov	x0, x21
  427dbc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  427dc0:	add	x1, x1, #0xf30
  427dc4:	bl	419740 <BIO_printf@plt>
  427dc8:	mov	w0, #0x0                   	// #0
  427dcc:	b	427c74 <ASN1_generate_nconf@plt+0x9304>
  427dd0:	mov	x0, x21
  427dd4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427dd8:	add	x1, x1, #0xc28
  427ddc:	bl	419740 <BIO_printf@plt>
  427de0:	mov	w0, #0x1                   	// #1
  427de4:	ldp	x19, x20, [sp, #16]
  427de8:	ldp	x21, x22, [sp, #32]
  427dec:	ldp	x23, x24, [sp, #48]
  427df0:	ldp	x25, x26, [sp, #64]
  427df4:	ldp	x29, x30, [sp], #96
  427df8:	ret
  427dfc:	mov	x1, x20
  427e00:	mov	w2, #0x2000                	// #8192
  427e04:	bl	41b120 <BIO_gets@plt>
  427e08:	sxtw	x1, w0
  427e0c:	str	x1, [sp, #80]
  427e10:	tbz	w0, #31, 427d2c <ASN1_generate_nconf@plt+0x93bc>
  427e14:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427e18:	ldr	x0, [x0, #152]
  427e1c:	bl	41e7f0 <ERR_print_errors@plt>
  427e20:	mov	w0, #0x1                   	// #1
  427e24:	b	427c74 <ASN1_generate_nconf@plt+0x9304>
  427e28:	mov	x0, x21
  427e2c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427e30:	add	x1, x1, #0xc18
  427e34:	bl	419740 <BIO_printf@plt>
  427e38:	mov	w0, #0x0                   	// #0
  427e3c:	b	427c74 <ASN1_generate_nconf@plt+0x9304>
  427e40:	ldr	w2, [sp, #80]
  427e44:	mov	x1, x20
  427e48:	mov	x0, x21
  427e4c:	bl	41cb90 <BIO_write@plt>
  427e50:	mov	w0, #0x0                   	// #0
  427e54:	b	427c74 <ASN1_generate_nconf@plt+0x9304>
  427e58:	ldr	x0, [sp, #80]
  427e5c:	cmp	w0, #0x0
  427e60:	b.le	427e90 <ASN1_generate_nconf@plt+0x9520>
  427e64:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427e68:	add	x22, x22, #0xc70
  427e6c:	mov	x19, #0x0                   	// #0
  427e70:	ldrb	w2, [x20, x19]
  427e74:	mov	x1, x22
  427e78:	mov	x0, x21
  427e7c:	add	x19, x19, #0x1
  427e80:	bl	419740 <BIO_printf@plt>
  427e84:	ldr	x0, [sp, #80]
  427e88:	cmp	w0, w19
  427e8c:	b.gt	427e70 <ASN1_generate_nconf@plt+0x9500>
  427e90:	ldr	x2, [sp, #112]
  427e94:	mov	x0, x21
  427e98:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427e9c:	add	x1, x1, #0xc78
  427ea0:	bl	419740 <BIO_printf@plt>
  427ea4:	mov	w0, #0x0                   	// #0
  427ea8:	b	427c74 <ASN1_generate_nconf@plt+0x9304>
  427eac:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427eb0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  427eb4:	add	x1, x1, #0xc58
  427eb8:	b	427ccc <ASN1_generate_nconf@plt+0x935c>
  427ebc:	ldr	x0, [sp, #104]
  427ec0:	cbz	x0, 427d68 <ASN1_generate_nconf@plt+0x93f8>
  427ec4:	ldr	x3, [sp, #112]
  427ec8:	mov	x2, x0
  427ecc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427ed0:	mov	x0, x21
  427ed4:	add	x1, x1, #0xc90
  427ed8:	bl	419740 <BIO_printf@plt>
  427edc:	b	427d7c <ASN1_generate_nconf@plt+0x940c>
  427ee0:	adrp	x23, 466000 <ASN1_generate_nconf@plt+0x47690>
  427ee4:	add	x22, x22, #0xc70
  427ee8:	add	x23, x23, #0xe40
  427eec:	mov	x19, #0x0                   	// #0
  427ef0:	b	427ef8 <ASN1_generate_nconf@plt+0x9588>
  427ef4:	bl	419740 <BIO_printf@plt>
  427ef8:	ldrb	w2, [x20, x19]
  427efc:	mov	x1, x22
  427f00:	mov	x0, x21
  427f04:	add	x19, x19, #0x1
  427f08:	bl	419740 <BIO_printf@plt>
  427f0c:	ldr	x2, [sp, #80]
  427f10:	mov	x1, x23
  427f14:	mov	x0, x21
  427f18:	cmp	w2, w19
  427f1c:	b.gt	427ef4 <ASN1_generate_nconf@plt+0x9584>
  427f20:	b	427db8 <ASN1_generate_nconf@plt+0x9448>
  427f24:	nop
  427f28:	sub	sp, sp, #0x120
  427f2c:	stp	x29, x30, [sp, #32]
  427f30:	add	x29, sp, #0x20
  427f34:	stp	x19, x20, [sp, #48]
  427f38:	mov	w20, w0
  427f3c:	mov	w0, #0x8005                	// #32773
  427f40:	str	w0, [sp, #244]
  427f44:	mov	x19, x1
  427f48:	ldr	x0, [x1]
  427f4c:	mov	w1, #0xffffffff            	// #-1
  427f50:	stp	x21, x22, [sp, #64]
  427f54:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  427f58:	add	x22, x22, #0x1c8
  427f5c:	stp	x23, x24, [sp, #80]
  427f60:	stp	x25, x26, [sp, #96]
  427f64:	mov	x26, #0x0                   	// #0
  427f68:	mov	x25, #0x0                   	// #0
  427f6c:	stp	x27, x28, [sp, #112]
  427f70:	mov	x27, #0x0                   	// #0
  427f74:	str	w1, [sp, #140]
  427f78:	str	wzr, [sp, #144]
  427f7c:	str	wzr, [sp, #168]
  427f80:	str	wzr, [sp, #176]
  427f84:	str	wzr, [sp, #224]
  427f88:	stp	xzr, xzr, [sp, #248]
  427f8c:	bl	45f050 <ASN1_generate_nconf@plt+0x406e0>
  427f90:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427f94:	add	x1, x1, #0xcb8
  427f98:	mov	x21, x0
  427f9c:	mov	w0, #0x2000                	// #8192
  427fa0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  427fa4:	mov	x23, x0
  427fa8:	mov	x0, x21
  427fac:	bl	41a9b0 <EVP_get_digestbyname@plt>
  427fb0:	mov	x2, x0
  427fb4:	mov	x1, x19
  427fb8:	mov	w0, w20
  427fbc:	adrp	x20, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  427fc0:	add	x20, x20, #0x198
  427fc4:	str	x2, [sp, #208]
  427fc8:	mov	x2, x22
  427fcc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  427fd0:	mov	w19, #0x0                   	// #0
  427fd4:	mov	x24, x0
  427fd8:	mov	x21, #0x0                   	// #0
  427fdc:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  427fe0:	add	x0, x0, #0xca0
  427fe4:	stp	xzr, xzr, [sp, #152]
  427fe8:	stp	xzr, xzr, [sp, #184]
  427fec:	str	xzr, [sp, #200]
  427ff0:	str	x0, [sp, #216]
  427ff4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  427ff8:	mov	w28, w0
  427ffc:	cbz	w0, 42803c <ASN1_generate_nconf@plt+0x96cc>
  428000:	cmp	w28, #0x15
  428004:	b.gt	42846c <ASN1_generate_nconf@plt+0x9afc>
  428008:	cmn	w28, #0x1
  42800c:	b.lt	427ff4 <ASN1_generate_nconf@plt+0x9684>  // b.tstop
  428010:	add	w8, w28, #0x1
  428014:	cmp	w8, #0x16
  428018:	b.hi	427ff4 <ASN1_generate_nconf@plt+0x9684>  // b.pmore
  42801c:	ldrh	w0, [x20, w8, uxtw #1]
  428020:	adr	x1, 42802c <ASN1_generate_nconf@plt+0x96bc>
  428024:	add	x0, x1, w0, sxth #2
  428028:	br	x0
  42802c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  428030:	mov	w19, #0x2                   	// #2
  428034:	mov	w28, w0
  428038:	cbnz	w0, 428000 <ASN1_generate_nconf@plt+0x9690>
  42803c:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  428040:	mov	w20, w0
  428044:	str	w0, [sp, #228]
  428048:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42804c:	cmp	x21, #0x0
  428050:	str	x0, [sp, #232]
  428054:	cset	w1, ne  // ne = any
  428058:	str	w1, [sp, #216]
  42805c:	cmp	w1, #0x0
  428060:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  428064:	b.gt	4286f4 <ASN1_generate_nconf@plt+0x9d84>
  428068:	ldr	x0, [sp, #160]
  42806c:	cmp	x0, #0x0
  428070:	ldr	w0, [sp, #144]
  428074:	csel	w0, w0, wzr, eq  // eq = none
  428078:	cbnz	w0, 428734 <ASN1_generate_nconf@plt+0x9dc4>
  42807c:	ldr	w0, [sp, #168]
  428080:	cmp	w0, #0x0
  428084:	csel	x0, x25, xzr, ne  // ne = any
  428088:	str	x0, [sp, #168]
  42808c:	bl	41b160 <BIO_s_file@plt>
  428090:	bl	41b620 <BIO_new@plt>
  428094:	mov	x20, x0
  428098:	bl	41db60 <BIO_f_md@plt>
  42809c:	bl	41b620 <BIO_new@plt>
  4280a0:	mov	x22, x0
  4280a4:	cmp	x20, #0x0
  4280a8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4280ac:	b.eq	4287ac <ASN1_generate_nconf@plt+0x9e3c>  // b.none
  4280b0:	ldr	w0, [sp, #176]
  4280b4:	cbnz	w0, 428710 <ASN1_generate_nconf@plt+0x9da0>
  4280b8:	ldr	x0, [sp, #184]
  4280bc:	add	x2, sp, #0x100
  4280c0:	mov	x3, #0x0                   	// #0
  4280c4:	mov	x1, #0x0                   	// #0
  4280c8:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  4280cc:	cbz	w0, 4287c8 <ASN1_generate_nconf@plt+0x9e58>
  4280d0:	ldr	w0, [sp, #140]
  4280d4:	cmn	w0, #0x1
  4280d8:	b.eq	428790 <ASN1_generate_nconf@plt+0x9e20>  // b.none
  4280dc:	ldr	w0, [sp, #140]
  4280e0:	mov	w2, #0x8001                	// #32769
  4280e4:	cbnz	w0, 4286c4 <ASN1_generate_nconf@plt+0x9d54>
  4280e8:	ldr	x0, [sp, #200]
  4280ec:	mov	w1, #0x77                  	// #119
  4280f0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4280f4:	mov	x24, x0
  4280f8:	cbz	x0, 428784 <ASN1_generate_nconf@plt+0x9e14>
  4280fc:	ldr	x0, [sp, #192]
  428100:	ldr	x1, [sp, #152]
  428104:	cmp	x0, #0x0
  428108:	ldr	w0, [sp, #216]
  42810c:	cinc	w0, w0, ne  // ne = any
  428110:	cmp	x1, #0x0
  428114:	cinc	w0, w0, ne  // ne = any
  428118:	cmp	w0, #0x1
  42811c:	b.gt	4286d4 <ASN1_generate_nconf@plt+0x9d64>
  428120:	cbz	x21, 42816c <ASN1_generate_nconf@plt+0x97fc>
  428124:	ldr	w0, [sp, #224]
  428128:	ldr	w1, [sp, #244]
  42812c:	cbz	w0, 4287ec <ASN1_generate_nconf@plt+0x9e7c>
  428130:	mov	x0, x21
  428134:	mov	x4, x25
  428138:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  42813c:	mov	x3, #0x0                   	// #0
  428140:	add	x5, x5, #0x448
  428144:	mov	w2, #0x0                   	// #0
  428148:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  42814c:	mov	x21, x0
  428150:	str	x0, [sp, #248]
  428154:	cbz	x21, 428878 <ASN1_generate_nconf@plt+0x9f08>
  428158:	mov	x0, x21
  42815c:	bl	41ab10 <EVP_PKEY_id@plt>
  428160:	sub	w0, w0, #0x43f
  428164:	cmp	w0, #0x1
  428168:	b.ls	4288f4 <ASN1_generate_nconf@plt+0x9f84>  // b.plast
  42816c:	ldr	x0, [sp, #192]
  428170:	cbz	x0, 4281f4 <ASN1_generate_nconf@plt+0x9884>
  428174:	ldr	x2, [sp, #168]
  428178:	mov	x1, x0
  42817c:	mov	w3, #0x0                   	// #0
  428180:	add	x0, sp, #0x118
  428184:	str	xzr, [sp, #280]
  428188:	bl	42dae8 <ASN1_generate_nconf@plt+0xf178>
  42818c:	cbz	w0, 42877c <ASN1_generate_nconf@plt+0x9e0c>
  428190:	mov	w21, #0x0                   	// #0
  428194:	cbnz	x26, 4281c8 <ASN1_generate_nconf@plt+0x9858>
  428198:	b	4281d8 <ASN1_generate_nconf@plt+0x9868>
  42819c:	mov	w1, w21
  4281a0:	mov	x0, x26
  4281a4:	bl	419630 <OPENSSL_sk_value@plt>
  4281a8:	mov	x1, x0
  4281ac:	ldr	x0, [sp, #280]
  4281b0:	str	x1, [sp, #176]
  4281b4:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  4281b8:	cmp	w0, #0x0
  4281bc:	ldr	x1, [sp, #176]
  4281c0:	b.le	428898 <ASN1_generate_nconf@plt+0x9f28>
  4281c4:	add	w21, w21, #0x1
  4281c8:	mov	x0, x26
  4281cc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4281d0:	cmp	w21, w0
  4281d4:	b.lt	42819c <ASN1_generate_nconf@plt+0x982c>  // b.tstop
  4281d8:	ldr	x0, [sp, #280]
  4281dc:	add	x1, sp, #0xf8
  4281e0:	bl	41c900 <EVP_PKEY_keygen@plt>
  4281e4:	cmp	w0, #0x0
  4281e8:	b.le	428760 <ASN1_generate_nconf@plt+0x9df0>
  4281ec:	ldr	x0, [sp, #280]
  4281f0:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4281f4:	ldr	x0, [sp, #152]
  4281f8:	cbz	x0, 428814 <ASN1_generate_nconf@plt+0x9ea4>
  4281fc:	ldr	x1, [sp, #168]
  428200:	mov	x2, x0
  428204:	mov	x3, #0xffffffffffffffff    	// #-1
  428208:	mov	w0, #0x357                 	// #855
  42820c:	bl	41d680 <EVP_PKEY_new_raw_private_key@plt>
  428210:	str	x0, [sp, #248]
  428214:	mov	x21, x0
  428218:	cbz	x0, 428878 <ASN1_generate_nconf@plt+0x9f08>
  42821c:	add	x3, sp, #0x110
  428220:	mov	x0, x22
  428224:	mov	x2, #0x0                   	// #0
  428228:	mov	w1, #0x78                  	// #120
  42822c:	stp	xzr, xzr, [sp, #272]
  428230:	bl	41de90 <BIO_ctrl@plt>
  428234:	cbz	x0, 4288d4 <ASN1_generate_nconf@plt+0x9f64>
  428238:	ldr	w1, [sp, #144]
  42823c:	ldr	x4, [sp, #248]
  428240:	ldr	x0, [sp, #272]
  428244:	cbz	w1, 428880 <ASN1_generate_nconf@plt+0x9f10>
  428248:	ldr	x3, [sp, #168]
  42824c:	add	x1, sp, #0x118
  428250:	ldr	x2, [sp, #208]
  428254:	str	x1, [sp, #184]
  428258:	bl	41b710 <EVP_DigestVerifyInit@plt>
  42825c:	cbz	w0, 42898c <ASN1_generate_nconf@plt+0xa01c>
  428260:	mov	w2, #0x0                   	// #0
  428264:	cbnz	x27, 42829c <ASN1_generate_nconf@plt+0x992c>
  428268:	b	4282b4 <ASN1_generate_nconf@plt+0x9944>
  42826c:	mov	w1, w2
  428270:	mov	x0, x27
  428274:	str	w2, [sp, #144]
  428278:	bl	419630 <OPENSSL_sk_value@plt>
  42827c:	mov	x1, x0
  428280:	mov	x21, x0
  428284:	ldr	x0, [sp, #280]
  428288:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  42828c:	cmp	w0, #0x0
  428290:	ldr	w2, [sp, #144]
  428294:	b.le	428914 <ASN1_generate_nconf@plt+0x9fa4>
  428298:	add	w2, w2, #0x1
  42829c:	mov	x0, x27
  4282a0:	str	w2, [sp, #144]
  4282a4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4282a8:	ldr	w2, [sp, #144]
  4282ac:	cmp	w2, w0
  4282b0:	b.lt	42826c <ASN1_generate_nconf@plt+0x98fc>  // b.tstop
  4282b4:	ldr	x0, [sp, #160]
  4282b8:	cbz	x0, 4289f4 <ASN1_generate_nconf@plt+0xa084>
  4282bc:	ldr	x21, [sp, #248]
  4282c0:	cbz	x21, 4288cc <ASN1_generate_nconf@plt+0x9f5c>
  4282c4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4282c8:	add	x1, x1, #0x190
  4282cc:	bl	41b1c0 <BIO_new_file@plt>
  4282d0:	mov	x3, x0
  4282d4:	cbz	x0, 428a34 <ASN1_generate_nconf@plt+0xa0c4>
  4282d8:	ldr	x0, [sp, #248]
  4282dc:	str	x3, [sp, #144]
  4282e0:	bl	41c3f0 <EVP_PKEY_size@plt>
  4282e4:	mov	w21, w0
  4282e8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4282ec:	add	x1, x1, #0xe30
  4282f0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4282f4:	mov	x1, x0
  4282f8:	ldr	x3, [sp, #144]
  4282fc:	mov	w2, w21
  428300:	mov	x21, x0
  428304:	mov	x0, x3
  428308:	bl	41cf00 <BIO_read@plt>
  42830c:	mov	w1, w0
  428310:	ldr	x3, [sp, #144]
  428314:	str	w1, [sp, #152]
  428318:	mov	x0, x3
  42831c:	bl	41df00 <BIO_free@plt>
  428320:	ldr	w0, [sp, #152]
  428324:	cmp	w0, #0x0
  428328:	b.le	428a0c <ASN1_generate_nconf@plt+0xa09c>
  42832c:	mov	x1, x20
  428330:	mov	x0, x22
  428334:	bl	41aae0 <BIO_push@plt>
  428338:	str	x0, [sp, #176]
  42833c:	ldr	x0, [sp, #208]
  428340:	cbz	x0, 4289ac <ASN1_generate_nconf@plt+0xa03c>
  428344:	ldr	w0, [sp, #228]
  428348:	cbz	w0, 428938 <ASN1_generate_nconf@plt+0x9fc8>
  42834c:	ldr	w0, [sp, #140]
  428350:	str	xzr, [sp, #280]
  428354:	cbnz	w0, 4288c4 <ASN1_generate_nconf@plt+0x9f54>
  428358:	ldr	x0, [sp, #248]
  42835c:	cbz	x0, 428384 <ASN1_generate_nconf@plt+0x9a14>
  428360:	bl	41c2b0 <EVP_PKEY_get0_asn1@plt>
  428364:	mov	x5, x0
  428368:	cbz	x0, 428384 <ASN1_generate_nconf@plt+0x9a14>
  42836c:	ldr	x4, [sp, #184]
  428370:	mov	x3, #0x0                   	// #0
  428374:	mov	x2, #0x0                   	// #0
  428378:	mov	x1, #0x0                   	// #0
  42837c:	mov	x0, #0x0                   	// #0
  428380:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  428384:	ldr	x0, [sp, #208]
  428388:	cbz	x0, 4288c4 <ASN1_generate_nconf@plt+0x9f54>
  42838c:	bl	419660 <EVP_MD_type@plt>
  428390:	bl	41de40 <OBJ_nid2sn@plt>
  428394:	str	x0, [sp, #160]
  428398:	ldr	w0, [sp, #228]
  42839c:	cmp	w0, #0x0
  4283a0:	b.le	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4283a4:	ldr	x9, [sp, #232]
  4283a8:	sub	w0, w0, #0x1
  4283ac:	add	x1, x9, #0x8
  4283b0:	add	x0, x1, w0, uxtw #3
  4283b4:	str	x0, [sp, #168]
  4283b8:	b	42842c <ASN1_generate_nconf@plt+0x9abc>
  4283bc:	ldr	w4, [sp, #140]
  4283c0:	mov	x6, x21
  4283c4:	ldr	w7, [sp, #152]
  4283c8:	mov	w3, w19
  4283cc:	ldr	x2, [sp, #176]
  4283d0:	str	x9, [sp, #144]
  4283d4:	ldr	x5, [sp, #248]
  4283d8:	ldr	x1, [sp, #280]
  4283dc:	ldr	x0, [x9]
  4283e0:	str	x1, [sp]
  4283e4:	ldr	x1, [sp, #160]
  4283e8:	str	x1, [sp, #8]
  4283ec:	str	x0, [sp, #16]
  4283f0:	mov	x1, x23
  4283f4:	mov	x0, x24
  4283f8:	bl	427bc8 <ASN1_generate_nconf@plt+0x9258>
  4283fc:	cmp	w0, #0x0
  428400:	csel	w28, w28, w0, eq  // eq = none
  428404:	mov	x3, #0x0                   	// #0
  428408:	mov	x0, x22
  42840c:	mov	x2, #0x0                   	// #0
  428410:	mov	w1, #0x1                   	// #1
  428414:	bl	41de90 <BIO_ctrl@plt>
  428418:	ldr	x9, [sp, #144]
  42841c:	add	x9, x9, #0x8
  428420:	ldr	x0, [sp, #168]
  428424:	cmp	x0, x9
  428428:	b.eq	4284d0 <ASN1_generate_nconf@plt+0x9b60>  // b.none
  42842c:	ldr	x3, [x9]
  428430:	mov	x0, x20
  428434:	mov	x2, #0x3                   	// #3
  428438:	mov	w1, #0x6c                  	// #108
  42843c:	str	x9, [sp, #144]
  428440:	bl	41de90 <BIO_ctrl@plt>
  428444:	cmp	w0, #0x0
  428448:	ldr	x9, [sp, #144]
  42844c:	b.gt	4283bc <ASN1_generate_nconf@plt+0x9a4c>
  428450:	ldr	x0, [x9]
  428454:	add	w28, w28, #0x1
  428458:	bl	41be90 <perror@plt>
  42845c:	ldr	x9, [sp, #144]
  428460:	b	42841c <ASN1_generate_nconf@plt+0x9aac>
  428464:	mov	w19, #0x1                   	// #1
  428468:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  42846c:	sub	w8, w28, #0x5dd
  428470:	cmp	w8, #0x1
  428474:	b.hi	427ff4 <ASN1_generate_nconf@plt+0x9684>  // b.pmore
  428478:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  42847c:	cbnz	w0, 427ff4 <ASN1_generate_nconf@plt+0x9684>
  428480:	mov	x21, #0x0                   	// #0
  428484:	mov	w28, #0x1                   	// #1
  428488:	mov	x24, #0x0                   	// #0
  42848c:	mov	x22, #0x0                   	// #0
  428490:	mov	x20, #0x0                   	// #0
  428494:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428498:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42849c:	mov	x27, x0
  4284a0:	cbnz	x0, 4285a4 <ASN1_generate_nconf@plt+0x9c34>
  4284a4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4284a8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4284ac:	mov	x2, x24
  4284b0:	add	x1, x1, #0x238
  4284b4:	ldr	x0, [x0, #152]
  4284b8:	mov	x21, #0x0                   	// #0
  4284bc:	mov	w28, #0x1                   	// #1
  4284c0:	mov	x24, #0x0                   	// #0
  4284c4:	mov	x22, #0x0                   	// #0
  4284c8:	mov	x20, #0x0                   	// #0
  4284cc:	bl	419740 <BIO_printf@plt>
  4284d0:	adrp	x19, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4284d4:	add	x19, x19, #0xe78
  4284d8:	mov	x2, x19
  4284dc:	mov	w3, #0x193                 	// #403
  4284e0:	mov	x1, #0x2000                	// #8192
  4284e4:	mov	x0, x23
  4284e8:	bl	41e930 <CRYPTO_clear_free@plt>
  4284ec:	mov	x0, x20
  4284f0:	bl	41df00 <BIO_free@plt>
  4284f4:	ldr	x0, [sp, #256]
  4284f8:	mov	x1, x19
  4284fc:	mov	w2, #0x195                 	// #405
  428500:	bl	41b1e0 <CRYPTO_free@plt>
  428504:	mov	x0, x24
  428508:	bl	41ce30 <BIO_free_all@plt>
  42850c:	ldr	x0, [sp, #248]
  428510:	bl	41d9c0 <EVP_PKEY_free@plt>
  428514:	mov	x0, x27
  428518:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42851c:	mov	x0, x26
  428520:	bl	41ddd0 <OPENSSL_sk_free@plt>
  428524:	mov	x1, x19
  428528:	mov	w2, #0x19a                 	// #410
  42852c:	mov	x0, x21
  428530:	bl	41b1e0 <CRYPTO_free@plt>
  428534:	mov	x0, x22
  428538:	bl	41df00 <BIO_free@plt>
  42853c:	mov	x0, x25
  428540:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  428544:	mov	w0, w28
  428548:	ldp	x29, x30, [sp, #32]
  42854c:	ldp	x19, x20, [sp, #48]
  428550:	ldp	x21, x22, [sp, #64]
  428554:	ldp	x23, x24, [sp, #80]
  428558:	ldp	x25, x26, [sp, #96]
  42855c:	ldp	x27, x28, [sp, #112]
  428560:	add	sp, sp, #0x120
  428564:	ret
  428568:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42856c:	add	x1, sp, #0x108
  428570:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  428574:	cbz	w0, 4284a4 <ASN1_generate_nconf@plt+0x9b34>
  428578:	ldr	x0, [sp, #264]
  42857c:	str	x0, [sp, #208]
  428580:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428584:	cbz	x26, 4286b4 <ASN1_generate_nconf@plt+0x9d44>
  428588:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42858c:	mov	x1, x0
  428590:	mov	x0, x26
  428594:	bl	41cf70 <OPENSSL_sk_push@plt>
  428598:	cbnz	w0, 427ff4 <ASN1_generate_nconf@plt+0x9684>
  42859c:	b	4284a4 <ASN1_generate_nconf@plt+0x9b34>
  4285a0:	cbz	x27, 428498 <ASN1_generate_nconf@plt+0x9b28>
  4285a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4285a8:	mov	x1, x0
  4285ac:	mov	x0, x27
  4285b0:	bl	41cf70 <OPENSSL_sk_push@plt>
  4285b4:	cbnz	w0, 427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285b8:	b	4284a4 <ASN1_generate_nconf@plt+0x9b34>
  4285bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4285c0:	str	x0, [sp, #192]
  4285c4:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285c8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4285cc:	str	x0, [sp, #152]
  4285d0:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285d4:	ldr	x0, [sp, #216]
  4285d8:	str	x0, [sp, #152]
  4285dc:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285e0:	mov	w0, #0x1                   	// #1
  4285e4:	str	w0, [sp, #176]
  4285e8:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285ec:	mov	w0, #0x1                   	// #1
  4285f0:	str	w0, [sp, #140]
  4285f4:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  4285f8:	str	wzr, [sp, #140]
  4285fc:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428600:	mov	w0, #0x1                   	// #1
  428604:	str	w0, [sp, #168]
  428608:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  42860c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428610:	mov	w1, #0x0                   	// #0
  428614:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  428618:	mov	x25, x0
  42861c:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428620:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428624:	add	x2, sp, #0xf4
  428628:	mov	x1, #0x7be                 	// #1982
  42862c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  428630:	cbnz	w0, 427ff4 <ASN1_generate_nconf@plt+0x9684>
  428634:	b	4284a4 <ASN1_generate_nconf@plt+0x9b34>
  428638:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42863c:	str	x0, [sp, #160]
  428640:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428644:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428648:	mov	x21, x0
  42864c:	mov	w0, #0x1                   	// #1
  428650:	str	w0, [sp, #144]
  428654:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428658:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42865c:	mov	x21, x0
  428660:	mov	w0, #0x1                   	// #1
  428664:	str	w0, [sp, #144]
  428668:	str	w0, [sp, #224]
  42866c:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428670:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428674:	str	x0, [sp, #184]
  428678:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  42867c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428680:	mov	x21, x0
  428684:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428688:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42868c:	str	x0, [sp, #200]
  428690:	b	427ff4 <ASN1_generate_nconf@plt+0x9684>
  428694:	mov	x0, x22
  428698:	mov	x21, #0x0                   	// #0
  42869c:	mov	w28, #0x0                   	// #0
  4286a0:	mov	x24, #0x0                   	// #0
  4286a4:	mov	x22, #0x0                   	// #0
  4286a8:	mov	x20, #0x0                   	// #0
  4286ac:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  4286b0:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4286b4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4286b8:	mov	x26, x0
  4286bc:	cbnz	x0, 428588 <ASN1_generate_nconf@plt+0x9c18>
  4286c0:	b	4284a4 <ASN1_generate_nconf@plt+0x9b34>
  4286c4:	mov	w0, #0x1                   	// #1
  4286c8:	mov	w2, #0x2                   	// #2
  4286cc:	str	w0, [sp, #140]
  4286d0:	b	4280e8 <ASN1_generate_nconf@plt+0x9778>
  4286d4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4286d8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4286dc:	mov	x21, #0x0                   	// #0
  4286e0:	add	x1, x1, #0xd28
  4286e4:	ldr	x0, [x0, #152]
  4286e8:	mov	w28, #0x1                   	// #1
  4286ec:	bl	419740 <BIO_printf@plt>
  4286f0:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4286f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4286f8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4286fc:	mov	x2, x24
  428700:	add	x1, x1, #0xcc8
  428704:	ldr	x0, [x0, #152]
  428708:	mov	x21, #0x0                   	// #0
  42870c:	b	4284bc <ASN1_generate_nconf@plt+0x9b4c>
  428710:	mov	x0, x20
  428714:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  428718:	add	x1, x1, #0x7d0
  42871c:	bl	41aac0 <BIO_set_callback@plt>
  428720:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428724:	mov	x0, x20
  428728:	ldr	x1, [x1, #152]
  42872c:	bl	41d050 <BIO_set_callback_arg@plt>
  428730:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428734:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428738:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42873c:	mov	x21, #0x0                   	// #0
  428740:	add	x1, x1, #0xcf0
  428744:	ldr	x0, [x0, #152]
  428748:	mov	w28, #0x1                   	// #1
  42874c:	mov	x24, #0x0                   	// #0
  428750:	mov	x22, #0x0                   	// #0
  428754:	mov	x20, #0x0                   	// #0
  428758:	bl	419740 <BIO_printf@plt>
  42875c:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428760:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428764:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428768:	add	x1, x1, #0xda8
  42876c:	ldr	x0, [x19, #152]
  428770:	bl	41a980 <BIO_puts@plt>
  428774:	ldr	x0, [x19, #152]
  428778:	bl	41e7f0 <ERR_print_errors@plt>
  42877c:	ldr	x0, [sp, #280]
  428780:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  428784:	mov	x21, #0x0                   	// #0
  428788:	mov	w28, #0x1                   	// #1
  42878c:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428790:	cmp	x21, #0x0
  428794:	mov	w2, #0x2                   	// #2
  428798:	cset	w0, ne  // ne = any
  42879c:	str	w0, [sp, #140]
  4287a0:	mov	w0, #0x8001                	// #32769
  4287a4:	csel	w2, w2, w0, ne  // ne = any
  4287a8:	b	4280e8 <ASN1_generate_nconf@plt+0x9778>
  4287ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4287b0:	mov	x21, #0x0                   	// #0
  4287b4:	mov	w28, #0x1                   	// #1
  4287b8:	mov	x24, #0x0                   	// #0
  4287bc:	ldr	x0, [x0, #152]
  4287c0:	bl	41e7f0 <ERR_print_errors@plt>
  4287c4:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4287c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4287cc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4287d0:	mov	x21, #0x0                   	// #0
  4287d4:	add	x1, x1, #0x580
  4287d8:	ldr	x0, [x0, #152]
  4287dc:	mov	w28, #0x1                   	// #1
  4287e0:	mov	x24, #0x0                   	// #0
  4287e4:	bl	419740 <BIO_printf@plt>
  4287e8:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4287ec:	ldr	x3, [sp, #256]
  4287f0:	mov	x0, x21
  4287f4:	mov	x4, x25
  4287f8:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  4287fc:	mov	w2, #0x0                   	// #0
  428800:	add	x5, x5, #0x448
  428804:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  428808:	mov	x21, x0
  42880c:	str	x0, [sp, #248]
  428810:	b	428154 <ASN1_generate_nconf@plt+0x97e4>
  428814:	ldr	x21, [sp, #248]
  428818:	cbnz	x21, 42821c <ASN1_generate_nconf@plt+0x98ac>
  42881c:	add	x0, sp, #0x118
  428820:	mov	x2, #0x0                   	// #0
  428824:	mov	x3, x0
  428828:	mov	w1, #0x78                  	// #120
  42882c:	str	x0, [sp, #184]
  428830:	mov	x0, x22
  428834:	str	xzr, [sp, #280]
  428838:	bl	41de90 <BIO_ctrl@plt>
  42883c:	cbz	x0, 4289d0 <ASN1_generate_nconf@plt+0xa060>
  428840:	ldr	x0, [sp, #208]
  428844:	cbz	x0, 428a00 <ASN1_generate_nconf@plt+0xa090>
  428848:	ldr	x2, [sp, #168]
  42884c:	ldr	x1, [sp, #208]
  428850:	ldr	x0, [sp, #280]
  428854:	bl	4196e0 <EVP_DigestInit_ex@plt>
  428858:	cbnz	w0, 4282b4 <ASN1_generate_nconf@plt+0x9944>
  42885c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428860:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428864:	add	x1, x1, #0xdf0
  428868:	ldr	x0, [x19, #152]
  42886c:	bl	419740 <BIO_printf@plt>
  428870:	ldr	x0, [x19, #152]
  428874:	bl	41e7f0 <ERR_print_errors@plt>
  428878:	mov	w28, #0x1                   	// #1
  42887c:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428880:	ldr	x3, [sp, #168]
  428884:	add	x1, sp, #0x118
  428888:	ldr	x2, [sp, #208]
  42888c:	str	x1, [sp, #184]
  428890:	bl	41a7d0 <EVP_DigestSignInit@plt>
  428894:	b	42825c <ASN1_generate_nconf@plt+0x98ec>
  428898:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42889c:	mov	x2, x1
  4288a0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4288a4:	add	x1, x1, #0xd88
  4288a8:	ldr	x0, [x19, #152]
  4288ac:	bl	419740 <BIO_printf@plt>
  4288b0:	ldr	x0, [x19, #152]
  4288b4:	bl	41e7f0 <ERR_print_errors@plt>
  4288b8:	ldr	x0, [sp, #280]
  4288bc:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4288c0:	b	428784 <ASN1_generate_nconf@plt+0x9e14>
  4288c4:	str	xzr, [sp, #160]
  4288c8:	b	428398 <ASN1_generate_nconf@plt+0x9a28>
  4288cc:	str	wzr, [sp, #152]
  4288d0:	b	42832c <ASN1_generate_nconf@plt+0x99bc>
  4288d4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4288d8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4288dc:	add	x1, x1, #0xdc0
  4288e0:	ldr	x0, [x19, #152]
  4288e4:	bl	419740 <BIO_printf@plt>
  4288e8:	ldr	x0, [x19, #152]
  4288ec:	bl	41e7f0 <ERR_print_errors@plt>
  4288f0:	b	428784 <ASN1_generate_nconf@plt+0x9e14>
  4288f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4288f8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4288fc:	mov	x21, #0x0                   	// #0
  428900:	add	x1, x1, #0xd58
  428904:	ldr	x0, [x0, #152]
  428908:	mov	w28, #0x1                   	// #1
  42890c:	bl	419740 <BIO_printf@plt>
  428910:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428914:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428918:	mov	x2, x21
  42891c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428920:	add	x1, x1, #0x530
  428924:	ldr	x0, [x19, #152]
  428928:	bl	419740 <BIO_printf@plt>
  42892c:	ldr	x0, [x19, #152]
  428930:	bl	41e7f0 <ERR_print_errors@plt>
  428934:	b	428784 <ASN1_generate_nconf@plt+0x9e14>
  428938:	adrp	x3, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42893c:	mov	x2, #0x0                   	// #0
  428940:	mov	w1, #0x6a                  	// #106
  428944:	mov	x0, x20
  428948:	ldr	x3, [x3, #4056]
  42894c:	bl	41de90 <BIO_ctrl@plt>
  428950:	stp	xzr, xzr, [sp]
  428954:	ldr	w4, [sp, #140]
  428958:	ldr	w7, [sp, #152]
  42895c:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428960:	ldr	x2, [sp, #176]
  428964:	add	x0, x0, #0xe70
  428968:	ldr	x5, [sp, #248]
  42896c:	str	x0, [sp, #16]
  428970:	mov	w3, w19
  428974:	mov	x6, x21
  428978:	mov	x1, x23
  42897c:	mov	x0, x24
  428980:	bl	427bc8 <ASN1_generate_nconf@plt+0x9258>
  428984:	mov	w28, w0
  428988:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  42898c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428990:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428994:	add	x1, x1, #0xdd8
  428998:	ldr	x0, [x19, #152]
  42899c:	bl	419740 <BIO_printf@plt>
  4289a0:	ldr	x0, [x19, #152]
  4289a4:	bl	41e7f0 <ERR_print_errors@plt>
  4289a8:	b	428784 <ASN1_generate_nconf@plt+0x9e14>
  4289ac:	ldr	x3, [sp, #184]
  4289b0:	mov	x2, #0x0                   	// #0
  4289b4:	mov	w1, #0x78                  	// #120
  4289b8:	mov	x0, x22
  4289bc:	bl	41de90 <BIO_ctrl@plt>
  4289c0:	ldr	x0, [sp, #280]
  4289c4:	bl	419c70 <EVP_MD_CTX_md@plt>
  4289c8:	str	x0, [sp, #208]
  4289cc:	b	428344 <ASN1_generate_nconf@plt+0x99d4>
  4289d0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4289d4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4289d8:	add	x1, x1, #0xdc0
  4289dc:	mov	w28, #0x1                   	// #1
  4289e0:	ldr	x0, [x19, #152]
  4289e4:	bl	419740 <BIO_printf@plt>
  4289e8:	ldr	x0, [x19, #152]
  4289ec:	bl	41e7f0 <ERR_print_errors@plt>
  4289f0:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  4289f4:	mov	x21, #0x0                   	// #0
  4289f8:	str	wzr, [sp, #152]
  4289fc:	b	42832c <ASN1_generate_nconf@plt+0x99bc>
  428a00:	bl	41e040 <EVP_sha256@plt>
  428a04:	str	x0, [sp, #208]
  428a08:	b	428848 <ASN1_generate_nconf@plt+0x9ed8>
  428a0c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428a10:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428a14:	ldr	x2, [sp, #160]
  428a18:	add	x1, x1, #0xe48
  428a1c:	ldr	x0, [x19, #152]
  428a20:	mov	w28, #0x1                   	// #1
  428a24:	bl	419740 <BIO_printf@plt>
  428a28:	ldr	x0, [x19, #152]
  428a2c:	bl	41e7f0 <ERR_print_errors@plt>
  428a30:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428a34:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428a38:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  428a3c:	ldr	x2, [sp, #160]
  428a40:	add	x1, x1, #0xe08
  428a44:	ldr	x0, [x19, #152]
  428a48:	mov	x21, #0x0                   	// #0
  428a4c:	mov	w28, #0x1                   	// #1
  428a50:	bl	419740 <BIO_printf@plt>
  428a54:	ldr	x0, [x19, #152]
  428a58:	bl	41e7f0 <ERR_print_errors@plt>
  428a5c:	b	4284d0 <ASN1_generate_nconf@plt+0x9b60>
  428a60:	stp	x29, x30, [sp, #-48]!
  428a64:	cmp	w0, #0x3
  428a68:	mov	w1, #0x3f                  	// #63
  428a6c:	mov	x29, sp
  428a70:	str	x19, [sp, #16]
  428a74:	mov	x19, x2
  428a78:	b.hi	428a88 <ASN1_generate_nconf@plt+0xa118>  // b.pmore
  428a7c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428a80:	add	x1, x1, #0xa90
  428a84:	ldrb	w1, [x1, w0, sxtw]
  428a88:	mov	x0, x19
  428a8c:	strb	w1, [sp, #47]
  428a90:	bl	419e80 <BN_GENCB_get_arg@plt>
  428a94:	add	x1, sp, #0x2f
  428a98:	mov	w2, #0x1                   	// #1
  428a9c:	bl	41cb90 <BIO_write@plt>
  428aa0:	mov	x0, x19
  428aa4:	bl	419e80 <BN_GENCB_get_arg@plt>
  428aa8:	mov	x3, #0x0                   	// #0
  428aac:	mov	x2, #0x0                   	// #0
  428ab0:	mov	w1, #0xb                   	// #11
  428ab4:	bl	41de90 <BIO_ctrl@plt>
  428ab8:	mov	w0, #0x1                   	// #1
  428abc:	ldr	x19, [sp, #16]
  428ac0:	ldp	x29, x30, [sp], #48
  428ac4:	ret
  428ac8:	stp	x29, x30, [sp, #-160]!
  428acc:	mov	w3, #0x8005                	// #32773
  428ad0:	mov	x29, sp
  428ad4:	stp	x23, x24, [sp, #48]
  428ad8:	adrp	x24, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428adc:	add	x24, x24, #0xa90
  428ae0:	add	x2, x24, #0x8
  428ae4:	stp	x19, x20, [sp, #16]
  428ae8:	mov	w23, #0x1                   	// #1
  428aec:	stp	x21, x22, [sp, #32]
  428af0:	mov	w19, #0x0                   	// #0
  428af4:	mov	w20, #0x0                   	// #0
  428af8:	stp	x25, x26, [sp, #64]
  428afc:	mov	w21, #0x0                   	// #0
  428b00:	mov	x26, #0x0                   	// #0
  428b04:	stp	x27, x28, [sp, #80]
  428b08:	mov	w22, #0x2                   	// #2
  428b0c:	mov	w27, #0x0                   	// #0
  428b10:	str	wzr, [sp, #116]
  428b14:	mov	w28, #0x0                   	// #0
  428b18:	stp	wzr, w3, [sp, #132]
  428b1c:	str	w3, [sp, #140]
  428b20:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  428b24:	mov	x25, x0
  428b28:	str	xzr, [sp, #104]
  428b2c:	str	xzr, [sp, #120]
  428b30:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  428b34:	mov	w1, w0
  428b38:	cbz	w0, 428b80 <ASN1_generate_nconf@plt+0xa210>
  428b3c:	cmp	w1, #0x7
  428b40:	b.eq	428e54 <ASN1_generate_nconf@plt+0xa4e4>  // b.none
  428b44:	b.gt	428ce0 <ASN1_generate_nconf@plt+0xa370>
  428b48:	cmp	w1, #0x3
  428b4c:	b.eq	428e3c <ASN1_generate_nconf@plt+0xa4cc>  // b.none
  428b50:	b.le	428d34 <ASN1_generate_nconf@plt+0xa3c4>
  428b54:	cmp	w1, #0x5
  428b58:	b.eq	428e30 <ASN1_generate_nconf@plt+0xa4c0>  // b.none
  428b5c:	cmp	w1, #0x6
  428b60:	b.ne	428d20 <ASN1_generate_nconf@plt+0xa3b0>  // b.any
  428b64:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428b68:	mov	w1, #0x0                   	// #0
  428b6c:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  428b70:	mov	x26, x0
  428b74:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  428b78:	mov	w1, w0
  428b7c:	cbnz	w0, 428b3c <ASN1_generate_nconf@plt+0xa1cc>
  428b80:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  428b84:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  428b88:	ldr	x0, [x0]
  428b8c:	cbz	x0, 428e60 <ASN1_generate_nconf@plt+0xa4f0>
  428b90:	add	x1, sp, #0x84
  428b94:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  428b98:	cbz	w0, 428d0c <ASN1_generate_nconf@plt+0xa39c>
  428b9c:	ldr	w0, [sp, #132]
  428ba0:	cmp	w0, #0x0
  428ba4:	b.le	428d0c <ASN1_generate_nconf@plt+0xa39c>
  428ba8:	cbnz	w19, 428e74 <ASN1_generate_nconf@plt+0xa504>
  428bac:	ldr	w2, [sp, #140]
  428bb0:	mov	w1, #0x77                  	// #119
  428bb4:	ldr	x0, [sp, #104]
  428bb8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  428bbc:	mov	x22, x0
  428bc0:	cbz	x0, 428d0c <ASN1_generate_nconf@plt+0xa39c>
  428bc4:	ldr	w0, [sp, #132]
  428bc8:	cbz	w0, 428e9c <ASN1_generate_nconf@plt+0xa52c>
  428bcc:	cmp	w19, #0x0
  428bd0:	mov	w0, #0x2                   	// #2
  428bd4:	csel	w19, w19, w0, ne  // ne = any
  428bd8:	bl	419620 <BN_GENCB_new@plt>
  428bdc:	mov	x24, x0
  428be0:	cbz	x0, 429248 <ASN1_generate_nconf@plt+0xa8d8>
  428be4:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428be8:	adrp	x1, 428000 <ASN1_generate_nconf@plt+0x9690>
  428bec:	add	x1, x1, #0xa60
  428bf0:	ldr	x2, [x25, #152]
  428bf4:	bl	41be50 <BN_GENCB_set@plt>
  428bf8:	cbz	w21, 42907c <ASN1_generate_nconf@plt+0xa70c>
  428bfc:	bl	41e640 <DSA_new@plt>
  428c00:	mov	x19, x0
  428c04:	ldr	w2, [sp, #132]
  428c08:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428c0c:	ldr	x0, [x25, #152]
  428c10:	add	x1, x1, #0x480
  428c14:	bl	419740 <BIO_printf@plt>
  428c18:	cbz	x19, 429224 <ASN1_generate_nconf@plt+0xa8b4>
  428c1c:	ldr	w1, [sp, #132]
  428c20:	mov	x6, x24
  428c24:	mov	x0, x19
  428c28:	mov	x5, #0x0                   	// #0
  428c2c:	mov	x4, #0x0                   	// #0
  428c30:	mov	w3, #0x0                   	// #0
  428c34:	mov	x2, #0x0                   	// #0
  428c38:	bl	4197c0 <DSA_generate_parameters_ex@plt>
  428c3c:	cbz	w0, 429224 <ASN1_generate_nconf@plt+0xa8b4>
  428c40:	mov	x0, x19
  428c44:	bl	41def0 <DSA_dup_DH@plt>
  428c48:	mov	x23, x0
  428c4c:	mov	x0, x19
  428c50:	bl	41cd80 <DSA_free@plt>
  428c54:	cbz	x23, 42939c <ASN1_generate_nconf@plt+0xaa2c>
  428c58:	mov	x0, x24
  428c5c:	mov	x24, #0x0                   	// #0
  428c60:	bl	41e840 <BN_GENCB_free@plt>
  428c64:	cbnz	w20, 4290e4 <ASN1_generate_nconf@plt+0xa774>
  428c68:	ldr	w0, [sp, #116]
  428c6c:	cbnz	w0, 428f04 <ASN1_generate_nconf@plt+0xa594>
  428c70:	cbnz	w28, 4290f4 <ASN1_generate_nconf@plt+0xa784>
  428c74:	mov	w21, #0x0                   	// #0
  428c78:	cbnz	w27, 428db0 <ASN1_generate_nconf@plt+0xa440>
  428c7c:	mov	x0, x23
  428c80:	add	x2, sp, #0x98
  428c84:	mov	x3, #0x0                   	// #0
  428c88:	mov	x1, #0x0                   	// #0
  428c8c:	bl	41e7d0 <DH_get0_pqg@plt>
  428c90:	ldr	w0, [sp, #140]
  428c94:	cmp	w0, #0x4
  428c98:	ldr	x0, [sp, #152]
  428c9c:	b.eq	4292f0 <ASN1_generate_nconf@plt+0xa980>  // b.none
  428ca0:	mov	x1, x23
  428ca4:	cbz	x0, 429370 <ASN1_generate_nconf@plt+0xaa00>
  428ca8:	mov	x0, x22
  428cac:	bl	41c3c0 <PEM_write_bio_DHxparams@plt>
  428cb0:	str	w0, [sp, #128]
  428cb4:	mov	w21, #0x0                   	// #0
  428cb8:	cbnz	w0, 428db0 <ASN1_generate_nconf@plt+0xa440>
  428cbc:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428cc0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428cc4:	add	x1, x1, #0x8e0
  428cc8:	mov	w21, #0x1                   	// #1
  428ccc:	ldr	x0, [x19, #152]
  428cd0:	bl	419740 <BIO_printf@plt>
  428cd4:	ldr	x0, [x19, #152]
  428cd8:	bl	41e7f0 <ERR_print_errors@plt>
  428cdc:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428ce0:	cmp	w1, #0xb
  428ce4:	b.eq	428e0c <ASN1_generate_nconf@plt+0xa49c>  // b.none
  428ce8:	b.le	428d68 <ASN1_generate_nconf@plt+0xa3f8>
  428cec:	cmp	w1, #0xd
  428cf0:	b.eq	428e04 <ASN1_generate_nconf@plt+0xa494>  // b.none
  428cf4:	b.le	428d5c <ASN1_generate_nconf@plt+0xa3ec>
  428cf8:	sub	w1, w1, #0x5dd
  428cfc:	cmp	w1, #0x1
  428d00:	b.hi	428b30 <ASN1_generate_nconf@plt+0xa1c0>  // b.pmore
  428d04:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  428d08:	cbnz	w0, 428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428d0c:	mov	w21, #0x1                   	// #1
  428d10:	mov	x23, #0x0                   	// #0
  428d14:	mov	x22, #0x0                   	// #0
  428d18:	mov	x24, #0x0                   	// #0
  428d1c:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428d20:	cmp	w1, #0x4
  428d24:	b.ne	428b30 <ASN1_generate_nconf@plt+0xa1c0>  // b.any
  428d28:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428d2c:	str	x0, [sp, #120]
  428d30:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428d34:	cmp	w1, #0x1
  428d38:	b.eq	428e14 <ASN1_generate_nconf@plt+0xa4a4>  // b.none
  428d3c:	cmp	w1, #0x2
  428d40:	b.ne	428d80 <ASN1_generate_nconf@plt+0xa410>  // b.any
  428d44:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428d48:	add	x2, sp, #0x88
  428d4c:	mov	x1, #0x2                   	// #2
  428d50:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  428d54:	cbnz	w0, 428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428d58:	b	428d88 <ASN1_generate_nconf@plt+0xa418>
  428d5c:	cmp	w1, #0xc
  428d60:	csel	w19, w19, w22, ne  // ne = any
  428d64:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428d68:	cmp	w1, #0x9
  428d6c:	b.eq	428dfc <ASN1_generate_nconf@plt+0xa48c>  // b.none
  428d70:	cmp	w1, #0xa
  428d74:	b.ne	428df0 <ASN1_generate_nconf@plt+0xa480>  // b.any
  428d78:	mov	w21, #0x1                   	// #1
  428d7c:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428d80:	cmn	w1, #0x1
  428d84:	b.ne	428b30 <ASN1_generate_nconf@plt+0xa1c0>  // b.any
  428d88:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428d8c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  428d90:	mov	x2, x25
  428d94:	add	x1, x1, #0x238
  428d98:	ldr	x0, [x0, #152]
  428d9c:	mov	w21, #0x1                   	// #1
  428da0:	mov	x23, #0x0                   	// #0
  428da4:	mov	x22, #0x0                   	// #0
  428da8:	mov	x24, #0x0                   	// #0
  428dac:	bl	419740 <BIO_printf@plt>
  428db0:	mov	x0, x24
  428db4:	bl	41df00 <BIO_free@plt>
  428db8:	mov	x0, x22
  428dbc:	bl	41ce30 <BIO_free_all@plt>
  428dc0:	mov	x0, x23
  428dc4:	bl	41d220 <DH_free@plt>
  428dc8:	mov	x0, x26
  428dcc:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  428dd0:	mov	w0, w21
  428dd4:	ldp	x19, x20, [sp, #16]
  428dd8:	ldp	x21, x22, [sp, #32]
  428ddc:	ldp	x23, x24, [sp, #48]
  428de0:	ldp	x25, x26, [sp, #64]
  428de4:	ldp	x27, x28, [sp, #80]
  428de8:	ldp	x29, x30, [sp], #160
  428dec:	ret
  428df0:	cmp	w1, #0x8
  428df4:	csel	w20, w20, w23, ne  // ne = any
  428df8:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428dfc:	mov	w27, #0x1                   	// #1
  428e00:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e04:	mov	w19, #0x5                   	// #5
  428e08:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e0c:	mov	w28, #0x1                   	// #1
  428e10:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e14:	add	x0, x24, #0x8
  428e18:	mov	w21, #0x0                   	// #0
  428e1c:	mov	x23, #0x0                   	// #0
  428e20:	mov	x22, #0x0                   	// #0
  428e24:	mov	x24, #0x0                   	// #0
  428e28:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  428e2c:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428e30:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428e34:	str	x0, [sp, #104]
  428e38:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e3c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  428e40:	add	x2, sp, #0x8c
  428e44:	mov	x1, #0x2                   	// #2
  428e48:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  428e4c:	cbnz	w0, 428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e50:	b	428d88 <ASN1_generate_nconf@plt+0xa418>
  428e54:	mov	w0, #0x1                   	// #1
  428e58:	str	w0, [sp, #116]
  428e5c:	b	428b30 <ASN1_generate_nconf@plt+0xa1c0>
  428e60:	cbz	w19, 428bac <ASN1_generate_nconf@plt+0xa23c>
  428e64:	ldr	w0, [sp, #132]
  428e68:	cbnz	w0, 428e74 <ASN1_generate_nconf@plt+0xa504>
  428e6c:	mov	w0, #0x800                 	// #2048
  428e70:	str	w0, [sp, #132]
  428e74:	cbz	w21, 428bac <ASN1_generate_nconf@plt+0xa23c>
  428e78:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428e7c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428e80:	mov	x23, #0x0                   	// #0
  428e84:	add	x1, x1, #0x450
  428e88:	ldr	x0, [x0, #152]
  428e8c:	mov	x22, #0x0                   	// #0
  428e90:	mov	x24, #0x0                   	// #0
  428e94:	bl	419740 <BIO_printf@plt>
  428e98:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428e9c:	ldr	w2, [sp, #136]
  428ea0:	mov	w1, #0x72                  	// #114
  428ea4:	ldr	x0, [sp, #120]
  428ea8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  428eac:	mov	x24, x0
  428eb0:	cbz	x0, 429260 <ASN1_generate_nconf@plt+0xa8f0>
  428eb4:	ldr	w1, [sp, #136]
  428eb8:	cmp	w1, #0x4
  428ebc:	cbz	w21, 429038 <ASN1_generate_nconf@plt+0xa6c8>
  428ec0:	b.eq	4292cc <ASN1_generate_nconf@plt+0xa95c>  // b.none
  428ec4:	mov	x3, #0x0                   	// #0
  428ec8:	mov	x2, #0x0                   	// #0
  428ecc:	mov	x1, #0x0                   	// #0
  428ed0:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  428ed4:	mov	x19, x0
  428ed8:	cbz	x19, 429338 <ASN1_generate_nconf@plt+0xa9c8>
  428edc:	mov	x0, x19
  428ee0:	bl	41def0 <DSA_dup_DH@plt>
  428ee4:	mov	x23, x0
  428ee8:	mov	x0, x19
  428eec:	bl	41cd80 <DSA_free@plt>
  428ef0:	cbnz	x23, 428c64 <ASN1_generate_nconf@plt+0xa2f4>
  428ef4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428ef8:	ldr	x0, [x0, #152]
  428efc:	bl	41e7f0 <ERR_print_errors@plt>
  428f00:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428f04:	add	x1, sp, #0x80
  428f08:	mov	x0, x23
  428f0c:	bl	41ae20 <DH_check@plt>
  428f10:	cbz	w0, 42935c <ASN1_generate_nconf@plt+0xa9ec>
  428f14:	ldr	w0, [sp, #128]
  428f18:	tbnz	w0, #0, 429018 <ASN1_generate_nconf@plt+0xa6a8>
  428f1c:	tbnz	w0, #1, 428ff8 <ASN1_generate_nconf@plt+0xa688>
  428f20:	tbnz	w0, #4, 428fd8 <ASN1_generate_nconf@plt+0xa668>
  428f24:	tbnz	w0, #5, 428f98 <ASN1_generate_nconf@plt+0xa628>
  428f28:	tbnz	w0, #6, 428f78 <ASN1_generate_nconf@plt+0xa608>
  428f2c:	tbnz	w0, #2, 428fb8 <ASN1_generate_nconf@plt+0xa648>
  428f30:	tbnz	w0, #3, 428f5c <ASN1_generate_nconf@plt+0xa5ec>
  428f34:	cbz	w0, 429310 <ASN1_generate_nconf@plt+0xa9a0>
  428f38:	ldr	w0, [sp, #132]
  428f3c:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428f40:	cbz	w0, 428c70 <ASN1_generate_nconf@plt+0xa300>
  428f44:	ldr	x0, [x25, #152]
  428f48:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428f4c:	ldr	w21, [sp, #116]
  428f50:	add	x1, x1, #0x688
  428f54:	bl	419740 <BIO_printf@plt>
  428f58:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  428f5c:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428f60:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428f64:	add	x1, x1, #0x638
  428f68:	ldr	x0, [x25, #152]
  428f6c:	bl	419740 <BIO_printf@plt>
  428f70:	ldr	w0, [sp, #128]
  428f74:	b	428f34 <ASN1_generate_nconf@plt+0xa5c4>
  428f78:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428f7c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428f80:	add	x1, x1, #0x5e8
  428f84:	ldr	x0, [x25, #152]
  428f88:	bl	419740 <BIO_printf@plt>
  428f8c:	ldr	w0, [sp, #128]
  428f90:	tbz	w0, #2, 428f30 <ASN1_generate_nconf@plt+0xa5c0>
  428f94:	b	428fb8 <ASN1_generate_nconf@plt+0xa648>
  428f98:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428f9c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428fa0:	add	x1, x1, #0x5c8
  428fa4:	ldr	x0, [x25, #152]
  428fa8:	bl	419740 <BIO_printf@plt>
  428fac:	ldr	w0, [sp, #128]
  428fb0:	tbz	w0, #6, 428f2c <ASN1_generate_nconf@plt+0xa5bc>
  428fb4:	b	428f78 <ASN1_generate_nconf@plt+0xa608>
  428fb8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428fbc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428fc0:	add	x1, x1, #0x608
  428fc4:	ldr	x0, [x25, #152]
  428fc8:	bl	419740 <BIO_printf@plt>
  428fcc:	ldr	w0, [sp, #128]
  428fd0:	tbz	w0, #3, 428f34 <ASN1_generate_nconf@plt+0xa5c4>
  428fd4:	b	428f5c <ASN1_generate_nconf@plt+0xa5ec>
  428fd8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428fdc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  428fe0:	add	x1, x1, #0x5a0
  428fe4:	ldr	x0, [x25, #152]
  428fe8:	bl	419740 <BIO_printf@plt>
  428fec:	ldr	w0, [sp, #128]
  428ff0:	tbz	w0, #5, 428f28 <ASN1_generate_nconf@plt+0xa5b8>
  428ff4:	b	428f98 <ASN1_generate_nconf@plt+0xa628>
  428ff8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  428ffc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429000:	add	x1, x1, #0x578
  429004:	ldr	x0, [x25, #152]
  429008:	bl	419740 <BIO_printf@plt>
  42900c:	ldr	w0, [sp, #128]
  429010:	tbz	w0, #4, 428f24 <ASN1_generate_nconf@plt+0xa5b4>
  429014:	b	428fd8 <ASN1_generate_nconf@plt+0xa668>
  429018:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42901c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429020:	add	x1, x1, #0x558
  429024:	ldr	x0, [x25, #152]
  429028:	bl	419740 <BIO_printf@plt>
  42902c:	ldr	w0, [sp, #128]
  429030:	tbz	w0, #1, 428f20 <ASN1_generate_nconf@plt+0xa5b0>
  429034:	b	428ff8 <ASN1_generate_nconf@plt+0xa688>
  429038:	b.eq	42926c <ASN1_generate_nconf@plt+0xa8fc>  // b.none
  42903c:	mov	x3, #0x0                   	// #0
  429040:	mov	x2, #0x0                   	// #0
  429044:	mov	x1, #0x0                   	// #0
  429048:	bl	41d060 <PEM_read_bio_DHparams@plt>
  42904c:	mov	x23, x0
  429050:	cbnz	x23, 428c64 <ASN1_generate_nconf@plt+0xa2f4>
  429054:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429058:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42905c:	add	x1, x1, #0x538
  429060:	mov	w21, #0x1                   	// #1
  429064:	ldr	x0, [x19, #152]
  429068:	mov	x23, #0x0                   	// #0
  42906c:	bl	419740 <BIO_printf@plt>
  429070:	ldr	x0, [x19, #152]
  429074:	bl	41e7f0 <ERR_print_errors@plt>
  429078:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  42907c:	bl	41afd0 <DH_new@plt>
  429080:	mov	x23, x0
  429084:	ldr	w2, [sp, #132]
  429088:	mov	w3, w19
  42908c:	ldr	x0, [x25, #152]
  429090:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429094:	add	x1, x1, #0x4b0
  429098:	bl	419740 <BIO_printf@plt>
  42909c:	ldr	x0, [x25, #152]
  4290a0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4290a4:	add	x1, x1, #0x4f0
  4290a8:	bl	419740 <BIO_printf@plt>
  4290ac:	cbz	x23, 4290c8 <ASN1_generate_nconf@plt+0xa758>
  4290b0:	ldr	w1, [sp, #132]
  4290b4:	mov	w2, w19
  4290b8:	mov	x3, x24
  4290bc:	mov	x0, x23
  4290c0:	bl	419670 <DH_generate_parameters_ex@plt>
  4290c4:	cbnz	w0, 428c58 <ASN1_generate_nconf@plt+0xa2e8>
  4290c8:	mov	x0, x24
  4290cc:	bl	41e840 <BN_GENCB_free@plt>
  4290d0:	ldr	x0, [x25, #152]
  4290d4:	mov	w21, #0x1                   	// #1
  4290d8:	mov	x24, #0x0                   	// #0
  4290dc:	bl	41e7f0 <ERR_print_errors@plt>
  4290e0:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  4290e4:	mov	x1, x23
  4290e8:	mov	x0, x22
  4290ec:	bl	41bd80 <DHparams_print@plt>
  4290f0:	b	428c68 <ASN1_generate_nconf@plt+0xa2f8>
  4290f4:	mov	x0, x23
  4290f8:	bl	41a0e0 <DH_size@plt>
  4290fc:	mov	w20, w0
  429100:	mov	x0, x23
  429104:	bl	41e380 <DH_bits@plt>
  429108:	mov	w19, w0
  42910c:	add	x3, sp, #0x98
  429110:	mov	x2, #0x0                   	// #0
  429114:	add	x1, sp, #0x90
  429118:	mov	x0, x23
  42911c:	bl	41e7d0 <DH_get0_pqg@plt>
  429120:	mov	w0, w20
  429124:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429128:	add	x1, x1, #0x6b0
  42912c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  429130:	mov	w2, w19
  429134:	mov	x20, x0
  429138:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42913c:	mov	x0, x22
  429140:	add	x1, x1, #0x6c0
  429144:	bl	419740 <BIO_printf@plt>
  429148:	ldr	x1, [sp, #144]
  42914c:	mov	x4, x20
  429150:	mov	w3, w19
  429154:	mov	x0, x22
  429158:	adrp	x2, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42915c:	add	x2, x2, #0x6e0
  429160:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  429164:	ldr	x1, [sp, #152]
  429168:	mov	x4, x20
  42916c:	mov	w3, w19
  429170:	adrp	x2, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429174:	add	x2, x2, #0x6e8
  429178:	mov	x0, x22
  42917c:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  429180:	mov	x0, x22
  429184:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429188:	add	x1, x1, #0x6f0
  42918c:	bl	419740 <BIO_printf@plt>
  429190:	mov	w3, w19
  429194:	mov	w2, w19
  429198:	mov	x0, x22
  42919c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4291a0:	add	x1, x1, #0x748
  4291a4:	bl	419740 <BIO_printf@plt>
  4291a8:	mov	w3, w19
  4291ac:	mov	w2, w19
  4291b0:	mov	x0, x22
  4291b4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4291b8:	add	x1, x1, #0x780
  4291bc:	bl	419740 <BIO_printf@plt>
  4291c0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4291c4:	add	x1, x1, #0x7b8
  4291c8:	mov	x0, x22
  4291cc:	bl	419740 <BIO_printf@plt>
  4291d0:	mov	x0, x23
  4291d4:	bl	41d370 <DH_get_length@plt>
  4291d8:	cmp	x0, #0x0
  4291dc:	b.le	4291fc <ASN1_generate_nconf@plt+0xa88c>
  4291e0:	mov	x0, x23
  4291e4:	bl	41d370 <DH_get_length@plt>
  4291e8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4291ec:	mov	x2, x0
  4291f0:	add	x1, x1, #0x860
  4291f4:	mov	x0, x22
  4291f8:	bl	419740 <BIO_printf@plt>
  4291fc:	mov	x0, x22
  429200:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429204:	add	x1, x1, #0x8b8
  429208:	bl	419740 <BIO_printf@plt>
  42920c:	mov	x0, x20
  429210:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429214:	mov	w2, #0x153                 	// #339
  429218:	add	x1, x1, #0x8d0
  42921c:	bl	41b1e0 <CRYPTO_free@plt>
  429220:	b	428c74 <ASN1_generate_nconf@plt+0xa304>
  429224:	mov	x0, x19
  429228:	bl	41cd80 <DSA_free@plt>
  42922c:	mov	x0, x24
  429230:	bl	41e840 <BN_GENCB_free@plt>
  429234:	ldr	x0, [x25, #152]
  429238:	mov	x23, #0x0                   	// #0
  42923c:	mov	x24, #0x0                   	// #0
  429240:	bl	41e7f0 <ERR_print_errors@plt>
  429244:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  429248:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42924c:	mov	x23, #0x0                   	// #0
  429250:	mov	w21, #0x1                   	// #1
  429254:	ldr	x0, [x0, #152]
  429258:	bl	41e7f0 <ERR_print_errors@plt>
  42925c:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  429260:	mov	x23, #0x0                   	// #0
  429264:	mov	w21, #0x1                   	// #1
  429268:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  42926c:	adrp	x19, 41a000 <SSL_CONF_CTX_set_flags@plt>
  429270:	add	x19, x19, #0xfd0
  429274:	mov	x0, x19
  429278:	mov	x2, x24
  42927c:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  429280:	mov	x3, #0x0                   	// #0
  429284:	add	x1, x1, #0xf80
  429288:	bl	419890 <ASN1_d2i_bio@plt>
  42928c:	mov	x23, x0
  429290:	cbnz	x0, 428c64 <ASN1_generate_nconf@plt+0xa2f4>
  429294:	mov	x0, x24
  429298:	mov	x3, #0x0                   	// #0
  42929c:	mov	x2, #0x0                   	// #0
  4292a0:	mov	w1, #0x1                   	// #1
  4292a4:	bl	41de90 <BIO_ctrl@plt>
  4292a8:	cbnz	w0, 429054 <ASN1_generate_nconf@plt+0xa6e4>
  4292ac:	mov	x0, x19
  4292b0:	mov	x2, x24
  4292b4:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  4292b8:	mov	x3, #0x0                   	// #0
  4292bc:	add	x1, x1, #0x8c0
  4292c0:	bl	419890 <ASN1_d2i_bio@plt>
  4292c4:	mov	x23, x0
  4292c8:	b	429050 <ASN1_generate_nconf@plt+0xa6e0>
  4292cc:	mov	x2, x24
  4292d0:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  4292d4:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  4292d8:	add	x1, x1, #0x760
  4292dc:	add	x0, x0, #0x640
  4292e0:	mov	x3, #0x0                   	// #0
  4292e4:	bl	419890 <ASN1_d2i_bio@plt>
  4292e8:	mov	x19, x0
  4292ec:	b	428ed8 <ASN1_generate_nconf@plt+0xa568>
  4292f0:	cbz	x0, 429380 <ASN1_generate_nconf@plt+0xaa10>
  4292f4:	mov	x2, x23
  4292f8:	mov	x1, x22
  4292fc:	adrp	x0, 41d000 <BIO_test_flags@plt>
  429300:	add	x0, x0, #0x4f0
  429304:	bl	41d2e0 <ASN1_i2d_bio@plt>
  429308:	str	w0, [sp, #128]
  42930c:	b	428cb4 <ASN1_generate_nconf@plt+0xa344>
  429310:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429314:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429318:	add	x1, x1, #0x668
  42931c:	ldr	x0, [x25, #152]
  429320:	bl	419740 <BIO_printf@plt>
  429324:	ldr	w0, [sp, #132]
  429328:	cbz	w0, 428c70 <ASN1_generate_nconf@plt+0xa300>
  42932c:	ldr	w0, [sp, #128]
  429330:	cbz	w0, 428c70 <ASN1_generate_nconf@plt+0xa300>
  429334:	b	428f44 <ASN1_generate_nconf@plt+0xa5d4>
  429338:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42933c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429340:	add	x1, x1, #0x518
  429344:	mov	x23, #0x0                   	// #0
  429348:	ldr	x0, [x19, #152]
  42934c:	bl	419740 <BIO_printf@plt>
  429350:	ldr	x0, [x19, #152]
  429354:	bl	41e7f0 <ERR_print_errors@plt>
  429358:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  42935c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429360:	ldr	w21, [sp, #116]
  429364:	ldr	x0, [x0, #152]
  429368:	bl	41e7f0 <ERR_print_errors@plt>
  42936c:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  429370:	mov	x0, x22
  429374:	bl	41e4a0 <PEM_write_bio_DHparams@plt>
  429378:	str	w0, [sp, #128]
  42937c:	b	428cb4 <ASN1_generate_nconf@plt+0xa344>
  429380:	mov	x2, x23
  429384:	mov	x1, x22
  429388:	adrp	x0, 41d000 <BIO_test_flags@plt>
  42938c:	add	x0, x0, #0x350
  429390:	bl	41d2e0 <ASN1_i2d_bio@plt>
  429394:	str	w0, [sp, #128]
  429398:	b	428cb4 <ASN1_generate_nconf@plt+0xa344>
  42939c:	mov	x0, x24
  4293a0:	bl	41e840 <BN_GENCB_free@plt>
  4293a4:	ldr	x0, [x25, #152]
  4293a8:	mov	x24, #0x0                   	// #0
  4293ac:	bl	41e7f0 <ERR_print_errors@plt>
  4293b0:	b	428db0 <ASN1_generate_nconf@plt+0xa440>
  4293b4:	nop
  4293b8:	stp	x29, x30, [sp, #-176]!
  4293bc:	mov	w3, #0x8005                	// #32773
  4293c0:	mov	x29, sp
  4293c4:	stp	x23, x24, [sp, #48]
  4293c8:	adrp	x23, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4293cc:	add	x23, x23, #0xf38
  4293d0:	mov	x2, x23
  4293d4:	stp	x19, x20, [sp, #16]
  4293d8:	mov	w20, #0x0                   	// #0
  4293dc:	stp	x21, x22, [sp, #32]
  4293e0:	mov	w19, #0x0                   	// #0
  4293e4:	mov	w21, #0x2                   	// #2
  4293e8:	stp	x25, x26, [sp, #64]
  4293ec:	mov	w22, #0x1                   	// #1
  4293f0:	mov	w26, #0x0                   	// #0
  4293f4:	stp	x27, x28, [sp, #80]
  4293f8:	mov	x25, #0x0                   	// #0
  4293fc:	mov	w28, #0x0                   	// #0
  429400:	stp	w3, w3, [sp, #136]
  429404:	mov	x27, #0x0                   	// #0
  429408:	stp	xzr, xzr, [sp, #144]
  42940c:	str	xzr, [sp, #160]
  429410:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  429414:	mov	x24, x0
  429418:	stp	xzr, xzr, [sp, #96]
  42941c:	str	xzr, [sp, #112]
  429420:	str	wzr, [sp, #120]
  429424:	nop
  429428:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42942c:	cbz	w0, 429520 <ASN1_generate_nconf@plt+0xabb0>
  429430:	cmp	w0, #0xa
  429434:	b.eq	429730 <ASN1_generate_nconf@plt+0xadc0>  // b.none
  429438:	b.gt	4294f4 <ASN1_generate_nconf@plt+0xab84>
  42943c:	cmp	w0, #0x4
  429440:	b.eq	429724 <ASN1_generate_nconf@plt+0xadb4>  // b.none
  429444:	b.gt	4296a0 <ASN1_generate_nconf@plt+0xad30>
  429448:	cmp	w0, #0x2
  42944c:	b.eq	42973c <ASN1_generate_nconf@plt+0xadcc>  // b.none
  429450:	b.le	429678 <ASN1_generate_nconf@plt+0xad08>
  429454:	cmp	w0, #0x3
  429458:	b.ne	429428 <ASN1_generate_nconf@plt+0xaab8>  // b.any
  42945c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429460:	add	x2, sp, #0x8c
  429464:	mov	x1, #0x7be                 	// #1982
  429468:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42946c:	cbnz	w0, 429428 <ASN1_generate_nconf@plt+0xaab8>
  429470:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429474:	mov	x2, x24
  429478:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42947c:	mov	w22, #0x0                   	// #0
  429480:	ldr	x0, [x0, #152]
  429484:	add	x1, x1, #0x238
  429488:	mov	x24, #0x0                   	// #0
  42948c:	mov	x27, #0x0                   	// #0
  429490:	bl	419740 <BIO_printf@plt>
  429494:	mov	x0, x27
  429498:	bl	41ce30 <BIO_free_all@plt>
  42949c:	mov	x0, x24
  4294a0:	bl	41cd80 <DSA_free@plt>
  4294a4:	mov	x0, x25
  4294a8:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  4294ac:	ldr	x0, [sp, #152]
  4294b0:	adrp	x19, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4294b4:	add	x19, x19, #0xd58
  4294b8:	mov	w2, #0x105                 	// #261
  4294bc:	mov	x1, x19
  4294c0:	bl	41b1e0 <CRYPTO_free@plt>
  4294c4:	ldr	x0, [sp, #160]
  4294c8:	mov	x1, x19
  4294cc:	mov	w2, #0x106                 	// #262
  4294d0:	bl	41b1e0 <CRYPTO_free@plt>
  4294d4:	mov	w0, w22
  4294d8:	ldp	x19, x20, [sp, #16]
  4294dc:	ldp	x21, x22, [sp, #32]
  4294e0:	ldp	x23, x24, [sp, #48]
  4294e4:	ldp	x25, x26, [sp, #64]
  4294e8:	ldp	x27, x28, [sp, #80]
  4294ec:	ldp	x29, x30, [sp], #176
  4294f0:	ret
  4294f4:	cmp	w0, #0xe
  4294f8:	b.eq	42971c <ASN1_generate_nconf@plt+0xadac>  // b.none
  4294fc:	b.le	4296f0 <ASN1_generate_nconf@plt+0xad80>
  429500:	cmp	w0, #0x10
  429504:	b.eq	429768 <ASN1_generate_nconf@plt+0xadf8>  // b.none
  429508:	cmp	w0, #0x11
  42950c:	b.ne	4296b4 <ASN1_generate_nconf@plt+0xad44>  // b.any
  429510:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429514:	mov	x27, x0
  429518:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42951c:	cbnz	w0, 429430 <ASN1_generate_nconf@plt+0xaac0>
  429520:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  429524:	mov	w22, w0
  429528:	cbnz	w0, 429470 <ASN1_generate_nconf@plt+0xab00>
  42952c:	orr	w1, w20, w28
  429530:	str	w1, [sp, #124]
  429534:	eor	w0, w20, #0x1
  429538:	add	x3, sp, #0xa0
  42953c:	ands	w28, w0, w19
  429540:	add	x2, sp, #0x98
  429544:	mov	x1, x27
  429548:	ldr	x0, [sp, #96]
  42954c:	b.eq	429774 <ASN1_generate_nconf@plt+0xae04>  // b.none
  429550:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  429554:	cbz	w0, 4297ec <ASN1_generate_nconf@plt+0xae7c>
  429558:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42955c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429560:	add	x1, x1, #0xc68
  429564:	ldr	x0, [x23, #152]
  429568:	bl	419740 <BIO_printf@plt>
  42956c:	ldr	w1, [sp, #136]
  429570:	mov	x4, x25
  429574:	ldr	x0, [sp, #104]
  429578:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42957c:	ldr	x3, [sp, #152]
  429580:	add	x5, x5, #0xc88
  429584:	mov	w2, #0x1                   	// #1
  429588:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  42958c:	mov	x27, x0
  429590:	cbz	x27, 429810 <ASN1_generate_nconf@plt+0xaea0>
  429594:	mov	x0, x27
  429598:	bl	41ac00 <EVP_PKEY_get1_DSA@plt>
  42959c:	mov	x24, x0
  4295a0:	mov	x0, x27
  4295a4:	bl	41d9c0 <EVP_PKEY_free@plt>
  4295a8:	cbz	x24, 429810 <ASN1_generate_nconf@plt+0xaea0>
  4295ac:	ldr	w1, [sp, #140]
  4295b0:	mov	w2, w28
  4295b4:	ldr	x0, [sp, #112]
  4295b8:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  4295bc:	mov	x27, x0
  4295c0:	cbz	x0, 42987c <ASN1_generate_nconf@plt+0xaf0c>
  4295c4:	cbnz	w19, 4297c4 <ASN1_generate_nconf@plt+0xae54>
  4295c8:	cbnz	w26, 429838 <ASN1_generate_nconf@plt+0xaec8>
  4295cc:	ldr	w0, [sp, #120]
  4295d0:	cbnz	w0, 429494 <ASN1_generate_nconf@plt+0xab24>
  4295d4:	ldr	x0, [x23, #152]
  4295d8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4295dc:	add	x1, x1, #0xcc0
  4295e0:	bl	419740 <BIO_printf@plt>
  4295e4:	ldr	w0, [sp, #140]
  4295e8:	cmp	w0, #0x4
  4295ec:	b.eq	429884 <ASN1_generate_nconf@plt+0xaf14>  // b.none
  4295f0:	mov	w1, #0x8005                	// #32773
  4295f4:	cmp	w0, w1
  4295f8:	b.eq	4298a0 <ASN1_generate_nconf@plt+0xaf30>  // b.none
  4295fc:	sub	w0, w0, #0xb
  429600:	cmp	w0, #0x1
  429604:	b.hi	4298bc <ASN1_generate_nconf@plt+0xaf4c>  // b.pmore
  429608:	bl	41a3f0 <EVP_PKEY_new@plt>
  42960c:	mov	w22, #0x1                   	// #1
  429610:	mov	x26, x0
  429614:	cbz	x0, 429494 <ASN1_generate_nconf@plt+0xab24>
  429618:	mov	x1, x24
  42961c:	bl	419900 <EVP_PKEY_set1_DSA@plt>
  429620:	ldr	w0, [sp, #140]
  429624:	cmp	w0, #0xc
  429628:	b.eq	42991c <ASN1_generate_nconf@plt+0xafac>  // b.none
  42962c:	ldr	w0, [sp, #124]
  429630:	mov	x1, x26
  429634:	cbz	w0, 42990c <ASN1_generate_nconf@plt+0xaf9c>
  429638:	mov	x0, x27
  42963c:	bl	41a740 <i2b_PublicKey_bio@plt>
  429640:	mov	w19, w0
  429644:	mov	x0, x26
  429648:	bl	41d9c0 <EVP_PKEY_free@plt>
  42964c:	cmp	w19, #0x0
  429650:	mov	w22, #0x0                   	// #0
  429654:	b.gt	429494 <ASN1_generate_nconf@plt+0xab24>
  429658:	ldr	x0, [x23, #152]
  42965c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429660:	add	x1, x1, #0xd38
  429664:	mov	w22, #0x1                   	// #1
  429668:	bl	419740 <BIO_printf@plt>
  42966c:	ldr	x0, [x23, #152]
  429670:	bl	41e7f0 <ERR_print_errors@plt>
  429674:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  429678:	cmn	w0, #0x1
  42967c:	b.eq	429470 <ASN1_generate_nconf@plt+0xab00>  // b.none
  429680:	cmp	w0, #0x1
  429684:	b.ne	429428 <ASN1_generate_nconf@plt+0xaab8>  // b.any
  429688:	mov	x0, x23
  42968c:	mov	w22, #0x0                   	// #0
  429690:	mov	x24, #0x0                   	// #0
  429694:	mov	x27, #0x0                   	// #0
  429698:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42969c:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  4296a0:	cmp	w0, #0x6
  4296a4:	b.eq	429754 <ASN1_generate_nconf@plt+0xade4>  // b.none
  4296a8:	b.le	4296dc <ASN1_generate_nconf@plt+0xad6c>
  4296ac:	sub	w21, w0, #0x7
  4296b0:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  4296b4:	cmp	w0, #0xf
  4296b8:	b.ne	429428 <ASN1_generate_nconf@plt+0xaab8>  // b.any
  4296bc:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  4296c0:	add	x1, sp, #0x90
  4296c4:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  4296c8:	cbnz	w0, 429428 <ASN1_generate_nconf@plt+0xaab8>
  4296cc:	mov	w22, #0x1                   	// #1
  4296d0:	mov	x24, #0x0                   	// #0
  4296d4:	mov	x27, #0x0                   	// #0
  4296d8:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  4296dc:	cmp	w0, #0x5
  4296e0:	b.ne	429428 <ASN1_generate_nconf@plt+0xaab8>  // b.any
  4296e4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4296e8:	str	x0, [sp, #112]
  4296ec:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  4296f0:	cmp	w0, #0xc
  4296f4:	b.eq	429714 <ASN1_generate_nconf@plt+0xada4>  // b.none
  4296f8:	cmp	w0, #0xd
  4296fc:	b.ne	429708 <ASN1_generate_nconf@plt+0xad98>  // b.any
  429700:	mov	w20, #0x1                   	// #1
  429704:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429708:	cmp	w0, #0xb
  42970c:	csel	w19, w19, w22, ne  // ne = any
  429710:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429714:	mov	w26, #0x1                   	// #1
  429718:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  42971c:	mov	w28, #0x1                   	// #1
  429720:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429724:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429728:	str	x0, [sp, #104]
  42972c:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429730:	mov	w0, #0x1                   	// #1
  429734:	str	w0, [sp, #120]
  429738:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  42973c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429740:	add	x2, sp, #0x88
  429744:	mov	x1, #0x7be                 	// #1982
  429748:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42974c:	cbnz	w0, 429428 <ASN1_generate_nconf@plt+0xaab8>
  429750:	b	429470 <ASN1_generate_nconf@plt+0xab00>
  429754:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429758:	mov	w1, #0x0                   	// #0
  42975c:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  429760:	mov	x25, x0
  429764:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429768:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42976c:	str	x0, [sp, #96]
  429770:	b	429428 <ASN1_generate_nconf@plt+0xaab8>
  429774:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  429778:	cbz	w0, 4297ec <ASN1_generate_nconf@plt+0xae7c>
  42977c:	ldr	w0, [sp, #124]
  429780:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429784:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429788:	add	x1, x1, #0xc68
  42978c:	eor	w28, w0, #0x1
  429790:	ldr	x0, [x23, #152]
  429794:	bl	419740 <BIO_printf@plt>
  429798:	cbz	w20, 42956c <ASN1_generate_nconf@plt+0xabfc>
  42979c:	ldr	w1, [sp, #136]
  4297a0:	mov	x4, x25
  4297a4:	ldr	x0, [sp, #104]
  4297a8:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4297ac:	ldr	x3, [sp, #152]
  4297b0:	add	x5, x5, #0xc78
  4297b4:	mov	w2, #0x1                   	// #1
  4297b8:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  4297bc:	mov	x27, x0
  4297c0:	b	429590 <ASN1_generate_nconf@plt+0xac20>
  4297c4:	mov	x1, x24
  4297c8:	mov	w2, #0x0                   	// #0
  4297cc:	bl	41bdc0 <DSA_print@plt>
  4297d0:	cbnz	w0, 4295c8 <ASN1_generate_nconf@plt+0xac58>
  4297d4:	ldr	x0, [sp, #112]
  4297d8:	mov	w22, w19
  4297dc:	bl	41be90 <perror@plt>
  4297e0:	ldr	x0, [x23, #152]
  4297e4:	bl	41e7f0 <ERR_print_errors@plt>
  4297e8:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  4297ec:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4297f0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4297f4:	mov	w22, #0x1                   	// #1
  4297f8:	add	x1, x1, #0xc48
  4297fc:	ldr	x0, [x0, #152]
  429800:	mov	x24, #0x0                   	// #0
  429804:	mov	x27, #0x0                   	// #0
  429808:	bl	419740 <BIO_printf@plt>
  42980c:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  429810:	ldr	x0, [x23, #152]
  429814:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429818:	add	x1, x1, #0xc98
  42981c:	mov	w22, #0x1                   	// #1
  429820:	mov	x24, #0x0                   	// #0
  429824:	mov	x27, #0x0                   	// #0
  429828:	bl	419740 <BIO_printf@plt>
  42982c:	ldr	x0, [x23, #152]
  429830:	bl	41e7f0 <ERR_print_errors@plt>
  429834:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  429838:	mov	x2, #0x0                   	// #0
  42983c:	add	x1, sp, #0xa8
  429840:	mov	x0, x24
  429844:	str	xzr, [sp, #168]
  429848:	bl	41b150 <DSA_get0_key@plt>
  42984c:	mov	x0, x27
  429850:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429854:	add	x1, x1, #0xcb0
  429858:	bl	419740 <BIO_printf@plt>
  42985c:	ldr	x1, [sp, #168]
  429860:	mov	x0, x27
  429864:	bl	41d260 <BN_print@plt>
  429868:	mov	x0, x27
  42986c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  429870:	add	x1, x1, #0xf30
  429874:	bl	419740 <BIO_printf@plt>
  429878:	b	4295cc <ASN1_generate_nconf@plt+0xac5c>
  42987c:	mov	w22, #0x1                   	// #1
  429880:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  429884:	ldr	w0, [sp, #124]
  429888:	mov	x1, x24
  42988c:	cbz	w0, 4298d4 <ASN1_generate_nconf@plt+0xaf64>
  429890:	mov	x0, x27
  429894:	bl	419b50 <i2d_DSA_PUBKEY_bio@plt>
  429898:	mov	w19, w0
  42989c:	b	42964c <ASN1_generate_nconf@plt+0xacdc>
  4298a0:	ldr	w0, [sp, #124]
  4298a4:	cbz	w0, 4298e4 <ASN1_generate_nconf@plt+0xaf74>
  4298a8:	mov	x1, x24
  4298ac:	mov	x0, x27
  4298b0:	bl	41e3c0 <PEM_write_bio_DSA_PUBKEY@plt>
  4298b4:	mov	w19, w0
  4298b8:	b	42964c <ASN1_generate_nconf@plt+0xacdc>
  4298bc:	ldr	x0, [x23, #152]
  4298c0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4298c4:	mov	w22, #0x1                   	// #1
  4298c8:	add	x1, x1, #0xd08
  4298cc:	bl	419740 <BIO_printf@plt>
  4298d0:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  4298d4:	mov	x0, x27
  4298d8:	bl	41afa0 <i2d_DSAPrivateKey_bio@plt>
  4298dc:	mov	w19, w0
  4298e0:	b	42964c <ASN1_generate_nconf@plt+0xacdc>
  4298e4:	ldr	x2, [sp, #144]
  4298e8:	mov	x1, x24
  4298ec:	ldr	x6, [sp, #160]
  4298f0:	mov	x0, x27
  4298f4:	mov	x5, #0x0                   	// #0
  4298f8:	mov	w4, #0x0                   	// #0
  4298fc:	mov	x3, #0x0                   	// #0
  429900:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  429904:	mov	w19, w0
  429908:	b	42964c <ASN1_generate_nconf@plt+0xacdc>
  42990c:	mov	x0, x27
  429910:	bl	41df80 <i2b_PrivateKey_bio@plt>
  429914:	mov	w19, w0
  429918:	b	429644 <ASN1_generate_nconf@plt+0xacd4>
  42991c:	cbnz	w20, 429940 <ASN1_generate_nconf@plt+0xafd0>
  429920:	ldr	x4, [sp, #160]
  429924:	mov	w2, w21
  429928:	mov	x1, x26
  42992c:	mov	x0, x27
  429930:	mov	x3, #0x0                   	// #0
  429934:	bl	41a300 <i2b_PVK_bio@plt>
  429938:	mov	w19, w0
  42993c:	b	429644 <ASN1_generate_nconf@plt+0xacd4>
  429940:	ldr	x0, [x23, #152]
  429944:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429948:	add	x1, x1, #0xcd8
  42994c:	mov	w22, w20
  429950:	bl	419740 <BIO_printf@plt>
  429954:	mov	x0, x26
  429958:	bl	41d9c0 <EVP_PKEY_free@plt>
  42995c:	b	429494 <ASN1_generate_nconf@plt+0xab24>
  429960:	stp	x29, x30, [sp, #-48]!
  429964:	cmp	w0, #0x3
  429968:	mov	w1, #0x3f                  	// #63
  42996c:	mov	x29, sp
  429970:	str	x19, [sp, #16]
  429974:	mov	x19, x2
  429978:	b.hi	429988 <ASN1_generate_nconf@plt+0xb018>  // b.pmore
  42997c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429980:	add	x1, x1, #0x4b0
  429984:	ldrb	w1, [x1, w0, sxtw]
  429988:	mov	x0, x19
  42998c:	strb	w1, [sp, #47]
  429990:	bl	419e80 <BN_GENCB_get_arg@plt>
  429994:	add	x1, sp, #0x2f
  429998:	mov	w2, #0x1                   	// #1
  42999c:	bl	41cb90 <BIO_write@plt>
  4299a0:	mov	x0, x19
  4299a4:	bl	419e80 <BN_GENCB_get_arg@plt>
  4299a8:	mov	x3, #0x0                   	// #0
  4299ac:	mov	x2, #0x0                   	// #0
  4299b0:	mov	w1, #0xb                   	// #11
  4299b4:	bl	41de90 <BIO_ctrl@plt>
  4299b8:	mov	w0, #0x1                   	// #1
  4299bc:	ldr	x19, [sp, #16]
  4299c0:	ldp	x29, x30, [sp], #48
  4299c4:	ret
  4299c8:	stp	x29, x30, [sp, #-144]!
  4299cc:	mov	w3, #0x8005                	// #32773
  4299d0:	mov	x29, sp
  4299d4:	stp	x21, x22, [sp, #32]
  4299d8:	adrp	x21, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4299dc:	add	x21, x21, #0x4b0
  4299e0:	add	x2, x21, #0x8
  4299e4:	stp	x19, x20, [sp, #16]
  4299e8:	mov	w22, #0x0                   	// #0
  4299ec:	stp	x23, x24, [sp, #48]
  4299f0:	mov	w19, #0x0                   	// #0
  4299f4:	mov	w23, #0x0                   	// #0
  4299f8:	stp	x25, x26, [sp, #64]
  4299fc:	mov	w20, #0x1                   	// #1
  429a00:	mov	x26, #0x0                   	// #0
  429a04:	stp	x27, x28, [sp, #80]
  429a08:	mov	x25, #0x0                   	// #0
  429a0c:	mov	x27, #0x0                   	// #0
  429a10:	stp	wzr, w3, [sp, #108]
  429a14:	mov	w28, #0x0                   	// #0
  429a18:	str	w3, [sp, #116]
  429a1c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  429a20:	mov	x24, x0
  429a24:	nop
  429a28:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  429a2c:	mov	w1, w0
  429a30:	cbz	w0, 429a80 <ASN1_generate_nconf@plt+0xb110>
  429a34:	cmp	w1, #0x6
  429a38:	b.eq	429cf0 <ASN1_generate_nconf@plt+0xb380>  // b.none
  429a3c:	b.gt	429bc4 <ASN1_generate_nconf@plt+0xb254>
  429a40:	cmp	w1, #0x3
  429a44:	b.eq	429cd8 <ASN1_generate_nconf@plt+0xb368>  // b.none
  429a48:	b.gt	429c80 <ASN1_generate_nconf@plt+0xb310>
  429a4c:	cmp	w1, #0x1
  429a50:	b.eq	429cb8 <ASN1_generate_nconf@plt+0xb348>  // b.none
  429a54:	cmp	w1, #0x2
  429a58:	b.ne	429c04 <ASN1_generate_nconf@plt+0xb294>  // b.any
  429a5c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429a60:	add	x2, sp, #0x70
  429a64:	mov	x1, #0x2                   	// #2
  429a68:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  429a6c:	cbz	w0, 429c0c <ASN1_generate_nconf@plt+0xb29c>
  429a70:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  429a74:	mov	w1, w0
  429a78:	cbnz	w0, 429a34 <ASN1_generate_nconf@plt+0xb0c4>
  429a7c:	nop
  429a80:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  429a84:	mov	w20, w0
  429a88:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  429a8c:	mov	w24, #0xffffffff            	// #-1
  429a90:	cmp	w20, #0x1
  429a94:	b.eq	429dd0 <ASN1_generate_nconf@plt+0xb460>  // b.none
  429a98:	ldr	w2, [sp, #112]
  429a9c:	mov	x0, x26
  429aa0:	mov	w1, #0x72                  	// #114
  429aa4:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  429aa8:	mov	x20, x0
  429aac:	cbz	x0, 429bec <ASN1_generate_nconf@plt+0xb27c>
  429ab0:	ldr	w1, [sp, #116]
  429ab4:	mov	x0, x27
  429ab8:	mov	w2, w22
  429abc:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  429ac0:	mov	x21, x0
  429ac4:	cbz	x0, 429dec <ASN1_generate_nconf@plt+0xb47c>
  429ac8:	cmp	w24, #0x0
  429acc:	b.le	429d18 <ASN1_generate_nconf@plt+0xb3a8>
  429ad0:	mov	w2, #0x2710                	// #10000
  429ad4:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429ad8:	cmp	w24, w2
  429adc:	b.gt	429f74 <ASN1_generate_nconf@plt+0xb604>
  429ae0:	bl	419620 <BN_GENCB_new@plt>
  429ae4:	mov	x27, x0
  429ae8:	cbz	x0, 429fb0 <ASN1_generate_nconf@plt+0xb640>
  429aec:	ldr	x2, [x26, #152]
  429af0:	adrp	x1, 429000 <ASN1_generate_nconf@plt+0xa690>
  429af4:	add	x1, x1, #0x960
  429af8:	bl	41be50 <BN_GENCB_set@plt>
  429afc:	bl	41e640 <DSA_new@plt>
  429b00:	mov	x24, x0
  429b04:	ldr	x0, [x26, #152]
  429b08:	cbz	x24, 429fcc <ASN1_generate_nconf@plt+0xb65c>
  429b0c:	ldr	w2, [sp, #108]
  429b10:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429b14:	add	x1, x1, #0x480
  429b18:	bl	419740 <BIO_printf@plt>
  429b1c:	ldr	x0, [x26, #152]
  429b20:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429b24:	add	x1, x1, #0x1c0
  429b28:	bl	419740 <BIO_printf@plt>
  429b2c:	ldr	w1, [sp, #108]
  429b30:	mov	x6, x27
  429b34:	mov	x0, x24
  429b38:	mov	x5, #0x0                   	// #0
  429b3c:	mov	x4, #0x0                   	// #0
  429b40:	mov	w3, #0x0                   	// #0
  429b44:	mov	x2, #0x0                   	// #0
  429b48:	bl	4197c0 <DSA_generate_parameters_ex@plt>
  429b4c:	cbz	w0, 429db0 <ASN1_generate_nconf@plt+0xb440>
  429b50:	cbnz	w28, 429d6c <ASN1_generate_nconf@plt+0xb3fc>
  429b54:	cbnz	w23, 429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429b58:	ldr	w0, [sp, #116]
  429b5c:	cmp	w0, #0x4
  429b60:	b.eq	429dfc <ASN1_generate_nconf@plt+0xb48c>  // b.none
  429b64:	cbz	w19, 429d7c <ASN1_generate_nconf@plt+0xb40c>
  429b68:	cbz	w22, 429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429b6c:	mov	x0, x24
  429b70:	mov	w22, #0x1                   	// #1
  429b74:	bl	41cb70 <DSAparams_dup@plt>
  429b78:	mov	x19, x0
  429b7c:	cbz	x0, 429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429b80:	bl	41ac70 <DSA_generate_key@plt>
  429b84:	cbz	w0, 429ff0 <ASN1_generate_nconf@plt+0xb680>
  429b88:	ldr	w0, [sp, #116]
  429b8c:	cmp	w0, #0x4
  429b90:	b.eq	429fe0 <ASN1_generate_nconf@plt+0xb670>  // b.none
  429b94:	mov	x1, x19
  429b98:	mov	x0, x21
  429b9c:	mov	x6, #0x0                   	// #0
  429ba0:	mov	x5, #0x0                   	// #0
  429ba4:	mov	w4, #0x0                   	// #0
  429ba8:	mov	x3, #0x0                   	// #0
  429bac:	mov	x2, #0x0                   	// #0
  429bb0:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  429bb4:	mov	x0, x19
  429bb8:	mov	w22, #0x0                   	// #0
  429bbc:	bl	41cd80 <DSA_free@plt>
  429bc0:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429bc4:	cmp	w1, #0x9
  429bc8:	b.eq	429cb0 <ASN1_generate_nconf@plt+0xb340>  // b.none
  429bcc:	b.le	429c94 <ASN1_generate_nconf@plt+0xb324>
  429bd0:	cmp	w1, #0xa
  429bd4:	b.eq	429d04 <ASN1_generate_nconf@plt+0xb394>  // b.none
  429bd8:	sub	w1, w1, #0x5dd
  429bdc:	cmp	w1, #0x1
  429be0:	b.hi	429a28 <ASN1_generate_nconf@plt+0xb0b8>  // b.pmore
  429be4:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  429be8:	cbnz	w0, 429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429bec:	mov	w22, #0x1                   	// #1
  429bf0:	mov	x27, #0x0                   	// #0
  429bf4:	mov	x21, #0x0                   	// #0
  429bf8:	mov	x20, #0x0                   	// #0
  429bfc:	mov	x24, #0x0                   	// #0
  429c00:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429c04:	cmn	w1, #0x1
  429c08:	b.ne	429a28 <ASN1_generate_nconf@plt+0xb0b8>  // b.any
  429c0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429c10:	mov	x2, x24
  429c14:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  429c18:	mov	w22, #0x1                   	// #1
  429c1c:	ldr	x0, [x0, #152]
  429c20:	add	x1, x1, #0x238
  429c24:	mov	x27, #0x0                   	// #0
  429c28:	mov	x21, #0x0                   	// #0
  429c2c:	mov	x20, #0x0                   	// #0
  429c30:	mov	x24, #0x0                   	// #0
  429c34:	bl	419740 <BIO_printf@plt>
  429c38:	mov	x0, x27
  429c3c:	bl	41e840 <BN_GENCB_free@plt>
  429c40:	mov	x0, x20
  429c44:	bl	41df00 <BIO_free@plt>
  429c48:	mov	x0, x21
  429c4c:	bl	41ce30 <BIO_free_all@plt>
  429c50:	mov	x0, x24
  429c54:	bl	41cd80 <DSA_free@plt>
  429c58:	mov	x0, x25
  429c5c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  429c60:	mov	w0, w22
  429c64:	ldp	x19, x20, [sp, #16]
  429c68:	ldp	x21, x22, [sp, #32]
  429c6c:	ldp	x23, x24, [sp, #48]
  429c70:	ldp	x25, x26, [sp, #64]
  429c74:	ldp	x27, x28, [sp, #80]
  429c78:	ldp	x29, x30, [sp], #144
  429c7c:	ret
  429c80:	cmp	w1, #0x4
  429c84:	b.eq	429cf8 <ASN1_generate_nconf@plt+0xb388>  // b.none
  429c88:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429c8c:	mov	x27, x0
  429c90:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429c94:	cmp	w1, #0x7
  429c98:	b.eq	429ca8 <ASN1_generate_nconf@plt+0xb338>  // b.none
  429c9c:	cmp	w1, #0x8
  429ca0:	csel	w19, w19, w20, ne  // ne = any
  429ca4:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429ca8:	mov	w23, #0x1                   	// #1
  429cac:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429cb0:	mov	w22, #0x1                   	// #1
  429cb4:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429cb8:	add	x0, x21, #0x8
  429cbc:	mov	w22, #0x0                   	// #0
  429cc0:	mov	x27, #0x0                   	// #0
  429cc4:	mov	x21, #0x0                   	// #0
  429cc8:	mov	x20, #0x0                   	// #0
  429ccc:	mov	x24, #0x0                   	// #0
  429cd0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  429cd4:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429cd8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429cdc:	add	x2, sp, #0x74
  429ce0:	mov	x1, #0x2                   	// #2
  429ce4:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  429ce8:	cbnz	w0, 429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429cec:	b	429c0c <ASN1_generate_nconf@plt+0xb29c>
  429cf0:	mov	w28, #0x1                   	// #1
  429cf4:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429cf8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429cfc:	mov	x26, x0
  429d00:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429d04:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  429d08:	mov	w1, #0x0                   	// #0
  429d0c:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  429d10:	mov	x25, x0
  429d14:	b	429a28 <ASN1_generate_nconf@plt+0xb0b8>
  429d18:	ldr	w0, [sp, #112]
  429d1c:	cmp	w0, #0x4
  429d20:	b.eq	429f8c <ASN1_generate_nconf@plt+0xb61c>  // b.none
  429d24:	mov	x0, x20
  429d28:	mov	x3, #0x0                   	// #0
  429d2c:	mov	x2, #0x0                   	// #0
  429d30:	mov	x1, #0x0                   	// #0
  429d34:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  429d38:	mov	x24, x0
  429d3c:	mov	x27, #0x0                   	// #0
  429d40:	cbnz	x24, 429b50 <ASN1_generate_nconf@plt+0xb1e0>
  429d44:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429d48:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  429d4c:	add	x1, x1, #0x518
  429d50:	mov	x27, x24
  429d54:	ldr	x0, [x19, #152]
  429d58:	mov	w22, #0x1                   	// #1
  429d5c:	bl	419740 <BIO_printf@plt>
  429d60:	ldr	x0, [x19, #152]
  429d64:	bl	41e7f0 <ERR_print_errors@plt>
  429d68:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429d6c:	mov	x1, x24
  429d70:	mov	x0, x21
  429d74:	bl	41b980 <DSAparams_print@plt>
  429d78:	b	429b54 <ASN1_generate_nconf@plt+0xb1e4>
  429d7c:	mov	x1, x24
  429d80:	mov	x0, x21
  429d84:	bl	41d7c0 <PEM_write_bio_DSAparams@plt>
  429d88:	cbnz	w0, 429b68 <ASN1_generate_nconf@plt+0xb1f8>
  429d8c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429d90:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429d94:	add	x1, x1, #0x440
  429d98:	mov	w22, #0x1                   	// #1
  429d9c:	ldr	x0, [x19, #152]
  429da0:	bl	419740 <BIO_printf@plt>
  429da4:	ldr	x0, [x19, #152]
  429da8:	bl	41e7f0 <ERR_print_errors@plt>
  429dac:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429db0:	ldr	x0, [x26, #152]
  429db4:	mov	w22, #0x1                   	// #1
  429db8:	bl	41e7f0 <ERR_print_errors@plt>
  429dbc:	ldr	x0, [x26, #152]
  429dc0:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429dc4:	add	x1, x1, #0x1e0
  429dc8:	bl	419740 <BIO_printf@plt>
  429dcc:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429dd0:	ldr	x0, [x0]
  429dd4:	add	x1, sp, #0x6c
  429dd8:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  429ddc:	cbz	w0, 429bec <ASN1_generate_nconf@plt+0xb27c>
  429de0:	ldr	w24, [sp, #108]
  429de4:	tbz	w24, #31, 429a98 <ASN1_generate_nconf@plt+0xb128>
  429de8:	b	429bec <ASN1_generate_nconf@plt+0xb27c>
  429dec:	mov	x27, #0x0                   	// #0
  429df0:	mov	x24, #0x0                   	// #0
  429df4:	mov	w22, #0x1                   	// #1
  429df8:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429dfc:	cbnz	w22, 429b6c <ASN1_generate_nconf@plt+0xb1fc>
  429e00:	cbnz	w19, 429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429e04:	adrp	x0, 41b000 <strstr@plt>
  429e08:	mov	x2, x24
  429e0c:	add	x0, x0, #0x80
  429e10:	mov	x1, x21
  429e14:	bl	41d2e0 <ASN1_i2d_bio@plt>
  429e18:	cbnz	w0, 429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429e1c:	b	429d8c <ASN1_generate_nconf@plt+0xb41c>
  429e20:	add	x3, sp, #0x88
  429e24:	add	x2, sp, #0x80
  429e28:	add	x1, sp, #0x78
  429e2c:	mov	x0, x24
  429e30:	stp	xzr, xzr, [sp, #120]
  429e34:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429e38:	str	xzr, [sp, #136]
  429e3c:	bl	41d5b0 <DSA_get0_pqg@plt>
  429e40:	ldr	x0, [sp, #120]
  429e44:	bl	41acb0 <BN_num_bits@plt>
  429e48:	mov	w23, w0
  429e4c:	ldr	x0, [sp, #120]
  429e50:	bl	41acb0 <BN_num_bits@plt>
  429e54:	add	w2, w23, #0xe
  429e58:	adds	w23, w23, #0x7
  429e5c:	csel	w2, w2, w23, mi  // mi = first
  429e60:	mov	w23, w0
  429e64:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429e68:	add	x1, x1, #0x208
  429e6c:	asr	w0, w2, #3
  429e70:	add	w0, w0, #0x14
  429e74:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  429e78:	mov	x28, x0
  429e7c:	mov	w2, w23
  429e80:	ldr	x0, [x26, #144]
  429e84:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429e88:	add	x1, x1, #0x218
  429e8c:	bl	419740 <BIO_printf@plt>
  429e90:	ldr	x0, [x26, #144]
  429e94:	mov	x4, x28
  429e98:	ldr	x1, [sp, #120]
  429e9c:	mov	w3, w23
  429ea0:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429ea4:	add	x2, x2, #0x238
  429ea8:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  429eac:	ldr	x0, [x26, #144]
  429eb0:	mov	x4, x28
  429eb4:	ldr	x1, [sp, #128]
  429eb8:	mov	w3, w23
  429ebc:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429ec0:	add	x2, x2, #0x240
  429ec4:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  429ec8:	ldr	x0, [x26, #144]
  429ecc:	mov	x4, x28
  429ed0:	ldr	x1, [sp, #136]
  429ed4:	mov	w3, w23
  429ed8:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429edc:	add	x2, x2, #0x248
  429ee0:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  429ee4:	ldr	x0, [x26, #144]
  429ee8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429eec:	add	x1, x1, #0x250
  429ef0:	bl	419740 <BIO_printf@plt>
  429ef4:	ldr	x0, [x26, #144]
  429ef8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429efc:	add	x1, x1, #0x288
  429f00:	bl	419740 <BIO_printf@plt>
  429f04:	ldr	x0, [x26, #144]
  429f08:	mov	w3, w23
  429f0c:	mov	w2, w23
  429f10:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f14:	add	x1, x1, #0x2b8
  429f18:	bl	419740 <BIO_printf@plt>
  429f1c:	ldr	x0, [x26, #144]
  429f20:	mov	w3, w23
  429f24:	mov	w2, w23
  429f28:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f2c:	add	x1, x1, #0x308
  429f30:	bl	419740 <BIO_printf@plt>
  429f34:	ldr	x0, [x26, #144]
  429f38:	mov	w2, w23
  429f3c:	mov	w3, w23
  429f40:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f44:	add	x1, x1, #0x358
  429f48:	bl	419740 <BIO_printf@plt>
  429f4c:	ldr	x0, [x26, #144]
  429f50:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f54:	add	x1, x1, #0x3a8
  429f58:	bl	419740 <BIO_printf@plt>
  429f5c:	mov	x0, x28
  429f60:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f64:	mov	w2, #0xcc                  	// #204
  429f68:	add	x1, x1, #0x430
  429f6c:	bl	41b1e0 <CRYPTO_free@plt>
  429f70:	b	429b58 <ASN1_generate_nconf@plt+0xb1e8>
  429f74:	ldr	x0, [x26, #152]
  429f78:	mov	w3, w24
  429f7c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429f80:	add	x1, x1, #0xe8
  429f84:	bl	419740 <BIO_printf@plt>
  429f88:	b	429ae0 <ASN1_generate_nconf@plt+0xb170>
  429f8c:	mov	x2, x20
  429f90:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  429f94:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  429f98:	add	x1, x1, #0x760
  429f9c:	add	x0, x0, #0x640
  429fa0:	mov	x3, #0x0                   	// #0
  429fa4:	bl	419890 <ASN1_d2i_bio@plt>
  429fa8:	mov	x24, x0
  429fac:	b	429d3c <ASN1_generate_nconf@plt+0xb3cc>
  429fb0:	ldr	x0, [x26, #152]
  429fb4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429fb8:	mov	x24, #0x0                   	// #0
  429fbc:	add	x1, x1, #0x178
  429fc0:	mov	w22, #0x1                   	// #1
  429fc4:	bl	419740 <BIO_printf@plt>
  429fc8:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429fcc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  429fd0:	mov	w22, #0x1                   	// #1
  429fd4:	add	x1, x1, #0x1a0
  429fd8:	bl	419740 <BIO_printf@plt>
  429fdc:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  429fe0:	mov	x1, x19
  429fe4:	mov	x0, x21
  429fe8:	bl	41afa0 <i2d_DSAPrivateKey_bio@plt>
  429fec:	b	429bb4 <ASN1_generate_nconf@plt+0xb244>
  429ff0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  429ff4:	ldr	x0, [x0, #152]
  429ff8:	bl	41e7f0 <ERR_print_errors@plt>
  429ffc:	mov	x0, x19
  42a000:	bl	41cd80 <DSA_free@plt>
  42a004:	b	429c38 <ASN1_generate_nconf@plt+0xb2c8>
  42a008:	stp	x29, x30, [sp, #-208]!
  42a00c:	mov	w3, #0x8005                	// #32773
  42a010:	mov	x29, sp
  42a014:	stp	x21, x22, [sp, #32]
  42a018:	adrp	x21, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a01c:	add	x21, x21, #0x7c8
  42a020:	mov	x2, x21
  42a024:	adrp	x22, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42a028:	add	x22, x22, #0xa20
  42a02c:	stp	x19, x20, [sp, #16]
  42a030:	adrp	x19, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a034:	stp	x23, x24, [sp, #48]
  42a038:	add	x19, x19, #0x7a0
  42a03c:	mov	w20, #0x0                   	// #0
  42a040:	stp	x25, x26, [sp, #64]
  42a044:	mov	x24, #0x0                   	// #0
  42a048:	mov	x26, #0x0                   	// #0
  42a04c:	stp	x27, x28, [sp, #80]
  42a050:	add	x28, x22, #0x40
  42a054:	mov	w27, #0x0                   	// #0
  42a058:	stp	wzr, wzr, [sp, #112]
  42a05c:	mov	x25, #0x0                   	// #0
  42a060:	stp	wzr, wzr, [sp, #136]
  42a064:	stp	w3, w3, [sp, #172]
  42a068:	stp	xzr, xzr, [sp, #184]
  42a06c:	str	xzr, [sp, #200]
  42a070:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42a074:	mov	x23, x0
  42a078:	mov	w0, #0x1                   	// #1
  42a07c:	str	wzr, [sp, #108]
  42a080:	stp	xzr, xzr, [sp, #120]
  42a084:	stp	wzr, wzr, [sp, #144]
  42a088:	str	w0, [sp, #156]
  42a08c:	mov	w0, #0x4                   	// #4
  42a090:	str	w0, [sp, #152]
  42a094:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42a098:	cbz	w0, 42a0c4 <ASN1_generate_nconf@plt+0xb754>
  42a09c:	add	w0, w0, #0x1
  42a0a0:	cmp	w0, #0x13
  42a0a4:	b.hi	42a094 <ASN1_generate_nconf@plt+0xb724>  // b.pmore
  42a0a8:	ldrh	w0, [x19, w0, uxtw #1]
  42a0ac:	adr	x1, 42a0b8 <ASN1_generate_nconf@plt+0xb748>
  42a0b0:	add	x0, x1, w0, sxth #2
  42a0b4:	br	x0
  42a0b8:	mov	w20, #0x1                   	// #1
  42a0bc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42a0c0:	cbnz	w0, 42a09c <ASN1_generate_nconf@plt+0xb72c>
  42a0c4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42a0c8:	mov	w19, w0
  42a0cc:	cbnz	w0, 42a238 <ASN1_generate_nconf@plt+0xb8c8>
  42a0d0:	ldr	w0, [sp, #116]
  42a0d4:	eor	w22, w27, #0x1
  42a0d8:	mov	x1, x26
  42a0dc:	add	x3, sp, #0xc8
  42a0e0:	orr	w28, w27, w0
  42a0e4:	ldr	w0, [sp, #108]
  42a0e8:	ands	w22, w22, w0
  42a0ec:	ldr	w0, [sp, #112]
  42a0f0:	orr	w2, w0, w28
  42a0f4:	mov	x0, x25
  42a0f8:	eor	w2, w2, #0x1
  42a0fc:	csel	w22, w2, w22, eq  // eq = none
  42a100:	add	x2, sp, #0xc0
  42a104:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42a108:	cbz	w0, 42a46c <ASN1_generate_nconf@plt+0xbafc>
  42a10c:	ldr	w2, [sp, #172]
  42a110:	cmp	w2, #0x8
  42a114:	b.eq	42a43c <ASN1_generate_nconf@plt+0xbacc>  // b.none
  42a118:	ldr	x0, [sp, #120]
  42a11c:	mov	w1, #0x72                  	// #114
  42a120:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42a124:	mov	x26, x0
  42a128:	cbz	x0, 42a42c <ASN1_generate_nconf@plt+0xbabc>
  42a12c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42a130:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a134:	add	x1, x1, #0x5f0
  42a138:	ldr	x0, [x23, #152]
  42a13c:	bl	419740 <BIO_printf@plt>
  42a140:	ldr	w1, [sp, #172]
  42a144:	cmp	w1, #0x4
  42a148:	b.eq	42a3e8 <ASN1_generate_nconf@plt+0xba78>  // b.none
  42a14c:	cmp	w1, #0x8
  42a150:	b.eq	42a494 <ASN1_generate_nconf@plt+0xbb24>  // b.none
  42a154:	cbz	w27, 42a4d4 <ASN1_generate_nconf@plt+0xbb64>
  42a158:	mov	x0, x26
  42a15c:	mov	x3, #0x0                   	// #0
  42a160:	mov	x2, #0x0                   	// #0
  42a164:	mov	x1, #0x0                   	// #0
  42a168:	bl	41c670 <PEM_read_bio_EC_PUBKEY@plt>
  42a16c:	mov	x21, x0
  42a170:	cbz	x21, 42a444 <ASN1_generate_nconf@plt+0xbad4>
  42a174:	ldr	w1, [sp, #176]
  42a178:	mov	w2, w22
  42a17c:	ldr	x0, [sp, #128]
  42a180:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  42a184:	mov	x22, x0
  42a188:	cbz	x0, 42a4f0 <ASN1_generate_nconf@plt+0xbb80>
  42a18c:	mov	x0, x21
  42a190:	bl	41b0c0 <EC_KEY_get0_group@plt>
  42a194:	mov	x25, x0
  42a198:	ldr	w0, [sp, #144]
  42a19c:	cbnz	w0, 42a550 <ASN1_generate_nconf@plt+0xbbe0>
  42a1a0:	ldr	w0, [sp, #148]
  42a1a4:	cbnz	w0, 42a540 <ASN1_generate_nconf@plt+0xbbd0>
  42a1a8:	ldr	w0, [sp, #136]
  42a1ac:	cbnz	w0, 42a530 <ASN1_generate_nconf@plt+0xbbc0>
  42a1b0:	ldr	w0, [sp, #108]
  42a1b4:	cbnz	w0, 42a504 <ASN1_generate_nconf@plt+0xbb94>
  42a1b8:	ldr	w0, [sp, #140]
  42a1bc:	cbnz	w0, 42a400 <ASN1_generate_nconf@plt+0xba90>
  42a1c0:	cbnz	w20, 42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a1c4:	ldr	x0, [x23, #152]
  42a1c8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a1cc:	add	x1, x1, #0x628
  42a1d0:	bl	419740 <BIO_printf@plt>
  42a1d4:	ldr	w0, [sp, #176]
  42a1d8:	cmp	w0, #0x4
  42a1dc:	ldr	w0, [sp, #112]
  42a1e0:	b.eq	42a57c <ASN1_generate_nconf@plt+0xbc0c>  // b.none
  42a1e4:	cbnz	w0, 42a598 <ASN1_generate_nconf@plt+0xbc28>
  42a1e8:	cbz	w28, 42a5bc <ASN1_generate_nconf@plt+0xbc4c>
  42a1ec:	mov	x1, x21
  42a1f0:	mov	x0, x22
  42a1f4:	bl	41e950 <PEM_write_bio_EC_PUBKEY@plt>
  42a1f8:	str	w0, [sp, #180]
  42a1fc:	mov	w19, #0x0                   	// #0
  42a200:	cbnz	w0, 42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a204:	ldr	x0, [x23, #152]
  42a208:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42a20c:	add	x1, x1, #0xd38
  42a210:	mov	w19, #0x1                   	// #1
  42a214:	bl	419740 <BIO_printf@plt>
  42a218:	ldr	x0, [x23, #152]
  42a21c:	bl	41e7f0 <ERR_print_errors@plt>
  42a220:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a224:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a228:	add	x2, sp, #0xac
  42a22c:	mov	x1, #0x7be                 	// #1982
  42a230:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42a234:	cbnz	w0, 42a094 <ASN1_generate_nconf@plt+0xb724>
  42a238:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42a23c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42a240:	mov	x2, x23
  42a244:	add	x1, x1, #0x238
  42a248:	ldr	x0, [x0, #152]
  42a24c:	mov	w19, #0x1                   	// #1
  42a250:	mov	x21, #0x0                   	// #0
  42a254:	mov	x22, #0x0                   	// #0
  42a258:	mov	x26, #0x0                   	// #0
  42a25c:	bl	419740 <BIO_printf@plt>
  42a260:	mov	x0, x26
  42a264:	bl	41df00 <BIO_free@plt>
  42a268:	mov	x0, x22
  42a26c:	bl	41ce30 <BIO_free_all@plt>
  42a270:	mov	x0, x21
  42a274:	bl	419930 <EC_KEY_free@plt>
  42a278:	mov	x0, x24
  42a27c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42a280:	ldr	x0, [sp, #192]
  42a284:	adrp	x20, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a288:	add	x20, x20, #0x638
  42a28c:	mov	w2, #0x117                 	// #279
  42a290:	mov	x1, x20
  42a294:	bl	41b1e0 <CRYPTO_free@plt>
  42a298:	ldr	x0, [sp, #200]
  42a29c:	mov	x1, x20
  42a2a0:	mov	w2, #0x118                 	// #280
  42a2a4:	bl	41b1e0 <CRYPTO_free@plt>
  42a2a8:	mov	w0, w19
  42a2ac:	ldp	x19, x20, [sp, #16]
  42a2b0:	ldp	x21, x22, [sp, #32]
  42a2b4:	ldp	x23, x24, [sp, #48]
  42a2b8:	ldp	x25, x26, [sp, #64]
  42a2bc:	ldp	x27, x28, [sp, #80]
  42a2c0:	ldp	x29, x30, [sp], #208
  42a2c4:	ret
  42a2c8:	mov	w0, #0x1                   	// #1
  42a2cc:	str	w0, [sp, #140]
  42a2d0:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a2d4:	mov	w0, #0x1                   	// #1
  42a2d8:	str	w0, [sp, #136]
  42a2dc:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a2e0:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42a2e4:	add	x1, sp, #0xb8
  42a2e8:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  42a2ec:	cbnz	w0, 42a094 <ASN1_generate_nconf@plt+0xb724>
  42a2f0:	b	42a238 <ASN1_generate_nconf@plt+0xb8c8>
  42a2f4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a2f8:	add	x2, sp, #0xb4
  42a2fc:	mov	x1, x22
  42a300:	bl	45f550 <ASN1_generate_nconf@plt+0x40be0>
  42a304:	cbz	w0, 42a238 <ASN1_generate_nconf@plt+0xb8c8>
  42a308:	mov	w0, #0x1                   	// #1
  42a30c:	str	w0, [sp, #144]
  42a310:	ldr	w0, [sp, #180]
  42a314:	str	w0, [sp, #152]
  42a318:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a31c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a320:	add	x2, sp, #0xb4
  42a324:	mov	x1, x28
  42a328:	bl	45f550 <ASN1_generate_nconf@plt+0x40be0>
  42a32c:	cbz	w0, 42a238 <ASN1_generate_nconf@plt+0xb8c8>
  42a330:	mov	w0, #0x1                   	// #1
  42a334:	str	w0, [sp, #148]
  42a338:	ldr	w0, [sp, #180]
  42a33c:	str	w0, [sp, #156]
  42a340:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a344:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a348:	mov	x26, x0
  42a34c:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a350:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a354:	mov	x25, x0
  42a358:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a35c:	mov	w0, #0x1                   	// #1
  42a360:	str	w0, [sp, #116]
  42a364:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a368:	mov	w27, #0x1                   	// #1
  42a36c:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a370:	mov	w0, #0x1                   	// #1
  42a374:	str	w0, [sp, #112]
  42a378:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a37c:	mov	w0, #0x1                   	// #1
  42a380:	str	w0, [sp, #108]
  42a384:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a388:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a38c:	str	x0, [sp, #128]
  42a390:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a394:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a398:	str	x0, [sp, #120]
  42a39c:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a3a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a3a4:	mov	w1, #0x0                   	// #0
  42a3a8:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42a3ac:	mov	x24, x0
  42a3b0:	b	42a094 <ASN1_generate_nconf@plt+0xb724>
  42a3b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a3b8:	add	x2, sp, #0xb0
  42a3bc:	mov	x1, #0x2                   	// #2
  42a3c0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42a3c4:	cbnz	w0, 42a094 <ASN1_generate_nconf@plt+0xb724>
  42a3c8:	b	42a238 <ASN1_generate_nconf@plt+0xb8c8>
  42a3cc:	mov	x0, x21
  42a3d0:	mov	w19, #0x0                   	// #0
  42a3d4:	mov	x21, #0x0                   	// #0
  42a3d8:	mov	x22, #0x0                   	// #0
  42a3dc:	mov	x26, #0x0                   	// #0
  42a3e0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42a3e4:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a3e8:	mov	x0, x26
  42a3ec:	mov	x1, #0x0                   	// #0
  42a3f0:	cbz	w27, 42a4f8 <ASN1_generate_nconf@plt+0xbb88>
  42a3f4:	bl	41dff0 <d2i_EC_PUBKEY_bio@plt>
  42a3f8:	mov	x21, x0
  42a3fc:	b	42a170 <ASN1_generate_nconf@plt+0xb800>
  42a400:	mov	x0, x21
  42a404:	bl	41a4e0 <EC_KEY_check_key@plt>
  42a408:	cmp	w0, #0x1
  42a40c:	ldr	x0, [x23, #152]
  42a410:	b.eq	42a5ac <ASN1_generate_nconf@plt+0xbc3c>  // b.none
  42a414:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a418:	add	x1, x1, #0x610
  42a41c:	bl	419740 <BIO_printf@plt>
  42a420:	ldr	x0, [x23, #152]
  42a424:	bl	41e7f0 <ERR_print_errors@plt>
  42a428:	b	42a1c0 <ASN1_generate_nconf@plt+0xb850>
  42a42c:	mov	x21, #0x0                   	// #0
  42a430:	mov	x22, #0x0                   	// #0
  42a434:	mov	w19, #0x1                   	// #1
  42a438:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a43c:	mov	x26, #0x0                   	// #0
  42a440:	b	42a12c <ASN1_generate_nconf@plt+0xb7bc>
  42a444:	ldr	x0, [x23, #152]
  42a448:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42a44c:	add	x1, x1, #0xc98
  42a450:	mov	w19, #0x1                   	// #1
  42a454:	mov	x21, #0x0                   	// #0
  42a458:	mov	x22, #0x0                   	// #0
  42a45c:	bl	419740 <BIO_printf@plt>
  42a460:	ldr	x0, [x23, #152]
  42a464:	bl	41e7f0 <ERR_print_errors@plt>
  42a468:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a46c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42a470:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42a474:	mov	w19, #0x1                   	// #1
  42a478:	add	x1, x1, #0xc48
  42a47c:	ldr	x0, [x0, #152]
  42a480:	mov	x21, #0x0                   	// #0
  42a484:	mov	x22, #0x0                   	// #0
  42a488:	mov	x26, #0x0                   	// #0
  42a48c:	bl	419740 <BIO_printf@plt>
  42a490:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a494:	ldr	x0, [sp, #120]
  42a498:	ldr	x3, [sp, #192]
  42a49c:	cbz	w27, 42a560 <ASN1_generate_nconf@plt+0xbbf0>
  42a4a0:	mov	x4, x24
  42a4a4:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42a4a8:	mov	w2, #0x1                   	// #1
  42a4ac:	add	x5, x5, #0xc78
  42a4b0:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  42a4b4:	mov	x25, x0
  42a4b8:	cbz	x25, 42a444 <ASN1_generate_nconf@plt+0xbad4>
  42a4bc:	mov	x0, x25
  42a4c0:	bl	419ce0 <EVP_PKEY_get1_EC_KEY@plt>
  42a4c4:	mov	x21, x0
  42a4c8:	mov	x0, x25
  42a4cc:	bl	41d9c0 <EVP_PKEY_free@plt>
  42a4d0:	b	42a170 <ASN1_generate_nconf@plt+0xb800>
  42a4d4:	ldr	x3, [sp, #192]
  42a4d8:	mov	x0, x26
  42a4dc:	mov	x2, #0x0                   	// #0
  42a4e0:	mov	x1, #0x0                   	// #0
  42a4e4:	bl	41cda0 <PEM_read_bio_ECPrivateKey@plt>
  42a4e8:	mov	x21, x0
  42a4ec:	b	42a170 <ASN1_generate_nconf@plt+0xb800>
  42a4f0:	mov	w19, #0x1                   	// #1
  42a4f4:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a4f8:	bl	419560 <d2i_ECPrivateKey_bio@plt>
  42a4fc:	mov	x21, x0
  42a500:	b	42a170 <ASN1_generate_nconf@plt+0xb800>
  42a504:	mov	x1, x21
  42a508:	mov	x0, x22
  42a50c:	mov	w2, #0x0                   	// #0
  42a510:	bl	41b040 <EC_KEY_print@plt>
  42a514:	cbnz	w0, 42a1b8 <ASN1_generate_nconf@plt+0xb848>
  42a518:	ldr	x0, [sp, #128]
  42a51c:	bl	41be90 <perror@plt>
  42a520:	ldr	w19, [sp, #108]
  42a524:	ldr	x0, [x23, #152]
  42a528:	bl	41e7f0 <ERR_print_errors@plt>
  42a52c:	b	42a260 <ASN1_generate_nconf@plt+0xb8f0>
  42a530:	mov	x0, x21
  42a534:	mov	w1, #0x2                   	// #2
  42a538:	bl	41a540 <EC_KEY_set_enc_flags@plt>
  42a53c:	b	42a1b0 <ASN1_generate_nconf@plt+0xb840>
  42a540:	ldr	w1, [sp, #156]
  42a544:	mov	x0, x21
  42a548:	bl	41e160 <EC_KEY_set_asn1_flag@plt>
  42a54c:	b	42a1a8 <ASN1_generate_nconf@plt+0xb838>
  42a550:	ldr	w1, [sp, #152]
  42a554:	mov	x0, x21
  42a558:	bl	41c6d0 <EC_KEY_set_conv_form@plt>
  42a55c:	b	42a1a0 <ASN1_generate_nconf@plt+0xb830>
  42a560:	mov	x4, x24
  42a564:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42a568:	mov	w2, #0x1                   	// #1
  42a56c:	add	x5, x5, #0xc88
  42a570:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  42a574:	mov	x25, x0
  42a578:	b	42a4b8 <ASN1_generate_nconf@plt+0xbb48>
  42a57c:	cbnz	w0, 42a5f0 <ASN1_generate_nconf@plt+0xbc80>
  42a580:	mov	x1, x21
  42a584:	mov	x0, x22
  42a588:	cbz	w28, 42a5e4 <ASN1_generate_nconf@plt+0xbc74>
  42a58c:	bl	41b5c0 <i2d_EC_PUBKEY_bio@plt>
  42a590:	str	w0, [sp, #180]
  42a594:	b	42a1fc <ASN1_generate_nconf@plt+0xb88c>
  42a598:	mov	x1, x25
  42a59c:	mov	x0, x22
  42a5a0:	bl	41a110 <PEM_write_bio_ECPKParameters@plt>
  42a5a4:	str	w0, [sp, #180]
  42a5a8:	b	42a1fc <ASN1_generate_nconf@plt+0xb88c>
  42a5ac:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a5b0:	add	x1, x1, #0x600
  42a5b4:	bl	419740 <BIO_printf@plt>
  42a5b8:	b	42a1c0 <ASN1_generate_nconf@plt+0xb850>
  42a5bc:	ldr	x2, [sp, #184]
  42a5c0:	mov	x1, x21
  42a5c4:	ldr	x6, [sp, #200]
  42a5c8:	mov	x0, x22
  42a5cc:	mov	x5, #0x0                   	// #0
  42a5d0:	mov	w4, #0x0                   	// #0
  42a5d4:	mov	x3, #0x0                   	// #0
  42a5d8:	bl	41c7d0 <PEM_write_bio_ECPrivateKey@plt>
  42a5dc:	str	w0, [sp, #180]
  42a5e0:	b	42a1fc <ASN1_generate_nconf@plt+0xb88c>
  42a5e4:	bl	419920 <i2d_ECPrivateKey_bio@plt>
  42a5e8:	str	w0, [sp, #180]
  42a5ec:	b	42a1fc <ASN1_generate_nconf@plt+0xb88c>
  42a5f0:	mov	x2, x25
  42a5f4:	mov	x1, x22
  42a5f8:	adrp	x0, 41b000 <strstr@plt>
  42a5fc:	add	x0, x0, #0x7c0
  42a600:	bl	41d2e0 <ASN1_i2d_bio@plt>
  42a604:	str	w0, [sp, #180]
  42a608:	b	42a1fc <ASN1_generate_nconf@plt+0xb88c>
  42a60c:	nop
  42a610:	stp	x29, x30, [sp, #-160]!
  42a614:	mov	w3, #0x8005                	// #32773
  42a618:	mov	w4, #0x1                   	// #1
  42a61c:	mov	x29, sp
  42a620:	stp	x21, x22, [sp, #32]
  42a624:	adrp	x22, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42a628:	add	x22, x22, #0x310
  42a62c:	stp	x23, x24, [sp, #48]
  42a630:	adrp	x23, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42a634:	add	x23, x23, #0xa90
  42a638:	mov	x2, x22
  42a63c:	stp	x19, x20, [sp, #16]
  42a640:	adrp	x20, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42a644:	add	x20, x20, #0x2e8
  42a648:	stp	x25, x26, [sp, #64]
  42a64c:	mov	w21, #0x0                   	// #0
  42a650:	stp	x27, x28, [sp, #80]
  42a654:	add	x28, x23, #0x40
  42a658:	mov	w19, #0x0                   	// #0
  42a65c:	str	wzr, [sp, #96]
  42a660:	mov	x27, #0x0                   	// #0
  42a664:	stp	w4, w3, [sp, #144]
  42a668:	mov	x26, #0x0                   	// #0
  42a66c:	stp	w3, wzr, [sp, #152]
  42a670:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42a674:	mov	x25, #0x0                   	// #0
  42a678:	mov	x24, x0
  42a67c:	mov	w0, #0x4                   	// #4
  42a680:	str	wzr, [sp, #104]
  42a684:	str	xzr, [sp, #112]
  42a688:	str	wzr, [sp, #120]
  42a68c:	stp	w0, wzr, [sp, #128]
  42a690:	stp	wzr, wzr, [sp, #136]
  42a694:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42a698:	mov	w1, w0
  42a69c:	cbz	w0, 42a6dc <ASN1_generate_nconf@plt+0xbd6c>
  42a6a0:	cmp	w1, #0x10
  42a6a4:	b.gt	42a8d4 <ASN1_generate_nconf@plt+0xbf64>
  42a6a8:	cmn	w1, #0x1
  42a6ac:	b.lt	42a694 <ASN1_generate_nconf@plt+0xbd24>  // b.tstop
  42a6b0:	add	w1, w1, #0x1
  42a6b4:	cmp	w1, #0x11
  42a6b8:	b.hi	42a694 <ASN1_generate_nconf@plt+0xbd24>  // b.pmore
  42a6bc:	ldrh	w0, [x20, w1, uxtw #1]
  42a6c0:	adr	x1, 42a6cc <ASN1_generate_nconf@plt+0xbd5c>
  42a6c4:	add	x0, x1, w0, sxth #2
  42a6c8:	br	x0
  42a6cc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42a6d0:	mov	w19, #0x1                   	// #1
  42a6d4:	mov	w1, w0
  42a6d8:	cbnz	w0, 42a6a0 <ASN1_generate_nconf@plt+0xbd30>
  42a6dc:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42a6e0:	cbnz	w0, 42a804 <ASN1_generate_nconf@plt+0xbe94>
  42a6e4:	ldr	w2, [sp, #148]
  42a6e8:	mov	x0, x27
  42a6ec:	mov	w1, #0x72                  	// #114
  42a6f0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42a6f4:	mov	x20, x0
  42a6f8:	cbz	x0, 42a8e8 <ASN1_generate_nconf@plt+0xbf78>
  42a6fc:	ldr	w2, [sp, #96]
  42a700:	ldr	w1, [sp, #152]
  42a704:	ldr	x0, [sp, #112]
  42a708:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  42a70c:	mov	x22, x0
  42a710:	cbz	x0, 42a9f4 <ASN1_generate_nconf@plt+0xc084>
  42a714:	ldr	w0, [sp, #104]
  42a718:	cbnz	w0, 42ab10 <ASN1_generate_nconf@plt+0xc1a0>
  42a71c:	cbz	x26, 42ac00 <ASN1_generate_nconf@plt+0xc290>
  42a720:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a724:	mov	x0, x26
  42a728:	add	x1, x1, #0x9e0
  42a72c:	bl	41d250 <strcmp@plt>
  42a730:	cbz	w0, 42acd0 <ASN1_generate_nconf@plt+0xc360>
  42a734:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a738:	mov	x0, x26
  42a73c:	add	x1, x1, #0xa28
  42a740:	bl	41d250 <strcmp@plt>
  42a744:	cbnz	w0, 42ac70 <ASN1_generate_nconf@plt+0xc300>
  42a748:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42a74c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a750:	add	x1, x1, #0xa38
  42a754:	ldr	x0, [x0, #152]
  42a758:	bl	419740 <BIO_printf@plt>
  42a75c:	mov	w0, #0x19f                 	// #415
  42a760:	bl	41a230 <EC_GROUP_new_by_curve_name@plt>
  42a764:	mov	x23, x0
  42a768:	cbz	x0, 42aeb0 <ASN1_generate_nconf@plt+0xc540>
  42a76c:	ldr	w1, [sp, #144]
  42a770:	bl	41d520 <EC_GROUP_set_asn1_flag@plt>
  42a774:	ldr	w1, [sp, #128]
  42a778:	mov	x0, x23
  42a77c:	bl	41be70 <EC_GROUP_set_point_conversion_form@plt>
  42a780:	ldr	w0, [sp, #156]
  42a784:	cbnz	w0, 42acec <ASN1_generate_nconf@plt+0xc37c>
  42a788:	ldr	w0, [sp, #140]
  42a78c:	cbnz	w0, 42acfc <ASN1_generate_nconf@plt+0xc38c>
  42a790:	ldr	w0, [sp, #132]
  42a794:	cbnz	w0, 42aa54 <ASN1_generate_nconf@plt+0xc0e4>
  42a798:	cbnz	w21, 42ad0c <ASN1_generate_nconf@plt+0xc39c>
  42a79c:	ldr	w0, [sp, #120]
  42a7a0:	cbnz	w0, 42aa1c <ASN1_generate_nconf@plt+0xc0ac>
  42a7a4:	cbnz	w19, 42ad2c <ASN1_generate_nconf@plt+0xc3bc>
  42a7a8:	mov	x21, #0x0                   	// #0
  42a7ac:	mov	x7, #0x0                   	// #0
  42a7b0:	mov	x28, #0x0                   	// #0
  42a7b4:	mov	x8, #0x0                   	// #0
  42a7b8:	mov	x27, #0x0                   	// #0
  42a7bc:	mov	x24, #0x0                   	// #0
  42a7c0:	mov	x26, #0x0                   	// #0
  42a7c4:	ldr	w0, [sp, #152]
  42a7c8:	cmp	w0, #0x4
  42a7cc:	b.eq	42ae2c <ASN1_generate_nconf@plt+0xc4bc>  // b.none
  42a7d0:	ldr	w0, [sp, #136]
  42a7d4:	cbz	w0, 42aef4 <ASN1_generate_nconf@plt+0xc584>
  42a7d8:	ldr	w0, [sp, #96]
  42a7dc:	cbnz	w0, 42aa68 <ASN1_generate_nconf@plt+0xc0f8>
  42a7e0:	mov	w19, #0x0                   	// #0
  42a7e4:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42a7e8:	mov	w21, #0x1                   	// #1
  42a7ec:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a7f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a7f4:	add	x2, sp, #0x94
  42a7f8:	mov	x1, #0x2                   	// #2
  42a7fc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42a800:	cbnz	w0, 42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a804:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42a808:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42a80c:	mov	x2, x24
  42a810:	add	x1, x1, #0x238
  42a814:	ldr	x0, [x0, #152]
  42a818:	mov	w19, #0x1                   	// #1
  42a81c:	mov	x21, #0x0                   	// #0
  42a820:	mov	x23, #0x0                   	// #0
  42a824:	mov	x22, #0x0                   	// #0
  42a828:	mov	x20, #0x0                   	// #0
  42a82c:	bl	419740 <BIO_printf@plt>
  42a830:	mov	x7, #0x0                   	// #0
  42a834:	mov	x28, #0x0                   	// #0
  42a838:	mov	x8, #0x0                   	// #0
  42a83c:	mov	x27, #0x0                   	// #0
  42a840:	mov	x24, #0x0                   	// #0
  42a844:	mov	x26, #0x0                   	// #0
  42a848:	mov	x0, x8
  42a84c:	str	x7, [sp, #96]
  42a850:	bl	41e870 <BN_free@plt>
  42a854:	mov	x0, x28
  42a858:	bl	41e870 <BN_free@plt>
  42a85c:	ldr	x7, [sp, #96]
  42a860:	mov	x0, x7
  42a864:	bl	41e870 <BN_free@plt>
  42a868:	mov	x0, x26
  42a86c:	bl	41e870 <BN_free@plt>
  42a870:	mov	x0, x24
  42a874:	bl	41e870 <BN_free@plt>
  42a878:	mov	x0, x27
  42a87c:	bl	41e870 <BN_free@plt>
  42a880:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42a884:	add	x1, x1, #0x9c0
  42a888:	mov	w2, #0x1ba                 	// #442
  42a88c:	mov	x0, x21
  42a890:	bl	41b1e0 <CRYPTO_free@plt>
  42a894:	mov	x0, x23
  42a898:	bl	41aa20 <EC_GROUP_free@plt>
  42a89c:	mov	x0, x25
  42a8a0:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42a8a4:	mov	x0, x20
  42a8a8:	bl	41df00 <BIO_free@plt>
  42a8ac:	mov	x0, x22
  42a8b0:	bl	41ce30 <BIO_free_all@plt>
  42a8b4:	mov	w0, w19
  42a8b8:	ldp	x19, x20, [sp, #16]
  42a8bc:	ldp	x21, x22, [sp, #32]
  42a8c0:	ldp	x23, x24, [sp, #48]
  42a8c4:	ldp	x25, x26, [sp, #64]
  42a8c8:	ldp	x27, x28, [sp, #80]
  42a8cc:	ldp	x29, x30, [sp], #160
  42a8d0:	ret
  42a8d4:	sub	w1, w1, #0x5dd
  42a8d8:	cmp	w1, #0x1
  42a8dc:	b.hi	42a694 <ASN1_generate_nconf@plt+0xbd24>  // b.pmore
  42a8e0:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  42a8e4:	cbnz	w0, 42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a8e8:	mov	w19, #0x1                   	// #1
  42a8ec:	mov	x21, #0x0                   	// #0
  42a8f0:	mov	x23, #0x0                   	// #0
  42a8f4:	mov	x22, #0x0                   	// #0
  42a8f8:	mov	x20, #0x0                   	// #0
  42a8fc:	b	42a830 <ASN1_generate_nconf@plt+0xbec0>
  42a900:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a904:	mov	w1, #0x0                   	// #0
  42a908:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42a90c:	mov	x25, x0
  42a910:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a914:	mov	w0, #0x1                   	// #1
  42a918:	str	w0, [sp, #96]
  42a91c:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a920:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a924:	add	x2, sp, #0x90
  42a928:	mov	x1, x28
  42a92c:	bl	45f550 <ASN1_generate_nconf@plt+0x40be0>
  42a930:	cbz	w0, 42a804 <ASN1_generate_nconf@plt+0xbe94>
  42a934:	mov	w0, #0x1                   	// #1
  42a938:	str	w0, [sp, #140]
  42a93c:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a940:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a944:	add	x2, sp, #0x9c
  42a948:	mov	x1, x23
  42a94c:	bl	45f550 <ASN1_generate_nconf@plt+0x40be0>
  42a950:	cbz	w0, 42a804 <ASN1_generate_nconf@plt+0xbe94>
  42a954:	ldr	w1, [sp, #156]
  42a958:	mov	w0, #0x1                   	// #1
  42a95c:	str	w1, [sp, #128]
  42a960:	str	w0, [sp, #156]
  42a964:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a968:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a96c:	mov	x26, x0
  42a970:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a974:	mov	w0, #0x1                   	// #1
  42a978:	str	w0, [sp, #136]
  42a97c:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a980:	mov	w0, #0x1                   	// #1
  42a984:	str	w0, [sp, #132]
  42a988:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a98c:	mov	w0, #0x1                   	// #1
  42a990:	str	w0, [sp, #104]
  42a994:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a998:	mov	w0, #0x1                   	// #1
  42a99c:	str	w0, [sp, #120]
  42a9a0:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a9a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a9a8:	str	x0, [sp, #112]
  42a9ac:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a9b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a9b4:	mov	x27, x0
  42a9b8:	b	42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a9bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42a9c0:	add	x2, sp, #0x98
  42a9c4:	mov	x1, #0x2                   	// #2
  42a9c8:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42a9cc:	cbnz	w0, 42a694 <ASN1_generate_nconf@plt+0xbd24>
  42a9d0:	b	42a804 <ASN1_generate_nconf@plt+0xbe94>
  42a9d4:	mov	x0, x22
  42a9d8:	mov	w19, #0x0                   	// #0
  42a9dc:	mov	x21, #0x0                   	// #0
  42a9e0:	mov	x23, #0x0                   	// #0
  42a9e4:	mov	x22, #0x0                   	// #0
  42a9e8:	mov	x20, #0x0                   	// #0
  42a9ec:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42a9f0:	b	42a830 <ASN1_generate_nconf@plt+0xbec0>
  42a9f4:	mov	x21, #0x0                   	// #0
  42a9f8:	mov	x23, #0x0                   	// #0
  42a9fc:	mov	x7, #0x0                   	// #0
  42aa00:	mov	x28, #0x0                   	// #0
  42aa04:	mov	x8, #0x0                   	// #0
  42aa08:	mov	x27, #0x0                   	// #0
  42aa0c:	mov	x24, #0x0                   	// #0
  42aa10:	mov	x26, #0x0                   	// #0
  42aa14:	mov	w19, #0x1                   	// #1
  42aa18:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42aa1c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42aa20:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42aa24:	add	x1, x1, #0xae0
  42aa28:	ldr	x0, [x24, #152]
  42aa2c:	bl	419740 <BIO_printf@plt>
  42aa30:	mov	x0, x23
  42aa34:	mov	x1, #0x0                   	// #0
  42aa38:	bl	41d3e0 <EC_GROUP_check@plt>
  42aa3c:	cbz	w0, 42af10 <ASN1_generate_nconf@plt+0xc5a0>
  42aa40:	ldr	x0, [x24, #152]
  42aa44:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  42aa48:	add	x1, x1, #0x9a0
  42aa4c:	bl	419740 <BIO_printf@plt>
  42aa50:	b	42a7a4 <ASN1_generate_nconf@plt+0xbe34>
  42aa54:	mov	x0, x23
  42aa58:	mov	x2, #0x0                   	// #0
  42aa5c:	mov	x1, #0x0                   	// #0
  42aa60:	bl	41d720 <EC_GROUP_set_seed@plt>
  42aa64:	b	42a798 <ASN1_generate_nconf@plt+0xbe28>
  42aa68:	stp	x8, x7, [sp, #96]
  42aa6c:	bl	4199e0 <EC_KEY_new@plt>
  42aa70:	mov	w19, #0x1                   	// #1
  42aa74:	ldp	x8, x7, [sp, #96]
  42aa78:	cbz	x0, 42a848 <ASN1_generate_nconf@plt+0xbed8>
  42aa7c:	mov	x1, x23
  42aa80:	stp	x8, x7, [sp, #96]
  42aa84:	str	x0, [sp, #112]
  42aa88:	bl	41aad0 <EC_KEY_set_group@plt>
  42aa8c:	ldp	x8, x7, [sp, #96]
  42aa90:	ldr	x9, [sp, #112]
  42aa94:	cbz	w0, 42afa8 <ASN1_generate_nconf@plt+0xc638>
  42aa98:	ldr	w0, [sp, #156]
  42aa9c:	cbnz	w0, 42af88 <ASN1_generate_nconf@plt+0xc618>
  42aaa0:	mov	x0, x9
  42aaa4:	stp	x9, x8, [sp, #96]
  42aaa8:	str	x7, [sp, #112]
  42aaac:	bl	41b4a0 <EC_KEY_generate_key@plt>
  42aab0:	ldp	x9, x8, [sp, #96]
  42aab4:	ldr	x7, [sp, #112]
  42aab8:	cbz	w0, 42b324 <ASN1_generate_nconf@plt+0xc9b4>
  42aabc:	ldr	w0, [sp, #152]
  42aac0:	stp	x8, x7, [sp, #104]
  42aac4:	cmp	w0, #0x4
  42aac8:	b.eq	42af6c <ASN1_generate_nconf@plt+0xc5fc>  // b.none
  42aacc:	mov	x1, x9
  42aad0:	mov	x0, x22
  42aad4:	mov	x6, #0x0                   	// #0
  42aad8:	mov	x5, #0x0                   	// #0
  42aadc:	mov	w4, #0x0                   	// #0
  42aae0:	mov	x3, #0x0                   	// #0
  42aae4:	mov	x2, #0x0                   	// #0
  42aae8:	str	x9, [sp, #96]
  42aaec:	bl	41c7d0 <PEM_write_bio_ECPrivateKey@plt>
  42aaf0:	ldp	x9, x8, [sp, #96]
  42aaf4:	ldr	x7, [sp, #112]
  42aaf8:	mov	x0, x9
  42aafc:	stp	x8, x7, [sp, #96]
  42ab00:	bl	419930 <EC_KEY_free@plt>
  42ab04:	mov	w19, #0x0                   	// #0
  42ab08:	ldp	x8, x7, [sp, #96]
  42ab0c:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42ab10:	mov	x1, #0x0                   	// #0
  42ab14:	mov	x0, #0x0                   	// #0
  42ab18:	bl	419fb0 <EC_get_builtin_curves@plt>
  42ab1c:	mov	x21, x0
  42ab20:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ab24:	lsl	w0, w0, #4
  42ab28:	add	x1, x1, #0x9b0
  42ab2c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42ab30:	mov	x1, x21
  42ab34:	str	x0, [sp, #96]
  42ab38:	bl	419fb0 <EC_get_builtin_curves@plt>
  42ab3c:	cbz	x0, 42add8 <ASN1_generate_nconf@plt+0xc468>
  42ab40:	cbz	x21, 42abb0 <ASN1_generate_nconf@plt+0xc240>
  42ab44:	ldr	x19, [sp, #96]
  42ab48:	adrp	x26, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ab4c:	adrp	x24, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ab50:	adrp	x23, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ab54:	adrp	x28, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ab58:	add	x26, x26, #0x9d0
  42ab5c:	add	x24, x24, #0xa48
  42ab60:	add	x23, x23, #0x990
  42ab64:	add	x28, x28, #0xdc8
  42ab68:	add	x21, x19, x21, lsl #4
  42ab6c:	ldr	w0, [x19]
  42ab70:	add	x19, x19, #0x10
  42ab74:	ldur	x27, [x19, #-8]
  42ab78:	bl	41de40 <OBJ_nid2sn@plt>
  42ab7c:	mov	x2, x0
  42ab80:	cmp	x27, #0x0
  42ab84:	csel	x27, x23, x27, eq  // eq = none
  42ab88:	cbz	x0, 42abd4 <ASN1_generate_nconf@plt+0xc264>
  42ab8c:	mov	x1, x26
  42ab90:	mov	x0, x22
  42ab94:	bl	419740 <BIO_printf@plt>
  42ab98:	mov	x2, x27
  42ab9c:	mov	x1, x24
  42aba0:	mov	x0, x22
  42aba4:	bl	419740 <BIO_printf@plt>
  42aba8:	cmp	x21, x19
  42abac:	b.ne	42ab6c <ASN1_generate_nconf@plt+0xc1fc>  // b.any
  42abb0:	ldr	x0, [sp, #96]
  42abb4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42abb8:	mov	w2, #0xcb                  	// #203
  42abbc:	add	x1, x1, #0x9c0
  42abc0:	mov	w19, #0x0                   	// #0
  42abc4:	mov	x21, #0x0                   	// #0
  42abc8:	mov	x23, #0x0                   	// #0
  42abcc:	bl	41b1e0 <CRYPTO_free@plt>
  42abd0:	b	42a830 <ASN1_generate_nconf@plt+0xbec0>
  42abd4:	mov	x2, x28
  42abd8:	mov	x1, x26
  42abdc:	mov	x0, x22
  42abe0:	bl	419740 <BIO_printf@plt>
  42abe4:	mov	x2, x27
  42abe8:	mov	x1, x24
  42abec:	mov	x0, x22
  42abf0:	bl	419740 <BIO_printf@plt>
  42abf4:	cmp	x19, x21
  42abf8:	b.ne	42ab6c <ASN1_generate_nconf@plt+0xc1fc>  // b.any
  42abfc:	b	42abb0 <ASN1_generate_nconf@plt+0xc240>
  42ac00:	ldr	w0, [sp, #148]
  42ac04:	cmp	w0, #0x4
  42ac08:	b.eq	42ae90 <ASN1_generate_nconf@plt+0xc520>  // b.none
  42ac0c:	mov	x0, x20
  42ac10:	mov	x3, #0x0                   	// #0
  42ac14:	mov	x2, #0x0                   	// #0
  42ac18:	mov	x1, #0x0                   	// #0
  42ac1c:	bl	41a260 <PEM_read_bio_ECPKParameters@plt>
  42ac20:	mov	x23, x0
  42ac24:	cbnz	x23, 42a780 <ASN1_generate_nconf@plt+0xbe10>
  42ac28:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ac2c:	mov	x7, #0x0                   	// #0
  42ac30:	mov	x8, #0x0                   	// #0
  42ac34:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ac38:	ldr	x0, [x19, #152]
  42ac3c:	add	x1, x1, #0xab0
  42ac40:	stp	x8, x7, [sp, #96]
  42ac44:	mov	x21, #0x0                   	// #0
  42ac48:	mov	x28, #0x0                   	// #0
  42ac4c:	bl	419740 <BIO_printf@plt>
  42ac50:	mov	x27, #0x0                   	// #0
  42ac54:	ldr	x0, [x19, #152]
  42ac58:	mov	x24, #0x0                   	// #0
  42ac5c:	mov	x26, #0x0                   	// #0
  42ac60:	mov	w19, #0x1                   	// #1
  42ac64:	bl	41e7f0 <ERR_print_errors@plt>
  42ac68:	ldp	x8, x7, [sp, #96]
  42ac6c:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42ac70:	mov	x0, x26
  42ac74:	bl	41cd50 <OBJ_sn2nid@plt>
  42ac78:	cbnz	w0, 42a760 <ASN1_generate_nconf@plt+0xbdf0>
  42ac7c:	mov	x0, x26
  42ac80:	bl	41ca80 <EC_curve_nist2nid@plt>
  42ac84:	cbnz	w0, 42a760 <ASN1_generate_nconf@plt+0xbdf0>
  42ac88:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ac8c:	mov	x7, #0x0                   	// #0
  42ac90:	mov	x2, x26
  42ac94:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ac98:	ldr	x0, [x0, #152]
  42ac9c:	add	x1, x1, #0xa70
  42aca0:	str	x7, [sp, #96]
  42aca4:	mov	w19, #0x1                   	// #1
  42aca8:	mov	x21, #0x0                   	// #0
  42acac:	mov	x23, #0x0                   	// #0
  42acb0:	bl	419740 <BIO_printf@plt>
  42acb4:	mov	x28, #0x0                   	// #0
  42acb8:	mov	x27, #0x0                   	// #0
  42acbc:	mov	x24, #0x0                   	// #0
  42acc0:	mov	x26, #0x0                   	// #0
  42acc4:	mov	x8, #0x0                   	// #0
  42acc8:	ldr	x7, [sp, #96]
  42accc:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42acd0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42acd4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42acd8:	add	x1, x1, #0x9f0
  42acdc:	ldr	x0, [x0, #152]
  42ace0:	bl	419740 <BIO_printf@plt>
  42ace4:	mov	w0, #0x199                 	// #409
  42ace8:	b	42a760 <ASN1_generate_nconf@plt+0xbdf0>
  42acec:	ldr	w1, [sp, #128]
  42acf0:	mov	x0, x23
  42acf4:	bl	41be70 <EC_GROUP_set_point_conversion_form@plt>
  42acf8:	b	42a788 <ASN1_generate_nconf@plt+0xbe18>
  42acfc:	ldr	w1, [sp, #144]
  42ad00:	mov	x0, x23
  42ad04:	bl	41d520 <EC_GROUP_set_asn1_flag@plt>
  42ad08:	b	42a790 <ASN1_generate_nconf@plt+0xbe20>
  42ad0c:	mov	x1, x23
  42ad10:	mov	x0, x22
  42ad14:	mov	w2, #0x0                   	// #0
  42ad18:	bl	41bb90 <ECPKParameters_print@plt>
  42ad1c:	cbnz	w0, 42a79c <ASN1_generate_nconf@plt+0xbe2c>
  42ad20:	mov	w19, w21
  42ad24:	mov	x21, #0x0                   	// #0
  42ad28:	b	42a830 <ASN1_generate_nconf@plt+0xbec0>
  42ad2c:	mov	x0, x23
  42ad30:	bl	41a8a0 <EC_GROUP_method_of@plt>
  42ad34:	mov	x21, x0
  42ad38:	bl	41c240 <BN_new@plt>
  42ad3c:	mov	x8, x0
  42ad40:	cbz	x0, 42adfc <ASN1_generate_nconf@plt+0xc48c>
  42ad44:	str	x0, [sp, #104]
  42ad48:	bl	41c240 <BN_new@plt>
  42ad4c:	mov	x28, x0
  42ad50:	ldr	x8, [sp, #104]
  42ad54:	cbz	x0, 42adfc <ASN1_generate_nconf@plt+0xc48c>
  42ad58:	bl	41c240 <BN_new@plt>
  42ad5c:	mov	x7, x0
  42ad60:	ldr	x8, [sp, #104]
  42ad64:	cbz	x0, 42af60 <ASN1_generate_nconf@plt+0xc5f0>
  42ad68:	str	x0, [sp, #112]
  42ad6c:	bl	41c240 <BN_new@plt>
  42ad70:	mov	x26, x0
  42ad74:	ldp	x8, x7, [sp, #104]
  42ad78:	cbz	x0, 42af58 <ASN1_generate_nconf@plt+0xc5e8>
  42ad7c:	bl	41c240 <BN_new@plt>
  42ad80:	mov	x24, x0
  42ad84:	ldp	x8, x7, [sp, #104]
  42ad88:	cbz	x0, 42ae0c <ASN1_generate_nconf@plt+0xc49c>
  42ad8c:	bl	41c240 <BN_new@plt>
  42ad90:	mov	x27, x0
  42ad94:	ldp	x8, x7, [sp, #104]
  42ad98:	cbz	x0, 42ae0c <ASN1_generate_nconf@plt+0xc49c>
  42ad9c:	mov	x0, x21
  42ada0:	stp	x8, x7, [sp, #104]
  42ada4:	bl	41e520 <EC_METHOD_get_field_type@plt>
  42ada8:	cmp	w0, #0x196
  42adac:	ldp	x8, x7, [sp, #104]
  42adb0:	b.eq	42afcc <ASN1_generate_nconf@plt+0xc65c>  // b.none
  42adb4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42adb8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42adbc:	add	x1, x1, #0xb28
  42adc0:	stp	x8, x7, [sp, #96]
  42adc4:	mov	x21, #0x0                   	// #0
  42adc8:	ldr	x0, [x0, #152]
  42adcc:	bl	419740 <BIO_printf@plt>
  42add0:	ldp	x8, x7, [sp, #96]
  42add4:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42add8:	ldr	x0, [sp, #96]
  42addc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ade0:	ldr	w19, [sp, #104]
  42ade4:	add	x1, x1, #0x9c0
  42ade8:	mov	w2, #0xb9                  	// #185
  42adec:	mov	x21, #0x0                   	// #0
  42adf0:	mov	x23, #0x0                   	// #0
  42adf4:	bl	41b1e0 <CRYPTO_free@plt>
  42adf8:	b	42a830 <ASN1_generate_nconf@plt+0xbec0>
  42adfc:	mov	x7, #0x0                   	// #0
  42ae00:	mov	x28, #0x0                   	// #0
  42ae04:	mov	x24, #0x0                   	// #0
  42ae08:	mov	x26, #0x0                   	// #0
  42ae0c:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42ae10:	add	x0, x0, #0xb10
  42ae14:	stp	x8, x7, [sp, #96]
  42ae18:	bl	41be90 <perror@plt>
  42ae1c:	mov	x21, #0x0                   	// #0
  42ae20:	mov	x27, #0x0                   	// #0
  42ae24:	ldp	x8, x7, [sp, #96]
  42ae28:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42ae2c:	ldr	w0, [sp, #96]
  42ae30:	cbnz	w0, 42aa68 <ASN1_generate_nconf@plt+0xc0f8>
  42ae34:	ldr	w0, [sp, #136]
  42ae38:	cbnz	w0, 42a7e0 <ASN1_generate_nconf@plt+0xbe70>
  42ae3c:	mov	x2, x23
  42ae40:	mov	x1, x22
  42ae44:	adrp	x0, 41b000 <strstr@plt>
  42ae48:	add	x0, x0, #0x7c0
  42ae4c:	stp	x8, x7, [sp, #96]
  42ae50:	bl	41d2e0 <ASN1_i2d_bio@plt>
  42ae54:	mov	w19, #0x0                   	// #0
  42ae58:	ldp	x8, x7, [sp, #96]
  42ae5c:	cbnz	w0, 42a848 <ASN1_generate_nconf@plt+0xbed8>
  42ae60:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ae64:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42ae68:	mov	w19, #0x1                   	// #1
  42ae6c:	add	x1, x1, #0xa8
  42ae70:	ldr	x0, [x2, #152]
  42ae74:	stp	x8, x7, [sp, #96]
  42ae78:	bl	419740 <BIO_printf@plt>
  42ae7c:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ae80:	ldr	x0, [x2, #152]
  42ae84:	bl	41e7f0 <ERR_print_errors@plt>
  42ae88:	ldp	x8, x7, [sp, #96]
  42ae8c:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42ae90:	mov	x2, x20
  42ae94:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42ae98:	mov	x3, #0x0                   	// #0
  42ae9c:	add	x1, x1, #0x920
  42aea0:	mov	x0, #0x0                   	// #0
  42aea4:	bl	419890 <ASN1_d2i_bio@plt>
  42aea8:	mov	x23, x0
  42aeac:	b	42ac24 <ASN1_generate_nconf@plt+0xc2b4>
  42aeb0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42aeb4:	mov	x7, #0x0                   	// #0
  42aeb8:	mov	x8, #0x0                   	// #0
  42aebc:	mov	x2, x26
  42aec0:	ldr	x0, [x0, #152]
  42aec4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42aec8:	add	x1, x1, #0xa90
  42aecc:	stp	x8, x7, [sp, #96]
  42aed0:	mov	x21, #0x0                   	// #0
  42aed4:	bl	419740 <BIO_printf@plt>
  42aed8:	mov	x28, #0x0                   	// #0
  42aedc:	mov	x27, #0x0                   	// #0
  42aee0:	mov	x24, #0x0                   	// #0
  42aee4:	mov	x26, #0x0                   	// #0
  42aee8:	mov	w19, #0x1                   	// #1
  42aeec:	ldp	x8, x7, [sp, #96]
  42aef0:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42aef4:	mov	x1, x23
  42aef8:	mov	x0, x22
  42aefc:	stp	x8, x7, [sp, #104]
  42af00:	bl	41a110 <PEM_write_bio_ECPKParameters@plt>
  42af04:	ldp	x8, x7, [sp, #104]
  42af08:	cbnz	w0, 42a7d8 <ASN1_generate_nconf@plt+0xbe68>
  42af0c:	b	42ae60 <ASN1_generate_nconf@plt+0xc4f0>
  42af10:	ldr	x0, [x24, #152]
  42af14:	mov	x7, #0x0                   	// #0
  42af18:	ldr	w19, [sp, #120]
  42af1c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42af20:	add	x1, x1, #0xb08
  42af24:	str	x7, [sp, #104]
  42af28:	bl	419740 <BIO_printf@plt>
  42af2c:	mov	x21, #0x0                   	// #0
  42af30:	ldr	x0, [x24, #152]
  42af34:	mov	x8, #0x0                   	// #0
  42af38:	str	x8, [sp, #96]
  42af3c:	mov	x28, #0x0                   	// #0
  42af40:	mov	x27, #0x0                   	// #0
  42af44:	mov	x26, #0x0                   	// #0
  42af48:	bl	41e7f0 <ERR_print_errors@plt>
  42af4c:	mov	x24, #0x0                   	// #0
  42af50:	ldp	x8, x7, [sp, #96]
  42af54:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42af58:	mov	x24, #0x0                   	// #0
  42af5c:	b	42ae0c <ASN1_generate_nconf@plt+0xc49c>
  42af60:	mov	x24, #0x0                   	// #0
  42af64:	mov	x26, #0x0                   	// #0
  42af68:	b	42ae0c <ASN1_generate_nconf@plt+0xc49c>
  42af6c:	mov	x1, x9
  42af70:	mov	x0, x22
  42af74:	str	x9, [sp, #96]
  42af78:	bl	419920 <i2d_ECPrivateKey_bio@plt>
  42af7c:	ldp	x9, x8, [sp, #96]
  42af80:	ldr	x7, [sp, #112]
  42af84:	b	42aaf8 <ASN1_generate_nconf@plt+0xc188>
  42af88:	ldr	w1, [sp, #128]
  42af8c:	mov	x0, x9
  42af90:	stp	x9, x8, [sp, #96]
  42af94:	str	x7, [sp, #112]
  42af98:	bl	41c6d0 <EC_KEY_set_conv_form@plt>
  42af9c:	ldp	x9, x8, [sp, #96]
  42afa0:	ldr	x7, [sp, #112]
  42afa4:	b	42aaa0 <ASN1_generate_nconf@plt+0xc130>
  42afa8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42afac:	add	x1, x1, #0xd8
  42afb0:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42afb4:	ldr	x0, [x2, #152]
  42afb8:	bl	419740 <BIO_printf@plt>
  42afbc:	ldr	x9, [sp, #112]
  42afc0:	mov	x0, x9
  42afc4:	bl	419930 <EC_KEY_free@plt>
  42afc8:	b	42ae7c <ASN1_generate_nconf@plt+0xc50c>
  42afcc:	mov	x3, x7
  42afd0:	mov	x1, x8
  42afd4:	mov	x2, x28
  42afd8:	mov	x0, x23
  42afdc:	mov	x4, #0x0                   	// #0
  42afe0:	stp	x8, x7, [sp, #104]
  42afe4:	bl	41e0b0 <EC_GROUP_get_curve@plt>
  42afe8:	ldp	x8, x7, [sp, #104]
  42afec:	cbz	w0, 42b340 <ASN1_generate_nconf@plt+0xc9d0>
  42aff0:	mov	x0, x23
  42aff4:	bl	41b680 <EC_GROUP_get0_generator@plt>
  42aff8:	mov	x21, x0
  42affc:	ldp	x8, x7, [sp, #104]
  42b000:	cbz	x0, 42a848 <ASN1_generate_nconf@plt+0xbed8>
  42b004:	mov	x0, x23
  42b008:	bl	4195f0 <EC_GROUP_get_point_conversion_form@plt>
  42b00c:	mov	x1, x21
  42b010:	mov	w2, w0
  42b014:	mov	x3, x26
  42b018:	mov	x0, x23
  42b01c:	mov	x4, #0x0                   	// #0
  42b020:	bl	41a380 <EC_POINT_point2bn@plt>
  42b024:	mov	x21, x0
  42b028:	ldp	x8, x7, [sp, #104]
  42b02c:	cbz	x0, 42a848 <ASN1_generate_nconf@plt+0xbed8>
  42b030:	mov	x1, x24
  42b034:	mov	x0, x23
  42b038:	mov	x2, #0x0                   	// #0
  42b03c:	bl	41c790 <EC_GROUP_get_order@plt>
  42b040:	ldp	x8, x7, [sp, #104]
  42b044:	cbz	w0, 42b340 <ASN1_generate_nconf@plt+0xc9d0>
  42b048:	mov	x1, x27
  42b04c:	mov	x0, x23
  42b050:	mov	x2, #0x0                   	// #0
  42b054:	bl	41e500 <EC_GROUP_get_cofactor@plt>
  42b058:	ldp	x8, x7, [sp, #104]
  42b05c:	cbz	w0, 42b340 <ASN1_generate_nconf@plt+0xc9d0>
  42b060:	mov	x0, x24
  42b064:	str	x7, [sp, #120]
  42b068:	bl	41acb0 <BN_num_bits@plt>
  42b06c:	mov	w19, w0
  42b070:	ldr	x8, [sp, #104]
  42b074:	str	x8, [sp, #112]
  42b078:	mov	x0, x8
  42b07c:	bl	41acb0 <BN_num_bits@plt>
  42b080:	mov	w21, w0
  42b084:	mov	x0, x28
  42b088:	bl	41acb0 <BN_num_bits@plt>
  42b08c:	add	w1, w0, #0x7
  42b090:	mov	w3, #0x8                   	// #8
  42b094:	add	w2, w21, #0x7
  42b098:	ldr	x7, [sp, #120]
  42b09c:	sdiv	w1, w1, w3
  42b0a0:	mov	x0, x7
  42b0a4:	sdiv	w2, w2, w3
  42b0a8:	sxtw	x1, w1
  42b0ac:	cmp	x1, w2, sxtw
  42b0b0:	sxtw	x4, w2
  42b0b4:	csel	x4, x4, x1, ls  // ls = plast
  42b0b8:	str	x4, [sp, #104]
  42b0bc:	bl	41acb0 <BN_num_bits@plt>
  42b0c0:	mov	w21, w0
  42b0c4:	mov	x0, x26
  42b0c8:	bl	41acb0 <BN_num_bits@plt>
  42b0cc:	add	w2, w0, #0x7
  42b0d0:	mov	w3, #0x8                   	// #8
  42b0d4:	add	w1, w21, #0x7
  42b0d8:	mov	x0, x24
  42b0dc:	ldr	x4, [sp, #104]
  42b0e0:	sdiv	w2, w2, w3
  42b0e4:	sdiv	w1, w1, w3
  42b0e8:	sxtw	x2, w2
  42b0ec:	cmp	x2, w1, sxtw
  42b0f0:	sxtw	x21, w1
  42b0f4:	csel	x21, x21, x2, ls  // ls = plast
  42b0f8:	cmp	x21, x4
  42b0fc:	csel	x21, x21, x4, cs  // cs = hs, nlast
  42b100:	bl	41acb0 <BN_num_bits@plt>
  42b104:	mov	w1, w0
  42b108:	mov	x0, x27
  42b10c:	str	w1, [sp, #104]
  42b110:	bl	41acb0 <BN_num_bits@plt>
  42b114:	add	w2, w0, #0x7
  42b118:	ldr	w1, [sp, #104]
  42b11c:	mov	w3, #0x8                   	// #8
  42b120:	sdiv	w2, w2, w3
  42b124:	add	w0, w1, #0x7
  42b128:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b12c:	add	x1, x1, #0xb50
  42b130:	sdiv	w0, w0, w3
  42b134:	sxtw	x2, w2
  42b138:	cmp	x2, w0, sxtw
  42b13c:	sxtw	x0, w0
  42b140:	csel	x0, x0, x2, ls  // ls = plast
  42b144:	cmp	x0, x21
  42b148:	csel	x0, x0, x21, cs  // cs = hs, nlast
  42b14c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42b150:	mov	x21, x0
  42b154:	mov	w2, w19
  42b158:	mov	x0, x22
  42b15c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b160:	add	x1, x1, #0xb60
  42b164:	bl	419740 <BIO_printf@plt>
  42b168:	ldr	x8, [sp, #112]
  42b16c:	mov	x4, x21
  42b170:	mov	w3, w19
  42b174:	mov	x0, x22
  42b178:	mov	x1, x8
  42b17c:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b180:	add	x2, x2, #0xb88
  42b184:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b188:	mov	x4, x21
  42b18c:	mov	w3, w19
  42b190:	mov	x1, x28
  42b194:	mov	x0, x22
  42b198:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b19c:	add	x2, x2, #0xb90
  42b1a0:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b1a4:	ldr	x7, [sp, #120]
  42b1a8:	mov	x4, x21
  42b1ac:	mov	w3, w19
  42b1b0:	mov	x0, x22
  42b1b4:	mov	x1, x7
  42b1b8:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b1bc:	add	x2, x2, #0xb98
  42b1c0:	str	x7, [sp, #104]
  42b1c4:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b1c8:	mov	x4, x21
  42b1cc:	mov	w3, w19
  42b1d0:	mov	x1, x26
  42b1d4:	mov	x0, x22
  42b1d8:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b1dc:	add	x2, x2, #0xba0
  42b1e0:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b1e4:	mov	x4, x21
  42b1e8:	mov	w3, w19
  42b1ec:	mov	x1, x24
  42b1f0:	mov	x0, x22
  42b1f4:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b1f8:	add	x2, x2, #0xba8
  42b1fc:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b200:	mov	x4, x21
  42b204:	mov	w3, w19
  42b208:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b20c:	add	x2, x2, #0xbb8
  42b210:	mov	x1, x27
  42b214:	mov	x0, x22
  42b218:	bl	45b2b0 <ASN1_generate_nconf@plt+0x3c940>
  42b21c:	mov	x0, x22
  42b220:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b224:	add	x1, x1, #0xbc8
  42b228:	bl	419740 <BIO_printf@plt>
  42b22c:	mov	w3, w19
  42b230:	mov	w2, w19
  42b234:	mov	x0, x22
  42b238:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b23c:	add	x1, x1, #0xc60
  42b240:	bl	419740 <BIO_printf@plt>
  42b244:	mov	w3, w19
  42b248:	mov	w2, w19
  42b24c:	mov	x0, x22
  42b250:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b254:	add	x1, x1, #0xcb8
  42b258:	bl	419740 <BIO_printf@plt>
  42b25c:	mov	w3, w19
  42b260:	mov	w2, w19
  42b264:	mov	x0, x22
  42b268:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b26c:	add	x1, x1, #0xd10
  42b270:	bl	419740 <BIO_printf@plt>
  42b274:	mov	x0, x22
  42b278:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b27c:	add	x1, x1, #0xd68
  42b280:	bl	419740 <BIO_printf@plt>
  42b284:	mov	x0, x22
  42b288:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b28c:	add	x1, x1, #0xdd0
  42b290:	bl	419740 <BIO_printf@plt>
  42b294:	mov	w3, w19
  42b298:	mov	w2, w19
  42b29c:	mov	x0, x22
  42b2a0:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b2a4:	add	x1, x1, #0xdf0
  42b2a8:	bl	419740 <BIO_printf@plt>
  42b2ac:	mov	x0, x22
  42b2b0:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b2b4:	add	x1, x1, #0xe50
  42b2b8:	bl	419740 <BIO_printf@plt>
  42b2bc:	mov	x0, x22
  42b2c0:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b2c4:	add	x1, x1, #0xe90
  42b2c8:	bl	419740 <BIO_printf@plt>
  42b2cc:	mov	w3, w19
  42b2d0:	mov	w2, w19
  42b2d4:	mov	x0, x22
  42b2d8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b2dc:	add	x1, x1, #0xec0
  42b2e0:	bl	419740 <BIO_printf@plt>
  42b2e4:	mov	w3, w19
  42b2e8:	mov	w2, w19
  42b2ec:	mov	x0, x22
  42b2f0:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b2f4:	add	x1, x1, #0xf28
  42b2f8:	bl	419740 <BIO_printf@plt>
  42b2fc:	mov	x0, x22
  42b300:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b304:	add	x1, x1, #0xf90
  42b308:	bl	419740 <BIO_printf@plt>
  42b30c:	mov	x0, x22
  42b310:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42b314:	add	x1, x1, #0xfe8
  42b318:	bl	419740 <BIO_printf@plt>
  42b31c:	ldp	x7, x8, [sp, #104]
  42b320:	b	42a7c4 <ASN1_generate_nconf@plt+0xbe54>
  42b324:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b328:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b32c:	add	x1, x1, #0x108
  42b330:	mov	w19, #0x1                   	// #1
  42b334:	stp	x8, x7, [sp, #96]
  42b338:	str	x9, [sp, #112]
  42b33c:	b	42afb4 <ASN1_generate_nconf@plt+0xc644>
  42b340:	mov	x21, #0x0                   	// #0
  42b344:	b	42a848 <ASN1_generate_nconf@plt+0xbed8>
  42b348:	stp	x29, x30, [sp, #-64]!
  42b34c:	mov	x29, sp
  42b350:	stp	x19, x20, [sp, #16]
  42b354:	mov	w19, w2
  42b358:	mov	x20, x1
  42b35c:	stp	x21, x22, [sp, #32]
  42b360:	mov	x22, x0
  42b364:	bl	41e440 <strlen@plt>
  42b368:	mov	x21, x0
  42b36c:	lsl	w0, w19, #1
  42b370:	cmp	w0, w21
  42b374:	b.lt	42b458 <ASN1_generate_nconf@plt+0xcae8>  // b.tstop
  42b378:	b.gt	42b414 <ASN1_generate_nconf@plt+0xcaa4>
  42b37c:	sxtw	x2, w19
  42b380:	mov	x0, x20
  42b384:	mov	w1, #0x0                   	// #0
  42b388:	bl	41e7a0 <memset@plt>
  42b38c:	cmp	w21, #0x0
  42b390:	b.le	42b400 <ASN1_generate_nconf@plt+0xca90>
  42b394:	mov	x19, #0x0                   	// #0
  42b398:	str	x23, [sp, #48]
  42b39c:	bl	41a8c0 <__ctype_b_loc@plt>
  42b3a0:	mov	x23, x0
  42b3a4:	b	42b3c0 <ASN1_generate_nconf@plt+0xca50>
  42b3a8:	ldrb	w2, [x20, w1, sxtw]
  42b3ac:	add	x19, x19, #0x1
  42b3b0:	cmp	w21, w19
  42b3b4:	orr	w0, w0, w2
  42b3b8:	strb	w0, [x20, w1, sxtw]
  42b3bc:	b.le	42b3fc <ASN1_generate_nconf@plt+0xca8c>
  42b3c0:	ldrb	w2, [x22, x19]
  42b3c4:	ldr	x1, [x23]
  42b3c8:	mov	w0, w2
  42b3cc:	ubfiz	x2, x2, #1, #8
  42b3d0:	ldrh	w1, [x1, x2]
  42b3d4:	tbz	w1, #12, 42b42c <ASN1_generate_nconf@plt+0xcabc>
  42b3d8:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42b3dc:	and	w0, w0, #0xff
  42b3e0:	asr	w1, w19, #1
  42b3e4:	tbnz	w19, #0, 42b3a8 <ASN1_generate_nconf@plt+0xca38>
  42b3e8:	ubfiz	w0, w0, #4, #4
  42b3ec:	strb	w0, [x20, w1, sxtw]
  42b3f0:	add	x19, x19, #0x1
  42b3f4:	cmp	w21, w19
  42b3f8:	b.gt	42b3c0 <ASN1_generate_nconf@plt+0xca50>
  42b3fc:	ldr	x23, [sp, #48]
  42b400:	mov	w0, #0x1                   	// #1
  42b404:	ldp	x19, x20, [sp, #16]
  42b408:	ldp	x21, x22, [sp, #32]
  42b40c:	ldp	x29, x30, [sp], #64
  42b410:	ret
  42b414:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b418:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b41c:	add	x1, x1, #0x508
  42b420:	ldr	x0, [x0, #152]
  42b424:	bl	419740 <BIO_printf@plt>
  42b428:	b	42b37c <ASN1_generate_nconf@plt+0xca0c>
  42b42c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b430:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b434:	add	x1, x1, #0x548
  42b438:	ldr	x0, [x0, #152]
  42b43c:	bl	419740 <BIO_printf@plt>
  42b440:	mov	w0, #0x0                   	// #0
  42b444:	ldp	x19, x20, [sp, #16]
  42b448:	ldp	x21, x22, [sp, #32]
  42b44c:	ldr	x23, [sp, #48]
  42b450:	ldp	x29, x30, [sp], #64
  42b454:	ret
  42b458:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b45c:	mov	w21, w0
  42b460:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b464:	add	x1, x1, #0x4d8
  42b468:	ldr	x0, [x2, #152]
  42b46c:	bl	419740 <BIO_printf@plt>
  42b470:	b	42b37c <ASN1_generate_nconf@plt+0xca0c>
  42b474:	nop
  42b478:	stp	x29, x30, [sp, #-48]!
  42b47c:	mov	x29, sp
  42b480:	stp	x19, x20, [sp, #16]
  42b484:	mov	x19, x0
  42b488:	str	x21, [sp, #32]
  42b48c:	mov	x21, x1
  42b490:	bl	41a8c0 <__ctype_b_loc@plt>
  42b494:	ldr	x2, [x19, #8]
  42b498:	ldr	x0, [x0]
  42b49c:	ldrb	w3, [x2]
  42b4a0:	ldrh	w0, [x0, x3, lsl #1]
  42b4a4:	tbnz	w0, #9, 42b4b8 <ASN1_generate_nconf@plt+0xcb48>
  42b4a8:	ldp	x19, x20, [sp, #16]
  42b4ac:	ldr	x21, [sp, #32]
  42b4b0:	ldp	x29, x30, [sp], #48
  42b4b4:	ret
  42b4b8:	mov	x0, x2
  42b4bc:	bl	41ce60 <EVP_get_cipherbyname@plt>
  42b4c0:	mov	x20, x0
  42b4c4:	cbz	x0, 42b4a8 <ASN1_generate_nconf@plt+0xcb38>
  42b4c8:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b4cc:	tbnz	w0, #21, 42b4a8 <ASN1_generate_nconf@plt+0xcb38>
  42b4d0:	mov	x0, x20
  42b4d4:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b4d8:	and	x0, x0, #0xfffff
  42b4dc:	and	x0, x0, #0xffffffffffff0007
  42b4e0:	sub	x0, x0, #0x10, lsl #12
  42b4e4:	subs	x0, x0, #0x1
  42b4e8:	b.eq	42b4a8 <ASN1_generate_nconf@plt+0xcb38>  // b.none
  42b4ec:	ldr	x0, [x21]
  42b4f0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b4f4:	ldr	x2, [x19, #8]
  42b4f8:	add	x1, x1, #0x558
  42b4fc:	bl	419740 <BIO_printf@plt>
  42b500:	ldr	w0, [x21, #8]
  42b504:	add	w0, w0, #0x1
  42b508:	str	w0, [x21, #8]
  42b50c:	cmp	w0, #0x3
  42b510:	ldr	x0, [x21]
  42b514:	b.eq	42b530 <ASN1_generate_nconf@plt+0xcbc0>  // b.none
  42b518:	ldp	x19, x20, [sp, #16]
  42b51c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  42b520:	ldr	x21, [sp, #32]
  42b524:	add	x1, x1, #0xde8
  42b528:	ldp	x29, x30, [sp], #48
  42b52c:	b	419740 <BIO_printf@plt>
  42b530:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42b534:	add	x1, x1, #0xf30
  42b538:	bl	419740 <BIO_printf@plt>
  42b53c:	str	wzr, [x21, #8]
  42b540:	b	42b4a8 <ASN1_generate_nconf@plt+0xcb38>
  42b544:	nop
  42b548:	sub	sp, sp, #0x230
  42b54c:	stp	x29, x30, [sp]
  42b550:	mov	x29, sp
  42b554:	stp	x21, x22, [sp, #32]
  42b558:	mov	w21, w0
  42b55c:	ldr	x0, [x1]
  42b560:	stp	x19, x20, [sp, #16]
  42b564:	mov	x19, x1
  42b568:	stp	x23, x24, [sp, #48]
  42b56c:	stp	x25, x26, [sp, #64]
  42b570:	stp	x27, x28, [sp, #80]
  42b574:	str	wzr, [sp, #220]
  42b578:	str	xzr, [sp, #224]
  42b57c:	stp	xzr, xzr, [sp, #240]
  42b580:	bl	45f050 <ASN1_generate_nconf@plt+0x406e0>
  42b584:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b588:	mov	x20, x0
  42b58c:	add	x1, x1, #0x560
  42b590:	bl	41d250 <strcmp@plt>
  42b594:	cbz	w0, 42bc94 <ASN1_generate_nconf@plt+0xd324>
  42b598:	mov	x0, x20
  42b59c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b5a0:	add	x1, x1, #0x568
  42b5a4:	bl	41d250 <strcmp@plt>
  42b5a8:	str	w0, [sp, #120]
  42b5ac:	mov	w22, #0x1                   	// #1
  42b5b0:	mov	x23, #0x0                   	// #0
  42b5b4:	cbnz	w0, 42bc28 <ASN1_generate_nconf@plt+0xd2b8>
  42b5b8:	adrp	x24, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b5bc:	add	x24, x24, #0xc10
  42b5c0:	mov	x1, x19
  42b5c4:	mov	w0, w21
  42b5c8:	mov	x2, x24
  42b5cc:	adrp	x19, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b5d0:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42b5d4:	add	x19, x19, #0xbd0
  42b5d8:	mov	x26, x0
  42b5dc:	mov	w21, #0x0                   	// #0
  42b5e0:	mov	w0, #0x2000                	// #8192
  42b5e4:	mov	w20, #0x1                   	// #1
  42b5e8:	mov	w25, #0x0                   	// #0
  42b5ec:	mov	x27, #0x0                   	// #0
  42b5f0:	str	xzr, [sp, #96]
  42b5f4:	str	xzr, [sp, #128]
  42b5f8:	stp	wzr, wzr, [sp, #140]
  42b5fc:	str	xzr, [sp, #152]
  42b600:	stp	w0, wzr, [sp, #160]
  42b604:	stp	xzr, xzr, [sp, #168]
  42b608:	stp	xzr, xzr, [sp, #184]
  42b60c:	stp	wzr, wzr, [sp, #200]
  42b610:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42b614:	mov	w1, w0
  42b618:	cbz	w0, 42b658 <ASN1_generate_nconf@plt+0xcce8>
  42b61c:	cmp	w1, #0x1d
  42b620:	b.gt	42b95c <ASN1_generate_nconf@plt+0xcfec>
  42b624:	cmn	w1, #0x1
  42b628:	b.lt	42b610 <ASN1_generate_nconf@plt+0xcca0>  // b.tstop
  42b62c:	add	w1, w1, #0x1
  42b630:	cmp	w1, #0x1e
  42b634:	b.hi	42b610 <ASN1_generate_nconf@plt+0xcca0>  // b.pmore
  42b638:	ldrh	w0, [x19, w1, uxtw #1]
  42b63c:	adr	x1, 42b648 <ASN1_generate_nconf@plt+0xccd8>
  42b640:	add	x0, x1, w0, sxth #2
  42b644:	br	x0
  42b648:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42b64c:	mov	w21, #0x1                   	// #1
  42b650:	mov	w1, w0
  42b654:	cbnz	w0, 42b61c <ASN1_generate_nconf@plt+0xccac>
  42b658:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42b65c:	cbnz	w0, 42be58 <ASN1_generate_nconf@plt+0xd4e8>
  42b660:	cbz	x23, 42b68c <ASN1_generate_nconf@plt+0xcd1c>
  42b664:	mov	x0, x23
  42b668:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b66c:	tbnz	w0, #21, 42bfdc <ASN1_generate_nconf@plt+0xd66c>
  42b670:	mov	x0, x23
  42b674:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b678:	and	x0, x0, #0xfffff
  42b67c:	mov	w1, #0x10001               	// #65537
  42b680:	and	x0, x0, #0xffffffffffff0007
  42b684:	cmp	x0, x1
  42b688:	b.eq	42c25c <ASN1_generate_nconf@plt+0xd8ec>  // b.none
  42b68c:	ldr	x0, [sp, #240]
  42b690:	cbz	x0, 42beec <ASN1_generate_nconf@plt+0xd57c>
  42b694:	ldr	w0, [sp, #220]
  42b698:	cbnz	w0, 42b6a4 <ASN1_generate_nconf@plt+0xcd34>
  42b69c:	mov	w0, #0x1                   	// #1
  42b6a0:	str	w0, [sp, #220]
  42b6a4:	ldr	w2, [sp, #160]
  42b6a8:	ldr	w1, [sp, #120]
  42b6ac:	cmp	w2, #0x4f
  42b6b0:	cset	w0, le
  42b6b4:	tst	w1, w0
  42b6b8:	b.ne	42bcc4 <ASN1_generate_nconf@plt+0xd354>  // b.any
  42b6bc:	add	w0, w2, #0x2
  42b6c0:	mov	w19, #0x5556                	// #21846
  42b6c4:	movk	w19, #0x5555, lsl #16
  42b6c8:	mov	w1, #0xaaab                	// #43691
  42b6cc:	movk	w1, #0x2aaa, lsl #16
  42b6d0:	smull	x19, w0, w19
  42b6d4:	smull	x1, w2, w1
  42b6d8:	lsr	x19, x19, #32
  42b6dc:	sub	w19, w19, w0, asr #31
  42b6e0:	asr	x0, x1, #35
  42b6e4:	sub	w0, w0, w2, asr #31
  42b6e8:	add	w19, w0, w19, lsl #1
  42b6ec:	add	w19, w19, #0x29
  42b6f0:	lsl	w19, w19, #1
  42b6f4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b6f8:	cbnz	w25, 42be40 <ASN1_generate_nconf@plt+0xd4d0>
  42b6fc:	ldr	x0, [sp, #120]
  42b700:	mov	w26, #0x2                   	// #2
  42b704:	mov	w2, w26
  42b708:	bic	x0, x0, x22
  42b70c:	tbnz	w0, #0, 42bed8 <ASN1_generate_nconf@plt+0xd568>
  42b710:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b714:	mov	w0, #0x200                 	// #512
  42b718:	add	x1, x1, #0x638
  42b71c:	str	w2, [sp, #104]
  42b720:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42b724:	str	x0, [sp, #112]
  42b728:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b72c:	mov	w0, w19
  42b730:	add	x1, x1, #0x640
  42b734:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42b738:	ldr	w2, [sp, #104]
  42b73c:	mov	x19, x0
  42b740:	cbz	x27, 42be70 <ASN1_generate_nconf@plt+0xd500>
  42b744:	mov	x0, x27
  42b748:	mov	w1, #0x72                  	// #114
  42b74c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42b750:	str	x0, [sp, #104]
  42b754:	cbz	x0, 42be90 <ASN1_generate_nconf@plt+0xd520>
  42b758:	ldr	x0, [sp, #128]
  42b75c:	ldr	x1, [sp, #152]
  42b760:	cmp	x0, #0x0
  42b764:	cset	w0, eq  // eq = none
  42b768:	cmp	x1, #0x0
  42b76c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42b770:	b.ne	42beac <ASN1_generate_nconf@plt+0xd53c>  // b.any
  42b774:	cmp	x23, #0x0
  42b778:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42b77c:	b.eq	42b78c <ASN1_generate_nconf@plt+0xce1c>  // b.none
  42b780:	ldr	x0, [sp, #168]
  42b784:	str	xzr, [sp, #128]
  42b788:	cbz	x0, 42bd84 <ASN1_generate_nconf@plt+0xd414>
  42b78c:	ldr	x0, [sp, #176]
  42b790:	mov	w2, w26
  42b794:	mov	w1, #0x77                  	// #119
  42b798:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42b79c:	mov	x26, x0
  42b7a0:	cbz	x0, 42c1c8 <ASN1_generate_nconf@plt+0xd858>
  42b7a4:	ldr	w0, [sp, #164]
  42b7a8:	cbnz	w0, 42bd0c <ASN1_generate_nconf@plt+0xd39c>
  42b7ac:	cbnz	w22, 42bcd4 <ASN1_generate_nconf@plt+0xd364>
  42b7b0:	ldr	x0, [sp, #104]
  42b7b4:	mov	x27, #0x0                   	// #0
  42b7b8:	str	x26, [sp, #152]
  42b7bc:	str	x0, [sp, #176]
  42b7c0:	ldr	w0, [sp, #120]
  42b7c4:	mov	x22, #0x0                   	// #0
  42b7c8:	cbnz	w0, 42bd4c <ASN1_generate_nconf@plt+0xd3dc>
  42b7cc:	cbz	x23, 42bef8 <ASN1_generate_nconf@plt+0xd588>
  42b7d0:	ldr	x0, [sp, #128]
  42b7d4:	cbz	x0, 42c1e0 <ASN1_generate_nconf@plt+0xd870>
  42b7d8:	bl	41e440 <strlen@plt>
  42b7dc:	str	x0, [sp, #120]
  42b7e0:	ldr	w0, [sp, #140]
  42b7e4:	cbnz	w0, 42c01c <ASN1_generate_nconf@plt+0xd6ac>
  42b7e8:	cbz	w20, 42c3d4 <ASN1_generate_nconf@plt+0xda64>
  42b7ec:	ldr	x0, [sp, #192]
  42b7f0:	add	x3, sp, #0x108
  42b7f4:	cbz	x0, 42c508 <ASN1_generate_nconf@plt+0xdb98>
  42b7f8:	mov	x1, x3
  42b7fc:	mov	w2, #0x8                   	// #8
  42b800:	str	x3, [sp, #192]
  42b804:	bl	42b348 <ASN1_generate_nconf@plt+0xc9d8>
  42b808:	ldr	x3, [sp, #192]
  42b80c:	cbz	w0, 42c6bc <ASN1_generate_nconf@plt+0xdd4c>
  42b810:	cmp	w21, #0x2
  42b814:	b.eq	42c348 <ASN1_generate_nconf@plt+0xd9d8>  // b.none
  42b818:	ldr	x0, [sp, #152]
  42b81c:	mov	w2, #0x8                   	// #8
  42b820:	add	x1, x24, #0x318
  42b824:	str	x3, [sp, #192]
  42b828:	bl	41cb90 <BIO_write@plt>
  42b82c:	mov	w2, w0
  42b830:	cmp	w0, #0x8
  42b834:	ldr	x3, [sp, #192]
  42b838:	b.ne	42b858 <ASN1_generate_nconf@plt+0xcee8>  // b.any
  42b83c:	ldr	x0, [sp, #152]
  42b840:	mov	x1, x3
  42b844:	str	x3, [sp, #192]
  42b848:	bl	41cb90 <BIO_write@plt>
  42b84c:	cmp	w0, #0x8
  42b850:	ldr	x3, [sp, #192]
  42b854:	b.eq	42c348 <ASN1_generate_nconf@plt+0xd9d8>  // b.none
  42b858:	ldr	x0, [x28, #152]
  42b85c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b860:	mov	w25, w20
  42b864:	add	x1, x1, #0x6a8
  42b868:	mov	x23, #0x0                   	// #0
  42b86c:	bl	419740 <BIO_printf@plt>
  42b870:	ldr	x21, [x28, #152]
  42b874:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42b878:	mov	w20, #0x0                   	// #0
  42b87c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b880:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42b884:	add	x1, sp, #0xf0
  42b888:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  42b88c:	cbnz	w0, 42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b890:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b894:	ldr	x0, [x28, #152]
  42b898:	mov	x2, x26
  42b89c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42b8a0:	add	x1, x1, #0x238
  42b8a4:	mov	x27, #0x0                   	// #0
  42b8a8:	mov	x19, #0x0                   	// #0
  42b8ac:	bl	419740 <BIO_printf@plt>
  42b8b0:	mov	w25, #0x1                   	// #1
  42b8b4:	ldr	x21, [x28, #152]
  42b8b8:	mov	x23, #0x0                   	// #0
  42b8bc:	mov	x22, #0x0                   	// #0
  42b8c0:	mov	x26, #0x0                   	// #0
  42b8c4:	stp	xzr, xzr, [sp, #104]
  42b8c8:	mov	x0, x21
  42b8cc:	bl	41e7f0 <ERR_print_errors@plt>
  42b8d0:	adrp	x20, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42b8d4:	ldr	x0, [sp, #112]
  42b8d8:	add	x20, x20, #0x878
  42b8dc:	mov	x1, x20
  42b8e0:	mov	w2, #0x262                 	// #610
  42b8e4:	bl	41b1e0 <CRYPTO_free@plt>
  42b8e8:	mov	x1, x20
  42b8ec:	mov	w2, #0x263                 	// #611
  42b8f0:	mov	x0, x19
  42b8f4:	bl	41b1e0 <CRYPTO_free@plt>
  42b8f8:	ldr	x0, [sp, #104]
  42b8fc:	bl	41df00 <BIO_free@plt>
  42b900:	mov	x0, x26
  42b904:	bl	41ce30 <BIO_free_all@plt>
  42b908:	mov	x0, x23
  42b90c:	bl	41df00 <BIO_free@plt>
  42b910:	mov	x0, x22
  42b914:	bl	41df00 <BIO_free@plt>
  42b918:	mov	x0, x27
  42b91c:	bl	41df00 <BIO_free@plt>
  42b920:	ldr	x0, [sp, #96]
  42b924:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42b928:	ldr	x0, [sp, #248]
  42b92c:	mov	x1, x20
  42b930:	mov	w2, #0x26c                 	// #620
  42b934:	bl	41b1e0 <CRYPTO_free@plt>
  42b938:	mov	w0, w25
  42b93c:	ldp	x29, x30, [sp]
  42b940:	ldp	x19, x20, [sp, #16]
  42b944:	ldp	x21, x22, [sp, #32]
  42b948:	ldp	x23, x24, [sp, #48]
  42b94c:	ldp	x25, x26, [sp, #64]
  42b950:	ldp	x27, x28, [sp, #80]
  42b954:	add	sp, sp, #0x230
  42b958:	ret
  42b95c:	sub	w1, w1, #0x5dd
  42b960:	cmp	w1, #0x1
  42b964:	b.hi	42b610 <ASN1_generate_nconf@plt+0xcca0>  // b.pmore
  42b968:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  42b96c:	cbnz	w0, 42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b970:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42b974:	mov	x27, #0x0                   	// #0
  42b978:	mov	x19, #0x0                   	// #0
  42b97c:	mov	w25, #0x1                   	// #1
  42b980:	ldr	x21, [x0, #152]
  42b984:	b	42b8b8 <ASN1_generate_nconf@plt+0xcf48>
  42b988:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42b98c:	add	x1, sp, #0xe8
  42b990:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  42b994:	cbz	w0, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42b998:	ldr	x23, [sp, #232]
  42b99c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9a0:	ldr	w0, [sp, #220]
  42b9a4:	mov	w1, #0x1                   	// #1
  42b9a8:	str	w1, [sp, #144]
  42b9ac:	cbnz	w0, 42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9b0:	mov	w0, #0x2710                	// #10000
  42b9b4:	str	w0, [sp, #220]
  42b9b8:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42b9c0:	add	x1, sp, #0xdc
  42b9c4:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  42b9c8:	cbz	w0, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42b9cc:	mov	w0, #0x1                   	// #1
  42b9d0:	str	w0, [sp, #144]
  42b9d4:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42b9dc:	str	x0, [sp, #184]
  42b9e0:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9e4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42b9e8:	str	x0, [sp, #192]
  42b9ec:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9f0:	mov	x23, #0x0                   	// #0
  42b9f4:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42b9f8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42b9fc:	str	x0, [sp, #168]
  42ba00:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42ba04:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ba08:	mov	w2, #0x8001                	// #32769
  42ba0c:	mov	w1, #0x72                  	// #114
  42ba10:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42ba14:	cbz	x0, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42ba18:	mov	w2, #0x80                  	// #128
  42ba1c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ba20:	add	x1, x1, #0x0
  42ba24:	str	x0, [sp, #104]
  42ba28:	bl	41b120 <BIO_gets@plt>
  42ba2c:	mov	w28, w0
  42ba30:	ldr	x3, [sp, #104]
  42ba34:	mov	x0, x3
  42ba38:	bl	41df00 <BIO_free@plt>
  42ba3c:	cmp	w28, #0x0
  42ba40:	b.le	42c320 <ASN1_generate_nconf@plt+0xd9b0>
  42ba44:	subs	w2, w28, #0x1
  42ba48:	b.eq	42bca8 <ASN1_generate_nconf@plt+0xd338>  // b.none
  42ba4c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ba50:	sxtw	x2, w2
  42ba54:	add	x1, x0, #0x0
  42ba58:	b	42ba68 <ASN1_generate_nconf@plt+0xd0f8>
  42ba5c:	strb	wzr, [x1, x2]
  42ba60:	sub	x2, x2, #0x1
  42ba64:	cbz	w2, 42bca8 <ASN1_generate_nconf@plt+0xd338>
  42ba68:	ldrb	w3, [x1, x2]
  42ba6c:	cmp	w3, #0xd
  42ba70:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  42ba74:	b.eq	42ba5c <ASN1_generate_nconf@plt+0xd0ec>  // b.none
  42ba78:	str	x1, [sp, #128]
  42ba7c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42ba80:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ba84:	str	x0, [sp, #128]
  42ba88:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42ba8c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ba90:	str	x0, [sp, #104]
  42ba94:	bl	41e440 <strlen@plt>
  42ba98:	sub	w0, w0, #0x1
  42ba9c:	cmp	w0, #0x0
  42baa0:	mov	w28, #0x0                   	// #0
  42baa4:	b.le	42bac4 <ASN1_generate_nconf@plt+0xd154>
  42baa8:	ldr	x1, [sp, #104]
  42baac:	ldrb	w1, [x1, w0, sxtw]
  42bab0:	cmp	w1, #0x6b
  42bab4:	b.ne	42bac4 <ASN1_generate_nconf@plt+0xd154>  // b.any
  42bab8:	ldr	x1, [sp, #104]
  42babc:	mov	w28, #0x1                   	// #1
  42bac0:	strb	wzr, [x1, w0, sxtw]
  42bac4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42bac8:	add	x1, sp, #0x110
  42bacc:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  42bad0:	cbz	w0, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42bad4:	ldr	x1, [sp, #272]
  42bad8:	tbnz	x1, #63, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42badc:	cbz	w28, 42baf4 <ASN1_generate_nconf@plt+0xd184>
  42bae0:	mov	x0, #0x1ffffffffffffe      	// #9007199254740990
  42bae4:	cmp	x1, x0
  42bae8:	b.gt	42b890 <ASN1_generate_nconf@plt+0xcf20>
  42baec:	lsl	x1, x1, #10
  42baf0:	str	x1, [sp, #272]
  42baf4:	str	w1, [sp, #160]
  42baf8:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bafc:	mov	w22, #0x1                   	// #1
  42bb00:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb04:	mov	w0, #0x1                   	// #1
  42bb08:	str	w0, [sp, #204]
  42bb0c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb10:	mov	w21, #0x2                   	// #2
  42bb14:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb18:	mov	w0, #0x1                   	// #1
  42bb1c:	str	w0, [sp, #120]
  42bb20:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb24:	mov	w0, #0x1                   	// #1
  42bb28:	str	w0, [sp, #164]
  42bb2c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb30:	mov	w0, #0x1                   	// #1
  42bb34:	str	w0, [sp, #140]
  42bb38:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb3c:	str	wzr, [sp, #140]
  42bb40:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb44:	mov	w0, #0x1                   	// #1
  42bb48:	str	w0, [sp, #200]
  42bb4c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb50:	mov	w25, #0x1                   	// #1
  42bb54:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb58:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42bb5c:	mov	w1, #0x0                   	// #0
  42bb60:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42bb64:	str	x0, [sp, #96]
  42bb68:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb6c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42bb70:	str	x0, [sp, #152]
  42bb74:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42bb7c:	str	x0, [sp, #176]
  42bb80:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb84:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42bb88:	mov	x27, x0
  42bb8c:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bb90:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bb94:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bb98:	add	x1, x1, #0x598
  42bb9c:	str	xzr, [sp, #112]
  42bba0:	ldr	x0, [x20, #144]
  42bba4:	mov	x27, #0x0                   	// #0
  42bba8:	mov	x19, #0x0                   	// #0
  42bbac:	mov	w25, #0x0                   	// #0
  42bbb0:	mov	x23, #0x0                   	// #0
  42bbb4:	mov	x22, #0x0                   	// #0
  42bbb8:	bl	419740 <BIO_printf@plt>
  42bbbc:	str	wzr, [sp, #368]
  42bbc0:	ldr	x3, [x20, #144]
  42bbc4:	add	x2, sp, #0x168
  42bbc8:	mov	w0, #0x2                   	// #2
  42bbcc:	adrp	x1, 42b000 <ASN1_generate_nconf@plt+0xc690>
  42bbd0:	add	x1, x1, #0x478
  42bbd4:	str	x3, [sp, #360]
  42bbd8:	bl	419f20 <OBJ_NAME_do_all_sorted@plt>
  42bbdc:	str	xzr, [sp, #104]
  42bbe0:	ldr	x0, [x20, #144]
  42bbe4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42bbe8:	add	x1, x1, #0xf30
  42bbec:	mov	x26, #0x0                   	// #0
  42bbf0:	bl	419740 <BIO_printf@plt>
  42bbf4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bbf8:	ldr	x21, [x0, #152]
  42bbfc:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42bc00:	mov	x0, x24
  42bc04:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42bc08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bc0c:	mov	x27, #0x0                   	// #0
  42bc10:	mov	x19, #0x0                   	// #0
  42bc14:	mov	w25, #0x0                   	// #0
  42bc18:	ldr	x21, [x0, #152]
  42bc1c:	b	42b8b8 <ASN1_generate_nconf@plt+0xcf48>
  42bc20:	mov	w20, #0x1                   	// #1
  42bc24:	b	42b610 <ASN1_generate_nconf@plt+0xcca0>
  42bc28:	mov	x0, x20
  42bc2c:	bl	41ce60 <EVP_get_cipherbyname@plt>
  42bc30:	str	wzr, [sp, #120]
  42bc34:	mov	x23, x0
  42bc38:	mov	w22, #0x0                   	// #0
  42bc3c:	cbnz	x0, 42b5b8 <ASN1_generate_nconf@plt+0xcc48>
  42bc40:	mov	x0, x20
  42bc44:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bc48:	add	x1, x1, #0x570
  42bc4c:	bl	41d250 <strcmp@plt>
  42bc50:	str	w0, [sp, #120]
  42bc54:	cbz	w0, 42b5b8 <ASN1_generate_nconf@plt+0xcc48>
  42bc58:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bc5c:	mov	x2, x20
  42bc60:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bc64:	mov	x27, #0x0                   	// #0
  42bc68:	ldr	x0, [x21, #152]
  42bc6c:	add	x1, x1, #0x578
  42bc70:	mov	x19, #0x0                   	// #0
  42bc74:	mov	x22, #0x0                   	// #0
  42bc78:	mov	x26, #0x0                   	// #0
  42bc7c:	mov	w25, #0x1                   	// #1
  42bc80:	str	xzr, [sp, #112]
  42bc84:	bl	419740 <BIO_printf@plt>
  42bc88:	ldr	x21, [x21, #152]
  42bc8c:	stp	xzr, xzr, [sp, #96]
  42bc90:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42bc94:	mov	w22, w0
  42bc98:	mov	x23, #0x0                   	// #0
  42bc9c:	mov	w0, #0x1                   	// #1
  42bca0:	str	w0, [sp, #120]
  42bca4:	b	42b5b8 <ASN1_generate_nconf@plt+0xcc48>
  42bca8:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bcac:	mov	x2, x26
  42bcb0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bcb4:	add	x1, x1, #0x888
  42bcb8:	ldr	x0, [x28, #152]
  42bcbc:	bl	419740 <BIO_printf@plt>
  42bcc0:	b	42b894 <ASN1_generate_nconf@plt+0xcf24>
  42bcc4:	mov	w0, #0x50                  	// #80
  42bcc8:	mov	w19, #0xc0                  	// #192
  42bccc:	str	w0, [sp, #160]
  42bcd0:	b	42b6f4 <ASN1_generate_nconf@plt+0xcd84>
  42bcd4:	bl	41de00 <BIO_f_zlib@plt>
  42bcd8:	bl	41b620 <BIO_new@plt>
  42bcdc:	mov	x27, x0
  42bce0:	cbz	x0, 42c4d8 <ASN1_generate_nconf@plt+0xdb68>
  42bce4:	ldr	w1, [sp, #164]
  42bce8:	cbnz	w1, 42be24 <ASN1_generate_nconf@plt+0xd4b4>
  42bcec:	cbz	w20, 42c214 <ASN1_generate_nconf@plt+0xd8a4>
  42bcf0:	mov	x1, x26
  42bcf4:	mov	x0, x27
  42bcf8:	bl	41aae0 <BIO_push@plt>
  42bcfc:	str	x0, [sp, #152]
  42bd00:	ldr	x0, [sp, #104]
  42bd04:	str	x0, [sp, #176]
  42bd08:	b	42b7c0 <ASN1_generate_nconf@plt+0xce50>
  42bd0c:	ldr	x0, [sp, #104]
  42bd10:	adrp	x27, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42bd14:	add	x27, x27, #0x7d0
  42bd18:	mov	x1, x27
  42bd1c:	bl	41aac0 <BIO_set_callback@plt>
  42bd20:	mov	x1, x27
  42bd24:	mov	x0, x26
  42bd28:	bl	41aac0 <BIO_set_callback@plt>
  42bd2c:	ldr	x1, [x28, #152]
  42bd30:	ldr	x0, [sp, #104]
  42bd34:	bl	41d050 <BIO_set_callback_arg@plt>
  42bd38:	ldr	x1, [x28, #152]
  42bd3c:	mov	x0, x26
  42bd40:	bl	41d050 <BIO_set_callback_arg@plt>
  42bd44:	cbz	w22, 42b7b0 <ASN1_generate_nconf@plt+0xce40>
  42bd48:	b	42bcd4 <ASN1_generate_nconf@plt+0xd364>
  42bd4c:	bl	41c450 <BIO_f_base64@plt>
  42bd50:	bl	41b620 <BIO_new@plt>
  42bd54:	mov	x22, x0
  42bd58:	cbz	x0, 42c4c8 <ASN1_generate_nconf@plt+0xdb58>
  42bd5c:	ldr	w1, [sp, #164]
  42bd60:	cbnz	w1, 42c2d4 <ASN1_generate_nconf@plt+0xd964>
  42bd64:	ldr	w0, [sp, #204]
  42bd68:	cbnz	w0, 42be14 <ASN1_generate_nconf@plt+0xd4a4>
  42bd6c:	cbz	w20, 42c248 <ASN1_generate_nconf@plt+0xd8d8>
  42bd70:	ldr	x1, [sp, #152]
  42bd74:	mov	x0, x22
  42bd78:	bl	41aae0 <BIO_push@plt>
  42bd7c:	str	x0, [sp, #152]
  42bd80:	b	42b7cc <ASN1_generate_nconf@plt+0xce5c>
  42bd84:	cmp	w20, #0x0
  42bd88:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bd8c:	adrp	x27, 468000 <ASN1_generate_nconf@plt+0x49690>
  42bd90:	add	x0, x0, #0x650
  42bd94:	add	x27, x27, #0x0
  42bd98:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bd9c:	csel	x27, x0, x27, ne  // ne = any
  42bda0:	add	x0, x1, #0x660
  42bda4:	str	x0, [sp, #128]
  42bda8:	str	w21, [sp, #152]
  42bdac:	ldr	x21, [sp, #112]
  42bdb0:	b	42bdb8 <ASN1_generate_nconf@plt+0xd448>
  42bdb4:	b.lt	42be80 <ASN1_generate_nconf@plt+0xd510>  // b.tstop
  42bdb8:	mov	x0, x23
  42bdbc:	bl	41df90 <EVP_CIPHER_nid@plt>
  42bdc0:	bl	41a220 <OBJ_nid2ln@plt>
  42bdc4:	mov	x3, x0
  42bdc8:	ldr	x2, [sp, #128]
  42bdcc:	mov	x4, x27
  42bdd0:	mov	x1, #0xc8                  	// #200
  42bdd4:	add	x0, sp, #0x168
  42bdd8:	bl	41d1c0 <BIO_snprintf@plt>
  42bddc:	strb	wzr, [x21]
  42bde0:	mov	w3, w20
  42bde4:	add	x2, sp, #0x168
  42bde8:	mov	x0, x21
  42bdec:	mov	w1, #0x200                 	// #512
  42bdf0:	bl	41a640 <EVP_read_pw_string@plt>
  42bdf4:	cmp	w0, #0x0
  42bdf8:	cbnz	w0, 42bdb4 <ASN1_generate_nconf@plt+0xd444>
  42bdfc:	ldr	x1, [sp, #112]
  42be00:	ldr	w21, [sp, #152]
  42be04:	ldrb	w0, [x1]
  42be08:	cbz	w0, 42be90 <ASN1_generate_nconf@plt+0xd520>
  42be0c:	str	x1, [sp, #128]
  42be10:	b	42b78c <ASN1_generate_nconf@plt+0xce1c>
  42be14:	mov	x0, x22
  42be18:	mov	w1, #0x100                 	// #256
  42be1c:	bl	41d410 <BIO_set_flags@plt>
  42be20:	b	42bd6c <ASN1_generate_nconf@plt+0xd3fc>
  42be24:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42be28:	add	x1, x1, #0x7d0
  42be2c:	bl	41aac0 <BIO_set_callback@plt>
  42be30:	ldr	x1, [x28, #152]
  42be34:	mov	x0, x27
  42be38:	bl	41d050 <BIO_set_callback_arg@plt>
  42be3c:	b	42bcec <ASN1_generate_nconf@plt+0xd37c>
  42be40:	ldr	x0, [x28, #152]
  42be44:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42be48:	ldr	w2, [sp, #160]
  42be4c:	add	x1, x1, #0x628
  42be50:	bl	419740 <BIO_printf@plt>
  42be54:	b	42b6fc <ASN1_generate_nconf@plt+0xcd8c>
  42be58:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42be5c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42be60:	add	x1, x1, #0x5d0
  42be64:	ldr	x0, [x28, #152]
  42be68:	bl	419740 <BIO_printf@plt>
  42be6c:	b	42b894 <ASN1_generate_nconf@plt+0xcf24>
  42be70:	mov	w0, w2
  42be74:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  42be78:	str	x0, [sp, #104]
  42be7c:	b	42b754 <ASN1_generate_nconf@plt+0xcde4>
  42be80:	ldr	x0, [x28, #152]
  42be84:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42be88:	add	x1, x1, #0x678
  42be8c:	bl	419740 <BIO_printf@plt>
  42be90:	ldr	x21, [x28, #152]
  42be94:	mov	x27, #0x0                   	// #0
  42be98:	mov	x23, #0x0                   	// #0
  42be9c:	mov	x22, #0x0                   	// #0
  42bea0:	mov	x26, #0x0                   	// #0
  42bea4:	mov	w25, #0x1                   	// #1
  42bea8:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42beac:	mov	x0, x1
  42beb0:	add	x2, sp, #0xf8
  42beb4:	mov	x3, #0x0                   	// #0
  42beb8:	mov	x1, #0x0                   	// #0
  42bebc:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42bec0:	cbz	w0, 42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42bec4:	ldr	x0, [sp, #248]
  42bec8:	str	x0, [sp, #128]
  42becc:	cmp	x0, #0x0
  42bed0:	cset	w0, eq  // eq = none
  42bed4:	b	42b774 <ASN1_generate_nconf@plt+0xce04>
  42bed8:	cmp	w20, #0x0
  42bedc:	mov	w0, #0x8003                	// #32771
  42bee0:	csel	w26, w0, w26, ne  // ne = any
  42bee4:	csel	w2, w2, w0, ne  // ne = any
  42bee8:	b	42b710 <ASN1_generate_nconf@plt+0xcda0>
  42beec:	bl	41e040 <EVP_sha256@plt>
  42bef0:	str	x0, [sp, #240]
  42bef4:	b	42b694 <ASN1_generate_nconf@plt+0xcd24>
  42bef8:	ldr	w21, [sp, #160]
  42befc:	str	w25, [sp, #120]
  42bf00:	ldr	x24, [sp, #152]
  42bf04:	ldr	x20, [sp, #176]
  42bf08:	b	42bf24 <ASN1_generate_nconf@plt+0xd5b4>
  42bf0c:	mov	w2, w0
  42bf10:	mov	x1, x19
  42bf14:	mov	x0, x24
  42bf18:	bl	41cb90 <BIO_write@plt>
  42bf1c:	cmp	w0, w25
  42bf20:	b.ne	42c22c <ASN1_generate_nconf@plt+0xd8bc>  // b.any
  42bf24:	mov	x0, x20
  42bf28:	mov	x3, #0x0                   	// #0
  42bf2c:	mov	x2, #0x0                   	// #0
  42bf30:	mov	w1, #0xa                   	// #10
  42bf34:	bl	41de90 <BIO_ctrl@plt>
  42bf38:	cbnz	w0, 42bf54 <ASN1_generate_nconf@plt+0xd5e4>
  42bf3c:	mov	x0, x20
  42bf40:	mov	x3, #0x0                   	// #0
  42bf44:	mov	x2, #0x0                   	// #0
  42bf48:	mov	w1, #0x2                   	// #2
  42bf4c:	bl	41de90 <BIO_ctrl@plt>
  42bf50:	cbnz	w0, 42bf70 <ASN1_generate_nconf@plt+0xd600>
  42bf54:	mov	w2, w21
  42bf58:	mov	x1, x19
  42bf5c:	mov	x0, x20
  42bf60:	bl	41cf00 <BIO_read@plt>
  42bf64:	mov	w25, w0
  42bf68:	cmp	w0, #0x0
  42bf6c:	b.gt	42bf0c <ASN1_generate_nconf@plt+0xd59c>
  42bf70:	ldr	x0, [sp, #152]
  42bf74:	mov	x3, #0x0                   	// #0
  42bf78:	ldr	w25, [sp, #120]
  42bf7c:	mov	x2, #0x0                   	// #0
  42bf80:	mov	w1, #0xb                   	// #11
  42bf84:	bl	41de90 <BIO_ctrl@plt>
  42bf88:	cbz	w0, 42c4ec <ASN1_generate_nconf@plt+0xdb7c>
  42bf8c:	ldr	x21, [x28, #152]
  42bf90:	cbz	w25, 42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42bf94:	ldr	x0, [sp, #104]
  42bf98:	mov	w25, #0x0                   	// #0
  42bf9c:	bl	41c700 <BIO_number_read@plt>
  42bfa0:	mov	x2, x0
  42bfa4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bfa8:	add	x1, x1, #0x848
  42bfac:	mov	x0, x21
  42bfb0:	bl	419740 <BIO_printf@plt>
  42bfb4:	ldr	x20, [x28, #152]
  42bfb8:	mov	x0, x26
  42bfbc:	bl	41a280 <BIO_number_written@plt>
  42bfc0:	mov	x2, x0
  42bfc4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bfc8:	mov	x0, x20
  42bfcc:	add	x1, x1, #0x860
  42bfd0:	bl	419740 <BIO_printf@plt>
  42bfd4:	ldr	x21, [x28, #152]
  42bfd8:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42bfdc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42bfe0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42bfe4:	mov	x2, x26
  42bfe8:	add	x1, x1, #0x5e8
  42bfec:	ldr	x0, [x20, #152]
  42bff0:	mov	x27, #0x0                   	// #0
  42bff4:	mov	x19, #0x0                   	// #0
  42bff8:	mov	w25, #0x1                   	// #1
  42bffc:	mov	x23, #0x0                   	// #0
  42c000:	mov	x22, #0x0                   	// #0
  42c004:	mov	x26, #0x0                   	// #0
  42c008:	str	xzr, [sp, #112]
  42c00c:	bl	419740 <BIO_printf@plt>
  42c010:	str	xzr, [sp, #104]
  42c014:	ldr	x21, [x20, #152]
  42c018:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c01c:	ldr	w0, [sp, #144]
  42c020:	cbnz	w0, 42c574 <ASN1_generate_nconf@plt+0xdc04>
  42c024:	mov	x24, #0x0                   	// #0
  42c028:	ldr	x0, [x28, #152]
  42c02c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c030:	add	x1, x1, #0x720
  42c034:	bl	419740 <BIO_printf@plt>
  42c038:	ldr	w4, [sp, #120]
  42c03c:	mov	x2, x24
  42c040:	ldr	x3, [sp, #128]
  42c044:	add	x7, sp, #0x118
  42c048:	ldr	x1, [sp, #240]
  42c04c:	add	x6, sp, #0x128
  42c050:	mov	x0, x23
  42c054:	mov	w5, #0x1                   	// #1
  42c058:	bl	41dbc0 <EVP_BytesToKey@plt>
  42c05c:	cbz	w0, 42c554 <ASN1_generate_nconf@plt+0xdbe4>
  42c060:	ldr	x1, [sp, #112]
  42c064:	ldr	x0, [sp, #128]
  42c068:	cmp	x0, x1
  42c06c:	b.eq	42c44c <ASN1_generate_nconf@plt+0xdadc>  // b.none
  42c070:	ldr	x1, [sp, #120]
  42c074:	bl	41d470 <OPENSSL_cleanse@plt>
  42c078:	ldr	x0, [sp, #184]
  42c07c:	cbz	x0, 42c0a0 <ASN1_generate_nconf@plt+0xd730>
  42c080:	mov	x0, x23
  42c084:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c088:	mov	w2, w0
  42c08c:	cbnz	w0, 42c278 <ASN1_generate_nconf@plt+0xd908>
  42c090:	ldr	x0, [x28, #152]
  42c094:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c098:	add	x1, x1, #0x790
  42c09c:	bl	419740 <BIO_printf@plt>
  42c0a0:	ldr	x24, [sp, #168]
  42c0a4:	cbz	x24, 42c0dc <ASN1_generate_nconf@plt+0xd76c>
  42c0a8:	mov	x0, x23
  42c0ac:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c0b0:	add	x1, sp, #0x128
  42c0b4:	mov	w2, w0
  42c0b8:	mov	x0, x24
  42c0bc:	bl	42b348 <ASN1_generate_nconf@plt+0xc9d8>
  42c0c0:	cbz	w0, 42c300 <ASN1_generate_nconf@plt+0xd990>
  42c0c4:	ldr	x24, [sp, #168]
  42c0c8:	mov	x0, x24
  42c0cc:	bl	41e440 <strlen@plt>
  42c0d0:	mov	x1, x0
  42c0d4:	mov	x0, x24
  42c0d8:	bl	41d470 <OPENSSL_cleanse@plt>
  42c0dc:	bl	41c220 <BIO_f_cipher@plt>
  42c0e0:	bl	41b620 <BIO_new@plt>
  42c0e4:	mov	x24, x0
  42c0e8:	cbz	x0, 42c2f0 <ASN1_generate_nconf@plt+0xd980>
  42c0ec:	add	x3, sp, #0xe0
  42c0f0:	mov	x2, #0x0                   	// #0
  42c0f4:	mov	w1, #0x81                  	// #129
  42c0f8:	bl	41de90 <BIO_ctrl@plt>
  42c0fc:	ldr	x0, [sp, #224]
  42c100:	mov	w5, w20
  42c104:	mov	x1, x23
  42c108:	mov	x4, #0x0                   	// #0
  42c10c:	mov	x3, #0x0                   	// #0
  42c110:	mov	x2, #0x0                   	// #0
  42c114:	bl	419a90 <EVP_CipherInit_ex@plt>
  42c118:	cbz	w0, 42c45c <ASN1_generate_nconf@plt+0xdaec>
  42c11c:	ldr	w1, [sp, #200]
  42c120:	ldr	x0, [sp, #224]
  42c124:	cbnz	w1, 42c498 <ASN1_generate_nconf@plt+0xdb28>
  42c128:	mov	w5, w20
  42c12c:	add	x4, sp, #0x118
  42c130:	add	x3, sp, #0x128
  42c134:	mov	x2, #0x0                   	// #0
  42c138:	mov	x1, #0x0                   	// #0
  42c13c:	bl	419a90 <EVP_CipherInit_ex@plt>
  42c140:	cbz	w0, 42c45c <ASN1_generate_nconf@plt+0xdaec>
  42c144:	ldr	w0, [sp, #164]
  42c148:	cbnz	w0, 42c1a8 <ASN1_generate_nconf@plt+0xd838>
  42c14c:	cbz	w21, 42c180 <ASN1_generate_nconf@plt+0xd810>
  42c150:	ldr	w0, [sp, #140]
  42c154:	cbz	w0, 42c670 <ASN1_generate_nconf@plt+0xdd00>
  42c158:	mov	x0, x23
  42c15c:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c160:	cmp	w0, #0x0
  42c164:	b.gt	42c604 <ASN1_generate_nconf@plt+0xdc94>
  42c168:	mov	x0, x23
  42c16c:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c170:	cmp	w0, #0x0
  42c174:	b.gt	42c598 <ASN1_generate_nconf@plt+0xdc28>
  42c178:	cmp	w21, #0x2
  42c17c:	b.eq	42c6dc <ASN1_generate_nconf@plt+0xdd6c>  // b.none
  42c180:	ldr	x1, [sp, #152]
  42c184:	mov	x0, x24
  42c188:	mov	x23, x24
  42c18c:	bl	41aae0 <BIO_push@plt>
  42c190:	ldr	w21, [sp, #160]
  42c194:	mov	x24, x0
  42c198:	str	w25, [sp, #120]
  42c19c:	str	x0, [sp, #152]
  42c1a0:	ldr	x20, [sp, #176]
  42c1a4:	b	42bf24 <ASN1_generate_nconf@plt+0xd5b4>
  42c1a8:	mov	x0, x24
  42c1ac:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42c1b0:	add	x1, x1, #0x7d0
  42c1b4:	bl	41aac0 <BIO_set_callback@plt>
  42c1b8:	ldr	x1, [x28, #152]
  42c1bc:	mov	x0, x24
  42c1c0:	bl	41d050 <BIO_set_callback_arg@plt>
  42c1c4:	b	42c14c <ASN1_generate_nconf@plt+0xd7dc>
  42c1c8:	ldr	x21, [x28, #152]
  42c1cc:	mov	x27, #0x0                   	// #0
  42c1d0:	mov	x23, #0x0                   	// #0
  42c1d4:	mov	x22, #0x0                   	// #0
  42c1d8:	mov	w25, #0x1                   	// #1
  42c1dc:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c1e0:	ldr	x0, [sp, #184]
  42c1e4:	cbnz	x0, 42c080 <ASN1_generate_nconf@plt+0xd710>
  42c1e8:	mov	x0, x23
  42c1ec:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c1f0:	cbz	w0, 42c0a0 <ASN1_generate_nconf@plt+0xd730>
  42c1f4:	ldr	x0, [x28, #152]
  42c1f8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c1fc:	mov	x23, #0x0                   	// #0
  42c200:	add	x1, x1, #0x7d0
  42c204:	mov	w25, #0x1                   	// #1
  42c208:	bl	419740 <BIO_printf@plt>
  42c20c:	ldr	x21, [x28, #152]
  42c210:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c214:	ldr	x1, [sp, #104]
  42c218:	mov	x0, x27
  42c21c:	bl	41aae0 <BIO_push@plt>
  42c220:	str	x26, [sp, #152]
  42c224:	str	x0, [sp, #176]
  42c228:	b	42b7c0 <ASN1_generate_nconf@plt+0xce50>
  42c22c:	ldr	x0, [x28, #152]
  42c230:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c234:	mov	w25, #0x1                   	// #1
  42c238:	add	x1, x1, #0x6a8
  42c23c:	bl	419740 <BIO_printf@plt>
  42c240:	ldr	x21, [x28, #152]
  42c244:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c248:	ldr	x1, [sp, #176]
  42c24c:	mov	x0, x22
  42c250:	bl	41aae0 <BIO_push@plt>
  42c254:	str	x0, [sp, #176]
  42c258:	b	42b7cc <ASN1_generate_nconf@plt+0xce5c>
  42c25c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42c260:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c264:	mov	x2, x26
  42c268:	add	x1, x1, #0x608
  42c26c:	ldr	x0, [x20, #152]
  42c270:	mov	x27, #0x0                   	// #0
  42c274:	b	42bff4 <ASN1_generate_nconf@plt+0xd684>
  42c278:	ldr	x0, [sp, #184]
  42c27c:	add	x1, sp, #0x118
  42c280:	bl	42b348 <ASN1_generate_nconf@plt+0xc9d8>
  42c284:	cbnz	w0, 42c0a0 <ASN1_generate_nconf@plt+0xd730>
  42c288:	ldr	x0, [x28, #152]
  42c28c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c290:	mov	w25, #0x1                   	// #1
  42c294:	add	x1, x1, #0x7b8
  42c298:	mov	x23, #0x0                   	// #0
  42c29c:	bl	419740 <BIO_printf@plt>
  42c2a0:	ldr	x21, [x28, #152]
  42c2a4:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c2a8:	ldr	x0, [x28, #152]
  42c2ac:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42c2b0:	mov	x27, #0x0                   	// #0
  42c2b4:	add	x1, x1, #0x580
  42c2b8:	mov	w25, #0x1                   	// #1
  42c2bc:	mov	x23, #0x0                   	// #0
  42c2c0:	bl	419740 <BIO_printf@plt>
  42c2c4:	mov	x22, #0x0                   	// #0
  42c2c8:	ldr	x21, [x28, #152]
  42c2cc:	mov	x26, #0x0                   	// #0
  42c2d0:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c2d4:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42c2d8:	add	x1, x1, #0x7d0
  42c2dc:	bl	41aac0 <BIO_set_callback@plt>
  42c2e0:	ldr	x1, [x28, #152]
  42c2e4:	mov	x0, x22
  42c2e8:	bl	41d050 <BIO_set_callback_arg@plt>
  42c2ec:	b	42bd64 <ASN1_generate_nconf@plt+0xd3f4>
  42c2f0:	ldr	x21, [x28, #152]
  42c2f4:	mov	x23, #0x0                   	// #0
  42c2f8:	mov	w25, #0x1                   	// #1
  42c2fc:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c300:	ldr	x0, [x28, #152]
  42c304:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c308:	mov	w25, #0x1                   	// #1
  42c30c:	add	x1, x1, #0x7e0
  42c310:	mov	x23, #0x0                   	// #0
  42c314:	bl	419740 <BIO_printf@plt>
  42c318:	ldr	x21, [x28, #152]
  42c31c:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c320:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42c324:	ldr	x19, [x28, #152]
  42c328:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42c32c:	mov	x2, x26
  42c330:	mov	x3, x0
  42c334:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c338:	mov	x0, x19
  42c33c:	add	x1, x1, #0x5b0
  42c340:	bl	419740 <BIO_printf@plt>
  42c344:	b	42b894 <ASN1_generate_nconf@plt+0xcf24>
  42c348:	ldr	w0, [sp, #144]
  42c34c:	mov	x24, x3
  42c350:	cbz	w0, 42c028 <ASN1_generate_nconf@plt+0xd6b8>
  42c354:	mov	x0, x23
  42c358:	str	x3, [sp, #144]
  42c35c:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c360:	sxtw	x24, w0
  42c364:	mov	x0, x23
  42c368:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c36c:	ldr	x3, [sp, #144]
  42c370:	mov	w9, w0
  42c374:	mov	x2, x3
  42c378:	mov	w3, #0x8                   	// #8
  42c37c:	ldr	w1, [sp, #120]
  42c380:	add	w6, w24, w9
  42c384:	ldr	w4, [sp, #220]
  42c388:	add	x7, sp, #0x168
  42c38c:	ldr	x0, [sp, #128]
  42c390:	str	w9, [sp, #144]
  42c394:	ldr	x5, [sp, #240]
  42c398:	bl	4196c0 <PKCS5_PBKDF2_HMAC@plt>
  42c39c:	ldr	w9, [sp, #144]
  42c3a0:	cbz	w0, 42c534 <ASN1_generate_nconf@plt+0xdbc4>
  42c3a4:	add	x1, sp, #0x168
  42c3a8:	mov	x2, x24
  42c3ac:	add	x0, sp, #0x128
  42c3b0:	str	w9, [sp, #144]
  42c3b4:	bl	41a800 <memcpy@plt>
  42c3b8:	ldr	w9, [sp, #144]
  42c3bc:	add	x0, sp, #0x168
  42c3c0:	add	x1, x0, x24
  42c3c4:	add	x0, sp, #0x118
  42c3c8:	sxtw	x2, w9
  42c3cc:	bl	41a800 <memcpy@plt>
  42c3d0:	b	42c060 <ASN1_generate_nconf@plt+0xd6f0>
  42c3d4:	ldr	x0, [sp, #176]
  42c3d8:	mov	w2, #0x8                   	// #8
  42c3dc:	add	x1, sp, #0x100
  42c3e0:	bl	41cf00 <BIO_read@plt>
  42c3e4:	mov	w2, w0
  42c3e8:	cmp	w0, #0x8
  42c3ec:	b.ne	42c4a8 <ASN1_generate_nconf@plt+0xdb38>  // b.any
  42c3f0:	ldr	x0, [sp, #176]
  42c3f4:	add	x3, sp, #0x108
  42c3f8:	mov	x1, x3
  42c3fc:	str	x3, [sp, #192]
  42c400:	bl	41cf00 <BIO_read@plt>
  42c404:	cmp	w0, #0x8
  42c408:	b.ne	42c4a8 <ASN1_generate_nconf@plt+0xdb38>  // b.any
  42c40c:	mov	x0, #0x6153                	// #24915
  42c410:	ldr	x1, [sp, #256]
  42c414:	movk	x0, #0x746c, lsl #16
  42c418:	movk	x0, #0x6465, lsl #32
  42c41c:	movk	x0, #0x5f5f, lsl #48
  42c420:	cmp	x1, x0
  42c424:	ldr	x3, [sp, #192]
  42c428:	b.eq	42c348 <ASN1_generate_nconf@plt+0xd9d8>  // b.none
  42c42c:	ldr	x0, [x28, #152]
  42c430:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c434:	mov	w25, #0x1                   	// #1
  42c438:	add	x1, x1, #0x6e8
  42c43c:	mov	x23, #0x0                   	// #0
  42c440:	bl	419740 <BIO_printf@plt>
  42c444:	ldr	x21, [x28, #152]
  42c448:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c44c:	mov	x0, x1
  42c450:	mov	x1, #0x200                 	// #512
  42c454:	bl	41d470 <OPENSSL_cleanse@plt>
  42c458:	b	42c078 <ASN1_generate_nconf@plt+0xd708>
  42c45c:	ldr	x20, [x28, #152]
  42c460:	mov	x0, x23
  42c464:	bl	41df90 <EVP_CIPHER_nid@plt>
  42c468:	mov	x23, x24
  42c46c:	bl	41de40 <OBJ_nid2sn@plt>
  42c470:	mov	x2, x0
  42c474:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c478:	mov	x0, x20
  42c47c:	add	x1, x1, #0x7f8
  42c480:	bl	419740 <BIO_printf@plt>
  42c484:	ldr	x0, [x28, #152]
  42c488:	mov	w25, #0x1                   	// #1
  42c48c:	bl	41e7f0 <ERR_print_errors@plt>
  42c490:	ldr	x21, [x28, #152]
  42c494:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c498:	mov	w1, #0x0                   	// #0
  42c49c:	bl	41dc00 <EVP_CIPHER_CTX_set_padding@plt>
  42c4a0:	ldr	x0, [sp, #224]
  42c4a4:	b	42c128 <ASN1_generate_nconf@plt+0xd7b8>
  42c4a8:	ldr	x0, [x28, #152]
  42c4ac:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c4b0:	mov	w25, #0x1                   	// #1
  42c4b4:	add	x1, x1, #0x6c8
  42c4b8:	mov	x23, #0x0                   	// #0
  42c4bc:	bl	419740 <BIO_printf@plt>
  42c4c0:	ldr	x21, [x28, #152]
  42c4c4:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c4c8:	ldr	x21, [x28, #152]
  42c4cc:	mov	x23, #0x0                   	// #0
  42c4d0:	ldr	w25, [sp, #120]
  42c4d4:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c4d8:	mov	w25, w22
  42c4dc:	mov	x23, #0x0                   	// #0
  42c4e0:	ldr	x21, [x28, #152]
  42c4e4:	mov	x22, #0x0                   	// #0
  42c4e8:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c4ec:	ldr	x0, [x28, #152]
  42c4f0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c4f4:	mov	w25, #0x1                   	// #1
  42c4f8:	add	x1, x1, #0x838
  42c4fc:	bl	419740 <BIO_printf@plt>
  42c500:	ldr	x21, [x28, #152]
  42c504:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c508:	mov	x0, x3
  42c50c:	mov	w1, #0x8                   	// #8
  42c510:	str	x3, [sp, #192]
  42c514:	bl	41d790 <RAND_bytes@plt>
  42c518:	cmp	w0, #0x0
  42c51c:	ldr	x3, [sp, #192]
  42c520:	b.gt	42b810 <ASN1_generate_nconf@plt+0xcea0>
  42c524:	ldr	x21, [x28, #152]
  42c528:	mov	w25, w20
  42c52c:	mov	x23, #0x0                   	// #0
  42c530:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c534:	ldr	x0, [x28, #152]
  42c538:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c53c:	mov	w25, #0x1                   	// #1
  42c540:	add	x1, x1, #0x700
  42c544:	mov	x23, #0x0                   	// #0
  42c548:	bl	419740 <BIO_printf@plt>
  42c54c:	ldr	x21, [x28, #152]
  42c550:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c554:	ldr	x0, [x28, #152]
  42c558:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c55c:	mov	w25, #0x1                   	// #1
  42c560:	add	x1, x1, #0x778
  42c564:	mov	x23, #0x0                   	// #0
  42c568:	bl	419740 <BIO_printf@plt>
  42c56c:	ldr	x21, [x28, #152]
  42c570:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c574:	mov	x0, x23
  42c578:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c57c:	sxtw	x24, w0
  42c580:	mov	x0, x23
  42c584:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c588:	mov	w9, w0
  42c58c:	mov	w3, #0x0                   	// #0
  42c590:	mov	x2, #0x0                   	// #0
  42c594:	b	42c37c <ASN1_generate_nconf@plt+0xda0c>
  42c598:	add	x0, sp, #0x118
  42c59c:	str	x0, [sp, #120]
  42c5a0:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c5a4:	add	x0, x0, #0x830
  42c5a8:	bl	41e1d0 <printf@plt>
  42c5ac:	mov	w20, #0x0                   	// #0
  42c5b0:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c5b4:	add	x0, x0, #0x820
  42c5b8:	str	x0, [sp, #128]
  42c5bc:	mov	x0, x19
  42c5c0:	mov	w19, w20
  42c5c4:	mov	x20, x0
  42c5c8:	b	42c5e4 <ASN1_generate_nconf@plt+0xdc74>
  42c5cc:	ldr	x0, [sp, #120]
  42c5d0:	add	w19, w19, #0x1
  42c5d4:	ldrb	w1, [x0], #1
  42c5d8:	str	x0, [sp, #120]
  42c5dc:	ldr	x0, [sp, #128]
  42c5e0:	bl	41e1d0 <printf@plt>
  42c5e4:	mov	x0, x23
  42c5e8:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c5ec:	cmp	w0, w19
  42c5f0:	b.gt	42c5cc <ASN1_generate_nconf@plt+0xdc5c>
  42c5f4:	mov	x19, x20
  42c5f8:	mov	w0, #0xa                   	// #10
  42c5fc:	bl	41a5a0 <putchar@plt>
  42c600:	b	42c178 <ASN1_generate_nconf@plt+0xd808>
  42c604:	add	x0, sp, #0x128
  42c608:	str	x0, [sp, #120]
  42c60c:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c610:	add	x0, x0, #0x828
  42c614:	bl	41e1d0 <printf@plt>
  42c618:	mov	w20, #0x0                   	// #0
  42c61c:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c620:	add	x0, x0, #0x820
  42c624:	str	x0, [sp, #128]
  42c628:	mov	x0, x19
  42c62c:	mov	w19, w20
  42c630:	mov	x20, x0
  42c634:	b	42c650 <ASN1_generate_nconf@plt+0xdce0>
  42c638:	ldr	x0, [sp, #120]
  42c63c:	add	w19, w19, #0x1
  42c640:	ldrb	w1, [x0], #1
  42c644:	str	x0, [sp, #120]
  42c648:	ldr	x0, [sp, #128]
  42c64c:	bl	41e1d0 <printf@plt>
  42c650:	mov	x0, x23
  42c654:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c658:	cmp	w0, w19
  42c65c:	b.gt	42c638 <ASN1_generate_nconf@plt+0xdcc8>
  42c660:	mov	x19, x20
  42c664:	mov	w0, #0xa                   	// #10
  42c668:	bl	41a5a0 <putchar@plt>
  42c66c:	b	42c168 <ASN1_generate_nconf@plt+0xd7f8>
  42c670:	add	x20, sp, #0x108
  42c674:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c678:	add	x1, x20, #0x8
  42c67c:	add	x0, x0, #0x818
  42c680:	str	x1, [sp, #120]
  42c684:	bl	41e1d0 <printf@plt>
  42c688:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c68c:	add	x2, x2, #0x820
  42c690:	ldrb	w1, [x20], #1
  42c694:	mov	x0, x2
  42c698:	bl	41e1d0 <printf@plt>
  42c69c:	ldr	x0, [sp, #120]
  42c6a0:	cmp	x0, x20
  42c6a4:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c6a8:	add	x2, x0, #0x820
  42c6ac:	b.ne	42c690 <ASN1_generate_nconf@plt+0xdd20>  // b.any
  42c6b0:	mov	w0, #0xa                   	// #10
  42c6b4:	bl	41a5a0 <putchar@plt>
  42c6b8:	b	42c158 <ASN1_generate_nconf@plt+0xd7e8>
  42c6bc:	ldr	x0, [x28, #152]
  42c6c0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c6c4:	mov	w25, w20
  42c6c8:	add	x1, x1, #0x690
  42c6cc:	mov	x23, #0x0                   	// #0
  42c6d0:	bl	419740 <BIO_printf@plt>
  42c6d4:	ldr	x21, [x28, #152]
  42c6d8:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c6dc:	ldr	x21, [x28, #152]
  42c6e0:	mov	x23, x24
  42c6e4:	mov	w25, #0x0                   	// #0
  42c6e8:	b	42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42c6ec:	nop
  42c6f0:	stp	x29, x30, [sp, #-80]!
  42c6f4:	mov	x29, sp
  42c6f8:	stp	x21, x22, [sp, #32]
  42c6fc:	mov	x22, x0
  42c700:	mov	x21, x2
  42c704:	mov	x0, x2
  42c708:	stp	x19, x20, [sp, #16]
  42c70c:	stp	x23, x24, [sp, #48]
  42c710:	mov	x23, x1
  42c714:	bl	41e440 <strlen@plt>
  42c718:	ldr	x19, [x22]
  42c71c:	mov	x20, x0
  42c720:	cbz	x19, 42c798 <ASN1_generate_nconf@plt+0xde28>
  42c724:	str	x25, [sp, #64]
  42c728:	add	w25, w0, #0x1
  42c72c:	mov	x0, x19
  42c730:	bl	41e440 <strlen@plt>
  42c734:	ldr	w1, [x23]
  42c738:	mov	x24, x0
  42c73c:	cmp	w0, #0x0
  42c740:	b.le	42c788 <ASN1_generate_nconf@plt+0xde18>
  42c744:	add	w0, w0, #0x2
  42c748:	add	w0, w0, w25
  42c74c:	cmp	w0, w1
  42c750:	b.gt	42c7c4 <ASN1_generate_nconf@plt+0xde54>
  42c754:	add	x19, x19, w24, sxtw
  42c758:	mov	w0, #0x202c                	// #8236
  42c75c:	strh	w0, [x19], #2
  42c760:	ldr	x25, [sp, #64]
  42c764:	mov	x1, x21
  42c768:	mov	x0, x19
  42c76c:	bl	41e200 <strcpy@plt>
  42c770:	mov	w0, #0x1                   	// #1
  42c774:	ldp	x19, x20, [sp, #16]
  42c778:	ldp	x21, x22, [sp, #32]
  42c77c:	ldp	x23, x24, [sp, #48]
  42c780:	ldp	x29, x30, [sp], #80
  42c784:	ret
  42c788:	cmp	w25, w1
  42c78c:	b.gt	42c804 <ASN1_generate_nconf@plt+0xde94>
  42c790:	ldr	x25, [sp, #64]
  42c794:	b	42c764 <ASN1_generate_nconf@plt+0xddf4>
  42c798:	add	w0, w0, #0x1ff
  42c79c:	adds	w20, w20, #0x100
  42c7a0:	csel	w20, w0, w20, mi  // mi = first
  42c7a4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c7a8:	and	w0, w20, #0xffffff00
  42c7ac:	str	w0, [x23]
  42c7b0:	add	x1, x1, #0xf38
  42c7b4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42c7b8:	mov	x19, x0
  42c7bc:	str	x0, [x22]
  42c7c0:	b	42c764 <ASN1_generate_nconf@plt+0xddf4>
  42c7c4:	add	w1, w0, #0x1fe
  42c7c8:	adds	w0, w0, #0xff
  42c7cc:	csel	w0, w1, w0, mi  // mi = first
  42c7d0:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c7d4:	and	w1, w0, #0xffffff00
  42c7d8:	str	w1, [x23]
  42c7dc:	add	x23, x2, #0xf48
  42c7e0:	mov	x0, x19
  42c7e4:	sxtw	x1, w1
  42c7e8:	mov	x2, x23
  42c7ec:	mov	w3, #0x43                  	// #67
  42c7f0:	bl	41c410 <CRYPTO_realloc@plt>
  42c7f4:	mov	x19, x0
  42c7f8:	cbz	x0, 42c848 <ASN1_generate_nconf@plt+0xded8>
  42c7fc:	str	x19, [x22]
  42c800:	b	42c754 <ASN1_generate_nconf@plt+0xdde4>
  42c804:	add	w1, w20, #0x1ff
  42c808:	adds	w20, w20, #0x100
  42c80c:	csel	w20, w1, w20, mi  // mi = first
  42c810:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c814:	and	w1, w20, #0xffffff00
  42c818:	str	w1, [x23]
  42c81c:	add	x23, x2, #0xf48
  42c820:	mov	x0, x19
  42c824:	sxtw	x1, w1
  42c828:	mov	x2, x23
  42c82c:	mov	w3, #0x43                  	// #67
  42c830:	bl	41c410 <CRYPTO_realloc@plt>
  42c834:	mov	x19, x0
  42c838:	cbz	x0, 42c848 <ASN1_generate_nconf@plt+0xded8>
  42c83c:	ldr	x25, [sp, #64]
  42c840:	str	x19, [x22]
  42c844:	b	42c764 <ASN1_generate_nconf@plt+0xddf4>
  42c848:	ldr	x0, [x22]
  42c84c:	mov	x1, x23
  42c850:	mov	w2, #0x45                  	// #69
  42c854:	bl	41b1e0 <CRYPTO_free@plt>
  42c858:	mov	w0, #0x0                   	// #0
  42c85c:	ldr	x25, [sp, #64]
  42c860:	str	xzr, [x22]
  42c864:	b	42c774 <ASN1_generate_nconf@plt+0xde04>
  42c868:	stp	x29, x30, [sp, #-288]!
  42c86c:	mov	x29, sp
  42c870:	stp	x19, x20, [sp, #16]
  42c874:	mov	x19, x1
  42c878:	mov	x20, x0
  42c87c:	bl	41dbb0 <OSSL_STORE_LOADER_get0_engine@plt>
  42c880:	ldr	x1, [x19]
  42c884:	cmp	x1, x0
  42c888:	b.eq	42c898 <ASN1_generate_nconf@plt+0xdf28>  // b.none
  42c88c:	ldp	x19, x20, [sp, #16]
  42c890:	ldp	x29, x30, [sp], #288
  42c894:	ret
  42c898:	mov	x0, x20
  42c89c:	bl	41ccc0 <OSSL_STORE_LOADER_get0_scheme@plt>
  42c8a0:	mov	x1, #0x100                 	// #256
  42c8a4:	mov	x3, x0
  42c8a8:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c8ac:	add	x0, sp, #0x20
  42c8b0:	add	x2, x2, #0xf58
  42c8b4:	bl	41d1c0 <BIO_snprintf@plt>
  42c8b8:	ldp	x0, x1, [x19, #8]
  42c8bc:	add	x2, sp, #0x20
  42c8c0:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42c8c4:	cbnz	w0, 42c88c <ASN1_generate_nconf@plt+0xdf1c>
  42c8c8:	str	wzr, [x19, #24]
  42c8cc:	b	42c88c <ASN1_generate_nconf@plt+0xdf1c>
  42c8d0:	stp	x29, x30, [sp, #-368]!
  42c8d4:	mov	x29, sp
  42c8d8:	stp	x21, x22, [sp, #32]
  42c8dc:	mov	x22, x2
  42c8e0:	stp	x23, x24, [sp, #48]
  42c8e4:	mov	x23, x1
  42c8e8:	stp	x25, x26, [sp, #64]
  42c8ec:	mov	x25, x0
  42c8f0:	mov	x0, x1
  42c8f4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42c8f8:	cmp	w0, #0x0
  42c8fc:	b.lt	42ca38 <ASN1_generate_nconf@plt+0xe0c8>  // b.tstop
  42c900:	stp	x19, x20, [sp, #16]
  42c904:	mov	w20, #0x0                   	// #0
  42c908:	b.eq	42ca5c <ASN1_generate_nconf@plt+0xe0ec>  // b.none
  42c90c:	mov	w24, w0
  42c910:	adrp	x26, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c914:	add	x21, sp, #0x70
  42c918:	add	x0, x26, #0xf88
  42c91c:	stp	x27, x28, [sp, #80]
  42c920:	adrp	x27, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42c924:	add	x27, x27, #0xfb8
  42c928:	str	x0, [sp, #104]
  42c92c:	b	42c954 <ASN1_generate_nconf@plt+0xdfe4>
  42c930:	mov	x2, x19
  42c934:	mov	x1, x27
  42c938:	mov	x0, x22
  42c93c:	bl	419740 <BIO_printf@plt>
  42c940:	mov	x0, x22
  42c944:	add	w20, w20, #0x1
  42c948:	bl	41e7f0 <ERR_print_errors@plt>
  42c94c:	cmp	w24, w20
  42c950:	b.eq	42c9c8 <ASN1_generate_nconf@plt+0xe058>  // b.none
  42c954:	mov	w1, w20
  42c958:	mov	x0, x23
  42c95c:	bl	419630 <OPENSSL_sk_value@plt>
  42c960:	mov	x19, x0
  42c964:	mov	w1, #0x3a                  	// #58
  42c968:	bl	41d830 <strchr@plt>
  42c96c:	mov	x1, x19
  42c970:	mov	x28, x0
  42c974:	mov	x0, x21
  42c978:	cbz	x28, 42c9e4 <ASN1_generate_nconf@plt+0xe074>
  42c97c:	sub	x26, x28, x19
  42c980:	cmp	w26, #0xfe
  42c984:	b.gt	42ca0c <ASN1_generate_nconf@plt+0xe09c>
  42c988:	sxtw	x2, w26
  42c98c:	bl	41a800 <memcpy@plt>
  42c990:	add	x2, x28, #0x1
  42c994:	mov	x1, x21
  42c998:	mov	x0, x25
  42c99c:	mov	w3, #0x0                   	// #0
  42c9a0:	strb	wzr, [x21, x26]
  42c9a4:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  42c9a8:	cbz	w0, 42c930 <ASN1_generate_nconf@plt+0xdfc0>
  42c9ac:	ldr	x1, [sp, #104]
  42c9b0:	mov	x2, x19
  42c9b4:	mov	x0, x22
  42c9b8:	bl	419740 <BIO_printf@plt>
  42c9bc:	add	w20, w20, #0x1
  42c9c0:	cmp	w24, w20
  42c9c4:	b.ne	42c954 <ASN1_generate_nconf@plt+0xdfe4>  // b.any
  42c9c8:	ldp	x19, x20, [sp, #16]
  42c9cc:	ldp	x27, x28, [sp, #80]
  42c9d0:	ldp	x21, x22, [sp, #32]
  42c9d4:	ldp	x23, x24, [sp, #48]
  42c9d8:	ldp	x25, x26, [sp, #64]
  42c9dc:	ldp	x29, x30, [sp], #368
  42c9e0:	ret
  42c9e4:	mov	x0, x25
  42c9e8:	mov	w3, #0x0                   	// #0
  42c9ec:	mov	x2, #0x0                   	// #0
  42c9f0:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  42c9f4:	cbz	w0, 42c930 <ASN1_generate_nconf@plt+0xdfc0>
  42c9f8:	ldr	x1, [sp, #104]
  42c9fc:	mov	x2, x19
  42ca00:	mov	x0, x22
  42ca04:	bl	419740 <BIO_printf@plt>
  42ca08:	b	42c9bc <ASN1_generate_nconf@plt+0xe04c>
  42ca0c:	mov	x0, x22
  42ca10:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42ca14:	add	x1, x1, #0xf98
  42ca18:	bl	419740 <BIO_printf@plt>
  42ca1c:	ldp	x19, x20, [sp, #16]
  42ca20:	ldp	x21, x22, [sp, #32]
  42ca24:	ldp	x23, x24, [sp, #48]
  42ca28:	ldp	x25, x26, [sp, #64]
  42ca2c:	ldp	x27, x28, [sp, #80]
  42ca30:	ldp	x29, x30, [sp], #368
  42ca34:	ret
  42ca38:	mov	x0, x22
  42ca3c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42ca40:	add	x1, x1, #0xf68
  42ca44:	bl	419740 <BIO_printf@plt>
  42ca48:	ldp	x21, x22, [sp, #32]
  42ca4c:	ldp	x23, x24, [sp, #48]
  42ca50:	ldp	x25, x26, [sp, #64]
  42ca54:	ldp	x29, x30, [sp], #368
  42ca58:	ret
  42ca5c:	ldp	x19, x20, [sp, #16]
  42ca60:	b	42c9d0 <ASN1_generate_nconf@plt+0xe060>
  42ca64:	nop
  42ca68:	stp	x29, x30, [sp, #-256]!
  42ca6c:	mov	x29, sp
  42ca70:	stp	x19, x20, [sp, #16]
  42ca74:	stp	x21, x22, [sp, #32]
  42ca78:	stp	x23, x24, [sp, #48]
  42ca7c:	stp	x25, x26, [sp, #64]
  42ca80:	mov	x25, x1
  42ca84:	mov	w26, w0
  42ca88:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42ca8c:	mov	x19, x0
  42ca90:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42ca94:	mov	x20, x0
  42ca98:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42ca9c:	mov	x21, x0
  42caa0:	mov	w0, #0x8001                	// #32769
  42caa4:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  42caa8:	cmp	x19, #0x0
  42caac:	mov	x22, x0
  42cab0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  42cab4:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  42cab8:	b.eq	42cc04 <ASN1_generate_nconf@plt+0xe294>  // b.none
  42cabc:	ldp	x23, x1, [x25]
  42cac0:	stp	x27, x28, [sp, #80]
  42cac4:	cbnz	x1, 42cae0 <ASN1_generate_nconf@plt+0xe170>
  42cac8:	b	42caf0 <ASN1_generate_nconf@plt+0xe180>
  42cacc:	add	x25, x25, #0x8
  42cad0:	bl	41cf70 <OPENSSL_sk_push@plt>
  42cad4:	sub	w26, w26, #0x1
  42cad8:	ldr	x1, [x25, #8]
  42cadc:	cbz	x1, 42caf0 <ASN1_generate_nconf@plt+0xe180>
  42cae0:	ldrb	w2, [x1]
  42cae4:	mov	x0, x19
  42cae8:	cmp	w2, #0x2d
  42caec:	b.ne	42cacc <ASN1_generate_nconf@plt+0xe15c>  // b.any
  42caf0:	str	x23, [x25]
  42caf4:	adrp	x24, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42caf8:	add	x24, x24, #0x380
  42cafc:	mov	w0, w26
  42cb00:	mov	x1, x25
  42cb04:	mov	x2, x24
  42cb08:	mov	w26, #0x0                   	// #0
  42cb0c:	str	wzr, [sp, #120]
  42cb10:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42cb14:	stp	wzr, wzr, [sp, #104]
  42cb18:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42cb1c:	cbz	w0, 42cc58 <ASN1_generate_nconf@plt+0xe2e8>
  42cb20:	cmp	w0, #0x4
  42cb24:	b.eq	42cc10 <ASN1_generate_nconf@plt+0xe2a0>  // b.none
  42cb28:	b.gt	42cb4c <ASN1_generate_nconf@plt+0xe1dc>
  42cb2c:	cmp	w0, #0x2
  42cb30:	b.eq	42cbf8 <ASN1_generate_nconf@plt+0xe288>  // b.none
  42cb34:	cmp	w0, #0x3
  42cb38:	b.ne	42cb74 <ASN1_generate_nconf@plt+0xe204>  // b.any
  42cb3c:	ldr	w0, [sp, #104]
  42cb40:	add	w0, w0, #0x1
  42cb44:	str	w0, [sp, #104]
  42cb48:	b	42cb18 <ASN1_generate_nconf@plt+0xe1a8>
  42cb4c:	cmp	w0, #0x6
  42cb50:	b.eq	42cc44 <ASN1_generate_nconf@plt+0xe2d4>  // b.none
  42cb54:	b.le	42cbdc <ASN1_generate_nconf@plt+0xe26c>
  42cb58:	sub	w1, w0, #0x64
  42cb5c:	cmp	w1, #0x3
  42cb60:	b.hi	42cb18 <ASN1_generate_nconf@plt+0xe1a8>  // b.pmore
  42cb64:	sub	w0, w0, #0x63
  42cb68:	cmp	w26, w0
  42cb6c:	csel	w26, w26, w0, ge  // ge = tcont
  42cb70:	b	42cb18 <ASN1_generate_nconf@plt+0xe1a8>
  42cb74:	cmn	w0, #0x1
  42cb78:	b.eq	42cc20 <ASN1_generate_nconf@plt+0xe2b0>  // b.none
  42cb7c:	cmp	w0, #0x1
  42cb80:	b.ne	42cb18 <ASN1_generate_nconf@plt+0xe1a8>  // b.any
  42cb84:	mov	x0, x24
  42cb88:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42cb8c:	ldp	x27, x28, [sp, #80]
  42cb90:	mov	w25, #0x0                   	// #0
  42cb94:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42cb98:	ldr	x0, [x24, #152]
  42cb9c:	bl	41e7f0 <ERR_print_errors@plt>
  42cba0:	mov	x0, x19
  42cba4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cba8:	mov	x0, x20
  42cbac:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cbb0:	mov	x0, x21
  42cbb4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cbb8:	mov	x0, x22
  42cbbc:	bl	41ce30 <BIO_free_all@plt>
  42cbc0:	mov	w0, w25
  42cbc4:	ldp	x19, x20, [sp, #16]
  42cbc8:	ldp	x21, x22, [sp, #32]
  42cbcc:	ldp	x23, x24, [sp, #48]
  42cbd0:	ldp	x25, x26, [sp, #64]
  42cbd4:	ldp	x29, x30, [sp], #256
  42cbd8:	ret
  42cbdc:	cmp	w0, #0x5
  42cbe0:	b.ne	42cb18 <ASN1_generate_nconf@plt+0xe1a8>  // b.any
  42cbe4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42cbe8:	mov	x1, x0
  42cbec:	mov	x0, x20
  42cbf0:	bl	41cf70 <OPENSSL_sk_push@plt>
  42cbf4:	b	42cb18 <ASN1_generate_nconf@plt+0xe1a8>
  42cbf8:	mov	w0, #0x1                   	// #1
  42cbfc:	str	w0, [sp, #108]
  42cc00:	b	42cb18 <ASN1_generate_nconf@plt+0xe1a8>
  42cc04:	mov	w25, #0x1                   	// #1
  42cc08:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42cc0c:	b	42cb98 <ASN1_generate_nconf@plt+0xe228>
  42cc10:	ldr	w0, [sp, #120]
  42cc14:	add	w0, w0, #0x1
  42cc18:	str	w0, [sp, #120]
  42cc1c:	b	42cb3c <ASN1_generate_nconf@plt+0xe1cc>
  42cc20:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42cc24:	mov	x2, x23
  42cc28:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42cc2c:	mov	w25, #0x1                   	// #1
  42cc30:	ldr	x0, [x24, #152]
  42cc34:	add	x1, x1, #0x238
  42cc38:	bl	419740 <BIO_printf@plt>
  42cc3c:	ldp	x27, x28, [sp, #80]
  42cc40:	b	42cb98 <ASN1_generate_nconf@plt+0xe228>
  42cc44:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42cc48:	mov	x1, x0
  42cc4c:	mov	x0, x21
  42cc50:	bl	41cf70 <OPENSSL_sk_push@plt>
  42cc54:	b	42cb18 <ASN1_generate_nconf@plt+0xe1a8>
  42cc58:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42cc5c:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42cc60:	mov	x24, x0
  42cc64:	ldr	x1, [x0]
  42cc68:	cbnz	x1, 42cc7c <ASN1_generate_nconf@plt+0xe30c>
  42cc6c:	b	42ccc4 <ASN1_generate_nconf@plt+0xe354>
  42cc70:	bl	41cf70 <OPENSSL_sk_push@plt>
  42cc74:	ldr	x1, [x24, #8]!
  42cc78:	cbz	x1, 42ccc4 <ASN1_generate_nconf@plt+0xe354>
  42cc7c:	ldrb	w2, [x1]
  42cc80:	mov	x0, x19
  42cc84:	cmp	w2, #0x2d
  42cc88:	b.ne	42cc70 <ASN1_generate_nconf@plt+0xe300>  // b.any
  42cc8c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42cc90:	mov	x2, x23
  42cc94:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42cc98:	add	x1, x1, #0xfe0
  42cc9c:	ldr	x0, [x24, #152]
  42cca0:	mov	w25, #0x1                   	// #1
  42cca4:	bl	419740 <BIO_printf@plt>
  42cca8:	ldr	x0, [x24, #152]
  42ccac:	mov	x2, x23
  42ccb0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42ccb4:	add	x1, x1, #0x238
  42ccb8:	bl	419740 <BIO_printf@plt>
  42ccbc:	ldp	x27, x28, [sp, #80]
  42ccc0:	b	42cb98 <ASN1_generate_nconf@plt+0xe228>
  42ccc4:	mov	x0, x19
  42ccc8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42cccc:	cbz	w0, 42d424 <ASN1_generate_nconf@plt+0xeab4>
  42ccd0:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ccd4:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ccd8:	add	x0, x0, #0x78
  42ccdc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42cce0:	add	x1, x1, #0x10
  42cce4:	stp	x1, x24, [sp, #128]
  42cce8:	mov	w25, #0x0                   	// #0
  42ccec:	stp	x0, x21, [sp, #144]
  42ccf0:	mov	w0, #0x0                   	// #0
  42ccf4:	mov	w24, w0
  42ccf8:	str	x20, [sp, #112]
  42ccfc:	str	w25, [sp, #124]
  42cd00:	mov	x0, x19
  42cd04:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42cd08:	cmp	w24, w0
  42cd0c:	b.ge	42d1ac <ASN1_generate_nconf@plt+0xe83c>  // b.tcont
  42cd10:	mov	w1, w24
  42cd14:	mov	x0, x19
  42cd18:	bl	419630 <OPENSSL_sk_value@plt>
  42cd1c:	mov	x21, x0
  42cd20:	bl	41d8b0 <ENGINE_by_id@plt>
  42cd24:	mov	x20, x0
  42cd28:	cbz	x0, 42d048 <ASN1_generate_nconf@plt+0xe6d8>
  42cd2c:	bl	41a7e0 <ENGINE_get_name@plt>
  42cd30:	mov	x3, x0
  42cd34:	ldr	x1, [sp, #128]
  42cd38:	mov	x2, x21
  42cd3c:	mov	x0, x22
  42cd40:	bl	419740 <BIO_printf@plt>
  42cd44:	ldr	x1, [sp, #112]
  42cd48:	mov	x2, x22
  42cd4c:	mov	x0, x20
  42cd50:	bl	42c8d0 <ASN1_generate_nconf@plt+0xdf60>
  42cd54:	mov	x0, x20
  42cd58:	bl	419680 <ENGINE_get_id@plt>
  42cd5c:	mov	x1, x21
  42cd60:	bl	41d250 <strcmp@plt>
  42cd64:	cbnz	w0, 42d1c4 <ASN1_generate_nconf@plt+0xe854>
  42cd68:	ldr	w0, [sp, #108]
  42cd6c:	cbnz	w0, 42d09c <ASN1_generate_nconf@plt+0xe72c>
  42cd70:	ldr	w0, [sp, #104]
  42cd74:	cbnz	w0, 42cf78 <ASN1_generate_nconf@plt+0xe608>
  42cd78:	cbz	w26, 42cf68 <ASN1_generate_nconf@plt+0xe5f8>
  42cd7c:	mov	x0, x20
  42cd80:	mov	x4, #0x0                   	// #0
  42cd84:	mov	x3, #0x0                   	// #0
  42cd88:	mov	x2, #0x0                   	// #0
  42cd8c:	mov	w1, #0xa                   	// #10
  42cd90:	bl	41b910 <ENGINE_ctrl@plt>
  42cd94:	cbz	w0, 42cf68 <ASN1_generate_nconf@plt+0xe5f8>
  42cd98:	mov	x0, x20
  42cd9c:	mov	x4, #0x0                   	// #0
  42cda0:	mov	x3, #0x0                   	// #0
  42cda4:	mov	x2, #0x0                   	// #0
  42cda8:	mov	w1, #0xb                   	// #11
  42cdac:	bl	41b910 <ENGINE_ctrl@plt>
  42cdb0:	mov	w21, w0
  42cdb4:	cmp	w0, #0x0
  42cdb8:	b.le	42cf68 <ASN1_generate_nconf@plt+0xe5f8>
  42cdbc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42cdc0:	str	x0, [sp, #176]
  42cdc4:	cbz	x0, 42d5cc <ASN1_generate_nconf@plt+0xec5c>
  42cdc8:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42cdcc:	add	x0, x0, #0xfc8
  42cdd0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42cdd4:	add	x27, x1, #0xf48
  42cdd8:	stp	x0, x19, [sp, #160]
  42cddc:	mov	w0, w21
  42cde0:	mov	w23, #0x0                   	// #0
  42cde4:	str	w24, [sp, #184]
  42cde8:	sxtw	x19, w0
  42cdec:	mov	x4, #0x0                   	// #0
  42cdf0:	mov	x2, x19
  42cdf4:	mov	x0, x20
  42cdf8:	mov	x3, #0x0                   	// #0
  42cdfc:	mov	w1, #0x12                  	// #18
  42ce00:	bl	41b910 <ENGINE_ctrl@plt>
  42ce04:	mov	w21, w0
  42ce08:	tbnz	w0, #31, 42d528 <ASN1_generate_nconf@plt+0xebb8>
  42ce0c:	ands	w24, w0, #0x8
  42ce10:	ccmp	w26, #0x4, #0x4, ne  // ne = any
  42ce14:	b.ne	42d078 <ASN1_generate_nconf@plt+0xe708>  // b.any
  42ce18:	mov	x2, x19
  42ce1c:	mov	x0, x20
  42ce20:	mov	x4, #0x0                   	// #0
  42ce24:	mov	x3, #0x0                   	// #0
  42ce28:	mov	w1, #0xe                   	// #14
  42ce2c:	bl	41b910 <ENGINE_ctrl@plt>
  42ce30:	cmp	w0, #0x0
  42ce34:	b.le	42d528 <ASN1_generate_nconf@plt+0xebb8>
  42ce38:	ldr	x1, [sp, #144]
  42ce3c:	add	w0, w0, #0x1
  42ce40:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42ce44:	mov	x3, x0
  42ce48:	mov	x28, x0
  42ce4c:	mov	x2, x19
  42ce50:	mov	x0, x20
  42ce54:	mov	x4, #0x0                   	// #0
  42ce58:	mov	w1, #0xf                   	// #15
  42ce5c:	bl	41b910 <ENGINE_ctrl@plt>
  42ce60:	cmp	w0, #0x0
  42ce64:	b.le	42d574 <ASN1_generate_nconf@plt+0xec04>
  42ce68:	mov	x2, x19
  42ce6c:	mov	x0, x20
  42ce70:	mov	x4, #0x0                   	// #0
  42ce74:	mov	x3, #0x0                   	// #0
  42ce78:	mov	w1, #0x10                  	// #16
  42ce7c:	bl	41b910 <ENGINE_ctrl@plt>
  42ce80:	cmp	w0, #0x0
  42ce84:	b.lt	42d574 <ASN1_generate_nconf@plt+0xec04>  // b.tstop
  42ce88:	mov	x25, #0x0                   	// #0
  42ce8c:	b.ne	42cfc8 <ASN1_generate_nconf@plt+0xe658>  // b.any
  42ce90:	cbnz	w23, 42d084 <ASN1_generate_nconf@plt+0xe714>
  42ce94:	mov	x0, x22
  42ce98:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ce9c:	add	x1, x1, #0x48
  42cea0:	bl	41a980 <BIO_puts@plt>
  42cea4:	mov	w23, w0
  42cea8:	cmp	w26, #0x1
  42ceac:	b.eq	42d1f4 <ASN1_generate_nconf@plt+0xe884>  // b.none
  42ceb0:	cmp	x25, #0x0
  42ceb4:	mov	x2, x28
  42ceb8:	ldr	x0, [sp, #160]
  42cebc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42cec0:	add	x1, x1, #0xa8
  42cec4:	mov	w23, #0x0                   	// #0
  42cec8:	csel	x3, x0, x25, eq  // eq = none
  42cecc:	mov	x0, x22
  42ced0:	bl	419740 <BIO_printf@plt>
  42ced4:	cmp	w26, #0x2
  42ced8:	b.ne	42d29c <ASN1_generate_nconf@plt+0xe92c>  // b.any
  42cedc:	mov	x0, x28
  42cee0:	mov	x1, x27
  42cee4:	mov	w2, #0xd9                  	// #217
  42cee8:	bl	41b1e0 <CRYPTO_free@plt>
  42ceec:	mov	x0, x25
  42cef0:	mov	x1, x27
  42cef4:	mov	w2, #0xdb                  	// #219
  42cef8:	bl	41b1e0 <CRYPTO_free@plt>
  42cefc:	mov	x2, x19
  42cf00:	mov	x0, x20
  42cf04:	mov	x4, #0x0                   	// #0
  42cf08:	mov	x3, #0x0                   	// #0
  42cf0c:	mov	w1, #0xc                   	// #12
  42cf10:	bl	41b910 <ENGINE_ctrl@plt>
  42cf14:	cmp	w0, #0x0
  42cf18:	b.gt	42cde8 <ASN1_generate_nconf@plt+0xe478>
  42cf1c:	ldr	w24, [sp, #184]
  42cf20:	cmp	w23, #0x0
  42cf24:	ldr	x19, [sp, #168]
  42cf28:	b.le	42cf3c <ASN1_generate_nconf@plt+0xe5cc>
  42cf2c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42cf30:	mov	x0, x22
  42cf34:	add	x1, x1, #0xf30
  42cf38:	bl	419740 <BIO_printf@plt>
  42cf3c:	ldr	x0, [sp, #176]
  42cf40:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cf44:	mov	x1, x27
  42cf48:	mov	w2, #0xe5                  	// #229
  42cf4c:	mov	x0, #0x0                   	// #0
  42cf50:	bl	41b1e0 <CRYPTO_free@plt>
  42cf54:	mov	x1, x27
  42cf58:	mov	w2, #0xe6                  	// #230
  42cf5c:	mov	x0, #0x0                   	// #0
  42cf60:	bl	41b1e0 <CRYPTO_free@plt>
  42cf64:	nop
  42cf68:	mov	x0, x20
  42cf6c:	add	w24, w24, #0x1
  42cf70:	bl	41c930 <ENGINE_free@plt>
  42cf74:	b	42cd00 <ASN1_generate_nconf@plt+0xe390>
  42cf78:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42cf7c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42cf80:	add	x2, x2, #0x48
  42cf84:	add	x1, x1, #0x500
  42cf88:	mov	x0, x22
  42cf8c:	bl	419740 <BIO_printf@plt>
  42cf90:	mov	x0, x20
  42cf94:	bl	41d0c0 <ENGINE_init@plt>
  42cf98:	cbz	w0, 42d3a4 <ASN1_generate_nconf@plt+0xea34>
  42cf9c:	mov	x0, x22
  42cfa0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42cfa4:	add	x1, x1, #0x50
  42cfa8:	bl	419740 <BIO_printf@plt>
  42cfac:	ldr	x1, [sp, #152]
  42cfb0:	mov	x2, x22
  42cfb4:	mov	x0, x20
  42cfb8:	bl	42c8d0 <ASN1_generate_nconf@plt+0xdf60>
  42cfbc:	mov	x0, x20
  42cfc0:	bl	41c8c0 <ENGINE_finish@plt>
  42cfc4:	b	42cd78 <ASN1_generate_nconf@plt+0xe408>
  42cfc8:	add	w0, w0, #0x1
  42cfcc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42cfd0:	add	x1, x1, #0x88
  42cfd4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42cfd8:	mov	x2, x19
  42cfdc:	mov	x3, x0
  42cfe0:	mov	x25, x0
  42cfe4:	mov	x4, #0x0                   	// #0
  42cfe8:	mov	x0, x20
  42cfec:	mov	w1, #0x11                  	// #17
  42cff0:	bl	41b910 <ENGINE_ctrl@plt>
  42cff4:	cmp	w0, #0x0
  42cff8:	b.gt	42ce90 <ASN1_generate_nconf@plt+0xe520>
  42cffc:	mov	x26, x25
  42d000:	ldr	w25, [sp, #124]
  42d004:	ldr	x20, [sp, #112]
  42d008:	mov	x23, x27
  42d00c:	ldr	x24, [sp, #136]
  42d010:	ldr	x21, [sp, #152]
  42d014:	ldr	x19, [sp, #168]
  42d018:	ldr	x0, [sp, #176]
  42d01c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42d020:	mov	x0, x28
  42d024:	mov	x1, x23
  42d028:	mov	w2, #0xe5                  	// #229
  42d02c:	bl	41b1e0 <CRYPTO_free@plt>
  42d030:	mov	x1, x23
  42d034:	mov	x0, x26
  42d038:	mov	w2, #0xe6                  	// #230
  42d03c:	bl	41b1e0 <CRYPTO_free@plt>
  42d040:	ldp	x27, x28, [sp, #80]
  42d044:	b	42cb98 <ASN1_generate_nconf@plt+0xe228>
  42d048:	ldr	x0, [sp, #136]
  42d04c:	add	w24, w24, #0x1
  42d050:	ldr	w1, [sp, #124]
  42d054:	ldr	x0, [x0, #152]
  42d058:	add	w1, w1, #0x1
  42d05c:	mov	w20, w1
  42d060:	bl	41e7f0 <ERR_print_errors@plt>
  42d064:	mov	w0, #0x7f                  	// #127
  42d068:	cmp	w20, w0
  42d06c:	csel	w0, w20, w0, le
  42d070:	str	w0, [sp, #124]
  42d074:	b	42cd00 <ASN1_generate_nconf@plt+0xe390>
  42d078:	mov	x25, #0x0                   	// #0
  42d07c:	mov	x28, #0x0                   	// #0
  42d080:	b	42cedc <ASN1_generate_nconf@plt+0xe56c>
  42d084:	mov	x0, x22
  42d088:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d08c:	add	x1, x1, #0xa0
  42d090:	bl	419740 <BIO_printf@plt>
  42d094:	add	w23, w23, w0
  42d098:	b	42cea8 <ASN1_generate_nconf@plt+0xe538>
  42d09c:	mov	w1, #0x100                 	// #256
  42d0a0:	mov	x0, x20
  42d0a4:	add	x21, sp, #0xcc
  42d0a8:	add	x23, sp, #0xd0
  42d0ac:	str	w1, [sp, #204]
  42d0b0:	str	xzr, [sp, #208]
  42d0b4:	bl	41e270 <ENGINE_get_RSA@plt>
  42d0b8:	cbz	x0, 42d0d4 <ASN1_generate_nconf@plt+0xe764>
  42d0bc:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d0c0:	mov	x1, x21
  42d0c4:	mov	x0, x23
  42d0c8:	add	x2, x2, #0x20
  42d0cc:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d0d0:	cbz	w0, 42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d0d4:	mov	x0, x20
  42d0d8:	bl	41bc00 <ENGINE_get_DSA@plt>
  42d0dc:	cbz	x0, 42d0f8 <ASN1_generate_nconf@plt+0xe788>
  42d0e0:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d0e4:	mov	x1, x21
  42d0e8:	add	x2, x2, #0x28
  42d0ec:	mov	x0, x23
  42d0f0:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d0f4:	cbz	w0, 42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d0f8:	mov	x0, x20
  42d0fc:	bl	41b7b0 <ENGINE_get_DH@plt>
  42d100:	cbz	x0, 42d11c <ASN1_generate_nconf@plt+0xe7ac>
  42d104:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d108:	mov	x1, x21
  42d10c:	add	x2, x2, #0x30
  42d110:	mov	x0, x23
  42d114:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d118:	cbz	w0, 42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d11c:	mov	x0, x20
  42d120:	bl	41ae40 <ENGINE_get_RAND@plt>
  42d124:	cbz	x0, 42d140 <ASN1_generate_nconf@plt+0xe7d0>
  42d128:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d12c:	mov	x1, x21
  42d130:	add	x2, x2, #0x38
  42d134:	mov	x0, x23
  42d138:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d13c:	cbz	w0, 42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d140:	mov	x0, x20
  42d144:	bl	419570 <ENGINE_get_ciphers@plt>
  42d148:	mov	x4, x0
  42d14c:	cbz	x0, 42d22c <ASN1_generate_nconf@plt+0xe8bc>
  42d150:	add	x2, sp, #0xd8
  42d154:	mov	x0, x20
  42d158:	mov	w3, #0x0                   	// #0
  42d15c:	mov	x1, #0x0                   	// #0
  42d160:	blr	x4
  42d164:	cmp	w0, #0x0
  42d168:	b.le	42d22c <ASN1_generate_nconf@plt+0xe8bc>
  42d16c:	sub	w25, w0, #0x1
  42d170:	mov	x27, #0x0                   	// #0
  42d174:	add	x25, x25, #0x1
  42d178:	lsl	x25, x25, #2
  42d17c:	b	42d188 <ASN1_generate_nconf@plt+0xe818>
  42d180:	cmp	x27, x25
  42d184:	b.eq	42d22c <ASN1_generate_nconf@plt+0xe8bc>  // b.none
  42d188:	ldr	x0, [sp, #216]
  42d18c:	ldr	w0, [x0, x27]
  42d190:	add	x27, x27, #0x4
  42d194:	bl	41de40 <OBJ_nid2sn@plt>
  42d198:	mov	x2, x0
  42d19c:	mov	x1, x21
  42d1a0:	mov	x0, x23
  42d1a4:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d1a8:	cbnz	w0, 42d180 <ASN1_generate_nconf@plt+0xe810>
  42d1ac:	ldr	w25, [sp, #124]
  42d1b0:	ldp	x27, x28, [sp, #80]
  42d1b4:	ldr	x20, [sp, #112]
  42d1b8:	ldr	x24, [sp, #136]
  42d1bc:	ldr	x21, [sp, #152]
  42d1c0:	b	42cb98 <ASN1_generate_nconf@plt+0xe228>
  42d1c4:	mov	x0, x20
  42d1c8:	bl	419680 <ENGINE_get_id@plt>
  42d1cc:	mov	x21, x0
  42d1d0:	mov	x0, x20
  42d1d4:	bl	41a7e0 <ENGINE_get_name@plt>
  42d1d8:	mov	x3, x0
  42d1dc:	mov	x2, x21
  42d1e0:	mov	x0, x22
  42d1e4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d1e8:	add	x1, x1, #0x8
  42d1ec:	bl	419740 <BIO_printf@plt>
  42d1f0:	b	42cd68 <ASN1_generate_nconf@plt+0xe3f8>
  42d1f4:	cmp	w23, #0x5
  42d1f8:	b.le	42d210 <ASN1_generate_nconf@plt+0xe8a0>
  42d1fc:	mov	x0, x28
  42d200:	bl	41e440 <strlen@plt>
  42d204:	add	w0, w23, w0
  42d208:	cmp	w0, #0x4e
  42d20c:	b.gt	42d54c <ASN1_generate_nconf@plt+0xebdc>
  42d210:	mov	x2, x28
  42d214:	mov	x0, x22
  42d218:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42d21c:	add	x1, x1, #0x500
  42d220:	bl	419740 <BIO_printf@plt>
  42d224:	add	w23, w0, w23
  42d228:	b	42cedc <ASN1_generate_nconf@plt+0xe56c>
  42d22c:	mov	x0, x20
  42d230:	bl	41c5c0 <ENGINE_get_digests@plt>
  42d234:	mov	x4, x0
  42d238:	cbz	x0, 42d334 <ASN1_generate_nconf@plt+0xe9c4>
  42d23c:	add	x2, sp, #0xd8
  42d240:	mov	x0, x20
  42d244:	mov	w3, #0x0                   	// #0
  42d248:	mov	x1, #0x0                   	// #0
  42d24c:	blr	x4
  42d250:	cmp	w0, #0x0
  42d254:	b.le	42d334 <ASN1_generate_nconf@plt+0xe9c4>
  42d258:	sub	w25, w0, #0x1
  42d25c:	mov	x27, #0x0                   	// #0
  42d260:	add	x25, x25, #0x1
  42d264:	lsl	x25, x25, #2
  42d268:	b	42d274 <ASN1_generate_nconf@plt+0xe904>
  42d26c:	cmp	x25, x27
  42d270:	b.eq	42d334 <ASN1_generate_nconf@plt+0xe9c4>  // b.none
  42d274:	ldr	x0, [sp, #216]
  42d278:	ldr	w0, [x0, x27]
  42d27c:	add	x27, x27, #0x4
  42d280:	bl	41de40 <OBJ_nid2sn@plt>
  42d284:	mov	x2, x0
  42d288:	mov	x1, x21
  42d28c:	mov	x0, x23
  42d290:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d294:	cbnz	w0, 42d26c <ASN1_generate_nconf@plt+0xe8fc>
  42d298:	b	42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d29c:	adrp	x3, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d2a0:	add	x3, x3, #0x48
  42d2a4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d2a8:	mov	x2, x3
  42d2ac:	mov	x0, x22
  42d2b0:	add	x1, x1, #0xb0
  42d2b4:	bl	419740 <BIO_printf@plt>
  42d2b8:	cbz	w21, 42d594 <ASN1_generate_nconf@plt+0xec24>
  42d2bc:	cbnz	w24, 42d514 <ASN1_generate_nconf@plt+0xeba4>
  42d2c0:	and	w2, w21, #0x2
  42d2c4:	and	w24, w21, #0x4
  42d2c8:	and	w23, w21, #0xfffffff0
  42d2cc:	tbnz	w21, #0, 42d498 <ASN1_generate_nconf@plt+0xeb28>
  42d2d0:	cbz	w2, 42d458 <ASN1_generate_nconf@plt+0xeae8>
  42d2d4:	mov	w21, #0x0                   	// #0
  42d2d8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d2dc:	mov	x0, x22
  42d2e0:	add	x1, x1, #0xf8
  42d2e4:	bl	419740 <BIO_printf@plt>
  42d2e8:	cbnz	w24, 42d4b8 <ASN1_generate_nconf@plt+0xeb48>
  42d2ec:	cbnz	w23, 42d30c <ASN1_generate_nconf@plt+0xe99c>
  42d2f0:	cbnz	w21, 42d500 <ASN1_generate_nconf@plt+0xeb90>
  42d2f4:	mov	x0, x22
  42d2f8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42d2fc:	mov	w23, #0x0                   	// #0
  42d300:	add	x1, x1, #0xf30
  42d304:	bl	419740 <BIO_printf@plt>
  42d308:	b	42cedc <ASN1_generate_nconf@plt+0xe56c>
  42d30c:	mov	x0, x22
  42d310:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d314:	add	x1, x1, #0xf0
  42d318:	bl	419740 <BIO_printf@plt>
  42d31c:	mov	w2, w23
  42d320:	mov	x0, x22
  42d324:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d328:	add	x1, x1, #0x110
  42d32c:	bl	419740 <BIO_printf@plt>
  42d330:	b	42d2f0 <ASN1_generate_nconf@plt+0xe980>
  42d334:	mov	x0, x20
  42d338:	bl	41c290 <ENGINE_get_pkey_meths@plt>
  42d33c:	mov	x4, x0
  42d340:	cbz	x0, 42d3d8 <ASN1_generate_nconf@plt+0xea68>
  42d344:	add	x2, sp, #0xd8
  42d348:	mov	x0, x20
  42d34c:	mov	w3, #0x0                   	// #0
  42d350:	mov	x1, #0x0                   	// #0
  42d354:	blr	x4
  42d358:	cmp	w0, #0x0
  42d35c:	b.le	42d3d8 <ASN1_generate_nconf@plt+0xea68>
  42d360:	sub	w25, w0, #0x1
  42d364:	mov	x27, #0x0                   	// #0
  42d368:	add	x25, x25, #0x1
  42d36c:	lsl	x25, x25, #2
  42d370:	b	42d37c <ASN1_generate_nconf@plt+0xea0c>
  42d374:	cmp	x27, x25
  42d378:	b.eq	42d3d8 <ASN1_generate_nconf@plt+0xea68>  // b.none
  42d37c:	ldr	x0, [sp, #216]
  42d380:	ldr	w0, [x0, x27]
  42d384:	add	x27, x27, #0x4
  42d388:	bl	41de40 <OBJ_nid2sn@plt>
  42d38c:	mov	x2, x0
  42d390:	mov	x1, x21
  42d394:	mov	x0, x23
  42d398:	bl	42c6f0 <ASN1_generate_nconf@plt+0xdd80>
  42d39c:	cbnz	w0, 42d374 <ASN1_generate_nconf@plt+0xea04>
  42d3a0:	b	42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d3a4:	mov	x0, x22
  42d3a8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d3ac:	add	x1, x1, #0x60
  42d3b0:	bl	419740 <BIO_printf@plt>
  42d3b4:	ldr	w0, [sp, #120]
  42d3b8:	cbnz	w0, 42d3c4 <ASN1_generate_nconf@plt+0xea54>
  42d3bc:	bl	41a2a0 <ERR_clear_error@plt>
  42d3c0:	b	42cd78 <ASN1_generate_nconf@plt+0xe408>
  42d3c4:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42d3c8:	ldr	x0, [x0, #4048]
  42d3cc:	bl	41dc50 <ERR_print_errors_fp@plt>
  42d3d0:	bl	41a2a0 <ERR_clear_error@plt>
  42d3d4:	b	42cd78 <ASN1_generate_nconf@plt+0xe408>
  42d3d8:	mov	w2, #0x1                   	// #1
  42d3dc:	add	x1, sp, #0xe0
  42d3e0:	adrp	x0, 42c000 <ASN1_generate_nconf@plt+0xd690>
  42d3e4:	add	x0, x0, #0x868
  42d3e8:	stp	x20, x23, [sp, #224]
  42d3ec:	str	x21, [sp, #240]
  42d3f0:	str	w2, [sp, #248]
  42d3f4:	bl	41d600 <OSSL_STORE_do_all_loaders@plt>
  42d3f8:	ldr	w0, [sp, #248]
  42d3fc:	cbz	w0, 42d1ac <ASN1_generate_nconf@plt+0xe83c>
  42d400:	ldr	x0, [sp, #208]
  42d404:	cbz	x0, 42d410 <ASN1_generate_nconf@plt+0xeaa0>
  42d408:	ldrb	w1, [x0]
  42d40c:	cbnz	w1, 42d5a8 <ASN1_generate_nconf@plt+0xec38>
  42d410:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42d414:	mov	w2, #0x1c6                 	// #454
  42d418:	add	x1, x1, #0xf48
  42d41c:	bl	41b1e0 <CRYPTO_free@plt>
  42d420:	b	42cd70 <ASN1_generate_nconf@plt+0xe400>
  42d424:	bl	41a780 <ENGINE_get_first@plt>
  42d428:	mov	x23, x0
  42d42c:	cbz	x0, 42ccd0 <ASN1_generate_nconf@plt+0xe360>
  42d430:	mov	x0, x23
  42d434:	bl	419680 <ENGINE_get_id@plt>
  42d438:	mov	x1, x0
  42d43c:	mov	x0, x19
  42d440:	bl	41cf70 <OPENSSL_sk_push@plt>
  42d444:	mov	x0, x23
  42d448:	bl	41dec0 <ENGINE_get_next@plt>
  42d44c:	mov	x23, x0
  42d450:	cbnz	x0, 42d430 <ASN1_generate_nconf@plt+0xeac0>
  42d454:	b	42ccd0 <ASN1_generate_nconf@plt+0xe360>
  42d458:	cbz	w24, 42d5c4 <ASN1_generate_nconf@plt+0xec54>
  42d45c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d460:	mov	x0, x22
  42d464:	add	x1, x1, #0x100
  42d468:	bl	419740 <BIO_printf@plt>
  42d46c:	cbz	w23, 42d2f4 <ASN1_generate_nconf@plt+0xe984>
  42d470:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d474:	mov	x0, x22
  42d478:	add	x1, x1, #0xf0
  42d47c:	bl	419740 <BIO_printf@plt>
  42d480:	mov	w2, w23
  42d484:	mov	x0, x22
  42d488:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d48c:	add	x1, x1, #0x110
  42d490:	bl	419740 <BIO_printf@plt>
  42d494:	b	42d2f4 <ASN1_generate_nconf@plt+0xe984>
  42d498:	mov	x0, x22
  42d49c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d4a0:	add	x1, x1, #0xe8
  42d4a4:	str	w2, [sp, #188]
  42d4a8:	bl	419740 <BIO_printf@plt>
  42d4ac:	ldr	w2, [sp, #188]
  42d4b0:	cbnz	w2, 42d5ec <ASN1_generate_nconf@plt+0xec7c>
  42d4b4:	cbz	w24, 42d46c <ASN1_generate_nconf@plt+0xeafc>
  42d4b8:	adrp	x21, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d4bc:	add	x21, x21, #0xf0
  42d4c0:	mov	x1, x21
  42d4c4:	mov	x0, x22
  42d4c8:	bl	419740 <BIO_printf@plt>
  42d4cc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d4d0:	mov	x0, x22
  42d4d4:	add	x1, x1, #0x100
  42d4d8:	bl	419740 <BIO_printf@plt>
  42d4dc:	cbz	w23, 42d500 <ASN1_generate_nconf@plt+0xeb90>
  42d4e0:	mov	x1, x21
  42d4e4:	mov	x0, x22
  42d4e8:	bl	419740 <BIO_printf@plt>
  42d4ec:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d4f0:	mov	w2, w23
  42d4f4:	add	x1, x1, #0x110
  42d4f8:	mov	x0, x22
  42d4fc:	bl	419740 <BIO_printf@plt>
  42d500:	mov	x0, x22
  42d504:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d508:	add	x1, x1, #0x120
  42d50c:	bl	419740 <BIO_printf@plt>
  42d510:	b	42d2f4 <ASN1_generate_nconf@plt+0xe984>
  42d514:	mov	x0, x22
  42d518:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d51c:	add	x1, x1, #0xd8
  42d520:	bl	419740 <BIO_printf@plt>
  42d524:	b	42d2c0 <ASN1_generate_nconf@plt+0xe950>
  42d528:	ldr	w25, [sp, #124]
  42d52c:	mov	x23, x27
  42d530:	ldr	x20, [sp, #112]
  42d534:	ldr	x24, [sp, #136]
  42d538:	ldr	x21, [sp, #152]
  42d53c:	ldr	x19, [sp, #168]
  42d540:	mov	x26, #0x0                   	// #0
  42d544:	mov	x28, #0x0                   	// #0
  42d548:	b	42d018 <ASN1_generate_nconf@plt+0xe6a8>
  42d54c:	mov	x0, x22
  42d550:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42d554:	add	x1, x1, #0xf30
  42d558:	bl	419740 <BIO_printf@plt>
  42d55c:	mov	x0, x22
  42d560:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d564:	add	x1, x1, #0x48
  42d568:	bl	41a980 <BIO_puts@plt>
  42d56c:	mov	w23, w0
  42d570:	b	42d210 <ASN1_generate_nconf@plt+0xe8a0>
  42d574:	ldr	w25, [sp, #124]
  42d578:	mov	x23, x27
  42d57c:	mov	x26, #0x0                   	// #0
  42d580:	ldr	x20, [sp, #112]
  42d584:	ldr	x24, [sp, #136]
  42d588:	ldr	x21, [sp, #152]
  42d58c:	ldr	x19, [sp, #168]
  42d590:	b	42d018 <ASN1_generate_nconf@plt+0xe6a8>
  42d594:	mov	x0, x22
  42d598:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d59c:	add	x1, x1, #0xc8
  42d5a0:	bl	419740 <BIO_printf@plt>
  42d5a4:	b	42cedc <ASN1_generate_nconf@plt+0xe56c>
  42d5a8:	mov	x2, x0
  42d5ac:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d5b0:	mov	x0, x22
  42d5b4:	add	x1, x1, #0x40
  42d5b8:	bl	419740 <BIO_printf@plt>
  42d5bc:	ldr	x0, [sp, #208]
  42d5c0:	b	42d410 <ASN1_generate_nconf@plt+0xeaa0>
  42d5c4:	cbnz	w23, 42d480 <ASN1_generate_nconf@plt+0xeb10>
  42d5c8:	b	42d2f4 <ASN1_generate_nconf@plt+0xe984>
  42d5cc:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42d5d0:	add	x0, x0, #0xf48
  42d5d4:	ldr	w25, [sp, #124]
  42d5d8:	mov	x23, x0
  42d5dc:	ldr	x20, [sp, #112]
  42d5e0:	ldr	x24, [sp, #136]
  42d5e4:	ldr	x21, [sp, #152]
  42d5e8:	b	42d540 <ASN1_generate_nconf@plt+0xebd0>
  42d5ec:	mov	x0, x22
  42d5f0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d5f4:	mov	w21, #0x1                   	// #1
  42d5f8:	add	x1, x1, #0xf0
  42d5fc:	bl	419740 <BIO_printf@plt>
  42d600:	b	42d2d8 <ASN1_generate_nconf@plt+0xe968>
  42d604:	nop
  42d608:	stp	x29, x30, [sp, #-336]!
  42d60c:	mov	x29, sp
  42d610:	stp	x19, x20, [sp, #16]
  42d614:	adrp	x20, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d618:	add	x20, x20, #0x510
  42d61c:	mov	x2, x20
  42d620:	stp	x21, x22, [sp, #32]
  42d624:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42d628:	mov	x21, x0
  42d62c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42d630:	mov	w19, w0
  42d634:	cbz	w0, 42d698 <ASN1_generate_nconf@plt+0xed28>
  42d638:	cmn	w19, #0x1
  42d63c:	b.eq	42d668 <ASN1_generate_nconf@plt+0xecf8>  // b.none
  42d640:	cmp	w19, #0x1
  42d644:	b.ne	42d62c <ASN1_generate_nconf@plt+0xecbc>  // b.any
  42d648:	mov	x0, x20
  42d64c:	mov	w19, #0x0                   	// #0
  42d650:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42d654:	mov	w0, w19
  42d658:	ldp	x19, x20, [sp, #16]
  42d65c:	ldp	x21, x22, [sp, #32]
  42d660:	ldp	x29, x30, [sp], #336
  42d664:	ret
  42d668:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d66c:	mov	x2, x21
  42d670:	mov	w19, #0x1                   	// #1
  42d674:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42d678:	ldr	x0, [x0, #152]
  42d67c:	add	x1, x1, #0x238
  42d680:	bl	419740 <BIO_printf@plt>
  42d684:	mov	w0, w19
  42d688:	ldp	x19, x20, [sp, #16]
  42d68c:	ldp	x21, x22, [sp, #32]
  42d690:	ldp	x29, x30, [sp], #336
  42d694:	ret
  42d698:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42d69c:	mov	x20, x0
  42d6a0:	ldr	x0, [x0]
  42d6a4:	cbz	x0, 42d654 <ASN1_generate_nconf@plt+0xece4>
  42d6a8:	adrp	x21, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d6ac:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d6b0:	add	x21, x21, #0x4d0
  42d6b4:	add	x22, x22, #0xa48
  42d6b8:	str	x23, [sp, #48]
  42d6bc:	mov	x23, #0x2                   	// #2
  42d6c0:	movk	x23, #0x20, lsl #16
  42d6c4:	nop
  42d6c8:	add	x2, sp, #0x48
  42d6cc:	mov	x1, x21
  42d6d0:	bl	41b3e0 <__isoc99_sscanf@plt>
  42d6d4:	cbnz	w0, 42d6ec <ASN1_generate_nconf@plt+0xed7c>
  42d6d8:	ldr	x0, [x20, #8]!
  42d6dc:	add	w19, w19, #0x1
  42d6e0:	cbnz	x0, 42d6c8 <ASN1_generate_nconf@plt+0xed58>
  42d6e4:	ldr	x23, [sp, #48]
  42d6e8:	b	42d654 <ASN1_generate_nconf@plt+0xece4>
  42d6ec:	mov	x1, #0x0                   	// #0
  42d6f0:	mov	x0, x23
  42d6f4:	bl	41d0b0 <OPENSSL_init_ssl@plt>
  42d6f8:	ldr	x0, [sp, #72]
  42d6fc:	add	x1, sp, #0x50
  42d700:	mov	x2, #0x100                 	// #256
  42d704:	bl	41a470 <ERR_error_string_n@plt>
  42d708:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d70c:	add	x2, sp, #0x50
  42d710:	mov	x1, x22
  42d714:	ldr	x0, [x0, #144]
  42d718:	bl	419740 <BIO_printf@plt>
  42d71c:	ldr	x0, [x20, #8]!
  42d720:	cbnz	x0, 42d6c8 <ASN1_generate_nconf@plt+0xed58>
  42d724:	ldr	x23, [sp, #48]
  42d728:	b	42d654 <ASN1_generate_nconf@plt+0xece4>
  42d72c:	nop
  42d730:	stp	x29, x30, [sp, #-96]!
  42d734:	mov	x29, sp
  42d738:	stp	x19, x20, [sp, #16]
  42d73c:	adrp	x19, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d740:	add	x19, x19, #0x640
  42d744:	mov	x2, x19
  42d748:	stp	x21, x22, [sp, #32]
  42d74c:	mov	x22, #0x0                   	// #0
  42d750:	stp	x23, x24, [sp, #48]
  42d754:	mov	x21, #0x0                   	// #0
  42d758:	mov	x23, #0x0                   	// #0
  42d75c:	stp	xzr, xzr, [sp, #72]
  42d760:	str	xzr, [sp, #88]
  42d764:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42d768:	mov	x20, x0
  42d76c:	nop
  42d770:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42d774:	mov	w1, w0
  42d778:	cbz	w0, 42d8b4 <ASN1_generate_nconf@plt+0xef44>
  42d77c:	cmp	w1, #0x3
  42d780:	b.eq	42d8a8 <ASN1_generate_nconf@plt+0xef38>  // b.none
  42d784:	b.gt	42d7a4 <ASN1_generate_nconf@plt+0xee34>
  42d788:	cmp	w1, #0x1
  42d78c:	b.eq	42d88c <ASN1_generate_nconf@plt+0xef1c>  // b.none
  42d790:	cmp	w1, #0x2
  42d794:	b.ne	42d7d8 <ASN1_generate_nconf@plt+0xee68>  // b.any
  42d798:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42d79c:	mov	x22, x0
  42d7a0:	b	42d770 <ASN1_generate_nconf@plt+0xee00>
  42d7a4:	cmp	w1, #0x5
  42d7a8:	b.eq	42d878 <ASN1_generate_nconf@plt+0xef08>  // b.none
  42d7ac:	b.le	42d85c <ASN1_generate_nconf@plt+0xeeec>
  42d7b0:	sub	w1, w1, #0x5dd
  42d7b4:	cmp	w1, #0x1
  42d7b8:	b.hi	42d770 <ASN1_generate_nconf@plt+0xee00>  // b.pmore
  42d7bc:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  42d7c0:	cbnz	w0, 42d770 <ASN1_generate_nconf@plt+0xee00>
  42d7c4:	mov	x24, #0x0                   	// #0
  42d7c8:	mov	x22, #0x0                   	// #0
  42d7cc:	mov	x20, #0x0                   	// #0
  42d7d0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d7d4:	b	42d804 <ASN1_generate_nconf@plt+0xee94>
  42d7d8:	cmn	w1, #0x1
  42d7dc:	b.ne	42d770 <ASN1_generate_nconf@plt+0xee00>  // b.any
  42d7e0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d7e4:	mov	x2, x20
  42d7e8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42d7ec:	mov	x24, #0x0                   	// #0
  42d7f0:	ldr	x0, [x23, #152]
  42d7f4:	add	x1, x1, #0x238
  42d7f8:	mov	x22, #0x0                   	// #0
  42d7fc:	mov	x20, #0x0                   	// #0
  42d800:	bl	419740 <BIO_printf@plt>
  42d804:	ldr	x0, [x23, #152]
  42d808:	mov	w19, #0x1                   	// #1
  42d80c:	bl	41e7f0 <ERR_print_errors@plt>
  42d810:	mov	x0, x22
  42d814:	bl	41df00 <BIO_free@plt>
  42d818:	mov	x0, x20
  42d81c:	bl	41ce30 <BIO_free_all@plt>
  42d820:	mov	x0, x24
  42d824:	bl	41cd80 <DSA_free@plt>
  42d828:	mov	x0, x21
  42d82c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42d830:	ldr	x0, [sp, #80]
  42d834:	mov	w2, #0x8f                  	// #143
  42d838:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d83c:	add	x1, x1, #0x5b8
  42d840:	bl	41b1e0 <CRYPTO_free@plt>
  42d844:	mov	w0, w19
  42d848:	ldp	x19, x20, [sp, #16]
  42d84c:	ldp	x21, x22, [sp, #32]
  42d850:	ldp	x23, x24, [sp, #48]
  42d854:	ldp	x29, x30, [sp], #96
  42d858:	ret
  42d85c:	cmp	w1, #0x4
  42d860:	b.ne	42d770 <ASN1_generate_nconf@plt+0xee00>  // b.any
  42d864:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42d868:	mov	w1, #0x0                   	// #0
  42d86c:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42d870:	mov	x21, x0
  42d874:	b	42d770 <ASN1_generate_nconf@plt+0xee00>
  42d878:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42d87c:	add	x1, sp, #0x48
  42d880:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  42d884:	cbnz	w0, 42d770 <ASN1_generate_nconf@plt+0xee00>
  42d888:	b	42d7c4 <ASN1_generate_nconf@plt+0xee54>
  42d88c:	mov	x0, x19
  42d890:	mov	x24, #0x0                   	// #0
  42d894:	mov	w19, #0x0                   	// #0
  42d898:	mov	x22, #0x0                   	// #0
  42d89c:	mov	x20, #0x0                   	// #0
  42d8a0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42d8a4:	b	42d810 <ASN1_generate_nconf@plt+0xeea0>
  42d8a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42d8ac:	mov	x23, x0
  42d8b0:	b	42d770 <ASN1_generate_nconf@plt+0xee00>
  42d8b4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42d8b8:	mov	w19, w0
  42d8bc:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42d8c0:	mov	x4, x0
  42d8c4:	cmp	w19, #0x1
  42d8c8:	b.ne	42d7e0 <ASN1_generate_nconf@plt+0xee70>  // b.any
  42d8cc:	mov	x1, x23
  42d8d0:	add	x3, sp, #0x50
  42d8d4:	mov	x2, #0x0                   	// #0
  42d8d8:	mov	x0, #0x0                   	// #0
  42d8dc:	ldr	x20, [x4]
  42d8e0:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42d8e4:	cbz	w0, 42d9c0 <ASN1_generate_nconf@plt+0xf050>
  42d8e8:	mov	x0, x20
  42d8ec:	mov	w2, #0x8005                	// #32773
  42d8f0:	mov	w1, #0x72                  	// #114
  42d8f4:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42d8f8:	mov	x20, x0
  42d8fc:	cbz	x0, 42d9e4 <ASN1_generate_nconf@plt+0xf074>
  42d900:	mov	x3, #0x0                   	// #0
  42d904:	mov	x2, #0x0                   	// #0
  42d908:	mov	x1, #0x0                   	// #0
  42d90c:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  42d910:	mov	x24, x0
  42d914:	cbz	x0, 42da18 <ASN1_generate_nconf@plt+0xf0a8>
  42d918:	mov	x0, x20
  42d91c:	bl	41df00 <BIO_free@plt>
  42d920:	mov	x0, x22
  42d924:	mov	w2, w19
  42d928:	mov	w1, #0x8005                	// #32773
  42d92c:	mov	x22, #0x0                   	// #0
  42d930:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  42d934:	mov	x20, x0
  42d938:	cbz	x0, 42d810 <ASN1_generate_nconf@plt+0xeea0>
  42d93c:	add	x1, sp, #0x58
  42d940:	mov	x0, x24
  42d944:	mov	x3, #0x0                   	// #0
  42d948:	mov	x2, #0x0                   	// #0
  42d94c:	bl	41d5b0 <DSA_get0_pqg@plt>
  42d950:	mov	w19, #0x2710                	// #10000
  42d954:	ldr	x0, [sp, #88]
  42d958:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d95c:	bl	41acb0 <BN_num_bits@plt>
  42d960:	cmp	w0, w19
  42d964:	b.gt	42d9f0 <ASN1_generate_nconf@plt+0xf080>
  42d968:	ldr	x0, [sp, #88]
  42d96c:	mov	x22, #0x0                   	// #0
  42d970:	ldr	x19, [x23, #152]
  42d974:	bl	41acb0 <BN_num_bits@plt>
  42d978:	mov	w2, w0
  42d97c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42d980:	add	x1, x1, #0x598
  42d984:	mov	x0, x19
  42d988:	bl	419740 <BIO_printf@plt>
  42d98c:	mov	x0, x24
  42d990:	bl	41ac70 <DSA_generate_key@plt>
  42d994:	cbz	w0, 42d804 <ASN1_generate_nconf@plt+0xee94>
  42d998:	ldp	x2, x6, [sp, #72]
  42d99c:	mov	x1, x24
  42d9a0:	mov	x0, x20
  42d9a4:	mov	x5, #0x0                   	// #0
  42d9a8:	mov	w4, #0x0                   	// #0
  42d9ac:	mov	x3, #0x0                   	// #0
  42d9b0:	mov	w19, #0x0                   	// #0
  42d9b4:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  42d9b8:	cbnz	w0, 42d810 <ASN1_generate_nconf@plt+0xeea0>
  42d9bc:	b	42d804 <ASN1_generate_nconf@plt+0xee94>
  42d9c0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42d9c4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42d9c8:	mov	x24, #0x0                   	// #0
  42d9cc:	add	x1, x1, #0x580
  42d9d0:	ldr	x0, [x23, #152]
  42d9d4:	mov	x22, #0x0                   	// #0
  42d9d8:	mov	x20, #0x0                   	// #0
  42d9dc:	bl	419740 <BIO_printf@plt>
  42d9e0:	b	42d804 <ASN1_generate_nconf@plt+0xee94>
  42d9e4:	mov	x24, #0x0                   	// #0
  42d9e8:	mov	x22, #0x0                   	// #0
  42d9ec:	b	42d810 <ASN1_generate_nconf@plt+0xeea0>
  42d9f0:	ldr	x0, [sp, #88]
  42d9f4:	ldr	x22, [x23, #152]
  42d9f8:	bl	41acb0 <BN_num_bits@plt>
  42d9fc:	mov	w3, w0
  42da00:	mov	w2, w19
  42da04:	mov	x0, x22
  42da08:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42da0c:	add	x1, x1, #0xe8
  42da10:	bl	419740 <BIO_printf@plt>
  42da14:	b	42d968 <ASN1_generate_nconf@plt+0xeff8>
  42da18:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42da1c:	mov	x22, x20
  42da20:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42da24:	mov	x20, #0x0                   	// #0
  42da28:	ldr	x0, [x23, #152]
  42da2c:	add	x1, x1, #0x570
  42da30:	bl	419740 <BIO_printf@plt>
  42da34:	b	42d804 <ASN1_generate_nconf@plt+0xee94>
  42da38:	stp	x29, x30, [sp, #-64]!
  42da3c:	mov	x29, sp
  42da40:	stp	x19, x20, [sp, #16]
  42da44:	mov	x20, x0
  42da48:	str	x21, [sp, #32]
  42da4c:	mov	w21, #0x2a                  	// #42
  42da50:	strb	w21, [sp, #63]
  42da54:	bl	41a9d0 <EVP_PKEY_CTX_get_app_data@plt>
  42da58:	mov	w1, #0x0                   	// #0
  42da5c:	mov	x19, x0
  42da60:	mov	x0, x20
  42da64:	bl	41c850 <EVP_PKEY_CTX_get_keygen_info@plt>
  42da68:	cbnz	w0, 42daac <ASN1_generate_nconf@plt+0xf13c>
  42da6c:	mov	w0, #0x2e                  	// #46
  42da70:	strb	w0, [sp, #63]
  42da74:	add	x1, sp, #0x3f
  42da78:	mov	x0, x19
  42da7c:	mov	w2, #0x1                   	// #1
  42da80:	bl	41cb90 <BIO_write@plt>
  42da84:	mov	x0, x19
  42da88:	mov	x3, #0x0                   	// #0
  42da8c:	mov	x2, #0x0                   	// #0
  42da90:	mov	w1, #0xb                   	// #11
  42da94:	bl	41de90 <BIO_ctrl@plt>
  42da98:	mov	w0, #0x1                   	// #1
  42da9c:	ldp	x19, x20, [sp, #16]
  42daa0:	ldr	x21, [sp, #32]
  42daa4:	ldp	x29, x30, [sp], #64
  42daa8:	ret
  42daac:	cmp	w0, #0x1
  42dab0:	b.ne	42dac0 <ASN1_generate_nconf@plt+0xf150>  // b.any
  42dab4:	mov	w0, #0x2b                  	// #43
  42dab8:	strb	w0, [sp, #63]
  42dabc:	b	42da74 <ASN1_generate_nconf@plt+0xf104>
  42dac0:	cmp	w0, #0x2
  42dac4:	b.ne	42dad0 <ASN1_generate_nconf@plt+0xf160>  // b.any
  42dac8:	strb	w21, [sp, #63]
  42dacc:	b	42da74 <ASN1_generate_nconf@plt+0xf104>
  42dad0:	cmp	w0, #0x3
  42dad4:	b.ne	42da74 <ASN1_generate_nconf@plt+0xf104>  // b.any
  42dad8:	mov	w0, #0xa                   	// #10
  42dadc:	strb	w0, [sp, #63]
  42dae0:	b	42da74 <ASN1_generate_nconf@plt+0xf104>
  42dae4:	nop
  42dae8:	stp	x29, x30, [sp, #-80]!
  42daec:	mov	x29, sp
  42daf0:	stp	x19, x20, [sp, #16]
  42daf4:	mov	x19, x0
  42daf8:	ldr	x0, [x0]
  42dafc:	str	xzr, [sp, #72]
  42db00:	cbz	x0, 42db28 <ASN1_generate_nconf@plt+0xf1b8>
  42db04:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42db08:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42db0c:	add	x1, x1, #0x730
  42db10:	ldr	x0, [x0, #152]
  42db14:	bl	41a980 <BIO_puts@plt>
  42db18:	mov	w0, #0x0                   	// #0
  42db1c:	ldp	x19, x20, [sp, #16]
  42db20:	ldp	x29, x30, [sp], #80
  42db24:	ret
  42db28:	mov	x20, x2
  42db2c:	add	x0, sp, #0x48
  42db30:	mov	w2, #0xffffffff            	// #-1
  42db34:	stp	x21, x22, [sp, #32]
  42db38:	mov	x22, x1
  42db3c:	str	x23, [sp, #48]
  42db40:	mov	w23, w3
  42db44:	bl	41dfe0 <EVP_PKEY_asn1_find_str@plt>
  42db48:	cmp	x0, #0x0
  42db4c:	mov	x21, x0
  42db50:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  42db54:	b.ne	42dc10 <ASN1_generate_nconf@plt+0xf2a0>  // b.any
  42db58:	cbz	x21, 42dc28 <ASN1_generate_nconf@plt+0xf2b8>
  42db5c:	bl	41a2a0 <ERR_clear_error@plt>
  42db60:	mov	x5, x21
  42db64:	mov	x4, #0x0                   	// #0
  42db68:	mov	x3, #0x0                   	// #0
  42db6c:	mov	x2, #0x0                   	// #0
  42db70:	mov	x1, #0x0                   	// #0
  42db74:	add	x0, sp, #0x44
  42db78:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  42db7c:	ldr	x0, [sp, #72]
  42db80:	bl	41c8c0 <ENGINE_finish@plt>
  42db84:	ldr	w0, [sp, #68]
  42db88:	mov	x1, x20
  42db8c:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  42db90:	mov	x20, x0
  42db94:	cbz	x0, 42dbd0 <ASN1_generate_nconf@plt+0xf260>
  42db98:	cbnz	w23, 42dbc4 <ASN1_generate_nconf@plt+0xf254>
  42db9c:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  42dba0:	cmp	w0, #0x0
  42dba4:	b.le	42dbd0 <ASN1_generate_nconf@plt+0xf260>
  42dba8:	ldp	x21, x22, [sp, #32]
  42dbac:	mov	w0, #0x1                   	// #1
  42dbb0:	ldr	x23, [sp, #48]
  42dbb4:	str	x20, [x19]
  42dbb8:	ldp	x19, x20, [sp, #16]
  42dbbc:	ldp	x29, x30, [sp], #80
  42dbc0:	ret
  42dbc4:	bl	419da0 <EVP_PKEY_paramgen_init@plt>
  42dbc8:	cmp	w0, #0x0
  42dbcc:	b.gt	42dba8 <ASN1_generate_nconf@plt+0xf238>
  42dbd0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42dbd4:	mov	x2, x22
  42dbd8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42dbdc:	add	x1, x1, #0x760
  42dbe0:	ldr	x0, [x19, #152]
  42dbe4:	bl	419740 <BIO_printf@plt>
  42dbe8:	ldr	x0, [x19, #152]
  42dbec:	bl	41e7f0 <ERR_print_errors@plt>
  42dbf0:	mov	x0, x20
  42dbf4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42dbf8:	mov	w0, #0x0                   	// #0
  42dbfc:	ldp	x19, x20, [sp, #16]
  42dc00:	ldp	x21, x22, [sp, #32]
  42dc04:	ldr	x23, [sp, #48]
  42dc08:	ldp	x29, x30, [sp], #80
  42dc0c:	ret
  42dc10:	mov	x1, x22
  42dc14:	mov	x0, x20
  42dc18:	mov	w2, #0xffffffff            	// #-1
  42dc1c:	bl	41bf70 <ENGINE_get_pkey_asn1_meth_str@plt>
  42dc20:	mov	x21, x0
  42dc24:	b	42db58 <ASN1_generate_nconf@plt+0xf1e8>
  42dc28:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42dc2c:	mov	x2, x22
  42dc30:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42dc34:	add	x1, x1, #0x748
  42dc38:	ldr	x0, [x0, #152]
  42dc3c:	bl	419740 <BIO_printf@plt>
  42dc40:	mov	w0, #0x0                   	// #0
  42dc44:	ldp	x21, x22, [sp, #32]
  42dc48:	ldr	x23, [sp, #48]
  42dc4c:	b	42db1c <ASN1_generate_nconf@plt+0xf1ac>
  42dc50:	stp	x29, x30, [sp, #-176]!
  42dc54:	mov	w3, #0x8005                	// #32773
  42dc58:	mov	x29, sp
  42dc5c:	stp	x19, x20, [sp, #16]
  42dc60:	adrp	x20, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42dc64:	add	x20, x20, #0xa40
  42dc68:	mov	x2, x20
  42dc6c:	stp	x21, x22, [sp, #32]
  42dc70:	mov	w19, #0x0                   	// #0
  42dc74:	stp	x23, x24, [sp, #48]
  42dc78:	mov	w21, #0x0                   	// #0
  42dc7c:	mov	x22, #0x0                   	// #0
  42dc80:	stp	x25, x26, [sp, #64]
  42dc84:	mov	x25, #0x7                   	// #7
  42dc88:	mov	x26, #0x0                   	// #0
  42dc8c:	stp	x27, x28, [sp, #80]
  42dc90:	mov	x28, #0x3                   	// #3
  42dc94:	mov	x27, #0x0                   	// #0
  42dc98:	str	w3, [sp, #140]
  42dc9c:	movk	x25, #0xf, lsl #16
  42dca0:	stp	xzr, xzr, [sp, #144]
  42dca4:	movk	x28, #0x1, lsl #16
  42dca8:	stp	xzr, xzr, [sp, #160]
  42dcac:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42dcb0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42dcb4:	mov	x23, x0
  42dcb8:	add	x0, x1, #0x640
  42dcbc:	str	x0, [sp, #104]
  42dcc0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42dcc4:	cbz	w0, 42dd08 <ASN1_generate_nconf@plt+0xf398>
  42dcc8:	cmp	w0, #0x6
  42dccc:	b.eq	42dfa4 <ASN1_generate_nconf@plt+0xf634>  // b.none
  42dcd0:	b.gt	42ddc8 <ASN1_generate_nconf@plt+0xf458>
  42dcd4:	cmp	w0, #0x3
  42dcd8:	b.eq	42df8c <ASN1_generate_nconf@plt+0xf61c>  // b.none
  42dcdc:	b.gt	42df48 <ASN1_generate_nconf@plt+0xf5d8>
  42dce0:	cmp	w0, #0x1
  42dce4:	b.eq	42df74 <ASN1_generate_nconf@plt+0xf604>  // b.none
  42dce8:	cmp	w0, #0x2
  42dcec:	b.ne	42de58 <ASN1_generate_nconf@plt+0xf4e8>  // b.any
  42dcf0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42dcf4:	mov	w1, #0x0                   	// #0
  42dcf8:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42dcfc:	mov	x22, x0
  42dd00:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42dd04:	cbnz	w0, 42dcc8 <ASN1_generate_nconf@plt+0xf358>
  42dd08:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42dd0c:	cbnz	w0, 42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42dd10:	ldr	x0, [sp, #152]
  42dd14:	cbz	x0, 42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42dd18:	mov	x0, x26
  42dd1c:	add	x2, sp, #0xa0
  42dd20:	mov	x3, #0x0                   	// #0
  42dd24:	mov	x1, #0x0                   	// #0
  42dd28:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42dd2c:	cbz	w0, 42e14c <ASN1_generate_nconf@plt+0xf7dc>
  42dd30:	ldr	w1, [sp, #140]
  42dd34:	mov	x0, x27
  42dd38:	eor	w2, w21, #0x1
  42dd3c:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  42dd40:	mov	x24, x0
  42dd44:	cbz	x0, 42e1a4 <ASN1_generate_nconf@plt+0xf834>
  42dd48:	ldr	x0, [sp, #152]
  42dd4c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42dd50:	adrp	x1, 42d000 <ASN1_generate_nconf@plt+0xe690>
  42dd54:	add	x1, x1, #0xa38
  42dd58:	bl	41dc90 <EVP_PKEY_CTX_set_cb@plt>
  42dd5c:	ldr	x1, [x20, #152]
  42dd60:	ldr	x0, [sp, #152]
  42dd64:	bl	41e1e0 <EVP_PKEY_CTX_set_app_data@plt>
  42dd68:	add	x1, sp, #0x90
  42dd6c:	ldr	x0, [sp, #152]
  42dd70:	cbz	w21, 42e170 <ASN1_generate_nconf@plt+0xf800>
  42dd74:	bl	419780 <EVP_PKEY_paramgen@plt>
  42dd78:	cmp	w0, #0x0
  42dd7c:	b.le	42e234 <ASN1_generate_nconf@plt+0xf8c4>
  42dd80:	ldr	x1, [sp, #144]
  42dd84:	mov	x0, x24
  42dd88:	bl	41e090 <PEM_write_bio_Parameters@plt>
  42dd8c:	cmp	w0, #0x0
  42dd90:	b.le	42e1cc <ASN1_generate_nconf@plt+0xf85c>
  42dd94:	ldr	x0, [sp, #144]
  42dd98:	cbz	w19, 42de84 <ASN1_generate_nconf@plt+0xf514>
  42dd9c:	mov	x1, x0
  42dda0:	mov	x3, #0x0                   	// #0
  42dda4:	mov	x0, x24
  42dda8:	mov	w2, #0x0                   	// #0
  42ddac:	cbz	w21, 42e1e8 <ASN1_generate_nconf@plt+0xf878>
  42ddb0:	bl	41c120 <EVP_PKEY_print_params@plt>
  42ddb4:	cmp	w0, #0x0
  42ddb8:	b.le	42e258 <ASN1_generate_nconf@plt+0xf8e8>
  42ddbc:	mov	w19, #0x0                   	// #0
  42ddc0:	ldr	x0, [sp, #144]
  42ddc4:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42ddc8:	cmp	w0, #0x9
  42ddcc:	b.eq	42df64 <ASN1_generate_nconf@plt+0xf5f4>  // b.none
  42ddd0:	b.le	42dedc <ASN1_generate_nconf@plt+0xf56c>
  42ddd4:	cmp	w0, #0xa
  42ddd8:	b.eq	42df5c <ASN1_generate_nconf@plt+0xf5ec>  // b.none
  42dddc:	cmp	w0, #0xb
  42dde0:	b.ne	42dcc0 <ASN1_generate_nconf@plt+0xf350>  // b.any
  42dde4:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42dde8:	add	x1, sp, #0xa8
  42ddec:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  42ddf0:	cmp	w0, #0x0
  42ddf4:	csinc	w21, w21, wzr, ne  // ne = any
  42ddf8:	cbnz	w21, 42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42ddfc:	ldr	x0, [sp, #168]
  42de00:	bl	419e40 <EVP_CIPHER_flags@plt>
  42de04:	and	x0, x0, x25
  42de08:	cmp	x0, #0x6
  42de0c:	b.eq	42e100 <ASN1_generate_nconf@plt+0xf790>  // b.none
  42de10:	ldr	x0, [sp, #168]
  42de14:	bl	419e40 <EVP_CIPHER_flags@plt>
  42de18:	and	x0, x0, x25
  42de1c:	cmp	x0, #0x7
  42de20:	b.eq	42e100 <ASN1_generate_nconf@plt+0xf790>  // b.none
  42de24:	ldr	x0, [sp, #168]
  42de28:	bl	419e40 <EVP_CIPHER_flags@plt>
  42de2c:	and	x0, x0, x25
  42de30:	mov	w1, #0x10001               	// #65537
  42de34:	cmp	x0, x1
  42de38:	b.eq	42e100 <ASN1_generate_nconf@plt+0xf790>  // b.none
  42de3c:	ldr	x0, [sp, #168]
  42de40:	bl	419e40 <EVP_CIPHER_flags@plt>
  42de44:	and	x0, x0, x25
  42de48:	cmp	x0, x28
  42de4c:	b.eq	42e100 <ASN1_generate_nconf@plt+0xf790>  // b.none
  42de50:	mov	w21, #0x0                   	// #0
  42de54:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42de58:	cmn	w0, #0x1
  42de5c:	b.ne	42dcc0 <ASN1_generate_nconf@plt+0xf350>  // b.any
  42de60:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42de64:	ldr	x0, [x20, #152]
  42de68:	mov	x2, x23
  42de6c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42de70:	add	x1, x1, #0x238
  42de74:	mov	w19, #0x1                   	// #1
  42de78:	mov	x24, #0x0                   	// #0
  42de7c:	bl	419740 <BIO_printf@plt>
  42de80:	ldr	x0, [sp, #144]
  42de84:	bl	41d9c0 <EVP_PKEY_free@plt>
  42de88:	ldr	x0, [sp, #152]
  42de8c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42de90:	mov	x0, x24
  42de94:	bl	41ce30 <BIO_free_all@plt>
  42de98:	mov	x0, #0x0                   	// #0
  42de9c:	bl	41df00 <BIO_free@plt>
  42dea0:	mov	x0, x22
  42dea4:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42dea8:	ldr	x0, [sp, #160]
  42deac:	mov	w2, #0xcd                  	// #205
  42deb0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42deb4:	add	x1, x1, #0x8e0
  42deb8:	bl	41b1e0 <CRYPTO_free@plt>
  42debc:	mov	w0, w19
  42dec0:	ldp	x19, x20, [sp, #16]
  42dec4:	ldp	x21, x22, [sp, #32]
  42dec8:	ldp	x23, x24, [sp, #48]
  42decc:	ldp	x25, x26, [sp, #64]
  42ded0:	ldp	x27, x28, [sp, #80]
  42ded4:	ldp	x29, x30, [sp], #176
  42ded8:	ret
  42dedc:	cmp	w0, #0x7
  42dee0:	b.eq	42dfe8 <ASN1_generate_nconf@plt+0xf678>  // b.none
  42dee4:	cmp	w0, #0x8
  42dee8:	b.ne	42dcc0 <ASN1_generate_nconf@plt+0xf350>  // b.any
  42deec:	ldr	x24, [sp, #152]
  42def0:	cbz	x24, 42e0c0 <ASN1_generate_nconf@plt+0xf750>
  42def4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42def8:	mov	x1, x0
  42defc:	mov	x0, x24
  42df00:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  42df04:	cmp	w0, #0x0
  42df08:	b.gt	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42df0c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42df10:	mov	w19, #0x1                   	// #1
  42df14:	mov	x24, #0x0                   	// #0
  42df18:	ldr	x21, [x20, #152]
  42df1c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42df20:	mov	x2, x23
  42df24:	mov	x3, x0
  42df28:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42df2c:	mov	x0, x21
  42df30:	add	x1, x1, #0x828
  42df34:	bl	419740 <BIO_printf@plt>
  42df38:	ldr	x0, [x20, #152]
  42df3c:	bl	41e7f0 <ERR_print_errors@plt>
  42df40:	ldr	x0, [sp, #144]
  42df44:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42df48:	cmp	w0, #0x4
  42df4c:	b.eq	42dfdc <ASN1_generate_nconf@plt+0xf66c>  // b.none
  42df50:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42df54:	mov	x26, x0
  42df58:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42df5c:	mov	w19, #0x1                   	// #1
  42df60:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42df64:	ldr	x0, [sp, #152]
  42df68:	cbnz	x0, 42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42df6c:	mov	w21, #0x1                   	// #1
  42df70:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42df74:	mov	x0, x20
  42df78:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42df7c:	mov	w19, #0x0                   	// #0
  42df80:	mov	x24, #0x0                   	// #0
  42df84:	ldr	x0, [sp, #144]
  42df88:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42df8c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42df90:	add	x2, sp, #0x8c
  42df94:	mov	x1, #0x2                   	// #2
  42df98:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  42df9c:	cbnz	w0, 42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42dfa0:	b	42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42dfa4:	cbnz	w21, 42de60 <ASN1_generate_nconf@plt+0xf4f0>
  42dfa8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42dfac:	str	x0, [sp, #120]
  42dfb0:	ldr	x24, [sp, #152]
  42dfb4:	cbz	x24, 42e014 <ASN1_generate_nconf@plt+0xf6a4>
  42dfb8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42dfbc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42dfc0:	add	x1, x1, #0x780
  42dfc4:	mov	w19, #0x1                   	// #1
  42dfc8:	ldr	x0, [x0, #152]
  42dfcc:	mov	x24, #0x0                   	// #0
  42dfd0:	bl	41a980 <BIO_puts@plt>
  42dfd4:	ldr	x0, [sp, #144]
  42dfd8:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42dfdc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42dfe0:	mov	x27, x0
  42dfe4:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42dfe8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42dfec:	mov	x1, x0
  42dff0:	mov	w3, w21
  42dff4:	mov	x2, x22
  42dff8:	add	x0, sp, #0x98
  42dffc:	bl	42dae8 <ASN1_generate_nconf@plt+0xf178>
  42e000:	cbnz	w0, 42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42e004:	mov	w19, #0x1                   	// #1
  42e008:	mov	x24, #0x0                   	// #0
  42e00c:	ldr	x0, [sp, #144]
  42e010:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e014:	ldr	x1, [sp, #104]
  42e018:	bl	41b1c0 <BIO_new_file@plt>
  42e01c:	cbz	x0, 42e0dc <ASN1_generate_nconf@plt+0xf76c>
  42e020:	mov	x1, #0x0                   	// #0
  42e024:	str	x0, [sp, #112]
  42e028:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  42e02c:	mov	x1, x0
  42e030:	ldr	x2, [sp, #112]
  42e034:	str	x1, [sp, #112]
  42e038:	mov	x0, x2
  42e03c:	bl	41df00 <BIO_free@plt>
  42e040:	ldr	x0, [sp, #112]
  42e044:	cbz	x0, 42e128 <ASN1_generate_nconf@plt+0xf7b8>
  42e048:	mov	x1, x22
  42e04c:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  42e050:	mov	x2, x0
  42e054:	cbz	x0, 42e080 <ASN1_generate_nconf@plt+0xf710>
  42e058:	str	x0, [sp, #120]
  42e05c:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  42e060:	cmp	w0, #0x0
  42e064:	ldr	x2, [sp, #120]
  42e068:	b.le	42e080 <ASN1_generate_nconf@plt+0xf710>
  42e06c:	ldr	x0, [sp, #112]
  42e070:	bl	41d9c0 <EVP_PKEY_free@plt>
  42e074:	ldr	x2, [sp, #120]
  42e078:	str	x2, [sp, #152]
  42e07c:	b	42dcc0 <ASN1_generate_nconf@plt+0xf350>
  42e080:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e084:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e088:	add	x1, x1, #0x7e8
  42e08c:	str	x2, [sp, #104]
  42e090:	ldr	x0, [x20, #152]
  42e094:	mov	w19, #0x1                   	// #1
  42e098:	bl	41a980 <BIO_puts@plt>
  42e09c:	ldr	x0, [x20, #152]
  42e0a0:	bl	41e7f0 <ERR_print_errors@plt>
  42e0a4:	ldr	x2, [sp, #104]
  42e0a8:	mov	x0, x2
  42e0ac:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42e0b0:	ldr	x0, [sp, #112]
  42e0b4:	bl	41d9c0 <EVP_PKEY_free@plt>
  42e0b8:	ldr	x0, [sp, #144]
  42e0bc:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e0c0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e0c4:	mov	x2, x23
  42e0c8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e0cc:	add	x1, x1, #0x808
  42e0d0:	ldr	x0, [x20, #152]
  42e0d4:	bl	419740 <BIO_printf@plt>
  42e0d8:	b	42de64 <ASN1_generate_nconf@plt+0xf4f4>
  42e0dc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e0e0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e0e4:	ldr	x2, [sp, #120]
  42e0e8:	add	x1, x1, #0x7a0
  42e0ec:	ldr	x0, [x0, #152]
  42e0f0:	mov	w19, #0x1                   	// #1
  42e0f4:	bl	419740 <BIO_printf@plt>
  42e0f8:	ldr	x0, [sp, #144]
  42e0fc:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e100:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e104:	mov	x2, x23
  42e108:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e10c:	add	x1, x1, #0x850
  42e110:	ldr	x0, [x0, #152]
  42e114:	mov	w19, #0x1                   	// #1
  42e118:	mov	x24, #0x0                   	// #0
  42e11c:	bl	419740 <BIO_printf@plt>
  42e120:	ldr	x0, [sp, #144]
  42e124:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e128:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e12c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e130:	ldr	x2, [sp, #120]
  42e134:	add	x1, x1, #0x7c0
  42e138:	ldr	x0, [x0, #152]
  42e13c:	mov	w19, #0x1                   	// #1
  42e140:	bl	419740 <BIO_printf@plt>
  42e144:	ldr	x0, [sp, #144]
  42e148:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e14c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e150:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42e154:	add	x1, x1, #0x580
  42e158:	mov	w19, #0x1                   	// #1
  42e15c:	ldr	x0, [x0, #152]
  42e160:	mov	x24, #0x0                   	// #0
  42e164:	bl	41a980 <BIO_puts@plt>
  42e168:	ldr	x0, [sp, #144]
  42e16c:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e170:	bl	41c900 <EVP_PKEY_keygen@plt>
  42e174:	cmp	w0, #0x0
  42e178:	b.le	42e210 <ASN1_generate_nconf@plt+0xf8a0>
  42e17c:	ldr	w0, [sp, #140]
  42e180:	mov	w1, #0x8005                	// #32773
  42e184:	cmp	w0, w1
  42e188:	b.eq	42e1f0 <ASN1_generate_nconf@plt+0xf880>  // b.none
  42e18c:	cmp	w0, #0x4
  42e190:	b.ne	42e1b0 <ASN1_generate_nconf@plt+0xf840>  // b.any
  42e194:	ldr	x1, [sp, #144]
  42e198:	mov	x0, x24
  42e19c:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  42e1a0:	b	42dd8c <ASN1_generate_nconf@plt+0xf41c>
  42e1a4:	mov	w19, #0x1                   	// #1
  42e1a8:	ldr	x0, [sp, #144]
  42e1ac:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e1b0:	ldr	x0, [x20, #152]
  42e1b4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e1b8:	add	x1, x1, #0x890
  42e1bc:	mov	w19, #0x1                   	// #1
  42e1c0:	bl	419740 <BIO_printf@plt>
  42e1c4:	ldr	x0, [sp, #144]
  42e1c8:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e1cc:	ldr	x0, [x20, #152]
  42e1d0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e1d4:	add	x1, x1, #0x8b0
  42e1d8:	bl	41a980 <BIO_puts@plt>
  42e1dc:	ldr	x0, [x20, #152]
  42e1e0:	bl	41e7f0 <ERR_print_errors@plt>
  42e1e4:	b	42dd94 <ASN1_generate_nconf@plt+0xf424>
  42e1e8:	bl	41acd0 <EVP_PKEY_print_private@plt>
  42e1ec:	b	42ddb4 <ASN1_generate_nconf@plt+0xf444>
  42e1f0:	ldp	x6, x2, [sp, #160]
  42e1f4:	mov	x0, x24
  42e1f8:	ldr	x1, [sp, #144]
  42e1fc:	mov	x5, #0x0                   	// #0
  42e200:	mov	w4, #0x0                   	// #0
  42e204:	mov	x3, #0x0                   	// #0
  42e208:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  42e20c:	b	42dd8c <ASN1_generate_nconf@plt+0xf41c>
  42e210:	ldr	x0, [x20, #152]
  42e214:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42e218:	add	x1, x1, #0xda8
  42e21c:	mov	w19, #0x1                   	// #1
  42e220:	bl	41a980 <BIO_puts@plt>
  42e224:	ldr	x0, [x20, #152]
  42e228:	bl	41e7f0 <ERR_print_errors@plt>
  42e22c:	ldr	x0, [sp, #144]
  42e230:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e234:	ldr	x0, [x20, #152]
  42e238:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e23c:	add	x1, x1, #0x870
  42e240:	mov	w19, w21
  42e244:	bl	41a980 <BIO_puts@plt>
  42e248:	ldr	x0, [x20, #152]
  42e24c:	bl	41e7f0 <ERR_print_errors@plt>
  42e250:	ldr	x0, [sp, #144]
  42e254:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e258:	ldr	x0, [x20, #152]
  42e25c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e260:	add	x1, x1, #0x8c8
  42e264:	mov	w19, #0x0                   	// #0
  42e268:	bl	41a980 <BIO_puts@plt>
  42e26c:	ldr	x0, [x20, #152]
  42e270:	bl	41e7f0 <ERR_print_errors@plt>
  42e274:	ldr	x0, [sp, #144]
  42e278:	b	42de84 <ASN1_generate_nconf@plt+0xf514>
  42e27c:	nop
  42e280:	stp	x29, x30, [sp, #-48]!
  42e284:	mov	w1, #0x2a                  	// #42
  42e288:	mov	x29, sp
  42e28c:	str	x19, [sp, #16]
  42e290:	mov	x19, x2
  42e294:	strb	w1, [sp, #47]
  42e298:	cbnz	w0, 42e2e0 <ASN1_generate_nconf@plt+0xf970>
  42e29c:	mov	w0, #0x2e                  	// #46
  42e2a0:	strb	w0, [sp, #47]
  42e2a4:	mov	x0, x19
  42e2a8:	bl	419e80 <BN_GENCB_get_arg@plt>
  42e2ac:	add	x1, sp, #0x2f
  42e2b0:	mov	w2, #0x1                   	// #1
  42e2b4:	bl	41cb90 <BIO_write@plt>
  42e2b8:	mov	x0, x19
  42e2bc:	bl	419e80 <BN_GENCB_get_arg@plt>
  42e2c0:	mov	x3, #0x0                   	// #0
  42e2c4:	mov	x2, #0x0                   	// #0
  42e2c8:	mov	w1, #0xb                   	// #11
  42e2cc:	bl	41de90 <BIO_ctrl@plt>
  42e2d0:	mov	w0, #0x1                   	// #1
  42e2d4:	ldr	x19, [sp, #16]
  42e2d8:	ldp	x29, x30, [sp], #48
  42e2dc:	ret
  42e2e0:	cmp	w0, #0x1
  42e2e4:	b.ne	42e2f4 <ASN1_generate_nconf@plt+0xf984>  // b.any
  42e2e8:	mov	w0, #0x2b                  	// #43
  42e2ec:	strb	w0, [sp, #47]
  42e2f0:	b	42e2a4 <ASN1_generate_nconf@plt+0xf934>
  42e2f4:	cmp	w0, #0x2
  42e2f8:	b.eq	42e2a4 <ASN1_generate_nconf@plt+0xf934>  // b.none
  42e2fc:	cmp	w0, #0x3
  42e300:	b.ne	42e2a4 <ASN1_generate_nconf@plt+0xf934>  // b.any
  42e304:	mov	w0, #0xa                   	// #10
  42e308:	strb	w0, [sp, #47]
  42e30c:	b	42e2a4 <ASN1_generate_nconf@plt+0xf934>
  42e310:	stp	x29, x30, [sp, #-144]!
  42e314:	mov	x29, sp
  42e318:	stp	x19, x20, [sp, #16]
  42e31c:	stp	x21, x22, [sp, #32]
  42e320:	stp	x23, x24, [sp, #48]
  42e324:	stp	x25, x26, [sp, #64]
  42e328:	mov	w25, w0
  42e32c:	stp	x27, x28, [sp, #80]
  42e330:	mov	x28, x1
  42e334:	bl	419620 <BN_GENCB_new@plt>
  42e338:	mov	x19, x0
  42e33c:	bl	41c240 <BN_new@plt>
  42e340:	mov	w1, #0x800                 	// #2048
  42e344:	mov	x20, x0
  42e348:	mov	w0, #0x2                   	// #2
  42e34c:	stp	w1, w0, [sp, #96]
  42e350:	stp	xzr, xzr, [sp, #112]
  42e354:	cmp	x20, #0x0
  42e358:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  42e35c:	b.ne	42e3d8 <ASN1_generate_nconf@plt+0xfa68>  // b.any
  42e360:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e364:	add	x22, x22, #0xc58
  42e368:	mov	x25, #0x0                   	// #0
  42e36c:	mov	x26, #0x0                   	// #0
  42e370:	mov	x21, #0x0                   	// #0
  42e374:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e378:	mov	x0, x20
  42e37c:	bl	41e870 <BN_free@plt>
  42e380:	mov	x0, x19
  42e384:	bl	41e840 <BN_GENCB_free@plt>
  42e388:	mov	x0, x25
  42e38c:	bl	41dd00 <RSA_free@plt>
  42e390:	mov	x0, x26
  42e394:	bl	41ce30 <BIO_free_all@plt>
  42e398:	mov	x0, x21
  42e39c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42e3a0:	ldr	x0, [sp, #120]
  42e3a4:	mov	x1, x22
  42e3a8:	mov	w2, #0xb3                  	// #179
  42e3ac:	bl	41b1e0 <CRYPTO_free@plt>
  42e3b0:	ldr	x0, [x23, #152]
  42e3b4:	bl	41e7f0 <ERR_print_errors@plt>
  42e3b8:	mov	w0, #0x1                   	// #1
  42e3bc:	ldp	x19, x20, [sp, #16]
  42e3c0:	ldp	x21, x22, [sp, #32]
  42e3c4:	ldp	x23, x24, [sp, #48]
  42e3c8:	ldp	x25, x26, [sp, #64]
  42e3cc:	ldp	x27, x28, [sp, #80]
  42e3d0:	ldp	x29, x30, [sp], #144
  42e3d4:	ret
  42e3d8:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e3dc:	mov	x0, x19
  42e3e0:	adrp	x1, 42e000 <ASN1_generate_nconf@plt+0xf690>
  42e3e4:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e3e8:	ldr	x2, [x23, #152]
  42e3ec:	add	x1, x1, #0x280
  42e3f0:	add	x22, x22, #0xd08
  42e3f4:	mov	x26, #0x0                   	// #0
  42e3f8:	mov	x27, #0x0                   	// #0
  42e3fc:	mov	w24, #0x10001               	// #65537
  42e400:	bl	41be50 <BN_GENCB_set@plt>
  42e404:	mov	x21, #0x0                   	// #0
  42e408:	mov	w0, w25
  42e40c:	mov	x1, x28
  42e410:	mov	x2, x22
  42e414:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42e418:	mov	x25, x0
  42e41c:	nop
  42e420:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42e424:	mov	w1, w0
  42e428:	cbz	w0, 42e468 <ASN1_generate_nconf@plt+0xfaf8>
  42e42c:	cmp	w1, #0x5
  42e430:	b.eq	42e6cc <ASN1_generate_nconf@plt+0xfd5c>  // b.none
  42e434:	b.gt	42e594 <ASN1_generate_nconf@plt+0xfc24>
  42e438:	cmp	w1, #0x2
  42e43c:	b.eq	42e674 <ASN1_generate_nconf@plt+0xfd04>  // b.none
  42e440:	b.le	42e5c8 <ASN1_generate_nconf@plt+0xfc58>
  42e444:	cmp	w1, #0x3
  42e448:	b.eq	42e66c <ASN1_generate_nconf@plt+0xfcfc>  // b.none
  42e44c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e450:	mov	w1, #0x0                   	// #0
  42e454:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  42e458:	mov	x21, x0
  42e45c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42e460:	mov	w1, w0
  42e464:	cbnz	w0, 42e42c <ASN1_generate_nconf@plt+0xfabc>
  42e468:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42e46c:	mov	w22, w0
  42e470:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  42e474:	cmp	w22, #0x1
  42e478:	b.eq	42e714 <ASN1_generate_nconf@plt+0xfda4>  // b.none
  42e47c:	cmp	w22, #0x0
  42e480:	b.gt	42e67c <ASN1_generate_nconf@plt+0xfd0c>
  42e484:	mov	x1, x26
  42e488:	add	x3, sp, #0x78
  42e48c:	mov	x2, #0x0                   	// #0
  42e490:	mov	x0, #0x0                   	// #0
  42e494:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  42e498:	cbz	w0, 42e6f0 <ASN1_generate_nconf@plt+0xfd80>
  42e49c:	mov	x0, x27
  42e4a0:	mov	w2, #0x1                   	// #1
  42e4a4:	mov	w1, #0x8005                	// #32773
  42e4a8:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  42e4ac:	mov	x26, x0
  42e4b0:	cbz	x0, 42e750 <ASN1_generate_nconf@plt+0xfde0>
  42e4b4:	ldr	x0, [x23, #152]
  42e4b8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e4bc:	ldp	w2, w3, [sp, #96]
  42e4c0:	add	x1, x1, #0xc08
  42e4c4:	bl	419740 <BIO_printf@plt>
  42e4c8:	cbz	x21, 42e760 <ASN1_generate_nconf@plt+0xfdf0>
  42e4cc:	mov	x0, x21
  42e4d0:	bl	41e750 <RSA_new_method@plt>
  42e4d4:	mov	x25, x0
  42e4d8:	cbz	x25, 42e6e4 <ASN1_generate_nconf@plt+0xfd74>
  42e4dc:	mov	x1, x24
  42e4e0:	mov	x0, x20
  42e4e4:	bl	41a7a0 <BN_set_word@plt>
  42e4e8:	cbz	w0, 42e6e4 <ASN1_generate_nconf@plt+0xfd74>
  42e4ec:	ldp	w1, w2, [sp, #96]
  42e4f0:	mov	x4, x19
  42e4f4:	mov	x3, x20
  42e4f8:	mov	x0, x25
  42e4fc:	bl	41d0f0 <RSA_generate_multi_prime_key@plt>
  42e500:	cbz	w0, 42e6e4 <ASN1_generate_nconf@plt+0xfd74>
  42e504:	add	x2, sp, #0x68
  42e508:	mov	x3, #0x0                   	// #0
  42e50c:	mov	x1, #0x0                   	// #0
  42e510:	mov	x0, x25
  42e514:	bl	41e680 <RSA_get0_key@plt>
  42e518:	ldr	x0, [sp, #104]
  42e51c:	bl	41c950 <BN_bn2hex@plt>
  42e520:	mov	x28, x0
  42e524:	ldr	x0, [sp, #104]
  42e528:	bl	41a9e0 <BN_bn2dec@plt>
  42e52c:	mov	x24, x0
  42e530:	cmp	x28, #0x0
  42e534:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42e538:	b.ne	42e76c <ASN1_generate_nconf@plt+0xfdfc>  // b.any
  42e53c:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e540:	add	x22, x22, #0xc58
  42e544:	mov	x0, x28
  42e548:	mov	x1, x22
  42e54c:	mov	w2, #0xa2                  	// #162
  42e550:	bl	41b1e0 <CRYPTO_free@plt>
  42e554:	mov	x0, x24
  42e558:	mov	x1, x22
  42e55c:	mov	w2, #0xa3                  	// #163
  42e560:	bl	41b1e0 <CRYPTO_free@plt>
  42e564:	ldp	x2, x7, [sp, #112]
  42e568:	adrp	x5, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  42e56c:	add	x6, sp, #0x80
  42e570:	add	x5, x5, #0xc40
  42e574:	mov	x1, x25
  42e578:	mov	x0, x26
  42e57c:	mov	w4, #0x0                   	// #0
  42e580:	mov	x3, #0x0                   	// #0
  42e584:	stp	x7, x27, [sp, #128]
  42e588:	bl	41cfd0 <PEM_write_bio_RSAPrivateKey@plt>
  42e58c:	cbnz	w0, 42e5f0 <ASN1_generate_nconf@plt+0xfc80>
  42e590:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e594:	cmp	w1, #0x8
  42e598:	b.eq	42e6b8 <ASN1_generate_nconf@plt+0xfd48>  // b.none
  42e59c:	b.le	42e648 <ASN1_generate_nconf@plt+0xfcd8>
  42e5a0:	sub	w1, w1, #0x5dd
  42e5a4:	cmp	w1, #0x1
  42e5a8:	b.hi	42e420 <ASN1_generate_nconf@plt+0xfab0>  // b.pmore
  42e5ac:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  42e5b0:	cbnz	w0, 42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e5b4:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e5b8:	mov	x25, #0x0                   	// #0
  42e5bc:	add	x22, x22, #0xc58
  42e5c0:	mov	x26, #0x0                   	// #0
  42e5c4:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e5c8:	cmn	w1, #0x1
  42e5cc:	b.eq	42e690 <ASN1_generate_nconf@plt+0xfd20>  // b.none
  42e5d0:	cmp	w1, #0x1
  42e5d4:	b.ne	42e420 <ASN1_generate_nconf@plt+0xfab0>  // b.any
  42e5d8:	mov	x0, x22
  42e5dc:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e5e0:	add	x22, x22, #0xc58
  42e5e4:	mov	x25, #0x0                   	// #0
  42e5e8:	mov	x26, #0x0                   	// #0
  42e5ec:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42e5f0:	mov	x0, x20
  42e5f4:	bl	41e870 <BN_free@plt>
  42e5f8:	mov	x0, x19
  42e5fc:	bl	41e840 <BN_GENCB_free@plt>
  42e600:	mov	x0, x25
  42e604:	bl	41dd00 <RSA_free@plt>
  42e608:	mov	x0, x26
  42e60c:	bl	41ce30 <BIO_free_all@plt>
  42e610:	mov	x0, x21
  42e614:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  42e618:	ldr	x0, [sp, #120]
  42e61c:	mov	x1, x22
  42e620:	mov	w2, #0xb3                  	// #179
  42e624:	bl	41b1e0 <CRYPTO_free@plt>
  42e628:	mov	w0, #0x0                   	// #0
  42e62c:	ldp	x19, x20, [sp, #16]
  42e630:	ldp	x21, x22, [sp, #32]
  42e634:	ldp	x23, x24, [sp, #48]
  42e638:	ldp	x25, x26, [sp, #64]
  42e63c:	ldp	x27, x28, [sp, #80]
  42e640:	ldp	x29, x30, [sp], #144
  42e644:	ret
  42e648:	cmp	w1, #0x6
  42e64c:	b.eq	42e6d8 <ASN1_generate_nconf@plt+0xfd68>  // b.none
  42e650:	cmp	w1, #0x7
  42e654:	b.ne	42e420 <ASN1_generate_nconf@plt+0xfab0>  // b.any
  42e658:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42e65c:	add	x1, sp, #0x70
  42e660:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  42e664:	cbnz	w0, 42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e668:	b	42e5b4 <ASN1_generate_nconf@plt+0xfc44>
  42e66c:	mov	w24, #0x10001               	// #65537
  42e670:	b	42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e674:	mov	x24, #0x3                   	// #3
  42e678:	b	42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e67c:	ldr	x0, [x23, #152]
  42e680:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  42e684:	add	x1, x1, #0x5d0
  42e688:	bl	419740 <BIO_printf@plt>
  42e68c:	nop
  42e690:	ldr	x0, [x23, #152]
  42e694:	mov	x2, x25
  42e698:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42e69c:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e6a0:	add	x1, x1, #0x238
  42e6a4:	add	x22, x22, #0xc58
  42e6a8:	mov	x25, #0x0                   	// #0
  42e6ac:	mov	x26, #0x0                   	// #0
  42e6b0:	bl	419740 <BIO_printf@plt>
  42e6b4:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e6b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e6bc:	add	x1, sp, #0x64
  42e6c0:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  42e6c4:	cbnz	w0, 42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e6c8:	b	42e5b4 <ASN1_generate_nconf@plt+0xfc44>
  42e6cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e6d0:	mov	x27, x0
  42e6d4:	b	42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e6d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e6dc:	mov	x26, x0
  42e6e0:	b	42e420 <ASN1_generate_nconf@plt+0xfab0>
  42e6e4:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e6e8:	add	x22, x22, #0xc58
  42e6ec:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e6f0:	ldr	x0, [x23, #152]
  42e6f4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  42e6f8:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e6fc:	add	x1, x1, #0x580
  42e700:	add	x22, x22, #0xc58
  42e704:	mov	x25, #0x0                   	// #0
  42e708:	mov	x26, #0x0                   	// #0
  42e70c:	bl	419740 <BIO_printf@plt>
  42e710:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e714:	ldr	x0, [x0]
  42e718:	add	x1, sp, #0x60
  42e71c:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  42e720:	cbz	w0, 42e5b4 <ASN1_generate_nconf@plt+0xfc44>
  42e724:	ldr	w3, [sp, #96]
  42e728:	cmp	w3, #0x0
  42e72c:	b.le	42e5b4 <ASN1_generate_nconf@plt+0xfc44>
  42e730:	cmp	w3, #0x4, lsl #12
  42e734:	b.le	42e484 <ASN1_generate_nconf@plt+0xfb14>
  42e738:	ldr	x0, [x23, #152]
  42e73c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e740:	mov	w2, #0x4000                	// #16384
  42e744:	add	x1, x1, #0xb78
  42e748:	bl	419740 <BIO_printf@plt>
  42e74c:	b	42e484 <ASN1_generate_nconf@plt+0xfb14>
  42e750:	adrp	x22, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e754:	mov	x25, #0x0                   	// #0
  42e758:	add	x22, x22, #0xc58
  42e75c:	b	42e378 <ASN1_generate_nconf@plt+0xfa08>
  42e760:	bl	41b720 <RSA_new@plt>
  42e764:	mov	x25, x0
  42e768:	b	42e4d8 <ASN1_generate_nconf@plt+0xfb68>
  42e76c:	ldr	x0, [x23, #152]
  42e770:	mov	x3, x28
  42e774:	mov	x2, x24
  42e778:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e77c:	add	x1, x1, #0xc48
  42e780:	bl	419740 <BIO_printf@plt>
  42e784:	b	42e53c <ASN1_generate_nconf@plt+0xfbcc>
  42e788:	stp	x29, x30, [sp, #-80]!
  42e78c:	mov	x29, sp
  42e790:	stp	x19, x20, [sp, #16]
  42e794:	adrp	x19, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e798:	add	x19, x19, #0xe98
  42e79c:	mov	x2, x19
  42e7a0:	stp	x21, x22, [sp, #32]
  42e7a4:	mov	x22, #0x0                   	// #0
  42e7a8:	stp	x23, x24, [sp, #48]
  42e7ac:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42e7b0:	mov	x20, x0
  42e7b4:	mov	x23, #0x0                   	// #0
  42e7b8:	mov	w21, #0x0                   	// #0
  42e7bc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42e7c0:	cbz	w0, 42e848 <ASN1_generate_nconf@plt+0xfed8>
  42e7c4:	cmp	w0, #0x2
  42e7c8:	b.eq	42e928 <ASN1_generate_nconf@plt+0xffb8>  // b.none
  42e7cc:	b.gt	42e828 <ASN1_generate_nconf@plt+0xfeb8>
  42e7d0:	cmn	w0, #0x1
  42e7d4:	b.eq	42e8fc <ASN1_generate_nconf@plt+0xff8c>  // b.none
  42e7d8:	cmp	w0, #0x1
  42e7dc:	b.ne	42e7bc <ASN1_generate_nconf@plt+0xfe4c>  // b.any
  42e7e0:	mov	x0, x19
  42e7e4:	mov	w21, #0x0                   	// #0
  42e7e8:	mov	x19, #0x0                   	// #0
  42e7ec:	mov	x23, #0x0                   	// #0
  42e7f0:	mov	x24, #0x0                   	// #0
  42e7f4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42e7f8:	mov	x0, x24
  42e7fc:	bl	41df00 <BIO_free@plt>
  42e800:	mov	x0, x23
  42e804:	bl	41ce30 <BIO_free_all@plt>
  42e808:	mov	x0, x19
  42e80c:	bl	41e8d0 <NETSCAPE_CERT_SEQUENCE_free@plt>
  42e810:	mov	w0, w21
  42e814:	ldp	x19, x20, [sp, #16]
  42e818:	ldp	x21, x22, [sp, #32]
  42e81c:	ldp	x23, x24, [sp, #48]
  42e820:	ldp	x29, x30, [sp], #80
  42e824:	ret
  42e828:	cmp	w0, #0x3
  42e82c:	b.eq	42e930 <ASN1_generate_nconf@plt+0xffc0>  // b.none
  42e830:	cmp	w0, #0x4
  42e834:	b.ne	42e7bc <ASN1_generate_nconf@plt+0xfe4c>  // b.any
  42e838:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e83c:	mov	x23, x0
  42e840:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42e844:	cbnz	w0, 42e7c4 <ASN1_generate_nconf@plt+0xfe54>
  42e848:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42e84c:	cbnz	w0, 42e8fc <ASN1_generate_nconf@plt+0xff8c>
  42e850:	mov	x0, x22
  42e854:	mov	w2, #0x8005                	// #32773
  42e858:	mov	w1, #0x72                  	// #114
  42e85c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42e860:	mov	x24, x0
  42e864:	cbz	x0, 42e93c <ASN1_generate_nconf@plt+0xffcc>
  42e868:	mov	x0, x23
  42e86c:	mov	w2, #0x8005                	// #32773
  42e870:	mov	w1, #0x77                  	// #119
  42e874:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42e878:	mov	x23, x0
  42e87c:	cbz	x0, 42e9b8 <ASN1_generate_nconf@plt+0x10048>
  42e880:	cbz	w21, 42e94c <ASN1_generate_nconf@plt+0xffdc>
  42e884:	bl	41a2c0 <NETSCAPE_CERT_SEQUENCE_new@plt>
  42e888:	mov	x19, x0
  42e88c:	cbz	x0, 42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e890:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42e894:	str	x0, [x19, #8]
  42e898:	cbnz	x0, 42e8a4 <ASN1_generate_nconf@plt+0xff34>
  42e89c:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e8a0:	bl	41cf70 <OPENSSL_sk_push@plt>
  42e8a4:	mov	x1, #0x0                   	// #0
  42e8a8:	mov	x0, x24
  42e8ac:	mov	x3, #0x0                   	// #0
  42e8b0:	mov	x2, #0x0                   	// #0
  42e8b4:	bl	41dab0 <PEM_read_bio_X509@plt>
  42e8b8:	mov	x1, x0
  42e8bc:	ldr	x0, [x19, #8]
  42e8c0:	cbnz	x1, 42e8a0 <ASN1_generate_nconf@plt+0xff30>
  42e8c4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42e8c8:	cbnz	w0, 42e9c4 <ASN1_generate_nconf@plt+0x10054>
  42e8cc:	str	x25, [sp, #64]
  42e8d0:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e8d4:	mov	x3, x22
  42e8d8:	mov	x2, x20
  42e8dc:	ldr	x0, [x25, #152]
  42e8e0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e8e4:	add	x1, x1, #0xe28
  42e8e8:	bl	419740 <BIO_printf@plt>
  42e8ec:	ldr	x0, [x25, #152]
  42e8f0:	bl	41e7f0 <ERR_print_errors@plt>
  42e8f4:	ldr	x25, [sp, #64]
  42e8f8:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e8fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e900:	mov	x2, x20
  42e904:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42e908:	mov	w21, #0x1                   	// #1
  42e90c:	ldr	x0, [x0, #152]
  42e910:	add	x1, x1, #0x238
  42e914:	mov	x19, #0x0                   	// #0
  42e918:	mov	x23, #0x0                   	// #0
  42e91c:	mov	x24, #0x0                   	// #0
  42e920:	bl	419740 <BIO_printf@plt>
  42e924:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e928:	mov	w21, #0x1                   	// #1
  42e92c:	b	42e7bc <ASN1_generate_nconf@plt+0xfe4c>
  42e930:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42e934:	mov	x22, x0
  42e938:	b	42e7bc <ASN1_generate_nconf@plt+0xfe4c>
  42e93c:	mov	x19, #0x0                   	// #0
  42e940:	mov	x23, #0x0                   	// #0
  42e944:	mov	w21, #0x1                   	// #1
  42e948:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e94c:	mov	x0, x24
  42e950:	mov	x3, #0x0                   	// #0
  42e954:	mov	x2, #0x0                   	// #0
  42e958:	mov	x1, #0x0                   	// #0
  42e95c:	str	x25, [sp, #64]
  42e960:	bl	419a30 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>
  42e964:	mov	w25, #0x0                   	// #0
  42e968:	mov	x19, x0
  42e96c:	cbnz	x0, 42e998 <ASN1_generate_nconf@plt+0x10028>
  42e970:	b	42e9d8 <ASN1_generate_nconf@plt+0x10068>
  42e974:	ldr	x0, [x19, #8]
  42e978:	bl	419630 <OPENSSL_sk_value@plt>
  42e97c:	mov	x20, x0
  42e980:	mov	x1, x20
  42e984:	mov	x0, x23
  42e988:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  42e98c:	mov	x1, x20
  42e990:	mov	x0, x23
  42e994:	bl	41ab80 <PEM_write_bio_X509@plt>
  42e998:	ldr	x0, [x19, #8]
  42e99c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42e9a0:	cmp	w25, w0
  42e9a4:	mov	w1, w25
  42e9a8:	add	w25, w25, #0x1
  42e9ac:	b.lt	42e974 <ASN1_generate_nconf@plt+0x10004>  // b.tstop
  42e9b0:	ldr	x25, [sp, #64]
  42e9b4:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e9b8:	mov	x19, #0x0                   	// #0
  42e9bc:	mov	w21, #0x1                   	// #1
  42e9c0:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e9c4:	mov	x1, x19
  42e9c8:	mov	x0, x23
  42e9cc:	mov	w21, #0x0                   	// #0
  42e9d0:	bl	41b4e0 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>
  42e9d4:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42e9d8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42e9dc:	mov	x3, x22
  42e9e0:	mov	x2, x20
  42e9e4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42e9e8:	ldr	x0, [x25, #152]
  42e9ec:	add	x1, x1, #0xe50
  42e9f0:	mov	w21, #0x1                   	// #1
  42e9f4:	bl	419740 <BIO_printf@plt>
  42e9f8:	ldr	x0, [x25, #152]
  42e9fc:	bl	41e7f0 <ERR_print_errors@plt>
  42ea00:	ldr	x25, [sp, #64]
  42ea04:	b	42e7f8 <ASN1_generate_nconf@plt+0xfe88>
  42ea08:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ea0c:	str	w0, [x1, #128]
  42ea10:	ret
  42ea14:	nop
  42ea18:	adrp	x0, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42ea1c:	ldr	w0, [x0, #2816]
  42ea20:	cmn	w0, #0x1
  42ea24:	b.ne	42ea2c <ASN1_generate_nconf@plt+0x100bc>  // b.any
  42ea28:	ret
  42ea2c:	mov	w1, #0x0                   	// #0
  42ea30:	b	41af60 <shutdown@plt>
  42ea34:	nop
  42ea38:	stp	x29, x30, [sp, #-32]!
  42ea3c:	mov	x3, x0
  42ea40:	cmp	x1, #0x3e8
  42ea44:	mov	x29, sp
  42ea48:	ldr	w0, [x2]
  42ea4c:	str	x19, [sp, #16]
  42ea50:	mov	x19, #0x3e8                 	// #1000
  42ea54:	csel	x19, x1, x19, ls  // ls = plast
  42ea58:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ea5c:	mov	w2, w19
  42ea60:	add	x1, x1, #0xf10
  42ea64:	bl	41b8a0 <syslog@plt>
  42ea68:	mov	w0, w19
  42ea6c:	ldr	x19, [sp, #16]
  42ea70:	ldp	x29, x30, [sp], #32
  42ea74:	ret
  42ea78:	stp	x29, x30, [sp, #-48]!
  42ea7c:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ea80:	mov	x29, sp
  42ea84:	stp	x19, x20, [sp, #16]
  42ea88:	mov	x20, x1
  42ea8c:	stp	x21, x22, [sp, #32]
  42ea90:	mov	w22, w0
  42ea94:	ldr	w21, [x2, #132]
  42ea98:	cmp	w21, #0x0
  42ea9c:	b.le	42ead0 <ASN1_generate_nconf@plt+0x10160>
  42eaa0:	mov	x19, #0x0                   	// #0
  42eaa4:	b	42eab4 <ASN1_generate_nconf@plt+0x10144>
  42eaa8:	add	x19, x19, #0x1
  42eaac:	cmp	w21, w19
  42eab0:	b.le	42ead0 <ASN1_generate_nconf@plt+0x10160>
  42eab4:	ldr	w0, [x20, x19, lsl #2]
  42eab8:	cbz	w0, 42eaa8 <ASN1_generate_nconf@plt+0x10138>
  42eabc:	add	x19, x19, #0x1
  42eac0:	mov	w1, #0xf                   	// #15
  42eac4:	bl	419640 <kill@plt>
  42eac8:	cmp	w21, w19
  42eacc:	b.gt	42eab4 <ASN1_generate_nconf@plt+0x10144>
  42ead0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ead4:	add	x1, x1, #0xf18
  42ead8:	mov	w2, #0x380                 	// #896
  42eadc:	mov	x0, x20
  42eae0:	bl	41b1e0 <CRYPTO_free@plt>
  42eae4:	mov	w0, #0x1                   	// #1
  42eae8:	bl	41aef0 <sleep@plt>
  42eaec:	mov	w0, w22
  42eaf0:	bl	41ac10 <exit@plt>
  42eaf4:	nop
  42eaf8:	sub	sp, sp, #0x530
  42eafc:	mov	w9, #0xffffffd0            	// #-48
  42eb00:	add	x10, sp, #0x500
  42eb04:	add	x11, sp, #0x530
  42eb08:	mov	w8, #0xffffff80            	// #-128
  42eb0c:	stp	x29, x30, [sp]
  42eb10:	mov	x29, sp
  42eb14:	stp	x19, x20, [sp, #16]
  42eb18:	mov	x20, x1
  42eb1c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42eb20:	add	x1, sp, #0x400
  42eb24:	add	x19, x19, #0x80
  42eb28:	stp	x21, x22, [sp, #32]
  42eb2c:	add	x22, sp, #0x30
  42eb30:	str	w0, [sp, #92]
  42eb34:	stp	x11, x11, [sp, #96]
  42eb38:	ldr	w0, [x19, #4]
  42eb3c:	str	x10, [sp, #112]
  42eb40:	stp	w9, w8, [sp, #120]
  42eb44:	str	q0, [x1, #128]
  42eb48:	str	q1, [x1, #144]
  42eb4c:	str	q2, [x1, #160]
  42eb50:	str	q3, [x1, #176]
  42eb54:	str	q4, [x1, #192]
  42eb58:	str	q5, [x1, #208]
  42eb5c:	str	q6, [x1, #224]
  42eb60:	str	q7, [x1, #240]
  42eb64:	add	x1, sp, #0x500
  42eb68:	stp	x2, x3, [x1]
  42eb6c:	stp	x4, x5, [x1, #16]
  42eb70:	str	x6, [sp, #1312]
  42eb74:	str	x7, [sp, #1320]
  42eb78:	cbnz	w0, 42ebd8 <ASN1_generate_nconf@plt+0x10268>
  42eb7c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42eb80:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42eb84:	ldr	x2, [x19, #8]
  42eb88:	add	x1, x1, #0xf28
  42eb8c:	ldr	x0, [x21, #152]
  42eb90:	bl	419740 <BIO_printf@plt>
  42eb94:	ldp	x6, x7, [sp, #96]
  42eb98:	mov	x2, x22
  42eb9c:	ldp	x4, x5, [sp, #112]
  42eba0:	mov	x1, x20
  42eba4:	ldr	x0, [x21, #152]
  42eba8:	stp	x6, x7, [sp, #48]
  42ebac:	stp	x4, x5, [sp, #64]
  42ebb0:	bl	41e510 <BIO_vprintf@plt>
  42ebb4:	ldr	x0, [x21, #152]
  42ebb8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  42ebbc:	add	x1, x1, #0xf30
  42ebc0:	bl	419740 <BIO_printf@plt>
  42ebc4:	ldp	x29, x30, [sp]
  42ebc8:	ldp	x19, x20, [sp, #16]
  42ebcc:	ldp	x21, x22, [sp, #32]
  42ebd0:	add	sp, sp, #0x530
  42ebd4:	ret
  42ebd8:	ldp	x6, x7, [sp, #96]
  42ebdc:	mov	x3, x22
  42ebe0:	ldp	x4, x5, [sp, #112]
  42ebe4:	add	x0, sp, #0x80
  42ebe8:	mov	x2, x20
  42ebec:	mov	x1, #0x400                 	// #1024
  42ebf0:	stp	x6, x7, [sp, #48]
  42ebf4:	stp	x4, x5, [sp, #64]
  42ebf8:	bl	41d630 <vsnprintf@plt>
  42ebfc:	cmp	w0, #0x0
  42ec00:	b.gt	42ec2c <ASN1_generate_nconf@plt+0x102bc>
  42ec04:	ldr	w0, [sp, #92]
  42ec08:	cmp	w0, #0x2
  42ec0c:	b.gt	42ec4c <ASN1_generate_nconf@plt+0x102dc>
  42ec10:	ldr	w0, [x19, #4]
  42ec14:	cbz	w0, 42eb7c <ASN1_generate_nconf@plt+0x1020c>
  42ec18:	ldp	x29, x30, [sp]
  42ec1c:	ldp	x19, x20, [sp, #16]
  42ec20:	ldp	x21, x22, [sp, #32]
  42ec24:	add	sp, sp, #0x530
  42ec28:	ret
  42ec2c:	ldr	w0, [sp, #92]
  42ec30:	add	x2, sp, #0x80
  42ec34:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42ec38:	add	x1, x1, #0x500
  42ec3c:	bl	41b8a0 <syslog@plt>
  42ec40:	ldr	w0, [sp, #92]
  42ec44:	cmp	w0, #0x2
  42ec48:	b.le	42ec10 <ASN1_generate_nconf@plt+0x102a0>
  42ec4c:	add	x1, sp, #0x5c
  42ec50:	adrp	x0, 42e000 <ASN1_generate_nconf@plt+0xf690>
  42ec54:	add	x0, x0, #0xa38
  42ec58:	bl	41c1b0 <ERR_print_errors_cb@plt>
  42ec5c:	b	42ec10 <ASN1_generate_nconf@plt+0x102a0>
  42ec60:	mov	x12, #0x1060                	// #4192
  42ec64:	sub	sp, sp, x12
  42ec68:	stp	x29, x30, [sp]
  42ec6c:	mov	x29, sp
  42ec70:	stp	x19, x20, [sp, #16]
  42ec74:	mov	x19, x2
  42ec78:	stp	x21, x22, [sp, #32]
  42ec7c:	mov	x22, x0
  42ec80:	mov	w21, w3
  42ec84:	stp	x23, x24, [sp, #48]
  42ec88:	mov	x3, #0x0                   	// #0
  42ec8c:	mov	x23, x1
  42ec90:	str	xzr, [x0]
  42ec94:	mov	w1, #0x65                  	// #101
  42ec98:	mov	x0, x2
  42ec9c:	mov	x2, #0x0                   	// #0
  42eca0:	bl	41de90 <BIO_ctrl@plt>
  42eca4:	cmp	x0, #0x0
  42eca8:	b.le	42eea4 <ASN1_generate_nconf@plt+0x10534>
  42ecac:	mov	x0, x19
  42ecb0:	stp	x25, x26, [sp, #64]
  42ecb4:	bl	41c280 <BIO_pop@plt>
  42ecb8:	str	x0, [x23]
  42ecbc:	mov	x20, x0
  42ecc0:	mov	x2, #0x2                   	// #2
  42ecc4:	mov	w1, #0x7c                  	// #124
  42ecc8:	bl	41b900 <BIO_ptr_ctrl@plt>
  42eccc:	mov	x25, x0
  42ecd0:	cmp	w21, #0x0
  42ecd4:	b.gt	42ed6c <ASN1_generate_nconf@plt+0x103fc>
  42ecd8:	add	x19, sp, #0x860
  42ecdc:	mov	x0, x20
  42ece0:	mov	x1, x19
  42ece4:	mov	w2, #0x800                 	// #2048
  42ece8:	adrp	x23, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42ecec:	bl	41b120 <BIO_gets@plt>
  42ecf0:	cmp	w0, #0x0
  42ecf4:	b.le	42ed40 <ASN1_generate_nconf@plt+0x103d0>
  42ecf8:	ldr	w0, [sp, #2144]
  42ecfc:	mov	w1, #0x4547                	// #17735
  42ed00:	movk	w1, #0x2054, lsl #16
  42ed04:	cmp	w0, w1
  42ed08:	b.eq	42edbc <ASN1_generate_nconf@plt+0x1044c>  // b.none
  42ed0c:	mov	w1, #0x4f50                	// #20304
  42ed10:	movk	w1, #0x5453, lsl #16
  42ed14:	cmp	w0, w1
  42ed18:	b.eq	42eec4 <ASN1_generate_nconf@plt+0x10554>  // b.none
  42ed1c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ed20:	mov	x2, x25
  42ed24:	add	x1, x1, #0xfe8
  42ed28:	mov	w0, #0x6                   	// #6
  42ed2c:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42ed30:	cmp	w21, #0x0
  42ed34:	b.le	42ed40 <ASN1_generate_nconf@plt+0x103d0>
  42ed38:	mov	w0, #0x0                   	// #0
  42ed3c:	bl	419c60 <alarm@plt>
  42ed40:	mov	w1, #0xffffffff            	// #-1
  42ed44:	str	w1, [x23, #2816]
  42ed48:	mov	w0, #0x1                   	// #1
  42ed4c:	mov	x12, #0x1060                	// #4192
  42ed50:	ldp	x29, x30, [sp]
  42ed54:	ldp	x19, x20, [sp, #16]
  42ed58:	ldp	x21, x22, [sp, #32]
  42ed5c:	ldp	x23, x24, [sp, #48]
  42ed60:	ldp	x25, x26, [sp, #64]
  42ed64:	add	sp, sp, x12
  42ed68:	ret
  42ed6c:	adrp	x23, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42ed70:	add	x3, x23, #0xb00
  42ed74:	mov	x2, #0x0                   	// #0
  42ed78:	mov	w1, #0x69                  	// #105
  42ed7c:	mov	x0, x20
  42ed80:	bl	41de90 <BIO_ctrl@plt>
  42ed84:	add	x19, sp, #0x860
  42ed88:	mov	w0, w21
  42ed8c:	bl	419c60 <alarm@plt>
  42ed90:	mov	x1, x19
  42ed94:	mov	x0, x20
  42ed98:	mov	w2, #0x800                 	// #2048
  42ed9c:	bl	41b120 <BIO_gets@plt>
  42eda0:	cmp	w0, #0x0
  42eda4:	b.le	42ed38 <ASN1_generate_nconf@plt+0x103c8>
  42eda8:	ldr	w0, [sp, #2144]
  42edac:	mov	w1, #0x4547                	// #17735
  42edb0:	movk	w1, #0x2054, lsl #16
  42edb4:	cmp	w0, w1
  42edb8:	b.ne	42ed0c <ASN1_generate_nconf@plt+0x1039c>  // b.any
  42edbc:	ldrb	w0, [sp, #2148]
  42edc0:	add	x19, x19, #0x4
  42edc4:	cmp	w0, #0x20
  42edc8:	b.eq	42ef40 <ASN1_generate_nconf@plt+0x105d0>  // b.none
  42edcc:	cmp	w0, #0x2f
  42edd0:	b.ne	42ef50 <ASN1_generate_nconf@plt+0x105e0>  // b.any
  42edd4:	ldrb	w1, [x19, #1]
  42edd8:	add	x26, x19, #0x1
  42eddc:	mov	w0, #0xdf                  	// #223
  42ede0:	mov	x24, x26
  42ede4:	tst	w1, w0
  42ede8:	b.eq	42ee00 <ASN1_generate_nconf@plt+0x10490>  // b.none
  42edec:	nop
  42edf0:	ldrb	w1, [x24, #1]!
  42edf4:	mov	w0, #0xdf                  	// #223
  42edf8:	tst	w1, w0
  42edfc:	b.ne	42edf0 <ASN1_generate_nconf@plt+0x10480>  // b.any
  42ee00:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ee04:	mov	x0, x24
  42ee08:	add	x1, x1, #0xf58
  42ee0c:	mov	x2, #0x8                   	// #8
  42ee10:	bl	41b450 <strncmp@plt>
  42ee14:	cbnz	w0, 42efd0 <ASN1_generate_nconf@plt+0x10660>
  42ee18:	strb	wzr, [x24]
  42ee1c:	ldrb	w1, [x19, #1]
  42ee20:	cbz	w1, 42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42ee24:	add	x19, x19, #0x2
  42ee28:	str	x27, [sp, #80]
  42ee2c:	mov	x27, x26
  42ee30:	b	42ee4c <ASN1_generate_nconf@plt+0x104dc>
  42ee34:	mov	x2, x19
  42ee38:	sturb	w1, [x19, #-1]
  42ee3c:	ldrb	w1, [x24, #1]
  42ee40:	add	x19, x19, #0x1
  42ee44:	add	x27, x24, #0x1
  42ee48:	cbz	w1, 42ef80 <ASN1_generate_nconf@plt+0x10610>
  42ee4c:	mov	x24, x27
  42ee50:	cmp	w1, #0x25
  42ee54:	b.ne	42ee34 <ASN1_generate_nconf@plt+0x104c4>  // b.any
  42ee58:	bl	41a8c0 <__ctype_b_loc@plt>
  42ee5c:	mov	x2, x0
  42ee60:	ldrb	w1, [x27, #1]
  42ee64:	ldr	x2, [x2]
  42ee68:	mov	w0, w1
  42ee6c:	ubfiz	x1, x1, #1, #8
  42ee70:	ldrh	w1, [x2, x1]
  42ee74:	tbz	w1, #12, 42f010 <ASN1_generate_nconf@plt+0x106a0>
  42ee78:	ldrb	w1, [x27, #2]
  42ee7c:	ldrh	w1, [x2, x1, lsl #1]
  42ee80:	tbz	w1, #12, 42f010 <ASN1_generate_nconf@plt+0x106a0>
  42ee84:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42ee88:	mov	w27, w0
  42ee8c:	ldrb	w0, [x24, #2]!
  42ee90:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42ee94:	orr	w27, w0, w27, lsl #4
  42ee98:	mov	x2, x19
  42ee9c:	sturb	w27, [x19, #-1]
  42eea0:	b	42ee3c <ASN1_generate_nconf@plt+0x104cc>
  42eea4:	mov	w0, #0x0                   	// #0
  42eea8:	mov	x12, #0x1060                	// #4192
  42eeac:	ldp	x29, x30, [sp]
  42eeb0:	ldp	x19, x20, [sp, #16]
  42eeb4:	ldp	x21, x22, [sp, #32]
  42eeb8:	ldp	x23, x24, [sp, #48]
  42eebc:	add	sp, sp, x12
  42eec0:	ret
  42eec4:	ldrb	w0, [sp, #2148]
  42eec8:	mov	x24, #0x0                   	// #0
  42eecc:	cmp	w0, #0x20
  42eed0:	b.ne	42ed1c <ASN1_generate_nconf@plt+0x103ac>  // b.any
  42eed4:	nop
  42eed8:	add	x1, sp, #0x60
  42eedc:	mov	x0, x20
  42eee0:	mov	w2, #0x800                 	// #2048
  42eee4:	bl	41b120 <BIO_gets@plt>
  42eee8:	cmp	w0, #0x0
  42eeec:	b.le	42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42eef0:	ldrb	w1, [sp, #96]
  42eef4:	cmp	w1, #0xd
  42eef8:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  42eefc:	b.ne	42eed8 <ASN1_generate_nconf@plt+0x10568>  // b.any
  42ef00:	mov	w0, #0x0                   	// #0
  42ef04:	bl	419c60 <alarm@plt>
  42ef08:	cbz	x24, 42efe8 <ASN1_generate_nconf@plt+0x10678>
  42ef0c:	mov	x2, x24
  42ef10:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42ef14:	add	x1, x1, #0x610
  42ef18:	mov	x3, #0x0                   	// #0
  42ef1c:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42ef20:	add	x0, x0, #0xa50
  42ef24:	bl	419890 <ASN1_d2i_bio@plt>
  42ef28:	mov	x19, x0
  42ef2c:	mov	x0, x24
  42ef30:	bl	41ce30 <BIO_free_all@plt>
  42ef34:	cbz	x19, 42ef68 <ASN1_generate_nconf@plt+0x105f8>
  42ef38:	str	x19, [x22]
  42ef3c:	b	42ed40 <ASN1_generate_nconf@plt+0x103d0>
  42ef40:	ldrb	w0, [x19, #1]!
  42ef44:	cmp	w0, #0x20
  42ef48:	b.ne	42edcc <ASN1_generate_nconf@plt+0x1045c>  // b.any
  42ef4c:	b	42ef40 <ASN1_generate_nconf@plt+0x105d0>
  42ef50:	mov	x2, x25
  42ef54:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ef58:	mov	w0, #0x6                   	// #6
  42ef5c:	add	x1, x1, #0xf38
  42ef60:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42ef64:	b	42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42ef68:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42ef6c:	mov	w0, #0x3                   	// #3
  42ef70:	add	x1, x1, #0x10
  42ef74:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42ef78:	str	x19, [x22]
  42ef7c:	b	42ed40 <ASN1_generate_nconf@plt+0x103d0>
  42ef80:	strb	wzr, [x2]
  42ef84:	sub	x1, x2, x26
  42ef88:	cmp	w1, #0x0
  42ef8c:	b.le	42f010 <ASN1_generate_nconf@plt+0x106a0>
  42ef90:	mov	x0, x26
  42ef94:	bl	41bf80 <BIO_new_mem_buf@plt>
  42ef98:	mov	x19, x0
  42ef9c:	cbz	x0, 42f02c <ASN1_generate_nconf@plt+0x106bc>
  42efa0:	bl	41c450 <BIO_f_base64@plt>
  42efa4:	bl	41b620 <BIO_new@plt>
  42efa8:	mov	x24, x0
  42efac:	cbz	x0, 42f02c <ASN1_generate_nconf@plt+0x106bc>
  42efb0:	mov	w1, #0x100                 	// #256
  42efb4:	bl	41d410 <BIO_set_flags@plt>
  42efb8:	mov	x0, x24
  42efbc:	mov	x1, x19
  42efc0:	bl	41aae0 <BIO_push@plt>
  42efc4:	mov	x24, x0
  42efc8:	ldr	x27, [sp, #80]
  42efcc:	b	42eed8 <ASN1_generate_nconf@plt+0x10568>
  42efd0:	mov	x2, x25
  42efd4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42efd8:	mov	w0, #0x6                   	// #6
  42efdc:	add	x1, x1, #0xf68
  42efe0:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42efe4:	b	42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42efe8:	mov	x2, x20
  42efec:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42eff0:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42eff4:	add	x1, x1, #0x610
  42eff8:	add	x0, x0, #0xa50
  42effc:	mov	x3, #0x0                   	// #0
  42f000:	bl	419890 <ASN1_d2i_bio@plt>
  42f004:	mov	x19, x0
  42f008:	cbnz	x19, 42ef38 <ASN1_generate_nconf@plt+0x105c8>
  42f00c:	b	42ef68 <ASN1_generate_nconf@plt+0x105f8>
  42f010:	mov	x2, x25
  42f014:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42f018:	mov	w0, #0x6                   	// #6
  42f01c:	add	x1, x1, #0xf90
  42f020:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42f024:	ldr	x27, [sp, #80]
  42f028:	b	42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42f02c:	mov	x2, x25
  42f030:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42f034:	mov	w0, #0x3                   	// #3
  42f038:	add	x1, x1, #0xfb8
  42f03c:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  42f040:	ldr	x27, [sp, #80]
  42f044:	b	42ed30 <ASN1_generate_nconf@plt+0x103c0>
  42f048:	stp	x29, x30, [sp, #-272]!
  42f04c:	mov	x29, sp
  42f050:	stp	x19, x20, [sp, #16]
  42f054:	mov	x20, x3
  42f058:	stp	x21, x22, [sp, #32]
  42f05c:	mov	x22, x5
  42f060:	mov	w21, w6
  42f064:	stp	x23, x24, [sp, #48]
  42f068:	mov	w24, w4
  42f06c:	stp	x25, x26, [sp, #64]
  42f070:	mov	x25, x1
  42f074:	stp	x27, x28, [sp, #80]
  42f078:	mov	x27, x2
  42f07c:	str	x0, [sp, #104]
  42f080:	mov	x0, x1
  42f084:	bl	419b40 <BIO_new_connect@plt>
  42f088:	mov	x19, x0
  42f08c:	cbz	x0, 42f49c <ASN1_generate_nconf@plt+0x10b2c>
  42f090:	cbz	x20, 42f0a4 <ASN1_generate_nconf@plt+0x10734>
  42f094:	mov	x3, x20
  42f098:	mov	x2, #0x1                   	// #1
  42f09c:	mov	w1, #0x64                  	// #100
  42f0a0:	bl	41de90 <BIO_ctrl@plt>
  42f0a4:	cmp	w24, #0x1
  42f0a8:	mov	x23, #0x0                   	// #0
  42f0ac:	b.eq	42f3f4 <ASN1_generate_nconf@plt+0x10a84>  // b.none
  42f0b0:	str	xzr, [sp, #120]
  42f0b4:	cmn	w21, #0x1
  42f0b8:	mov	x3, #0x0                   	// #0
  42f0bc:	b.ne	42f19c <ASN1_generate_nconf@plt+0x1082c>  // b.any
  42f0c0:	mov	x0, x19
  42f0c4:	mov	x2, #0x0                   	// #0
  42f0c8:	mov	w1, #0x65                  	// #101
  42f0cc:	bl	41de90 <BIO_ctrl@plt>
  42f0d0:	cmp	w0, #0x0
  42f0d4:	b.le	42f468 <ASN1_generate_nconf@plt+0x10af8>
  42f0d8:	add	x3, sp, #0x74
  42f0dc:	mov	x0, x19
  42f0e0:	mov	x2, #0x0                   	// #0
  42f0e4:	mov	w1, #0x69                  	// #105
  42f0e8:	bl	41de90 <BIO_ctrl@plt>
  42f0ec:	tbnz	x0, #63, 42f44c <ASN1_generate_nconf@plt+0x10adc>
  42f0f0:	mov	x1, x27
  42f0f4:	mov	x0, x19
  42f0f8:	mov	w3, #0xffffffff            	// #-1
  42f0fc:	mov	x2, #0x0                   	// #0
  42f100:	adrp	x28, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f104:	bl	41bc60 <OCSP_sendreq_new@plt>
  42f108:	add	x28, x28, #0xc0
  42f10c:	mov	x20, x0
  42f110:	mov	w27, #0x1                   	// #1
  42f114:	mov	w24, #0x0                   	// #0
  42f118:	cbz	x0, 42f494 <ASN1_generate_nconf@plt+0x10b24>
  42f11c:	nop
  42f120:	mov	x0, x22
  42f124:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42f128:	mov	w2, w0
  42f12c:	mov	w1, w24
  42f130:	cmp	w24, w2
  42f134:	mov	x0, x22
  42f138:	add	w24, w24, #0x1
  42f13c:	b.ge	42f2d4 <ASN1_generate_nconf@plt+0x10964>  // b.tcont
  42f140:	bl	419630 <OPENSSL_sk_value@plt>
  42f144:	mov	x26, x0
  42f148:	cbnz	w27, 42f288 <ASN1_generate_nconf@plt+0x10918>
  42f14c:	ldp	x1, x2, [x26, #8]
  42f150:	mov	x0, x20
  42f154:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42f158:	cbnz	w0, 42f120 <ASN1_generate_nconf@plt+0x107b0>
  42f15c:	mov	x0, x20
  42f160:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  42f164:	ldr	x20, [sp, #120]
  42f168:	cbz	x20, 42f494 <ASN1_generate_nconf@plt+0x10b24>
  42f16c:	mov	x0, x19
  42f170:	bl	41ce30 <BIO_free_all@plt>
  42f174:	mov	x0, x23
  42f178:	bl	419ba0 <SSL_CTX_free@plt>
  42f17c:	mov	x0, x20
  42f180:	ldp	x19, x20, [sp, #16]
  42f184:	ldp	x21, x22, [sp, #32]
  42f188:	ldp	x23, x24, [sp, #48]
  42f18c:	ldp	x25, x26, [sp, #64]
  42f190:	ldp	x27, x28, [sp, #80]
  42f194:	ldp	x29, x30, [sp], #272
  42f198:	ret
  42f19c:	mov	x2, #0x1                   	// #1
  42f1a0:	mov	w1, #0x66                  	// #102
  42f1a4:	mov	x0, x19
  42f1a8:	bl	41de90 <BIO_ctrl@plt>
  42f1ac:	mov	x0, x19
  42f1b0:	mov	x3, #0x0                   	// #0
  42f1b4:	mov	x2, #0x0                   	// #0
  42f1b8:	mov	w1, #0x65                  	// #101
  42f1bc:	bl	41de90 <BIO_ctrl@plt>
  42f1c0:	cmp	w0, #0x0
  42f1c4:	b.gt	42f0d8 <ASN1_generate_nconf@plt+0x10768>
  42f1c8:	mov	x0, x19
  42f1cc:	mov	w1, #0x8                   	// #8
  42f1d0:	bl	41d000 <BIO_test_flags@plt>
  42f1d4:	cbz	w0, 42f468 <ASN1_generate_nconf@plt+0x10af8>
  42f1d8:	add	x3, sp, #0x74
  42f1dc:	mov	x0, x19
  42f1e0:	mov	x2, #0x0                   	// #0
  42f1e4:	mov	w1, #0x69                  	// #105
  42f1e8:	bl	41de90 <BIO_ctrl@plt>
  42f1ec:	tbnz	x0, #63, 42f44c <ASN1_generate_nconf@plt+0x10adc>
  42f1f0:	ldr	w0, [sp, #116]
  42f1f4:	add	x2, sp, #0x90
  42f1f8:	stp	xzr, xzr, [sp, #144]
  42f1fc:	mov	x6, #0x1                   	// #1
  42f200:	cmp	w0, #0x0
  42f204:	add	w5, w0, #0x3f
  42f208:	stp	xzr, xzr, [sp, #160]
  42f20c:	csel	w5, w5, w0, lt  // lt = tstop
  42f210:	stp	xzr, xzr, [sp, #176]
  42f214:	negs	w1, w0
  42f218:	asr	w5, w5, #6
  42f21c:	stp	xzr, xzr, [sp, #192]
  42f220:	and	w3, w0, #0x3f
  42f224:	sxtw	x5, w5
  42f228:	stp	xzr, xzr, [sp, #208]
  42f22c:	and	w1, w1, #0x3f
  42f230:	csneg	w1, w3, w1, mi  // mi = first
  42f234:	stp	xzr, xzr, [sp, #224]
  42f238:	sxtw	x7, w21
  42f23c:	lsl	x6, x6, x1
  42f240:	stp	xzr, xzr, [sp, #240]
  42f244:	add	x4, sp, #0x80
  42f248:	add	w0, w0, #0x1
  42f24c:	stp	xzr, xzr, [sp, #256]
  42f250:	mov	x3, #0x0                   	// #0
  42f254:	mov	x1, #0x0                   	// #0
  42f258:	ldr	x8, [x2, x5, lsl #3]
  42f25c:	stp	x7, xzr, [sp, #128]
  42f260:	orr	x6, x6, x8
  42f264:	str	x6, [x2, x5, lsl #3]
  42f268:	bl	41ae70 <select@plt>
  42f26c:	cbnz	w0, 42f0f0 <ASN1_generate_nconf@plt+0x10780>
  42f270:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f274:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f278:	add	x1, x1, #0xa8
  42f27c:	ldr	x0, [x21, #152]
  42f280:	bl	41a980 <BIO_puts@plt>
  42f284:	b	42f47c <ASN1_generate_nconf@plt+0x10b0c>
  42f288:	ldr	x27, [x26, #8]
  42f28c:	mov	x0, x28
  42f290:	mov	x1, x27
  42f294:	bl	41e540 <strcasecmp@plt>
  42f298:	ldr	x2, [x26, #16]
  42f29c:	cmp	w0, #0x0
  42f2a0:	mov	x1, x27
  42f2a4:	mov	x0, x20
  42f2a8:	cset	w27, ne  // ne = any
  42f2ac:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42f2b0:	cbz	w0, 42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f2b4:	mov	x0, x22
  42f2b8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42f2bc:	mov	w2, w0
  42f2c0:	mov	w1, w24
  42f2c4:	cmp	w24, w2
  42f2c8:	mov	x0, x22
  42f2cc:	add	w24, w24, #0x1
  42f2d0:	b.lt	42f140 <ASN1_generate_nconf@plt+0x107d0>  // b.tstop
  42f2d4:	cbnz	w27, 42f430 <ASN1_generate_nconf@plt+0x10ac0>
  42f2d8:	ldr	x1, [sp, #104]
  42f2dc:	mov	x0, x20
  42f2e0:	bl	41e6c0 <OCSP_REQ_CTX_set1_req@plt>
  42f2e4:	cbz	w0, 42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f2e8:	add	x22, sp, #0x90
  42f2ec:	sxtw	x24, w21
  42f2f0:	mov	x25, #0x1                   	// #1
  42f2f4:	b	42f3b8 <ASN1_generate_nconf@plt+0x10a48>
  42f2f8:	bl	41e2d0 <OCSP_sendreq_nbio@plt>
  42f2fc:	cmn	w0, #0x1
  42f300:	b.ne	42f15c <ASN1_generate_nconf@plt+0x107ec>  // b.any
  42f304:	ldr	w2, [sp, #116]
  42f308:	mov	w1, #0x1                   	// #1
  42f30c:	stp	xzr, xzr, [sp, #144]
  42f310:	mov	x0, x19
  42f314:	cmp	w2, #0x0
  42f318:	add	w3, w2, #0x3f
  42f31c:	and	w4, w2, #0x3f
  42f320:	csel	w3, w3, w2, lt  // lt = tstop
  42f324:	negs	w2, w2
  42f328:	stp	xzr, xzr, [sp, #160]
  42f32c:	and	w2, w2, #0x3f
  42f330:	asr	w3, w3, #6
  42f334:	stp	xzr, xzr, [sp, #176]
  42f338:	csneg	w2, w4, w2, mi  // mi = first
  42f33c:	sxtw	x3, w3
  42f340:	stp	xzr, xzr, [sp, #192]
  42f344:	lsl	x2, x25, x2
  42f348:	stp	xzr, xzr, [sp, #208]
  42f34c:	stp	xzr, xzr, [sp, #224]
  42f350:	stp	xzr, xzr, [sp, #240]
  42f354:	stp	xzr, xzr, [sp, #256]
  42f358:	ldr	x4, [x22, x3, lsl #3]
  42f35c:	stp	x24, xzr, [sp, #128]
  42f360:	orr	x2, x2, x4
  42f364:	str	x2, [x22, x3, lsl #3]
  42f368:	bl	41d000 <BIO_test_flags@plt>
  42f36c:	add	x4, sp, #0x80
  42f370:	mov	x1, x22
  42f374:	mov	x3, #0x0                   	// #0
  42f378:	mov	x2, #0x0                   	// #0
  42f37c:	cbnz	w0, 42f3a0 <ASN1_generate_nconf@plt+0x10a30>
  42f380:	mov	w1, #0x2                   	// #2
  42f384:	mov	x0, x19
  42f388:	bl	41d000 <BIO_test_flags@plt>
  42f38c:	add	x4, sp, #0x80
  42f390:	mov	x2, x22
  42f394:	mov	x3, #0x0                   	// #0
  42f398:	mov	x1, #0x0                   	// #0
  42f39c:	cbz	w0, 42f508 <ASN1_generate_nconf@plt+0x10b98>
  42f3a0:	ldr	w0, [sp, #116]
  42f3a4:	add	w0, w0, #0x1
  42f3a8:	bl	41ae70 <select@plt>
  42f3ac:	cbz	w0, 42f4bc <ASN1_generate_nconf@plt+0x10b4c>
  42f3b0:	cmn	w0, #0x1
  42f3b4:	b.eq	42f4d4 <ASN1_generate_nconf@plt+0x10b64>  // b.none
  42f3b8:	mov	x1, x20
  42f3bc:	add	x0, sp, #0x78
  42f3c0:	cmn	w21, #0x1
  42f3c4:	b.ne	42f2f8 <ASN1_generate_nconf@plt+0x10988>  // b.any
  42f3c8:	mov	x1, x20
  42f3cc:	add	x0, sp, #0x78
  42f3d0:	bl	41e2d0 <OCSP_sendreq_nbio@plt>
  42f3d4:	cmn	w0, #0x1
  42f3d8:	b.ne	42f15c <ASN1_generate_nconf@plt+0x107ec>  // b.any
  42f3dc:	mov	x1, x20
  42f3e0:	add	x0, sp, #0x78
  42f3e4:	bl	41e2d0 <OCSP_sendreq_nbio@plt>
  42f3e8:	cmn	w0, #0x1
  42f3ec:	b.eq	42f3c8 <ASN1_generate_nconf@plt+0x10a58>  // b.none
  42f3f0:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f3f4:	bl	419a10 <TLS_client_method@plt>
  42f3f8:	bl	41db50 <SSL_CTX_new@plt>
  42f3fc:	mov	x23, x0
  42f400:	cbz	x0, 42f4ec <ASN1_generate_nconf@plt+0x10b7c>
  42f404:	mov	x3, #0x0                   	// #0
  42f408:	mov	x2, #0x4                   	// #4
  42f40c:	mov	w1, #0x21                  	// #33
  42f410:	bl	41ad80 <SSL_CTX_ctrl@plt>
  42f414:	mov	w1, w24
  42f418:	mov	x0, x23
  42f41c:	bl	41c6a0 <BIO_new_ssl@plt>
  42f420:	mov	x1, x19
  42f424:	bl	41aae0 <BIO_push@plt>
  42f428:	mov	x19, x0
  42f42c:	b	42f0b0 <ASN1_generate_nconf@plt+0x10740>
  42f430:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f434:	mov	x2, x25
  42f438:	mov	x0, x20
  42f43c:	add	x1, x1, #0xc8
  42f440:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42f444:	cbnz	w0, 42f2d8 <ASN1_generate_nconf@plt+0x10968>
  42f448:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f44c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f450:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f454:	mov	x20, #0x0                   	// #0
  42f458:	add	x1, x1, #0x88
  42f45c:	ldr	x0, [x21, #152]
  42f460:	bl	41a980 <BIO_puts@plt>
  42f464:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f468:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f46c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f470:	add	x1, x1, #0x70
  42f474:	ldr	x0, [x21, #152]
  42f478:	bl	41a980 <BIO_puts@plt>
  42f47c:	ldr	x0, [x21, #152]
  42f480:	mov	x20, #0x0                   	// #0
  42f484:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f488:	add	x1, x1, #0x118
  42f48c:	bl	419740 <BIO_printf@plt>
  42f490:	b	42f16c <ASN1_generate_nconf@plt+0x107fc>
  42f494:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f498:	b	42f47c <ASN1_generate_nconf@plt+0x10b0c>
  42f49c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f4a0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f4a4:	mov	x20, #0x0                   	// #0
  42f4a8:	add	x1, x1, #0x30
  42f4ac:	ldr	x0, [x0, #152]
  42f4b0:	mov	x23, #0x0                   	// #0
  42f4b4:	bl	419740 <BIO_printf@plt>
  42f4b8:	b	42f16c <ASN1_generate_nconf@plt+0x107fc>
  42f4bc:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f4c0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f4c4:	add	x1, x1, #0xf0
  42f4c8:	ldr	x0, [x21, #152]
  42f4cc:	bl	41a980 <BIO_puts@plt>
  42f4d0:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f4d4:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f4d8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f4dc:	add	x1, x1, #0x108
  42f4e0:	ldr	x0, [x21, #152]
  42f4e4:	bl	41a980 <BIO_puts@plt>
  42f4e8:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f4ec:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f4f0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f4f4:	mov	x20, #0x0                   	// #0
  42f4f8:	add	x1, x1, #0x50
  42f4fc:	ldr	x0, [x0, #152]
  42f500:	bl	419740 <BIO_printf@plt>
  42f504:	b	42f16c <ASN1_generate_nconf@plt+0x107fc>
  42f508:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f50c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f510:	add	x1, x1, #0xd0
  42f514:	ldr	x0, [x21, #152]
  42f518:	bl	41a980 <BIO_puts@plt>
  42f51c:	b	42f15c <ASN1_generate_nconf@plt+0x107ec>
  42f520:	sub	sp, sp, #0x2f0
  42f524:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  42f528:	add	x3, sp, #0x228
  42f52c:	add	x2, x2, #0xd80
  42f530:	stp	x29, x30, [sp]
  42f534:	mov	x29, sp
  42f538:	stp	x19, x20, [sp, #16]
  42f53c:	mov	w19, w0
  42f540:	mov	w0, #0xffffffff            	// #-1
  42f544:	str	w0, [sp, #456]
  42f548:	mov	x20, x1
  42f54c:	str	w0, [sp, #460]
  42f550:	add	x0, sp, #0x208
  42f554:	mov	x1, #0x12c                 	// #300
  42f558:	stp	x21, x22, [sp, #32]
  42f55c:	mov	x21, #0xffffffffffffffff    	// #-1
  42f560:	stp	x23, x24, [sp, #48]
  42f564:	stp	x25, x26, [sp, #64]
  42f568:	stp	x27, x28, [sp, #80]
  42f56c:	stp	xzr, xzr, [x0]
  42f570:	stp	xzr, x2, [x3]
  42f574:	stp	xzr, xzr, [x0, #16]
  42f578:	stp	x1, x21, [x3, #16]
  42f57c:	str	wzr, [sp, #464]
  42f580:	stp	xzr, xzr, [sp, #472]
  42f584:	stp	xzr, xzr, [sp, #488]
  42f588:	stp	xzr, xzr, [sp, #504]
  42f58c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42f590:	mov	x28, x0
  42f594:	cbz	x0, 42f688 <ASN1_generate_nconf@plt+0x10d18>
  42f598:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42f59c:	str	x0, [sp, #136]
  42f5a0:	cbz	x0, 42f688 <ASN1_generate_nconf@plt+0x10d18>
  42f5a4:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  42f5a8:	str	x0, [sp, #168]
  42f5ac:	cbz	x0, 42ffe0 <ASN1_generate_nconf@plt+0x11670>
  42f5b0:	mov	w3, w21
  42f5b4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f5b8:	adrp	x24, 46f000 <ASN1_generate_nconf@plt+0x50690>
  42f5bc:	add	x23, x22, #0x80
  42f5c0:	add	x24, x24, #0x1f8
  42f5c4:	mov	x1, x20
  42f5c8:	mov	w0, w19
  42f5cc:	mov	x2, x24
  42f5d0:	str	w3, [sp, #260]
  42f5d4:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  42f5d8:	str	w3, [sp, #352]
  42f5dc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  42f5e0:	mov	w1, #0x1                   	// #1
  42f5e4:	add	x20, x20, #0x188
  42f5e8:	stp	xzr, xzr, [sp, #104]
  42f5ec:	mov	w27, #0x0                   	// #0
  42f5f0:	mov	w25, #0x0                   	// #0
  42f5f4:	str	xzr, [sp, #128]
  42f5f8:	mov	x19, #0x0                   	// #0
  42f5fc:	stp	xzr, xzr, [sp, #144]
  42f600:	mov	w21, #0x0                   	// #0
  42f604:	str	xzr, [sp, #160]
  42f608:	stp	xzr, xzr, [sp, #176]
  42f60c:	stp	xzr, xzr, [sp, #200]
  42f610:	stp	xzr, xzr, [sp, #216]
  42f614:	stp	xzr, xzr, [sp, #240]
  42f618:	str	w1, [sp, #264]
  42f61c:	str	wzr, [sp, #268]
  42f620:	stp	xzr, xzr, [sp, #272]
  42f624:	str	wzr, [sp, #288]
  42f628:	str	wzr, [sp, #292]
  42f62c:	stp	xzr, xzr, [sp, #296]
  42f630:	stp	xzr, xzr, [sp, #312]
  42f634:	stp	xzr, xzr, [sp, #328]
  42f638:	str	xzr, [sp, #344]
  42f63c:	str	wzr, [sp, #356]
  42f640:	stp	xzr, xzr, [sp, #360]
  42f644:	str	wzr, [sp, #376]
  42f648:	str	wzr, [sp, #380]
  42f64c:	str	x0, [x23, #8]
  42f650:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42f654:	mov	w1, w0
  42f658:	cbz	w0, 42f800 <ASN1_generate_nconf@plt+0x10e90>
  42f65c:	cmp	w1, #0x36
  42f660:	b.gt	42fa7c <ASN1_generate_nconf@plt+0x1110c>
  42f664:	cmn	w1, #0x1
  42f668:	b.lt	42f650 <ASN1_generate_nconf@plt+0x10ce0>  // b.tstop
  42f66c:	add	w1, w1, #0x1
  42f670:	cmp	w1, #0x37
  42f674:	b.hi	42f650 <ASN1_generate_nconf@plt+0x10ce0>  // b.pmore
  42f678:	ldrh	w0, [x20, w1, uxtw #1]
  42f67c:	adr	x1, 42f688 <ASN1_generate_nconf@plt+0x10d18>
  42f680:	add	x0, x1, w0, sxth #2
  42f684:	br	x0
  42f688:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42f68c:	mov	x19, #0x0                   	// #0
  42f690:	add	x26, x0, #0xf18
  42f694:	mov	x24, #0x0                   	// #0
  42f698:	mov	w0, #0x1                   	// #1
  42f69c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42f6a0:	stp	xzr, xzr, [sp, #104]
  42f6a4:	str	w0, [sp, #120]
  42f6a8:	stp	xzr, xzr, [sp, #128]
  42f6ac:	stp	xzr, xzr, [sp, #144]
  42f6b0:	stp	xzr, xzr, [sp, #160]
  42f6b4:	stp	xzr, xzr, [sp, #176]
  42f6b8:	stp	xzr, xzr, [sp, #192]
  42f6bc:	stp	xzr, xzr, [sp, #208]
  42f6c0:	stp	xzr, xzr, [sp, #224]
  42f6c4:	adrp	x20, 41e000 <SSL_SESSION_set1_master_key@plt>
  42f6c8:	ldr	x0, [x22, #152]
  42f6cc:	add	x20, x20, #0x260
  42f6d0:	bl	41e7f0 <ERR_print_errors@plt>
  42f6d4:	ldr	x0, [sp, #160]
  42f6d8:	bl	41e260 <X509_free@plt>
  42f6dc:	ldr	x0, [sp, #104]
  42f6e0:	bl	41dbd0 <X509_STORE_free@plt>
  42f6e4:	ldr	x0, [sp, #168]
  42f6e8:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  42f6ec:	ldr	x0, [sp, #200]
  42f6f0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f6f4:	ldr	x0, [sp, #176]
  42f6f8:	bl	41d9c0 <EVP_PKEY_free@plt>
  42f6fc:	ldr	x0, [sp, #128]
  42f700:	bl	41d9c0 <EVP_PKEY_free@plt>
  42f704:	ldr	x0, [sp, #152]
  42f708:	bl	41e260 <X509_free@plt>
  42f70c:	ldr	x0, [sp, #184]
  42f710:	mov	x1, x20
  42f714:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f718:	ldr	x0, [sp, #232]
  42f71c:	bl	41e260 <X509_free@plt>
  42f720:	ldr	x0, [sp, #536]
  42f724:	mov	x1, x20
  42f728:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f72c:	ldr	x0, [sp, #112]
  42f730:	bl	45c3a8 <ASN1_generate_nconf@plt+0x3da38>
  42f734:	ldr	x0, [sp, #472]
  42f738:	bl	41ce30 <BIO_free_all@plt>
  42f73c:	ldr	x0, [sp, #144]
  42f740:	bl	41ce30 <BIO_free_all@plt>
  42f744:	ldr	x0, [sp, #192]
  42f748:	bl	41ce30 <BIO_free_all@plt>
  42f74c:	ldr	x0, [sp, #496]
  42f750:	bl	41af00 <OCSP_REQUEST_free@plt>
  42f754:	mov	x0, x19
  42f758:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  42f75c:	mov	x0, x24
  42f760:	bl	41c1f0 <OCSP_BASICRESP_free@plt>
  42f764:	mov	x0, x28
  42f768:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f76c:	ldr	x0, [sp, #136]
  42f770:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f774:	ldr	x0, [sp, #512]
  42f778:	mov	x1, x20
  42f77c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f780:	ldr	x0, [sp, #520]
  42f784:	mov	x1, x20
  42f788:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f78c:	ldr	x0, [sp, #504]
  42f790:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42f794:	add	x1, x1, #0x8d0
  42f798:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f79c:	ldr	x0, [sp, #224]
  42f7a0:	mov	x1, x26
  42f7a4:	mov	w2, #0x33e                 	// #830
  42f7a8:	bl	41b1e0 <CRYPTO_free@plt>
  42f7ac:	ldr	x0, [sp, #216]
  42f7b0:	mov	x1, x26
  42f7b4:	mov	w2, #0x33f                 	// #831
  42f7b8:	bl	41b1e0 <CRYPTO_free@plt>
  42f7bc:	ldr	x0, [sp, #208]
  42f7c0:	mov	x1, x26
  42f7c4:	mov	w2, #0x340                 	// #832
  42f7c8:	bl	41b1e0 <CRYPTO_free@plt>
  42f7cc:	ldr	w0, [sp, #120]
  42f7d0:	ldp	x29, x30, [sp]
  42f7d4:	ldp	x19, x20, [sp, #16]
  42f7d8:	ldp	x21, x22, [sp, #32]
  42f7dc:	ldp	x23, x24, [sp, #48]
  42f7e0:	ldp	x25, x26, [sp, #64]
  42f7e4:	ldp	x27, x28, [sp, #80]
  42f7e8:	add	sp, sp, #0x2f0
  42f7ec:	ret
  42f7f0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  42f7f4:	mov	w25, #0x1                   	// #1
  42f7f8:	mov	w1, w0
  42f7fc:	cbnz	w0, 42f65c <ASN1_generate_nconf@plt+0x10cec>
  42f800:	cbnz	w21, 4300ec <ASN1_generate_nconf@plt+0x1177c>
  42f804:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  42f808:	str	w0, [sp, #120]
  42f80c:	cbnz	w0, 42fa28 <ASN1_generate_nconf@plt+0x110b8>
  42f810:	ldr	x0, [sp, #496]
  42f814:	cbz	x0, 42fa08 <ASN1_generate_nconf@plt+0x11098>
  42f818:	ldr	x0, [sp, #144]
  42f81c:	mov	w2, #0x8001                	// #32769
  42f820:	mov	w1, #0x77                  	// #119
  42f824:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  42f828:	str	x0, [sp, #192]
  42f82c:	cbz	x0, 430360 <ASN1_generate_nconf@plt+0x119f0>
  42f830:	ldr	x0, [sp, #496]
  42f834:	cbz	x0, 430044 <ASN1_generate_nconf@plt+0x116d4>
  42f838:	str	xzr, [sp, #144]
  42f83c:	ldr	x0, [sp, #128]
  42f840:	cbz	x0, 430318 <ASN1_generate_nconf@plt+0x119a8>
  42f844:	ldr	x2, [sp, #160]
  42f848:	cmp	x2, #0x0
  42f84c:	csel	x1, x2, x0, ne  // ne = any
  42f850:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f854:	add	x2, x2, #0x290
  42f858:	str	x1, [sp, #160]
  42f85c:	mov	w1, #0x8005                	// #32773
  42f860:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  42f864:	str	x0, [sp, #232]
  42f868:	cbz	x0, 430d4c <ASN1_generate_nconf@plt+0x123dc>
  42f86c:	ldr	x0, [sp, #344]
  42f870:	adrp	x4, 465000 <ASN1_generate_nconf@plt+0x46690>
  42f874:	add	x1, sp, #0x218
  42f878:	add	x4, x4, #0x5a8
  42f87c:	mov	x3, #0x0                   	// #0
  42f880:	mov	w2, #0x8005                	// #32773
  42f884:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  42f888:	cbz	w0, 430330 <ASN1_generate_nconf@plt+0x119c0>
  42f88c:	ldr	x0, [sp, #176]
  42f890:	cbz	x0, 42f8b0 <ASN1_generate_nconf@plt+0x10f40>
  42f894:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f898:	add	x1, sp, #0x210
  42f89c:	add	x4, x4, #0x2e8
  42f8a0:	mov	x3, #0x0                   	// #0
  42f8a4:	mov	w2, #0x8005                	// #32773
  42f8a8:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  42f8ac:	cbz	w0, 430330 <ASN1_generate_nconf@plt+0x119c0>
  42f8b0:	ldr	x0, [sp, #160]
  42f8b4:	adrp	x5, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f8b8:	mov	x4, #0x0                   	// #0
  42f8bc:	add	x5, x5, #0x2d0
  42f8c0:	mov	x3, #0x0                   	// #0
  42f8c4:	mov	w2, #0x0                   	// #0
  42f8c8:	mov	w1, #0x8005                	// #32773
  42f8cc:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  42f8d0:	str	x0, [sp, #128]
  42f8d4:	cbz	x0, 430f04 <ASN1_generate_nconf@plt+0x12594>
  42f8d8:	ldr	x0, [sp, #312]
  42f8dc:	cbz	x0, 430328 <ASN1_generate_nconf@plt+0x119b8>
  42f8e0:	ldr	x0, [sp, #536]
  42f8e4:	cbz	x0, 430d90 <ASN1_generate_nconf@plt+0x12420>
  42f8e8:	ldr	x0, [sp, #312]
  42f8ec:	mov	x1, #0x0                   	// #0
  42f8f0:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  42f8f4:	str	x0, [sp, #112]
  42f8f8:	cbz	x0, 430ec4 <ASN1_generate_nconf@plt+0x12554>
  42f8fc:	bl	45bdf8 <ASN1_generate_nconf@plt+0x3d488>
  42f900:	cmp	w0, #0x0
  42f904:	b.le	430ff0 <ASN1_generate_nconf@plt+0x12680>
  42f908:	ldr	w0, [x23, #4]
  42f90c:	cbz	w0, 430488 <ASN1_generate_nconf@plt+0x11b18>
  42f910:	ldr	x0, [sp, #144]
  42f914:	cbz	x0, 4304ac <ASN1_generate_nconf@plt+0x11b3c>
  42f918:	ldr	x0, [x23, #8]
  42f91c:	mov	w2, #0x18                  	// #24
  42f920:	mov	w1, #0x1                   	// #1
  42f924:	bl	41d6b0 <openlog@plt>
  42f928:	mov	w1, #0x0                   	// #0
  42f92c:	mov	w0, #0x0                   	// #0
  42f930:	bl	41cd90 <setpgid@plt>
  42f934:	cbnz	w0, 431484 <ASN1_generate_nconf@plt+0x12b14>
  42f938:	ldrsw	x0, [x23, #4]
  42f93c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f940:	add	x1, x1, #0x378
  42f944:	lsl	w0, w0, #2
  42f948:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  42f94c:	ldr	w1, [x23, #4]
  42f950:	mov	x20, x0
  42f954:	cmp	w1, #0x0
  42f958:	b.le	42f970 <ASN1_generate_nconf@plt+0x11000>
  42f95c:	sub	w2, w1, #0x1
  42f960:	mov	w1, #0x0                   	// #0
  42f964:	add	x2, x2, #0x1
  42f968:	lsl	x2, x2, #2
  42f96c:	bl	41e7a0 <memset@plt>
  42f970:	adrp	x19, 42e000 <ASN1_generate_nconf@plt+0xf690>
  42f974:	add	x19, x19, #0xa08
  42f978:	mov	x1, x19
  42f97c:	mov	w0, #0x2                   	// #2
  42f980:	bl	41bf30 <signal@plt>
  42f984:	mov	x1, x19
  42f988:	mov	w0, #0xf                   	// #15
  42f98c:	bl	41bf30 <signal@plt>
  42f990:	mov	w19, #0x0                   	// #0
  42f994:	ldr	w2, [x22, #128]
  42f998:	cbnz	w2, 42f9e4 <ASN1_generate_nconf@plt+0x11074>
  42f99c:	adrp	x21, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42f9a0:	add	x21, x21, #0xdc8
  42f9a4:	nop
  42f9a8:	ldr	w0, [x23, #4]
  42f9ac:	cmp	w19, w0
  42f9b0:	b.lt	430434 <ASN1_generate_nconf@plt+0x11ac4>  // b.tstop
  42f9b4:	add	x1, sp, #0x270
  42f9b8:	mov	w2, #0x0                   	// #0
  42f9bc:	mov	w0, #0xffffffff            	// #-1
  42f9c0:	bl	41cd60 <waitpid@plt>
  42f9c4:	cmp	w0, #0x0
  42f9c8:	b.gt	43039c <ASN1_generate_nconf@plt+0x11a2c>
  42f9cc:	bl	41bcb0 <__errno_location@plt>
  42f9d0:	ldr	w0, [x0]
  42f9d4:	cmp	w0, #0x4
  42f9d8:	b.ne	4313a8 <ASN1_generate_nconf@plt+0x12a38>  // b.any
  42f9dc:	ldr	w2, [x23]
  42f9e0:	cbz	w2, 42f9a8 <ASN1_generate_nconf@plt+0x11038>
  42f9e4:	mov	w0, #0x6                   	// #6
  42f9e8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42f9ec:	add	x1, x1, #0x450
  42f9f0:	bl	41b8a0 <syslog@plt>
  42f9f4:	mov	x1, x20
  42f9f8:	mov	w0, #0x0                   	// #0
  42f9fc:	bl	42ea78 <ASN1_generate_nconf@plt+0x10108>
  42fa00:	mov	w27, #0x1                   	// #1
  42fa04:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fa08:	ldp	x1, x0, [sp, #104]
  42fa0c:	orr	x0, x0, x1
  42fa10:	cbnz	x0, 42f818 <ASN1_generate_nconf@plt+0x10ea8>
  42fa14:	ldr	x0, [sp, #552]
  42fa18:	cmp	x0, #0x0
  42fa1c:	ldr	x0, [sp, #312]
  42fa20:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42fa24:	b.ne	42f818 <ASN1_generate_nconf@plt+0x10ea8>  // b.any
  42fa28:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42fa2c:	ldr	x0, [x22, #152]
  42fa30:	mov	w3, #0x1                   	// #1
  42fa34:	ldr	x2, [x23, #8]
  42fa38:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42fa3c:	add	x1, x1, #0x238
  42fa40:	str	xzr, [sp, #104]
  42fa44:	str	w3, [sp, #120]
  42fa48:	mov	x19, #0x0                   	// #0
  42fa4c:	str	xzr, [sp, #232]
  42fa50:	bl	419740 <BIO_printf@plt>
  42fa54:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42fa58:	add	x26, x0, #0xf18
  42fa5c:	mov	x24, #0x0                   	// #0
  42fa60:	str	xzr, [sp, #160]
  42fa64:	str	xzr, [sp, #112]
  42fa68:	str	xzr, [sp, #128]
  42fa6c:	str	xzr, [sp, #144]
  42fa70:	str	xzr, [sp, #176]
  42fa74:	str	xzr, [sp, #192]
  42fa78:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  42fa7c:	cmp	w1, #0x7f0
  42fa80:	b.eq	42ffec <ASN1_generate_nconf@plt+0x1167c>  // b.none
  42fa84:	b.le	42faa8 <ASN1_generate_nconf@plt+0x11138>
  42fa88:	cmp	w1, #0x7f1
  42fa8c:	b.ne	42f650 <ASN1_generate_nconf@plt+0x10ce0>  // b.any
  42fa90:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fa94:	mov	w2, #0xa                   	// #10
  42fa98:	mov	x1, #0x0                   	// #0
  42fa9c:	bl	41d2c0 <strtol@plt>
  42faa0:	str	w0, [x23, #4]
  42faa4:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42faa8:	sub	w1, w1, #0x7d1
  42faac:	cmp	w1, #0x1d
  42fab0:	b.hi	42f650 <ASN1_generate_nconf@plt+0x10ce0>  // b.pmore
  42fab4:	ldr	x1, [sp, #168]
  42fab8:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  42fabc:	cbz	w0, 42fafc <ASN1_generate_nconf@plt+0x1118c>
  42fac0:	ldr	w0, [sp, #292]
  42fac4:	add	w0, w0, #0x1
  42fac8:	str	w0, [sp, #292]
  42facc:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fad0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fad4:	mov	x26, x0
  42fad8:	mov	w1, #0x3d                  	// #61
  42fadc:	bl	41d830 <strchr@plt>
  42fae0:	mov	x1, x0
  42fae4:	cbz	x0, 430f80 <ASN1_generate_nconf@plt+0x12610>
  42fae8:	strb	wzr, [x1], #1
  42faec:	mov	x0, x26
  42faf0:	add	x2, sp, #0x1f8
  42faf4:	bl	41e360 <X509V3_add_value@plt>
  42faf8:	cbnz	w0, 42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fafc:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42fb00:	mov	x19, #0x0                   	// #0
  42fb04:	add	x26, x0, #0xf18
  42fb08:	mov	w0, #0x1                   	// #1
  42fb0c:	str	xzr, [sp, #104]
  42fb10:	str	w0, [sp, #120]
  42fb14:	b	42ffb8 <ASN1_generate_nconf@plt+0x11648>
  42fb18:	ldr	x0, [sp, #200]
  42fb1c:	cbz	x0, 4301cc <ASN1_generate_nconf@plt+0x1185c>
  42fb20:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb24:	mov	x1, x0
  42fb28:	ldr	x0, [sp, #200]
  42fb2c:	bl	41cf70 <OPENSSL_sk_push@plt>
  42fb30:	cbnz	w0, 42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb34:	b	42fafc <ASN1_generate_nconf@plt+0x1118c>
  42fb38:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb3c:	add	x1, sp, #0x1e8
  42fb40:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  42fb44:	cbnz	w0, 42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb48:	b	42fafc <ASN1_generate_nconf@plt+0x1118c>
  42fb4c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb50:	str	x0, [sp, #176]
  42fb54:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb58:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb5c:	str	x0, [sp, #160]
  42fb60:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb64:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb68:	str	x0, [sp, #128]
  42fb6c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb70:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb74:	mov	w2, #0xa                   	// #10
  42fb78:	mov	x1, #0x0                   	// #0
  42fb7c:	bl	41d2c0 <strtol@plt>
  42fb80:	str	w0, [sp, #260]
  42fb84:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb88:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb8c:	add	x1, sp, #0x1c8
  42fb90:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  42fb94:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fb98:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fb9c:	add	x1, sp, #0x1d0
  42fba0:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  42fba4:	ldr	w0, [sp, #260]
  42fba8:	cmn	w0, #0x1
  42fbac:	csel	w0, w0, wzr, ne  // ne = any
  42fbb0:	str	w0, [sp, #260]
  42fbb4:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fbb8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fbbc:	str	x0, [sp, #344]
  42fbc0:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fbc4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fbc8:	str	x0, [sp, #312]
  42fbcc:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fbd0:	ldr	x0, [sp, #480]
  42fbd4:	cbz	x0, 4301c0 <ASN1_generate_nconf@plt+0x11850>
  42fbd8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fbdc:	mov	x21, x0
  42fbe0:	ldr	x0, [sp, #480]
  42fbe4:	str	x0, [sp, #120]
  42fbe8:	cbz	x19, 430174 <ASN1_generate_nconf@plt+0x11804>
  42fbec:	ldr	x0, [sp, #496]
  42fbf0:	cbz	x0, 430154 <ASN1_generate_nconf@plt+0x117e4>
  42fbf4:	mov	x0, x19
  42fbf8:	bl	41d620 <X509_get_subject_name@plt>
  42fbfc:	mov	x3, x0
  42fc00:	mov	x0, x19
  42fc04:	str	x3, [sp, #232]
  42fc08:	bl	41b8b0 <X509_get0_pubkey_bitstr@plt>
  42fc0c:	mov	x2, x0
  42fc10:	mov	x1, x21
  42fc14:	mov	x0, #0x0                   	// #0
  42fc18:	str	x2, [sp, #192]
  42fc1c:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  42fc20:	mov	x26, x0
  42fc24:	ldr	x2, [sp, #192]
  42fc28:	ldr	x3, [sp, #232]
  42fc2c:	cbz	x0, 4301dc <ASN1_generate_nconf@plt+0x1186c>
  42fc30:	mov	x1, x3
  42fc34:	mov	x3, x0
  42fc38:	ldr	x0, [sp, #120]
  42fc3c:	bl	41e5f0 <OCSP_cert_id_new@plt>
  42fc40:	mov	x21, x0
  42fc44:	mov	x0, x26
  42fc48:	bl	41b800 <ASN1_INTEGER_free@plt>
  42fc4c:	cbz	x21, 42fc60 <ASN1_generate_nconf@plt+0x112f0>
  42fc50:	ldr	x0, [sp, #136]
  42fc54:	mov	x1, x21
  42fc58:	bl	41cf70 <OPENSSL_sk_push@plt>
  42fc5c:	cbnz	w0, 430008 <ASN1_generate_nconf@plt+0x11698>
  42fc60:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42fc64:	mov	w2, #0x1                   	// #1
  42fc68:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42fc6c:	add	x1, x1, #0x1a0
  42fc70:	ldr	x0, [x22, #152]
  42fc74:	str	xzr, [sp, #104]
  42fc78:	str	w2, [sp, #120]
  42fc7c:	mov	x19, #0x0                   	// #0
  42fc80:	str	xzr, [sp, #160]
  42fc84:	mov	x24, #0x0                   	// #0
  42fc88:	str	xzr, [sp, #232]
  42fc8c:	bl	419740 <BIO_printf@plt>
  42fc90:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42fc94:	add	x26, x0, #0xf18
  42fc98:	str	xzr, [sp, #112]
  42fc9c:	str	xzr, [sp, #128]
  42fca0:	str	xzr, [sp, #144]
  42fca4:	str	xzr, [sp, #176]
  42fca8:	str	xzr, [sp, #192]
  42fcac:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  42fcb0:	ldr	x0, [sp, #152]
  42fcb4:	bl	41e260 <X509_free@plt>
  42fcb8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fcbc:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  42fcc0:	mov	w1, #0x8005                	// #32773
  42fcc4:	add	x2, x2, #0xaf8
  42fcc8:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  42fccc:	str	x0, [sp, #152]
  42fcd0:	cbz	x0, 430114 <ASN1_generate_nconf@plt+0x117a4>
  42fcd4:	ldr	x21, [sp, #480]
  42fcd8:	cbz	x21, 430034 <ASN1_generate_nconf@plt+0x116c4>
  42fcdc:	cbz	x19, 430174 <ASN1_generate_nconf@plt+0x11804>
  42fce0:	ldr	x0, [sp, #496]
  42fce4:	cbz	x0, 430164 <ASN1_generate_nconf@plt+0x117f4>
  42fce8:	ldr	x1, [sp, #152]
  42fcec:	mov	x0, x21
  42fcf0:	mov	x2, x19
  42fcf4:	bl	41d290 <OCSP_cert_to_id@plt>
  42fcf8:	mov	x21, x0
  42fcfc:	cbnz	x0, 42fc50 <ASN1_generate_nconf@plt+0x112e0>
  42fd00:	b	42fc60 <ASN1_generate_nconf@plt+0x112f0>
  42fd04:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd08:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  42fd0c:	mov	w1, #0x8005                	// #32773
  42fd10:	add	x2, x2, #0x160
  42fd14:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  42fd18:	mov	x19, x0
  42fd1c:	cbz	x0, 430f98 <ASN1_generate_nconf@plt+0x12628>
  42fd20:	ldr	x0, [sp, #184]
  42fd24:	cbz	x0, 430108 <ASN1_generate_nconf@plt+0x11798>
  42fd28:	ldr	x0, [sp, #184]
  42fd2c:	mov	x1, x19
  42fd30:	bl	41cf70 <OPENSSL_sk_push@plt>
  42fd34:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd38:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd3c:	str	x0, [sp, #560]
  42fd40:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd44:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd48:	str	x0, [sp, #320]
  42fd4c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd50:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd54:	str	x0, [sp, #328]
  42fd58:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd5c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd60:	str	x0, [sp, #272]
  42fd64:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd68:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd6c:	add	x1, sp, #0x240
  42fd70:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  42fd74:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fd7c:	add	x1, sp, #0x238
  42fd80:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  42fd84:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd88:	mov	w0, #0x1                   	// #1
  42fd8c:	str	w0, [sp, #380]
  42fd90:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fd94:	mov	w0, #0x1                   	// #1
  42fd98:	str	w0, [sp, #376]
  42fd9c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fda0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fda4:	str	x0, [sp, #368]
  42fda8:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fdac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdb0:	str	x0, [sp, #360]
  42fdb4:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fdb8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdbc:	str	x0, [sp, #280]
  42fdc0:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fdc4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdc8:	str	x0, [sp, #304]
  42fdcc:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fdd0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdd4:	str	x0, [sp, #280]
  42fdd8:	ldr	x1, [sp, #240]
  42fddc:	orr	x1, x1, #0x200
  42fde0:	str	x1, [sp, #240]
  42fde4:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fde8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdec:	str	x0, [sp, #296]
  42fdf0:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fdf4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fdf8:	str	x0, [sp, #104]
  42fdfc:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe00:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fe04:	str	x0, [sp, #112]
  42fe08:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe0c:	mov	w0, #0x1                   	// #1
  42fe10:	str	w0, [sp, #268]
  42fe14:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe18:	mov	w0, #0x1                   	// #1
  42fe1c:	str	w0, [sp, #288]
  42fe20:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe24:	mov	w0, #0x1                   	// #1
  42fe28:	str	w0, [sp, #268]
  42fe2c:	str	w0, [sp, #288]
  42fe30:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe34:	mov	w0, #0x1                   	// #1
  42fe38:	str	w0, [sp, #356]
  42fe3c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe40:	ldr	x0, [sp, #240]
  42fe44:	orr	x0, x0, #0x2
  42fe48:	str	x0, [sp, #240]
  42fe4c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe50:	ldr	x0, [sp, #240]
  42fe54:	orr	x0, x0, #0x200
  42fe58:	str	x0, [sp, #240]
  42fe5c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe60:	ldr	x0, [sp, #240]
  42fe64:	orr	x0, x0, #0x20
  42fe68:	str	x0, [sp, #240]
  42fe6c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe70:	ldr	x0, [sp, #240]
  42fe74:	orr	x0, x0, #0x100
  42fe78:	str	x0, [sp, #240]
  42fe7c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe80:	ldr	x0, [sp, #240]
  42fe84:	orr	x0, x0, #0x8
  42fe88:	str	x0, [sp, #240]
  42fe8c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fe90:	ldr	x0, [sp, #240]
  42fe94:	orr	x0, x0, #0x10
  42fe98:	str	x0, [sp, #240]
  42fe9c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fea0:	ldr	x0, [sp, #240]
  42fea4:	orr	x0, x0, #0x4
  42fea8:	str	x0, [sp, #240]
  42feac:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42feb0:	mov	x0, #0x1                   	// #1
  42feb4:	str	x0, [sp, #336]
  42feb8:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42febc:	ldr	x0, [sp, #248]
  42fec0:	orr	x0, x0, #0x400
  42fec4:	str	x0, [sp, #248]
  42fec8:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fecc:	ldr	x0, [sp, #248]
  42fed0:	orr	x0, x0, #0x1
  42fed4:	str	x0, [sp, #248]
  42fed8:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fedc:	str	wzr, [sp, #264]
  42fee0:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fee4:	mov	w0, #0x2                   	// #2
  42fee8:	str	w0, [sp, #264]
  42feec:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fef0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42fef4:	str	x0, [sp, #552]
  42fef8:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42fefc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ff00:	str	x0, [sp, #544]
  42ff04:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42ff08:	ldr	x0, [sp, #224]
  42ff0c:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ff10:	add	x26, x26, #0xf18
  42ff14:	mov	w2, #0x129                 	// #297
  42ff18:	mov	x1, x26
  42ff1c:	bl	41b1e0 <CRYPTO_free@plt>
  42ff20:	ldr	x0, [sp, #216]
  42ff24:	mov	x1, x26
  42ff28:	mov	w2, #0x12a                 	// #298
  42ff2c:	bl	41b1e0 <CRYPTO_free@plt>
  42ff30:	ldr	x0, [sp, #208]
  42ff34:	mov	x1, x26
  42ff38:	mov	w2, #0x12b                 	// #299
  42ff3c:	bl	41b1e0 <CRYPTO_free@plt>
  42ff40:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ff44:	add	x4, sp, #0x1cc
  42ff48:	add	x3, sp, #0x230
  42ff4c:	add	x2, sp, #0x228
  42ff50:	add	x1, sp, #0x220
  42ff54:	bl	41beb0 <OCSP_parse_url@plt>
  42ff58:	cbz	w0, 430f30 <ASN1_generate_nconf@plt+0x125c0>
  42ff5c:	ldr	x0, [sp, #544]
  42ff60:	str	x0, [sp, #224]
  42ff64:	ldr	x0, [sp, #552]
  42ff68:	str	x0, [sp, #216]
  42ff6c:	ldr	x0, [sp, #560]
  42ff70:	str	x0, [sp, #208]
  42ff74:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42ff78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ff7c:	mov	w2, #0xa                   	// #10
  42ff80:	mov	x1, #0x0                   	// #0
  42ff84:	bl	41d2c0 <strtol@plt>
  42ff88:	str	w0, [sp, #352]
  42ff8c:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42ff90:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  42ff94:	str	x0, [sp, #144]
  42ff98:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  42ff9c:	mov	x0, x24
  42ffa0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  42ffa4:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  42ffa8:	add	x26, x0, #0xf18
  42ffac:	mov	x19, #0x0                   	// #0
  42ffb0:	str	xzr, [sp, #104]
  42ffb4:	str	wzr, [sp, #120]
  42ffb8:	mov	x24, #0x0                   	// #0
  42ffbc:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  42ffc0:	str	xzr, [sp, #112]
  42ffc4:	str	xzr, [sp, #128]
  42ffc8:	str	xzr, [sp, #144]
  42ffcc:	str	xzr, [sp, #160]
  42ffd0:	str	xzr, [sp, #176]
  42ffd4:	str	xzr, [sp, #192]
  42ffd8:	str	xzr, [sp, #232]
  42ffdc:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  42ffe0:	mov	w0, #0x1                   	// #1
  42ffe4:	str	w0, [sp, #120]
  42ffe8:	b	42f7cc <ASN1_generate_nconf@plt+0x10e5c>
  42ffec:	cbnz	w21, 4300ec <ASN1_generate_nconf@plt+0x1177c>
  42fff0:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  42fff4:	add	x1, sp, #0x1e0
  42fff8:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  42fffc:	cbz	w0, 42fa28 <ASN1_generate_nconf@plt+0x110b8>
  430000:	mov	w21, #0x1                   	// #1
  430004:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  430008:	ldr	x0, [sp, #496]
  43000c:	mov	x1, x21
  430010:	bl	41e6f0 <OCSP_request_add0_id@plt>
  430014:	cbz	x0, 42fc60 <ASN1_generate_nconf@plt+0x112f0>
  430018:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43001c:	mov	x1, x0
  430020:	mov	x0, x28
  430024:	bl	41cf70 <OPENSSL_sk_push@plt>
  430028:	cbz	w0, 42fafc <ASN1_generate_nconf@plt+0x1118c>
  43002c:	mov	w21, #0x0                   	// #0
  430030:	b	42f650 <ASN1_generate_nconf@plt+0x10ce0>
  430034:	bl	41c390 <EVP_sha1@plt>
  430038:	mov	x21, x0
  43003c:	str	x0, [sp, #480]
  430040:	b	42fcdc <ASN1_generate_nconf@plt+0x1136c>
  430044:	ldr	w0, [sp, #264]
  430048:	cmp	w0, #0x2
  43004c:	csel	w0, w0, wzr, eq  // eq = none
  430050:	str	w0, [sp, #264]
  430054:	ldr	x0, [sp, #112]
  430058:	cbz	x0, 430230 <ASN1_generate_nconf@plt+0x118c0>
  43005c:	mov	w2, #0x4                   	// #4
  430060:	mov	w1, #0x72                  	// #114
  430064:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  430068:	mov	x19, x0
  43006c:	cbz	x0, 430f70 <ASN1_generate_nconf@plt+0x12600>
  430070:	adrp	x1, 41d000 <BIO_test_flags@plt>
  430074:	add	x1, x1, #0x610
  430078:	mov	x2, x0
  43007c:	mov	x3, #0x0                   	// #0
  430080:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  430084:	add	x0, x0, #0xa50
  430088:	bl	419890 <ASN1_d2i_bio@plt>
  43008c:	mov	x1, x0
  430090:	mov	x0, x19
  430094:	str	x1, [sp, #496]
  430098:	bl	41df00 <BIO_free@plt>
  43009c:	ldr	x19, [sp, #496]
  4300a0:	cbnz	x19, 42f838 <ASN1_generate_nconf@plt+0x10ec8>
  4300a4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4300a8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4300ac:	add	x1, x1, #0x238
  4300b0:	str	xzr, [sp, #104]
  4300b4:	ldr	x0, [x22, #152]
  4300b8:	str	xzr, [sp, #128]
  4300bc:	str	xzr, [sp, #160]
  4300c0:	mov	x24, #0x0                   	// #0
  4300c4:	str	xzr, [sp, #176]
  4300c8:	str	xzr, [sp, #232]
  4300cc:	bl	419740 <BIO_printf@plt>
  4300d0:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4300d4:	add	x26, x0, #0xf18
  4300d8:	mov	w0, #0x1                   	// #1
  4300dc:	str	xzr, [sp, #112]
  4300e0:	str	w0, [sp, #120]
  4300e4:	str	xzr, [sp, #144]
  4300e8:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  4300ec:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4300f0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4300f4:	ldr	x2, [x23, #8]
  4300f8:	add	x1, x1, #0x208
  4300fc:	ldr	x0, [x22, #152]
  430100:	bl	419740 <BIO_printf@plt>
  430104:	b	42fa2c <ASN1_generate_nconf@plt+0x110bc>
  430108:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43010c:	str	x0, [sp, #184]
  430110:	cbnz	x0, 42fd28 <ASN1_generate_nconf@plt+0x113b8>
  430114:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430118:	add	x26, x0, #0xf18
  43011c:	mov	x19, #0x0                   	// #0
  430120:	str	xzr, [sp, #104]
  430124:	mov	w0, #0x1                   	// #1
  430128:	mov	x24, #0x0                   	// #0
  43012c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430130:	str	xzr, [sp, #112]
  430134:	str	w0, [sp, #120]
  430138:	str	xzr, [sp, #128]
  43013c:	str	xzr, [sp, #144]
  430140:	str	xzr, [sp, #160]
  430144:	str	xzr, [sp, #176]
  430148:	str	xzr, [sp, #192]
  43014c:	str	xzr, [sp, #232]
  430150:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430154:	bl	419a50 <OCSP_REQUEST_new@plt>
  430158:	str	x0, [sp, #496]
  43015c:	cbz	x0, 42fc60 <ASN1_generate_nconf@plt+0x112f0>
  430160:	b	42fbf4 <ASN1_generate_nconf@plt+0x11284>
  430164:	bl	419a50 <OCSP_REQUEST_new@plt>
  430168:	str	x0, [sp, #496]
  43016c:	cbz	x0, 42fc60 <ASN1_generate_nconf@plt+0x112f0>
  430170:	b	42fce8 <ASN1_generate_nconf@plt+0x11378>
  430174:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430178:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43017c:	add	x1, x1, #0x178
  430180:	str	xzr, [sp, #104]
  430184:	ldr	x0, [x22, #152]
  430188:	str	xzr, [sp, #128]
  43018c:	str	xzr, [sp, #160]
  430190:	mov	x24, #0x0                   	// #0
  430194:	str	xzr, [sp, #176]
  430198:	str	xzr, [sp, #232]
  43019c:	bl	419740 <BIO_printf@plt>
  4301a0:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4301a4:	add	x26, x0, #0xf18
  4301a8:	mov	w0, #0x1                   	// #1
  4301ac:	str	xzr, [sp, #112]
  4301b0:	str	w0, [sp, #120]
  4301b4:	str	xzr, [sp, #144]
  4301b8:	str	xzr, [sp, #192]
  4301bc:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  4301c0:	bl	41c390 <EVP_sha1@plt>
  4301c4:	str	x0, [sp, #480]
  4301c8:	b	42fbd8 <ASN1_generate_nconf@plt+0x11268>
  4301cc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4301d0:	str	x0, [sp, #200]
  4301d4:	cbnz	x0, 42fb20 <ASN1_generate_nconf@plt+0x111b0>
  4301d8:	b	430114 <ASN1_generate_nconf@plt+0x117a4>
  4301dc:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4301e0:	mov	x2, x21
  4301e4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4301e8:	add	x1, x1, #0x1c0
  4301ec:	ldr	x0, [x22, #152]
  4301f0:	str	xzr, [sp, #104]
  4301f4:	str	x26, [sp, #144]
  4301f8:	mov	x19, #0x0                   	// #0
  4301fc:	str	xzr, [sp, #160]
  430200:	mov	x24, #0x0                   	// #0
  430204:	str	xzr, [sp, #232]
  430208:	bl	419740 <BIO_printf@plt>
  43020c:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430210:	add	x26, x0, #0xf18
  430214:	mov	w0, #0x1                   	// #1
  430218:	str	xzr, [sp, #112]
  43021c:	str	w0, [sp, #120]
  430220:	str	xzr, [sp, #128]
  430224:	str	xzr, [sp, #176]
  430228:	str	xzr, [sp, #192]
  43022c:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430230:	ldr	x0, [sp, #552]
  430234:	str	x0, [sp, #144]
  430238:	cbz	x0, 42f83c <ASN1_generate_nconf@plt+0x10ecc>
  43023c:	bl	41d230 <BIO_f_buffer@plt>
  430240:	bl	41b620 <BIO_new@plt>
  430244:	mov	x20, x0
  430248:	cbz	x0, 430fa8 <ASN1_generate_nconf@plt+0x12638>
  43024c:	bl	41a8b0 <BIO_s_accept@plt>
  430250:	bl	41b620 <BIO_new@plt>
  430254:	mov	x19, x0
  430258:	cbz	x0, 430ef0 <ASN1_generate_nconf@plt+0x12580>
  43025c:	mov	x3, #0x0                   	// #0
  430260:	mov	x2, #0x1                   	// #1
  430264:	mov	w1, #0x83                  	// #131
  430268:	bl	41de90 <BIO_ctrl@plt>
  43026c:	tbnz	x0, #63, 430ef0 <ASN1_generate_nconf@plt+0x12580>
  430270:	ldr	x3, [sp, #144]
  430274:	mov	x0, x19
  430278:	mov	x2, #0x1                   	// #1
  43027c:	mov	w1, #0x76                  	// #118
  430280:	bl	41de90 <BIO_ctrl@plt>
  430284:	tbnz	x0, #63, 430ef0 <ASN1_generate_nconf@plt+0x12580>
  430288:	mov	x3, x20
  43028c:	mov	x2, #0x3                   	// #3
  430290:	mov	w1, #0x76                  	// #118
  430294:	mov	x0, x19
  430298:	bl	41de90 <BIO_ctrl@plt>
  43029c:	str	x19, [sp, #144]
  4302a0:	mov	x0, x19
  4302a4:	mov	x3, #0x0                   	// #0
  4302a8:	mov	x2, #0x0                   	// #0
  4302ac:	mov	w1, #0x65                  	// #101
  4302b0:	bl	41de90 <BIO_ctrl@plt>
  4302b4:	cmp	x0, #0x0
  4302b8:	b.gt	42f83c <ASN1_generate_nconf@plt+0x10ecc>
  4302bc:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4302c0:	mov	w0, #0x3                   	// #3
  4302c4:	add	x1, x1, #0x278
  4302c8:	mov	x20, #0x0                   	// #0
  4302cc:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  4302d0:	mov	x0, x19
  4302d4:	bl	41ce30 <BIO_free_all@plt>
  4302d8:	mov	x0, x20
  4302dc:	str	xzr, [sp, #104]
  4302e0:	bl	41df00 <BIO_free@plt>
  4302e4:	mov	x19, #0x0                   	// #0
  4302e8:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4302ec:	mov	x24, #0x0                   	// #0
  4302f0:	add	x26, x0, #0xf18
  4302f4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4302f8:	mov	w0, #0x1                   	// #1
  4302fc:	str	w0, [sp, #120]
  430300:	str	xzr, [sp, #128]
  430304:	str	xzr, [sp, #144]
  430308:	str	xzr, [sp, #160]
  43030c:	str	xzr, [sp, #176]
  430310:	str	xzr, [sp, #232]
  430314:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430318:	ldr	x0, [sp, #312]
  43031c:	str	xzr, [sp, #232]
  430320:	cbnz	x0, 430d90 <ASN1_generate_nconf@plt+0x12420>
  430324:	str	x0, [sp, #128]
  430328:	str	xzr, [sp, #112]
  43032c:	b	42f908 <ASN1_generate_nconf@plt+0x10f98>
  430330:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430334:	mov	x19, #0x0                   	// #0
  430338:	add	x26, x0, #0xf18
  43033c:	mov	x24, #0x0                   	// #0
  430340:	mov	w0, #0x1                   	// #1
  430344:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430348:	stp	xzr, xzr, [sp, #104]
  43034c:	str	w0, [sp, #120]
  430350:	str	xzr, [sp, #128]
  430354:	str	xzr, [sp, #160]
  430358:	str	xzr, [sp, #176]
  43035c:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430360:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430364:	add	x26, x0, #0xf18
  430368:	mov	x19, #0x0                   	// #0
  43036c:	str	xzr, [sp, #104]
  430370:	mov	w0, #0x1                   	// #1
  430374:	mov	x24, #0x0                   	// #0
  430378:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43037c:	str	xzr, [sp, #112]
  430380:	str	w0, [sp, #120]
  430384:	str	xzr, [sp, #128]
  430388:	str	xzr, [sp, #144]
  43038c:	str	xzr, [sp, #160]
  430390:	str	xzr, [sp, #176]
  430394:	str	xzr, [sp, #232]
  430398:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  43039c:	cmp	w19, #0x0
  4303a0:	b.le	4314f0 <ASN1_generate_nconf@plt+0x12b80>
  4303a4:	mov	x2, x20
  4303a8:	mov	w1, #0x0                   	// #0
  4303ac:	b	4303c0 <ASN1_generate_nconf@plt+0x11a50>
  4303b0:	add	w1, w1, #0x1
  4303b4:	add	x2, x2, #0x4
  4303b8:	cmp	w19, w1
  4303bc:	b.eq	4303d4 <ASN1_generate_nconf@plt+0x11a64>  // b.none
  4303c0:	ldr	w3, [x2]
  4303c4:	cmp	w0, w3
  4303c8:	b.ne	4303b0 <ASN1_generate_nconf@plt+0x11a40>  // b.any
  4303cc:	sub	w19, w19, #0x1
  4303d0:	str	wzr, [x2]
  4303d4:	ldr	w2, [x23, #4]
  4303d8:	cmp	w2, w1
  4303dc:	b.le	4314d0 <ASN1_generate_nconf@plt+0x12b60>
  4303e0:	ldr	w1, [sp, #624]
  4303e4:	cbz	w1, 43042c <ASN1_generate_nconf@plt+0x11abc>
  4303e8:	ands	w3, w1, #0x7f
  4303ec:	b.eq	43127c <ASN1_generate_nconf@plt+0x1290c>  // b.none
  4303f0:	add	w2, w3, #0x1
  4303f4:	sbfx	x2, x2, #1, #7
  4303f8:	cmp	w2, #0x0
  4303fc:	b.le	430424 <ASN1_generate_nconf@plt+0x11ab4>
  430400:	tst	x1, #0x80
  430404:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430408:	add	x4, x4, #0x138
  43040c:	sxtw	x2, w0
  430410:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430414:	csel	x4, x4, x21, ne  // ne = any
  430418:	add	x1, x1, #0x3f0
  43041c:	mov	w0, #0x4                   	// #4
  430420:	bl	41b8a0 <syslog@plt>
  430424:	mov	w0, #0x1                   	// #1
  430428:	bl	41aef0 <sleep@plt>
  43042c:	ldr	w2, [x23]
  430430:	cbnz	w2, 42f9e4 <ASN1_generate_nconf@plt+0x11074>
  430434:	bl	41c060 <fork@plt>
  430438:	mov	w3, w0
  43043c:	cmn	w0, #0x1
  430440:	b.eq	430e7c <ASN1_generate_nconf@plt+0x1250c>  // b.none
  430444:	cbz	w0, 430e3c <ASN1_generate_nconf@plt+0x124cc>
  430448:	ldr	w0, [x23, #4]
  43044c:	cmp	w0, #0x0
  430450:	b.le	43138c <ASN1_generate_nconf@plt+0x12a1c>
  430454:	sub	w1, w0, #0x1
  430458:	mov	x0, x20
  43045c:	add	x1, x1, #0x1
  430460:	add	x1, x20, x1, lsl #2
  430464:	b	430474 <ASN1_generate_nconf@plt+0x11b04>
  430468:	add	x0, x0, #0x4
  43046c:	cmp	x1, x0
  430470:	b.eq	43138c <ASN1_generate_nconf@plt+0x12a1c>  // b.none
  430474:	ldr	w2, [x0]
  430478:	cbnz	w2, 430468 <ASN1_generate_nconf@plt+0x11af8>
  43047c:	add	w19, w19, #0x1
  430480:	str	w3, [x0]
  430484:	b	42f9dc <ASN1_generate_nconf@plt+0x1106c>
  430488:	ldr	x0, [sp, #144]
  43048c:	cmp	x0, #0x0
  430490:	ldr	w0, [sp, #352]
  430494:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  430498:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43049c:	add	x26, x0, #0xf18
  4304a0:	b.gt	430ea0 <ASN1_generate_nconf@plt+0x12530>
  4304a4:	ldr	x0, [sp, #144]
  4304a8:	cbnz	x0, 430fb0 <ASN1_generate_nconf@plt+0x12640>
  4304ac:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4304b0:	add	x26, x0, #0xf18
  4304b4:	ldr	x1, [sp, #296]
  4304b8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4304bc:	ldr	x0, [sp, #312]
  4304c0:	stp	x22, x28, [sp, #392]
  4304c4:	orr	x0, x0, x1
  4304c8:	str	xzr, [sp, #160]
  4304cc:	ldr	x1, [sp, #328]
  4304d0:	str	xzr, [sp, #176]
  4304d4:	ldr	x28, [sp, #112]
  4304d8:	orr	x0, x1, x0
  4304dc:	str	x0, [sp, #432]
  4304e0:	str	w27, [sp, #440]
  4304e4:	str	w25, [sp, #444]
  4304e8:	ldr	x0, [sp, #144]
  4304ec:	cbz	x0, 430b3c <ASN1_generate_nconf@plt+0x121cc>
  4304f0:	cbz	x28, 430598 <ASN1_generate_nconf@plt+0x11c28>
  4304f4:	ldr	x1, [x28, #16]
  4304f8:	add	x2, sp, #0x270
  4304fc:	mov	w0, #0x0                   	// #0
  430500:	bl	41be30 <__xstat@plt>
  430504:	cmn	w0, #0x1
  430508:	b.eq	430598 <ASN1_generate_nconf@plt+0x11c28>  // b.none
  43050c:	ldr	x1, [x28, #112]
  430510:	ldr	x0, [sp, #712]
  430514:	cmp	x1, x0
  430518:	b.ne	43054c <ASN1_generate_nconf@plt+0x11bdc>  // b.any
  43051c:	ldr	x1, [x28, #128]
  430520:	ldr	x0, [sp, #728]
  430524:	cmp	x1, x0
  430528:	b.ne	43054c <ASN1_generate_nconf@plt+0x11bdc>  // b.any
  43052c:	ldr	x1, [x28, #32]
  430530:	ldr	x0, [sp, #632]
  430534:	cmp	x1, x0
  430538:	b.ne	43054c <ASN1_generate_nconf@plt+0x11bdc>  // b.any
  43053c:	ldr	x1, [x28, #24]
  430540:	ldr	x0, [sp, #624]
  430544:	cmp	x1, x0
  430548:	b.eq	430598 <ASN1_generate_nconf@plt+0x11c28>  // b.none
  43054c:	mov	w0, #0x6                   	// #6
  430550:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430554:	add	x1, x1, #0x498
  430558:	bl	41b8a0 <syslog@plt>
  43055c:	ldr	x0, [sp, #312]
  430560:	mov	x1, #0x0                   	// #0
  430564:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  430568:	mov	x19, x0
  43056c:	cbz	x0, 43057c <ASN1_generate_nconf@plt+0x11c0c>
  430570:	bl	45bdf8 <ASN1_generate_nconf@plt+0x3d488>
  430574:	cmp	w0, #0x0
  430578:	b.gt	430dd0 <ASN1_generate_nconf@plt+0x12460>
  43057c:	mov	x0, x19
  430580:	bl	45c3a8 <ASN1_generate_nconf@plt+0x3da38>
  430584:	ldr	x2, [sp, #312]
  430588:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43058c:	mov	w0, #0x3                   	// #3
  430590:	add	x1, x1, #0x4b8
  430594:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  430598:	ldr	w3, [sp, #352]
  43059c:	add	x1, sp, #0x1d8
  4305a0:	ldr	x2, [sp, #144]
  4305a4:	add	x0, sp, #0x1f0
  4305a8:	str	xzr, [sp, #496]
  4305ac:	bl	42ec60 <ASN1_generate_nconf@plt+0x102f0>
  4305b0:	cbz	w0, 4304e8 <ASN1_generate_nconf@plt+0x11b78>
  4305b4:	ldr	x19, [sp, #496]
  4305b8:	cbz	x19, 430de0 <ASN1_generate_nconf@plt+0x12470>
  4305bc:	ldr	w0, [sp, #264]
  4305c0:	cbnz	w0, 430c84 <ASN1_generate_nconf@plt+0x12314>
  4305c4:	ldr	x0, [sp, #296]
  4305c8:	cbz	x0, 430668 <ASN1_generate_nconf@plt+0x11cf8>
  4305cc:	mov	x3, x0
  4305d0:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  4305d4:	ldr	x0, [sp, #272]
  4305d8:	add	x2, x2, #0x580
  4305dc:	mov	w1, #0x8005                	// #32773
  4305e0:	cmp	x0, #0x0
  4305e4:	csel	x0, x0, x3, ne  // ne = any
  4305e8:	str	x0, [sp, #272]
  4305ec:	mov	x0, x3
  4305f0:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4305f4:	str	x0, [sp, #160]
  4305f8:	cbz	x0, 4312d4 <ASN1_generate_nconf@plt+0x12964>
  4305fc:	ldr	x0, [sp, #304]
  430600:	cbz	x0, 430620 <ASN1_generate_nconf@plt+0x11cb0>
  430604:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430608:	add	x1, sp, #0x200
  43060c:	add	x4, x4, #0x550
  430610:	mov	x3, #0x0                   	// #0
  430614:	mov	w2, #0x8005                	// #32773
  430618:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  43061c:	cbz	w0, 430c98 <ASN1_generate_nconf@plt+0x12328>
  430620:	ldr	x0, [sp, #272]
  430624:	adrp	x5, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430628:	mov	x4, #0x0                   	// #0
  43062c:	add	x5, x5, #0x538
  430630:	mov	x3, #0x0                   	// #0
  430634:	mov	w2, #0x0                   	// #0
  430638:	mov	w1, #0x8005                	// #32773
  43063c:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  430640:	str	x0, [sp, #176]
  430644:	cbz	x0, 430fbc <ASN1_generate_nconf@plt+0x1264c>
  430648:	mov	x2, x0
  43064c:	mov	x3, #0x0                   	// #0
  430650:	ldr	x1, [sp, #160]
  430654:	ldr	x5, [sp, #336]
  430658:	ldr	x0, [sp, #496]
  43065c:	ldr	x4, [sp, #512]
  430660:	bl	41d6d0 <OCSP_request_sign@plt>
  430664:	cbz	w0, 431304 <ASN1_generate_nconf@plt+0x12994>
  430668:	ldr	w0, [sp, #288]
  43066c:	cbz	w0, 430684 <ASN1_generate_nconf@plt+0x11d14>
  430670:	ldr	x1, [sp, #496]
  430674:	cbz	x1, 430684 <ASN1_generate_nconf@plt+0x11d14>
  430678:	ldr	x0, [sp, #192]
  43067c:	mov	x2, #0x0                   	// #0
  430680:	bl	41e2b0 <OCSP_REQUEST_print@plt>
  430684:	ldr	x0, [sp, #328]
  430688:	cbz	x0, 4306bc <ASN1_generate_nconf@plt+0x11d4c>
  43068c:	mov	w2, #0x4                   	// #4
  430690:	mov	w1, #0x77                  	// #119
  430694:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  430698:	mov	x19, x0
  43069c:	cbz	x0, 430bb4 <ASN1_generate_nconf@plt+0x12244>
  4306a0:	ldr	x2, [sp, #496]
  4306a4:	mov	x1, x0
  4306a8:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  4306ac:	add	x0, x0, #0x90
  4306b0:	bl	41d2e0 <ASN1_i2d_bio@plt>
  4306b4:	mov	x0, x19
  4306b8:	bl	41df00 <BIO_free@plt>
  4306bc:	cbz	x28, 430b8c <ASN1_generate_nconf@plt+0x1221c>
  4306c0:	ldr	x0, [sp, #392]
  4306c4:	str	xzr, [sp, #584]
  4306c8:	ldp	x1, x25, [sp, #488]
  4306cc:	ldr	x0, [x0, #152]
  4306d0:	stp	x0, x1, [sp, #408]
  4306d4:	ldr	w19, [sp, #464]
  4306d8:	ldr	x1, [sp, #528]
  4306dc:	mov	x0, x25
  4306e0:	str	x1, [sp, #424]
  4306e4:	ldr	x21, [sp, #536]
  4306e8:	bl	41a920 <OCSP_request_onereq_count@plt>
  4306ec:	str	w0, [sp, #112]
  4306f0:	cmp	w0, #0x0
  4306f4:	b.le	430d28 <ASN1_generate_nconf@plt+0x123b8>
  4306f8:	bl	41e6e0 <OCSP_BASICRESP_new@plt>
  4306fc:	mov	x27, x0
  430700:	mov	x1, #0x0                   	// #0
  430704:	mov	x0, #0x0                   	// #0
  430708:	bl	41b730 <X509_gmtime_adj@plt>
  43070c:	str	xzr, [sp, #344]
  430710:	ldr	w1, [sp, #260]
  430714:	str	x0, [sp, #384]
  430718:	cmn	w1, #0x1
  43071c:	b.eq	430740 <ASN1_generate_nconf@plt+0x11dd0>  // b.none
  430720:	lsl	w2, w19, #4
  430724:	mov	x3, #0x0                   	// #0
  430728:	sub	w2, w2, w19
  43072c:	mov	x0, #0x0                   	// #0
  430730:	lsl	w2, w2, #2
  430734:	sxtw	x2, w2
  430738:	bl	41b0b0 <X509_time_adj_ex@plt>
  43073c:	str	x0, [sp, #344]
  430740:	mov	w24, #0x0                   	// #0
  430744:	nop
  430748:	mov	w1, w24
  43074c:	mov	x0, x25
  430750:	bl	41bce0 <OCSP_request_onereq_get0@plt>
  430754:	bl	41aa40 <OCSP_onereq_get0_id@plt>
  430758:	mov	x4, x0
  43075c:	add	x1, sp, #0x258
  430760:	mov	x3, #0x0                   	// #0
  430764:	mov	x2, #0x0                   	// #0
  430768:	mov	x22, x0
  43076c:	mov	x0, #0x0                   	// #0
  430770:	bl	4195b0 <OCSP_id_get0_info@plt>
  430774:	ldr	x0, [sp, #600]
  430778:	bl	41a2b0 <OBJ_obj2nid@plt>
  43077c:	bl	41de40 <OBJ_nid2sn@plt>
  430780:	bl	41a9b0 <EVP_get_digestbyname@plt>
  430784:	mov	x23, x0
  430788:	cbz	x0, 430c18 <ASN1_generate_nconf@plt+0x122a8>
  43078c:	mov	w20, #0x0                   	// #0
  430790:	mov	w19, #0x0                   	// #0
  430794:	b	4307d8 <ASN1_generate_nconf@plt+0x11e68>
  430798:	cbnz	w20, 430a04 <ASN1_generate_nconf@plt+0x12094>
  43079c:	mov	w1, w19
  4307a0:	mov	x0, x21
  4307a4:	bl	419630 <OPENSSL_sk_value@plt>
  4307a8:	mov	x2, x0
  4307ac:	mov	x1, #0x0                   	// #0
  4307b0:	mov	x0, x23
  4307b4:	bl	41d290 <OCSP_cert_to_id@plt>
  4307b8:	mov	x20, x0
  4307bc:	mov	x1, x22
  4307c0:	bl	41d870 <OCSP_id_issuer_cmp@plt>
  4307c4:	cmp	w0, #0x0
  4307c8:	add	w19, w19, #0x1
  4307cc:	mov	x0, x20
  4307d0:	cset	w20, eq  // eq = none
  4307d4:	bl	419950 <OCSP_CERTID_free@plt>
  4307d8:	mov	x0, x21
  4307dc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4307e0:	cmp	w19, w0
  4307e4:	b.lt	430798 <ASN1_generate_nconf@plt+0x11e28>  // b.tstop
  4307e8:	cbnz	w20, 430a04 <ASN1_generate_nconf@plt+0x12094>
  4307ec:	ldr	x6, [sp, #344]
  4307f0:	mov	x1, x22
  4307f4:	ldr	x5, [sp, #384]
  4307f8:	mov	x0, x27
  4307fc:	mov	x4, #0x0                   	// #0
  430800:	mov	w3, #0x0                   	// #0
  430804:	mov	w2, #0x2                   	// #2
  430808:	bl	41b070 <OCSP_basic_add1_status@plt>
  43080c:	ldr	w0, [sp, #112]
  430810:	add	w24, w24, #0x1
  430814:	cmp	w0, w24
  430818:	b.ne	430748 <ASN1_generate_nconf@plt+0x11dd8>  // b.any
  43081c:	mov	x1, x25
  430820:	mov	x0, x27
  430824:	bl	41a150 <OCSP_copy_nonce@plt>
  430828:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43082c:	mov	x23, x0
  430830:	cbz	x0, 430c18 <ASN1_generate_nconf@plt+0x122a8>
  430834:	ldr	x4, [sp, #128]
  430838:	add	x1, sp, #0x248
  43083c:	ldr	x2, [sp, #416]
  430840:	mov	x3, #0x0                   	// #0
  430844:	bl	41a7d0 <EVP_DigestSignInit@plt>
  430848:	cbz	w0, 430c18 <ASN1_generate_nconf@plt+0x122a8>
  43084c:	mov	w20, #0x0                   	// #0
  430850:	ldr	x21, [sp, #200]
  430854:	b	430880 <ASN1_generate_nconf@plt+0x11f10>
  430858:	mov	w1, w20
  43085c:	mov	x0, x21
  430860:	bl	419630 <OPENSSL_sk_value@plt>
  430864:	mov	x1, x0
  430868:	mov	x19, x0
  43086c:	ldr	x0, [sp, #584]
  430870:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  430874:	cmp	w0, #0x0
  430878:	b.le	430bf4 <ASN1_generate_nconf@plt+0x12284>
  43087c:	add	w20, w20, #0x1
  430880:	mov	x0, x21
  430884:	bl	41dfd0 <OPENSSL_sk_num@plt>
  430888:	cmp	w20, w0
  43088c:	b.lt	430858 <ASN1_generate_nconf@plt+0x11ee8>  // b.tstop
  430890:	ldr	x1, [sp, #232]
  430894:	mov	x2, x23
  430898:	ldr	x4, [sp, #248]
  43089c:	mov	x0, x27
  4308a0:	ldr	x3, [sp, #424]
  4308a4:	bl	41dc10 <OCSP_basic_sign_ctx@plt>
  4308a8:	cbz	w0, 4312c0 <ASN1_generate_nconf@plt+0x12950>
  4308ac:	ldr	w0, [sp, #356]
  4308b0:	cbnz	w0, 431298 <ASN1_generate_nconf@plt+0x12928>
  4308b4:	mov	x1, x27
  4308b8:	mov	w0, #0x0                   	// #0
  4308bc:	bl	41da00 <OCSP_response_create@plt>
  4308c0:	mov	x19, x0
  4308c4:	mov	x0, x23
  4308c8:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4308cc:	ldr	x0, [sp, #384]
  4308d0:	bl	419aa0 <ASN1_TIME_free@plt>
  4308d4:	ldr	x0, [sp, #344]
  4308d8:	bl	419aa0 <ASN1_TIME_free@plt>
  4308dc:	mov	x0, x27
  4308e0:	bl	41c1f0 <OCSP_BASICRESP_free@plt>
  4308e4:	ldr	x20, [sp, #472]
  4308e8:	cbz	x20, 43096c <ASN1_generate_nconf@plt+0x11ffc>
  4308ec:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4308f0:	add	x2, x2, #0x738
  4308f4:	add	x3, sp, #0x200
  4308f8:	mov	x0, x19
  4308fc:	mov	x1, #0x0                   	// #0
  430900:	ldp	x4, x5, [x2]
  430904:	stp	x4, x5, [x3, #112]
  430908:	ldp	x4, x5, [x2, #16]
  43090c:	stp	x4, x5, [x3, #128]
  430910:	ldp	x4, x5, [x2, #32]
  430914:	stp	x4, x5, [x3, #144]
  430918:	ldp	x4, x5, [x2, #48]
  43091c:	stp	x4, x5, [x3, #160]
  430920:	ldp	x4, x5, [x2, #64]
  430924:	stp	x4, x5, [x3, #176]
  430928:	ldrb	w2, [x2, #80]
  43092c:	strb	w2, [sp, #704]
  430930:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  430934:	mov	w2, w0
  430938:	add	x1, sp, #0x270
  43093c:	mov	x0, x20
  430940:	bl	419740 <BIO_printf@plt>
  430944:	mov	x2, x19
  430948:	mov	x1, x20
  43094c:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  430950:	add	x0, x0, #0x1c0
  430954:	bl	41d2e0 <ASN1_i2d_bio@plt>
  430958:	mov	x0, x20
  43095c:	mov	x3, #0x0                   	// #0
  430960:	mov	x2, #0x0                   	// #0
  430964:	mov	w1, #0xb                   	// #11
  430968:	bl	41de90 <BIO_ctrl@plt>
  43096c:	ldr	x0, [sp, #320]
  430970:	cbz	x0, 4309a4 <ASN1_generate_nconf@plt+0x12034>
  430974:	mov	w2, #0x4                   	// #4
  430978:	mov	w1, #0x77                  	// #119
  43097c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  430980:	mov	x24, x0
  430984:	cbz	x0, 4312a8 <ASN1_generate_nconf@plt+0x12938>
  430988:	mov	x1, x0
  43098c:	mov	x2, x19
  430990:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  430994:	add	x0, x0, #0x1c0
  430998:	bl	41d2e0 <ASN1_i2d_bio@plt>
  43099c:	mov	x0, x24
  4309a0:	bl	41df00 <BIO_free@plt>
  4309a4:	mov	x0, x19
  4309a8:	bl	419980 <OCSP_response_status@plt>
  4309ac:	mov	w20, w0
  4309b0:	cbnz	w0, 430c40 <ASN1_generate_nconf@plt+0x122d0>
  4309b4:	ldr	w0, [sp, #268]
  4309b8:	cbnz	w0, 430c2c <ASN1_generate_nconf@plt+0x122bc>
  4309bc:	ldr	x24, [sp, #472]
  4309c0:	cbz	x24, 43101c <ASN1_generate_nconf@plt+0x126ac>
  4309c4:	ldr	w0, [sp, #456]
  4309c8:	cmn	w0, #0x1
  4309cc:	b.eq	4309e0 <ASN1_generate_nconf@plt+0x12070>  // b.none
  4309d0:	sub	w0, w0, #0x1
  4309d4:	str	w0, [sp, #456]
  4309d8:	cmp	w0, #0x0
  4309dc:	b.le	430fdc <ASN1_generate_nconf@plt+0x1266c>
  4309e0:	mov	x0, x24
  4309e4:	bl	41ce30 <BIO_free_all@plt>
  4309e8:	ldr	x0, [sp, #496]
  4309ec:	str	xzr, [sp, #472]
  4309f0:	bl	41af00 <OCSP_REQUEST_free@plt>
  4309f4:	str	xzr, [sp, #496]
  4309f8:	mov	x0, x19
  4309fc:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  430a00:	b	4304e8 <ASN1_generate_nconf@plt+0x11b78>
  430a04:	mov	x4, x22
  430a08:	add	x3, sp, #0x250
  430a0c:	mov	x2, #0x0                   	// #0
  430a10:	mov	x1, #0x0                   	// #0
  430a14:	mov	x0, #0x0                   	// #0
  430a18:	bl	4195b0 <OCSP_id_get0_info@plt>
  430a1c:	movi	v0.4s, #0x0
  430a20:	mov	x1, #0x0                   	// #0
  430a24:	ldr	x0, [sp, #592]
  430a28:	stp	q0, q0, [sp, #624]
  430a2c:	str	q0, [sp, #656]
  430a30:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  430a34:	mov	x19, x0
  430a38:	cbz	x0, 4314bc <ASN1_generate_nconf@plt+0x12b4c>
  430a3c:	bl	419e60 <BN_is_zero@plt>
  430a40:	cbz	w0, 430b2c <ASN1_generate_nconf@plt+0x121bc>
  430a44:	mov	x1, x26
  430a48:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  430a4c:	mov	w2, #0x500                 	// #1280
  430a50:	add	x0, x0, #0x920
  430a54:	bl	41af90 <CRYPTO_strdup@plt>
  430a58:	mov	x20, x0
  430a5c:	mov	x0, x19
  430a60:	str	x20, [sp, #648]
  430a64:	bl	41e870 <BN_free@plt>
  430a68:	ldr	x0, [x28, #8]
  430a6c:	add	x2, sp, #0x270
  430a70:	mov	w1, #0x3                   	// #3
  430a74:	bl	419d00 <TXT_DB_get_by_index@plt>
  430a78:	mov	x19, x0
  430a7c:	mov	x1, x26
  430a80:	mov	x0, x20
  430a84:	mov	w2, #0x506                 	// #1286
  430a88:	bl	41b1e0 <CRYPTO_free@plt>
  430a8c:	cbz	x19, 4307ec <ASN1_generate_nconf@plt+0x11e7c>
  430a90:	ldr	x0, [x19]
  430a94:	ldrb	w0, [x0]
  430a98:	cmp	w0, #0x56
  430a9c:	b.eq	430bd0 <ASN1_generate_nconf@plt+0x12260>  // b.none
  430aa0:	cmp	w0, #0x52
  430aa4:	b.ne	43080c <ASN1_generate_nconf@plt+0x11e9c>  // b.any
  430aa8:	ldr	x4, [x19, #16]
  430aac:	mov	w5, #0xffffffff            	// #-1
  430ab0:	add	x3, sp, #0x270
  430ab4:	add	x2, sp, #0x260
  430ab8:	add	x1, sp, #0x1d4
  430abc:	add	x0, sp, #0x268
  430ac0:	str	w5, [sp, #468]
  430ac4:	str	xzr, [sp, #608]
  430ac8:	str	xzr, [sp, #616]
  430acc:	str	xzr, [sp, #624]
  430ad0:	bl	421288 <ASN1_generate_nconf@plt+0x2918>
  430ad4:	ldr	w3, [sp, #468]
  430ad8:	mov	w2, #0x1                   	// #1
  430adc:	ldr	x6, [sp, #344]
  430ae0:	mov	x1, x22
  430ae4:	ldr	x5, [sp, #384]
  430ae8:	mov	x0, x27
  430aec:	ldr	x4, [sp, #616]
  430af0:	bl	41b070 <OCSP_basic_add1_status@plt>
  430af4:	ldr	x2, [sp, #624]
  430af8:	cbz	x2, 430d08 <ASN1_generate_nconf@plt+0x12398>
  430afc:	mov	x4, #0x0                   	// #0
  430b00:	mov	w3, #0x0                   	// #0
  430b04:	mov	w1, #0x8e                  	// #142
  430b08:	bl	41e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  430b0c:	ldr	x2, [sp, #608]
  430b10:	mov	x0, x2
  430b14:	bl	41d500 <ASN1_OBJECT_free@plt>
  430b18:	ldr	x0, [sp, #616]
  430b1c:	bl	419aa0 <ASN1_TIME_free@plt>
  430b20:	ldr	x0, [sp, #624]
  430b24:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  430b28:	b	43080c <ASN1_generate_nconf@plt+0x11e9c>
  430b2c:	mov	x0, x19
  430b30:	bl	41c950 <BN_bn2hex@plt>
  430b34:	mov	x20, x0
  430b38:	b	430a5c <ASN1_generate_nconf@plt+0x120ec>
  430b3c:	ldr	x19, [sp, #496]
  430b40:	cbnz	x19, 4305bc <ASN1_generate_nconf@plt+0x11c4c>
  430b44:	ldr	x0, [sp, #432]
  430b48:	cbnz	x0, 430b5c <ASN1_generate_nconf@plt+0x121ec>
  430b4c:	ldr	x0, [sp, #544]
  430b50:	cbnz	x0, 430b5c <ASN1_generate_nconf@plt+0x121ec>
  430b54:	ldr	w0, [sp, #264]
  430b58:	cbz	w0, 4306bc <ASN1_generate_nconf@plt+0x11d4c>
  430b5c:	ldr	x22, [sp, #392]
  430b60:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430b64:	add	x1, x1, #0x4e0
  430b68:	stp	xzr, x28, [sp, #104]
  430b6c:	mov	x24, #0x0                   	// #0
  430b70:	ldr	x0, [x22, #152]
  430b74:	str	xzr, [sp, #144]
  430b78:	ldr	x28, [sp, #400]
  430b7c:	bl	419740 <BIO_printf@plt>
  430b80:	mov	w0, #0x1                   	// #1
  430b84:	str	w0, [sp, #120]
  430b88:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430b8c:	ldr	x1, [sp, #544]
  430b90:	cbz	x1, 430cb8 <ASN1_generate_nconf@plt+0x12348>
  430b94:	ldp	x0, x5, [sp, #496]
  430b98:	ldr	w6, [sp, #352]
  430b9c:	ldr	w4, [sp, #460]
  430ba0:	ldr	x3, [sp, #552]
  430ba4:	ldr	x2, [sp, #560]
  430ba8:	bl	42f048 <ASN1_generate_nconf@plt+0x106d8>
  430bac:	mov	x19, x0
  430bb0:	cbnz	x0, 43096c <ASN1_generate_nconf@plt+0x11ffc>
  430bb4:	mov	w0, #0x1                   	// #1
  430bb8:	mov	x24, #0x0                   	// #0
  430bbc:	stp	xzr, x28, [sp, #104]
  430bc0:	str	w0, [sp, #120]
  430bc4:	ldr	x22, [sp, #392]
  430bc8:	ldr	x28, [sp, #400]
  430bcc:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430bd0:	ldr	x6, [sp, #344]
  430bd4:	mov	x1, x22
  430bd8:	ldr	x5, [sp, #384]
  430bdc:	mov	x0, x27
  430be0:	mov	x4, #0x0                   	// #0
  430be4:	mov	w3, #0x0                   	// #0
  430be8:	mov	w2, #0x0                   	// #0
  430bec:	bl	41b070 <OCSP_basic_add1_status@plt>
  430bf0:	b	43080c <ASN1_generate_nconf@plt+0x11e9c>
  430bf4:	ldr	x0, [sp, #408]
  430bf8:	mov	x2, x19
  430bfc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  430c00:	add	x1, x1, #0x530
  430c04:	bl	419740 <BIO_printf@plt>
  430c08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430c0c:	add	x0, x0, #0x98
  430c10:	ldr	x0, [x0]
  430c14:	bl	41e7f0 <ERR_print_errors@plt>
  430c18:	mov	x1, #0x0                   	// #0
  430c1c:	mov	w0, #0x2                   	// #2
  430c20:	bl	41da00 <OCSP_response_create@plt>
  430c24:	mov	x19, x0
  430c28:	b	4308c4 <ASN1_generate_nconf@plt+0x11f54>
  430c2c:	ldr	x0, [sp, #192]
  430c30:	mov	x1, x19
  430c34:	mov	x2, #0x0                   	// #0
  430c38:	bl	41b460 <OCSP_RESPONSE_print@plt>
  430c3c:	b	4309bc <ASN1_generate_nconf@plt+0x1204c>
  430c40:	sxtw	x0, w0
  430c44:	bl	41d480 <OCSP_response_status_str@plt>
  430c48:	mov	x2, x0
  430c4c:	mov	w3, w20
  430c50:	ldr	x0, [sp, #192]
  430c54:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430c58:	add	x1, x1, #0x5c0
  430c5c:	bl	419740 <BIO_printf@plt>
  430c60:	ldr	w0, [sp, #440]
  430c64:	cbnz	w0, 4309b4 <ASN1_generate_nconf@plt+0x12044>
  430c68:	mov	w0, #0x1                   	// #1
  430c6c:	mov	x24, #0x0                   	// #0
  430c70:	stp	xzr, x28, [sp, #104]
  430c74:	str	w0, [sp, #120]
  430c78:	ldr	x22, [sp, #392]
  430c7c:	ldr	x28, [sp, #400]
  430c80:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430c84:	mov	x0, x19
  430c88:	mov	w2, #0xffffffff            	// #-1
  430c8c:	mov	x1, #0x0                   	// #0
  430c90:	bl	41c600 <OCSP_request_add1_nonce@plt>
  430c94:	cbnz	w0, 4305c4 <ASN1_generate_nconf@plt+0x11c54>
  430c98:	mov	w0, #0x1                   	// #1
  430c9c:	mov	x19, #0x0                   	// #0
  430ca0:	mov	x24, #0x0                   	// #0
  430ca4:	stp	xzr, x28, [sp, #104]
  430ca8:	str	w0, [sp, #120]
  430cac:	ldr	x22, [sp, #392]
  430cb0:	ldr	x28, [sp, #400]
  430cb4:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430cb8:	ldr	x0, [sp, #104]
  430cbc:	cbz	x0, 431374 <ASN1_generate_nconf@plt+0x12a04>
  430cc0:	mov	w2, #0x4                   	// #4
  430cc4:	mov	w1, #0x72                  	// #114
  430cc8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  430ccc:	mov	x28, x0
  430cd0:	cbz	x0, 430fbc <ASN1_generate_nconf@plt+0x1264c>
  430cd4:	mov	x2, x0
  430cd8:	adrp	x1, 41b000 <strstr@plt>
  430cdc:	add	x1, x1, #0xd40
  430ce0:	mov	x3, #0x0                   	// #0
  430ce4:	adrp	x0, 41b000 <strstr@plt>
  430ce8:	add	x0, x0, #0x520
  430cec:	bl	419890 <ASN1_d2i_bio@plt>
  430cf0:	mov	x19, x0
  430cf4:	mov	x0, x28
  430cf8:	bl	41df00 <BIO_free@plt>
  430cfc:	cbz	x19, 43134c <ASN1_generate_nconf@plt+0x129dc>
  430d00:	mov	x28, #0x0                   	// #0
  430d04:	b	43096c <ASN1_generate_nconf@plt+0x11ffc>
  430d08:	ldr	x2, [sp, #608]
  430d0c:	cbz	x2, 430b10 <ASN1_generate_nconf@plt+0x121a0>
  430d10:	mov	x4, #0x0                   	// #0
  430d14:	mov	w3, #0x0                   	// #0
  430d18:	mov	w1, #0x1ae                 	// #430
  430d1c:	bl	41e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  430d20:	ldr	x2, [sp, #608]
  430d24:	b	430b10 <ASN1_generate_nconf@plt+0x121a0>
  430d28:	mov	x1, #0x0                   	// #0
  430d2c:	mov	w0, #0x1                   	// #1
  430d30:	mov	x23, #0x0                   	// #0
  430d34:	bl	41da00 <OCSP_response_create@plt>
  430d38:	mov	x27, #0x0                   	// #0
  430d3c:	mov	x19, x0
  430d40:	str	xzr, [sp, #344]
  430d44:	str	xzr, [sp, #384]
  430d48:	b	4308c4 <ASN1_generate_nconf@plt+0x11f54>
  430d4c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430d50:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430d54:	add	x1, x1, #0x2a8
  430d58:	str	xzr, [sp, #104]
  430d5c:	ldr	x0, [x22, #152]
  430d60:	str	xzr, [sp, #128]
  430d64:	str	xzr, [sp, #160]
  430d68:	mov	x19, #0x0                   	// #0
  430d6c:	str	xzr, [sp, #176]
  430d70:	mov	x24, #0x0                   	// #0
  430d74:	bl	419740 <BIO_printf@plt>
  430d78:	str	xzr, [sp, #112]
  430d7c:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430d80:	mov	w1, #0x1                   	// #1
  430d84:	add	x26, x0, #0xf18
  430d88:	str	w1, [sp, #120]
  430d8c:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430d90:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430d94:	mov	w2, #0x1                   	// #1
  430d98:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430d9c:	add	x1, x1, #0x308
  430da0:	ldr	x0, [x22, #152]
  430da4:	str	xzr, [sp, #104]
  430da8:	str	w2, [sp, #120]
  430dac:	mov	x19, #0x0                   	// #0
  430db0:	str	xzr, [sp, #160]
  430db4:	mov	x24, #0x0                   	// #0
  430db8:	str	xzr, [sp, #176]
  430dbc:	bl	419740 <BIO_printf@plt>
  430dc0:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430dc4:	add	x26, x0, #0xf18
  430dc8:	str	xzr, [sp, #112]
  430dcc:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430dd0:	mov	x0, x28
  430dd4:	mov	x28, x19
  430dd8:	bl	45c3a8 <ASN1_generate_nconf@plt+0x3da38>
  430ddc:	b	430598 <ASN1_generate_nconf@plt+0x11c28>
  430de0:	mov	x1, #0x0                   	// #0
  430de4:	mov	w0, #0x1                   	// #1
  430de8:	bl	41da00 <OCSP_response_create@plt>
  430dec:	mov	x19, x0
  430df0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430df4:	add	x1, x1, #0x738
  430df8:	add	x4, sp, #0x200
  430dfc:	ldr	x20, [sp, #472]
  430e00:	ldp	x2, x3, [x1]
  430e04:	stp	x2, x3, [x4, #112]
  430e08:	ldp	x2, x3, [x1, #16]
  430e0c:	stp	x2, x3, [x4, #128]
  430e10:	ldp	x2, x3, [x1, #32]
  430e14:	stp	x2, x3, [x4, #144]
  430e18:	ldp	x2, x3, [x1, #48]
  430e1c:	stp	x2, x3, [x4, #160]
  430e20:	ldp	x2, x3, [x1, #64]
  430e24:	stp	x2, x3, [x4, #176]
  430e28:	ldrb	w1, [x1, #80]
  430e2c:	strb	w1, [sp, #704]
  430e30:	mov	x1, #0x0                   	// #0
  430e34:	cbnz	x20, 430930 <ASN1_generate_nconf@plt+0x11fc0>
  430e38:	b	43096c <ASN1_generate_nconf@plt+0x11ffc>
  430e3c:	mov	w2, #0x3d8                 	// #984
  430e40:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430e44:	add	x26, x0, #0xf18
  430e48:	mov	x0, x20
  430e4c:	mov	x1, x26
  430e50:	bl	41b1e0 <CRYPTO_free@plt>
  430e54:	mov	x1, #0x0                   	// #0
  430e58:	mov	w0, #0x2                   	// #2
  430e5c:	bl	41bf30 <signal@plt>
  430e60:	mov	x1, #0x0                   	// #0
  430e64:	mov	w0, #0xf                   	// #15
  430e68:	bl	41bf30 <signal@plt>
  430e6c:	ldr	w0, [x22, #128]
  430e70:	cbz	w0, 430e88 <ASN1_generate_nconf@plt+0x12518>
  430e74:	mov	w0, #0x0                   	// #0
  430e78:	bl	41b0a0 <_exit@plt>
  430e7c:	mov	w0, #0x1e                  	// #30
  430e80:	bl	41aef0 <sleep@plt>
  430e84:	b	42f9dc <ASN1_generate_nconf@plt+0x1106c>
  430e88:	bl	41a340 <RAND_poll@plt>
  430e8c:	cmp	w0, #0x0
  430e90:	b.le	431334 <ASN1_generate_nconf@plt+0x129c4>
  430e94:	ldr	w0, [sp, #352]
  430e98:	cmp	w0, #0x0
  430e9c:	b.le	430eb0 <ASN1_generate_nconf@plt+0x12540>
  430ea0:	adrp	x1, 42e000 <ASN1_generate_nconf@plt+0xf690>
  430ea4:	mov	w0, #0xe                   	// #14
  430ea8:	add	x1, x1, #0xa18
  430eac:	bl	41bf30 <signal@plt>
  430eb0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430eb4:	mov	w0, #0x6                   	// #6
  430eb8:	add	x1, x1, #0x470
  430ebc:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  430ec0:	b	4304b4 <ASN1_generate_nconf@plt+0x11b44>
  430ec4:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430ec8:	mov	x19, #0x0                   	// #0
  430ecc:	add	x26, x0, #0xf18
  430ed0:	mov	x24, #0x0                   	// #0
  430ed4:	mov	w0, #0x1                   	// #1
  430ed8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430edc:	str	xzr, [sp, #104]
  430ee0:	str	w0, [sp, #120]
  430ee4:	str	xzr, [sp, #160]
  430ee8:	str	xzr, [sp, #176]
  430eec:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430ef0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430ef4:	mov	w0, #0x3                   	// #3
  430ef8:	add	x1, x1, #0x258
  430efc:	bl	42eaf8 <ASN1_generate_nconf@plt+0x10188>
  430f00:	b	4302d0 <ASN1_generate_nconf@plt+0x11960>
  430f04:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430f08:	mov	x19, #0x0                   	// #0
  430f0c:	add	x26, x0, #0xf18
  430f10:	mov	x24, #0x0                   	// #0
  430f14:	mov	w0, #0x1                   	// #1
  430f18:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430f1c:	stp	xzr, xzr, [sp, #104]
  430f20:	str	w0, [sp, #120]
  430f24:	str	xzr, [sp, #160]
  430f28:	str	xzr, [sp, #176]
  430f2c:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430f30:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430f34:	mov	w3, #0x1                   	// #1
  430f38:	ldr	x2, [x23, #8]
  430f3c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430f40:	ldr	x0, [x22, #152]
  430f44:	add	x1, x1, #0x148
  430f48:	mov	x19, #0x0                   	// #0
  430f4c:	mov	x24, #0x0                   	// #0
  430f50:	str	w3, [sp, #120]
  430f54:	stp	xzr, xzr, [sp, #208]
  430f58:	str	xzr, [sp, #224]
  430f5c:	bl	419740 <BIO_printf@plt>
  430f60:	str	xzr, [sp, #104]
  430f64:	str	xzr, [sp, #160]
  430f68:	str	xzr, [sp, #232]
  430f6c:	b	42fa64 <ASN1_generate_nconf@plt+0x110f4>
  430f70:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430f74:	add	x26, x0, #0xf18
  430f78:	str	xzr, [sp, #104]
  430f7c:	b	430370 <ASN1_generate_nconf@plt+0x11a00>
  430f80:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  430f84:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  430f88:	add	x1, x1, #0x1e8
  430f8c:	ldr	x0, [x22, #152]
  430f90:	bl	419740 <BIO_printf@plt>
  430f94:	b	42fa2c <ASN1_generate_nconf@plt+0x110bc>
  430f98:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430f9c:	add	x26, x0, #0xf18
  430fa0:	str	xzr, [sp, #104]
  430fa4:	b	430124 <ASN1_generate_nconf@plt+0x117b4>
  430fa8:	mov	x19, #0x0                   	// #0
  430fac:	b	4302d0 <ASN1_generate_nconf@plt+0x11960>
  430fb0:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430fb4:	add	x26, x0, #0xf18
  430fb8:	b	430eb0 <ASN1_generate_nconf@plt+0x12540>
  430fbc:	mov	w0, #0x1                   	// #1
  430fc0:	mov	x19, #0x0                   	// #0
  430fc4:	mov	x24, #0x0                   	// #0
  430fc8:	stp	xzr, x28, [sp, #104]
  430fcc:	str	w0, [sp, #120]
  430fd0:	ldr	x22, [sp, #392]
  430fd4:	ldr	x28, [sp, #400]
  430fd8:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430fdc:	mov	x24, #0x0                   	// #0
  430fe0:	stp	xzr, x28, [sp, #104]
  430fe4:	ldr	x22, [sp, #392]
  430fe8:	ldr	x28, [sp, #400]
  430fec:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  430ff0:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  430ff4:	mov	x19, #0x0                   	// #0
  430ff8:	add	x26, x0, #0xf18
  430ffc:	mov	x24, #0x0                   	// #0
  431000:	mov	w0, #0x1                   	// #1
  431004:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431008:	str	xzr, [sp, #104]
  43100c:	str	w0, [sp, #120]
  431010:	str	xzr, [sp, #160]
  431014:	str	xzr, [sp, #176]
  431018:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  43101c:	ldr	x0, [sp, #312]
  431020:	stp	xzr, x28, [sp, #104]
  431024:	ldr	w25, [sp, #444]
  431028:	ldr	x22, [sp, #392]
  43102c:	ldr	x28, [sp, #400]
  431030:	cbnz	x0, 42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431034:	ldp	x0, x1, [sp, #360]
  431038:	ldr	w2, [sp, #376]
  43103c:	ldr	w3, [sp, #380]
  431040:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  431044:	str	x0, [sp, #104]
  431048:	cbz	x0, 4314ac <ASN1_generate_nconf@plt+0x12b3c>
  43104c:	ldr	w1, [sp, #292]
  431050:	cbnz	w1, 431440 <ASN1_generate_nconf@plt+0x12ad0>
  431054:	ldr	x0, [sp, #280]
  431058:	cbz	x0, 43107c <ASN1_generate_nconf@plt+0x1270c>
  43105c:	ldr	x0, [sp, #280]
  431060:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431064:	add	x1, sp, #0x208
  431068:	add	x4, x4, #0x5e0
  43106c:	mov	x3, #0x0                   	// #0
  431070:	mov	w2, #0x8005                	// #32773
  431074:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  431078:	cbz	w0, 4314ac <ASN1_generate_nconf@plt+0x12b3c>
  43107c:	mov	x0, x19
  431080:	bl	4195d0 <OCSP_response_get1_basic@plt>
  431084:	mov	x24, x0
  431088:	cbz	x0, 431424 <ASN1_generate_nconf@plt+0x12ab4>
  43108c:	cbnz	w25, 43141c <ASN1_generate_nconf@plt+0x12aac>
  431090:	ldr	x0, [sp, #496]
  431094:	cbz	x0, 4310a8 <ASN1_generate_nconf@plt+0x12738>
  431098:	mov	x1, x24
  43109c:	bl	41ad00 <OCSP_check_nonce@plt>
  4310a0:	cmp	w0, #0x0
  4310a4:	b.le	43144c <ASN1_generate_nconf@plt+0x12adc>
  4310a8:	ldr	x2, [sp, #104]
  4310ac:	mov	x0, x24
  4310b0:	ldr	x3, [sp, #240]
  4310b4:	ldr	x1, [sp, #520]
  4310b8:	bl	41d8e0 <OCSP_basic_verify@plt>
  4310bc:	cmp	w0, #0x0
  4310c0:	ldr	x1, [sp, #184]
  4310c4:	ccmp	x1, #0x0, #0x4, le
  4310c8:	b.ne	4313fc <ASN1_generate_nconf@plt+0x12a8c>  // b.any
  4310cc:	cmp	w0, #0x0
  4310d0:	b.le	4313dc <ASN1_generate_nconf@plt+0x12a6c>
  4310d4:	ldr	x0, [x22, #152]
  4310d8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4310dc:	add	x1, x1, #0x668
  4310e0:	bl	419740 <BIO_printf@plt>
  4310e4:	ldr	x0, [sp, #496]
  4310e8:	cbz	x0, 4313d4 <ASN1_generate_nconf@plt+0x12a64>
  4310ec:	mov	x0, x28
  4310f0:	ldr	x27, [sp, #568]
  4310f4:	ldr	x21, [sp, #576]
  4310f8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4310fc:	cbz	w0, 4313d4 <ASN1_generate_nconf@plt+0x12a64>
  431100:	ldr	x0, [sp, #136]
  431104:	bl	41dfd0 <OPENSSL_sk_num@plt>
  431108:	cbz	w0, 4313d4 <ASN1_generate_nconf@plt+0x12a64>
  43110c:	str	x19, [sp, #248]
  431110:	adrp	x23, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431114:	ldr	w19, [sp, #120]
  431118:	add	x23, x23, #0xf28
  43111c:	ldr	x20, [sp, #192]
  431120:	str	w25, [sp, #240]
  431124:	ldr	x0, [sp, #136]
  431128:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43112c:	cmp	w19, w0
  431130:	b.ge	4313cc <ASN1_generate_nconf@plt+0x12a5c>  // b.tcont
  431134:	ldr	x0, [sp, #136]
  431138:	mov	w1, w19
  43113c:	bl	419630 <OPENSSL_sk_value@plt>
  431140:	mov	x25, x0
  431144:	mov	w1, w19
  431148:	mov	x0, x28
  43114c:	bl	419630 <OPENSSL_sk_value@plt>
  431150:	mov	x2, x0
  431154:	mov	x1, x23
  431158:	mov	x0, x20
  43115c:	bl	419740 <BIO_printf@plt>
  431160:	add	x6, sp, #0x270
  431164:	add	x5, sp, #0x268
  431168:	add	x4, sp, #0x260
  43116c:	mov	x1, x25
  431170:	add	x3, sp, #0x258
  431174:	add	x2, sp, #0x250
  431178:	mov	x0, x24
  43117c:	bl	41ac90 <OCSP_resp_find_status@plt>
  431180:	cbz	w0, 4314f8 <ASN1_generate_nconf@plt+0x12b88>
  431184:	ldr	x0, [sp, #616]
  431188:	mov	x3, x21
  43118c:	ldr	x1, [sp, #624]
  431190:	mov	x2, x27
  431194:	bl	41cb30 <OCSP_check_validity@plt>
  431198:	cbz	w0, 431468 <ASN1_generate_nconf@plt+0x12af8>
  43119c:	ldrsw	x0, [sp, #592]
  4311a0:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4311a4:	add	x25, x25, #0xf30
  4311a8:	bl	41c0a0 <OCSP_cert_status_str@plt>
  4311ac:	mov	x2, x0
  4311b0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4311b4:	mov	x0, x20
  4311b8:	add	x1, x1, #0xa48
  4311bc:	bl	419740 <BIO_printf@plt>
  4311c0:	mov	x0, x20
  4311c4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4311c8:	add	x1, x1, #0x6c0
  4311cc:	bl	41a980 <BIO_puts@plt>
  4311d0:	ldr	x1, [sp, #616]
  4311d4:	mov	x0, x20
  4311d8:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  4311dc:	mov	x0, x20
  4311e0:	mov	x1, x25
  4311e4:	bl	41a980 <BIO_puts@plt>
  4311e8:	ldr	x0, [sp, #624]
  4311ec:	cbz	x0, 431218 <ASN1_generate_nconf@plt+0x128a8>
  4311f0:	mov	x0, x20
  4311f4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4311f8:	add	x1, x1, #0x6d0
  4311fc:	bl	41a980 <BIO_puts@plt>
  431200:	ldr	x1, [sp, #624]
  431204:	mov	x0, x20
  431208:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  43120c:	mov	x1, x25
  431210:	mov	x0, x20
  431214:	bl	41a980 <BIO_puts@plt>
  431218:	ldr	w0, [sp, #592]
  43121c:	cmp	w0, #0x1
  431220:	b.ne	431274 <ASN1_generate_nconf@plt+0x12904>  // b.any
  431224:	ldr	w0, [sp, #600]
  431228:	cmn	w0, #0x1
  43122c:	b.eq	43124c <ASN1_generate_nconf@plt+0x128dc>  // b.none
  431230:	sxtw	x0, w0
  431234:	bl	41c160 <OCSP_crl_reason_str@plt>
  431238:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43123c:	mov	x2, x0
  431240:	add	x1, x1, #0x6e0
  431244:	mov	x0, x20
  431248:	bl	419740 <BIO_printf@plt>
  43124c:	mov	x0, x20
  431250:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431254:	add	x1, x1, #0x6f0
  431258:	bl	41a980 <BIO_puts@plt>
  43125c:	ldr	x1, [sp, #608]
  431260:	mov	x0, x20
  431264:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  431268:	mov	x1, x25
  43126c:	mov	x0, x20
  431270:	bl	41a980 <BIO_puts@plt>
  431274:	add	w19, w19, #0x1
  431278:	b	431124 <ASN1_generate_nconf@plt+0x127b4>
  43127c:	ubfx	x3, x1, #8, #8
  431280:	sxtw	x2, w0
  431284:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431288:	mov	w0, #0x4                   	// #4
  43128c:	add	x1, x1, #0x3c8
  431290:	bl	41b8a0 <syslog@plt>
  431294:	b	430424 <ASN1_generate_nconf@plt+0x11ab4>
  431298:	mov	x0, x27
  43129c:	bl	41aa60 <OCSP_resp_get0_signature@plt>
  4312a0:	bl	45e950 <ASN1_generate_nconf@plt+0x3ffe0>
  4312a4:	b	4308b4 <ASN1_generate_nconf@plt+0x11f44>
  4312a8:	mov	w0, #0x1                   	// #1
  4312ac:	stp	xzr, x28, [sp, #104]
  4312b0:	str	w0, [sp, #120]
  4312b4:	ldr	x22, [sp, #392]
  4312b8:	ldr	x28, [sp, #400]
  4312bc:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  4312c0:	mov	x1, x27
  4312c4:	mov	w0, #0x2                   	// #2
  4312c8:	bl	41da00 <OCSP_response_create@plt>
  4312cc:	mov	x19, x0
  4312d0:	b	4308c4 <ASN1_generate_nconf@plt+0x11f54>
  4312d4:	ldr	x22, [sp, #392]
  4312d8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4312dc:	add	x1, x1, #0x510
  4312e0:	stp	xzr, x28, [sp, #104]
  4312e4:	mov	x19, #0x0                   	// #0
  4312e8:	ldr	x0, [x22, #152]
  4312ec:	mov	x24, #0x0                   	// #0
  4312f0:	ldr	x28, [sp, #400]
  4312f4:	bl	419740 <BIO_printf@plt>
  4312f8:	mov	w0, #0x1                   	// #1
  4312fc:	str	w0, [sp, #120]
  431300:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431304:	ldr	x22, [sp, #392]
  431308:	mov	w2, #0x1                   	// #1
  43130c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431310:	mov	x19, #0x0                   	// #0
  431314:	add	x1, x1, #0x568
  431318:	mov	x24, #0x0                   	// #0
  43131c:	ldr	x0, [x22, #152]
  431320:	stp	xzr, x28, [sp, #104]
  431324:	str	w2, [sp, #120]
  431328:	ldr	x28, [sp, #400]
  43132c:	bl	419740 <BIO_printf@plt>
  431330:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431334:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431338:	add	x1, x1, #0x430
  43133c:	mov	w0, #0x3                   	// #3
  431340:	bl	41b8a0 <syslog@plt>
  431344:	mov	w0, #0x1                   	// #1
  431348:	bl	41b0a0 <_exit@plt>
  43134c:	ldp	x22, x28, [sp, #392]
  431350:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431354:	add	x1, x1, #0x5a0
  431358:	stp	xzr, xzr, [sp, #104]
  43135c:	mov	x24, #0x0                   	// #0
  431360:	ldr	x0, [x22, #152]
  431364:	bl	419740 <BIO_printf@plt>
  431368:	mov	w0, #0x1                   	// #1
  43136c:	str	w0, [sp, #120]
  431370:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431374:	ldr	x0, [sp, #104]
  431378:	mov	x19, #0x0                   	// #0
  43137c:	mov	x24, #0x0                   	// #0
  431380:	str	x0, [sp, #112]
  431384:	ldp	x22, x28, [sp, #392]
  431388:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  43138c:	mov	w0, #0x3                   	// #3
  431390:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431394:	add	x1, x1, #0x708
  431398:	bl	41b8a0 <syslog@plt>
  43139c:	mov	x1, x20
  4313a0:	mov	w0, #0x1                   	// #1
  4313a4:	bl	42ea78 <ASN1_generate_nconf@plt+0x10108>
  4313a8:	bl	41df50 <strerror@plt>
  4313ac:	mov	x2, x0
  4313b0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4313b4:	mov	w0, #0x3                   	// #3
  4313b8:	add	x1, x1, #0x418
  4313bc:	bl	41b8a0 <syslog@plt>
  4313c0:	mov	x1, x20
  4313c4:	mov	w0, #0x1                   	// #1
  4313c8:	bl	42ea78 <ASN1_generate_nconf@plt+0x10108>
  4313cc:	ldr	w25, [sp, #240]
  4313d0:	ldr	x19, [sp, #248]
  4313d4:	str	w25, [sp, #120]
  4313d8:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  4313dc:	ldr	x0, [x22, #152]
  4313e0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4313e4:	add	x1, x1, #0x648
  4313e8:	mov	w25, #0x1                   	// #1
  4313ec:	bl	419740 <BIO_printf@plt>
  4313f0:	ldr	x0, [x22, #152]
  4313f4:	bl	41e7f0 <ERR_print_errors@plt>
  4313f8:	b	4310e4 <ASN1_generate_nconf@plt+0x12774>
  4313fc:	ldr	x2, [sp, #104]
  431400:	mov	x0, x24
  431404:	mov	x3, #0x200                 	// #512
  431408:	bl	41d8e0 <OCSP_basic_verify@plt>
  43140c:	cmp	w0, #0x0
  431410:	b.le	4313dc <ASN1_generate_nconf@plt+0x12a6c>
  431414:	bl	41a2a0 <ERR_clear_error@plt>
  431418:	b	4310d4 <ASN1_generate_nconf@plt+0x12764>
  43141c:	mov	w25, #0x0                   	// #0
  431420:	b	4310e4 <ASN1_generate_nconf@plt+0x12774>
  431424:	ldr	x0, [x22, #152]
  431428:	mov	w2, #0x1                   	// #1
  43142c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431430:	add	x1, x1, #0x5f8
  431434:	str	w2, [sp, #120]
  431438:	bl	419740 <BIO_printf@plt>
  43143c:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431440:	ldr	x1, [sp, #168]
  431444:	bl	41df70 <X509_STORE_set1_param@plt>
  431448:	b	431054 <ASN1_generate_nconf@plt+0x126e4>
  43144c:	cmn	w0, #0x1
  431450:	ldr	x0, [x22, #152]
  431454:	b.ne	431510 <ASN1_generate_nconf@plt+0x12ba0>  // b.any
  431458:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43145c:	add	x1, x1, #0x610
  431460:	bl	419740 <BIO_printf@plt>
  431464:	b	4310a8 <ASN1_generate_nconf@plt+0x12738>
  431468:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43146c:	add	x1, x1, #0x6a0
  431470:	mov	x0, x20
  431474:	bl	41a980 <BIO_puts@plt>
  431478:	mov	x0, x20
  43147c:	bl	41e7f0 <ERR_print_errors@plt>
  431480:	b	43119c <ASN1_generate_nconf@plt+0x1282c>
  431484:	bl	41bcb0 <__errno_location@plt>
  431488:	ldr	w0, [x0]
  43148c:	bl	41df50 <strerror@plt>
  431490:	mov	x2, x0
  431494:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431498:	add	x1, x1, #0x340
  43149c:	mov	w0, #0x3                   	// #3
  4314a0:	bl	41b8a0 <syslog@plt>
  4314a4:	mov	w0, #0x1                   	// #1
  4314a8:	bl	41ac10 <exit@plt>
  4314ac:	mov	w0, #0x1                   	// #1
  4314b0:	mov	x24, #0x0                   	// #0
  4314b4:	str	w0, [sp, #120]
  4314b8:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  4314bc:	adrp	x0, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4314c0:	mov	x1, x26
  4314c4:	add	x0, x0, #0x588
  4314c8:	mov	w2, #0x4fd                 	// #1277
  4314cc:	bl	41aba0 <OPENSSL_die@plt>
  4314d0:	sxtw	x2, w0
  4314d4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4314d8:	mov	w0, #0x3                   	// #3
  4314dc:	add	x1, x1, #0x388
  4314e0:	bl	41b8a0 <syslog@plt>
  4314e4:	mov	x1, x20
  4314e8:	mov	w0, #0x1                   	// #1
  4314ec:	bl	42ea78 <ASN1_generate_nconf@plt+0x10108>
  4314f0:	mov	w1, #0x0                   	// #0
  4314f4:	b	4303d4 <ASN1_generate_nconf@plt+0x11a64>
  4314f8:	mov	x0, x20
  4314fc:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431500:	add	w19, w19, #0x1
  431504:	add	x1, x1, #0x680
  431508:	bl	41a980 <BIO_puts@plt>
  43150c:	b	431124 <ASN1_generate_nconf@plt+0x127b4>
  431510:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  431514:	add	x1, x1, #0x630
  431518:	bl	419740 <BIO_printf@plt>
  43151c:	mov	w0, #0x1                   	// #1
  431520:	str	w0, [sp, #120]
  431524:	b	42f6c4 <ASN1_generate_nconf@plt+0x10d54>
  431528:	ldr	x0, [x0, #8]
  43152c:	mov	x2, #0x8                   	// #8
  431530:	ldr	x1, [x1, #8]
  431534:	b	41b450 <strncmp@plt>
  431538:	ldr	x0, [x0, #8]
  43153c:	b	419850 <OPENSSL_LH_strhash@plt>
  431540:	stp	x29, x30, [sp, #-80]!
  431544:	cmp	w1, #0x0
  431548:	mov	x29, sp
  43154c:	stp	x21, x22, [sp, #32]
  431550:	mov	w21, #0x0                   	// #0
  431554:	b.le	43159c <ASN1_generate_nconf@plt+0x12c2c>
  431558:	stp	x19, x20, [sp, #16]
  43155c:	mov	w20, w1
  431560:	mov	x19, x2
  431564:	ldr	x1, [x2]
  431568:	mov	w21, #0x0                   	// #0
  43156c:	cbz	x1, 4315ac <ASN1_generate_nconf@plt+0x12c3c>
  431570:	mov	x22, x0
  431574:	str	x1, [sp, #56]
  431578:	add	x1, sp, #0x30
  43157c:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  431580:	cbz	x0, 4315c0 <ASN1_generate_nconf@plt+0x12c50>
  431584:	ldr	x2, [x0, #16]
  431588:	mov	x1, x19
  43158c:	mov	w0, w20
  431590:	blr	x2
  431594:	ldp	x19, x20, [sp, #16]
  431598:	mov	w21, w0
  43159c:	mov	w0, w21
  4315a0:	ldp	x21, x22, [sp, #32]
  4315a4:	ldp	x29, x30, [sp], #80
  4315a8:	ret
  4315ac:	mov	w0, w21
  4315b0:	ldp	x19, x20, [sp, #16]
  4315b4:	ldp	x21, x22, [sp, #32]
  4315b8:	ldp	x29, x30, [sp], #80
  4315bc:	ret
  4315c0:	ldr	x0, [x19]
  4315c4:	bl	41a9b0 <EVP_get_digestbyname@plt>
  4315c8:	cbz	x0, 4315e8 <ASN1_generate_nconf@plt+0x12c78>
  4315cc:	adrp	x0, 427000 <ASN1_generate_nconf@plt+0x8690>
  4315d0:	add	x0, x0, #0xf28
  4315d4:	mov	w1, #0x2                   	// #2
  4315d8:	mov	x2, x0
  4315dc:	str	w1, [sp, #48]
  4315e0:	str	x0, [sp, #64]
  4315e4:	b	431588 <ASN1_generate_nconf@plt+0x12c18>
  4315e8:	ldr	x0, [x19]
  4315ec:	bl	41ce60 <EVP_get_cipherbyname@plt>
  4315f0:	cbz	x0, 431610 <ASN1_generate_nconf@plt+0x12ca0>
  4315f4:	adrp	x0, 42b000 <ASN1_generate_nconf@plt+0xc690>
  4315f8:	add	x0, x0, #0x548
  4315fc:	mov	w1, #0x3                   	// #3
  431600:	mov	x2, x0
  431604:	str	w1, [sp, #48]
  431608:	str	x0, [sp, #64]
  43160c:	b	431588 <ASN1_generate_nconf@plt+0x12c18>
  431610:	ldr	x20, [x19]
  431614:	ldrb	w0, [x20]
  431618:	cmp	w0, #0x6e
  43161c:	b.ne	431678 <ASN1_generate_nconf@plt+0x12d08>  // b.any
  431620:	ldrb	w0, [x20, #1]
  431624:	cmp	w0, #0x6f
  431628:	b.ne	431678 <ASN1_generate_nconf@plt+0x12d08>  // b.any
  43162c:	ldrb	w21, [x20, #2]
  431630:	subs	w21, w21, #0x2d
  431634:	b.ne	431678 <ASN1_generate_nconf@plt+0x12d08>  // b.any
  431638:	add	x20, x20, #0x3
  43163c:	add	x1, sp, #0x30
  431640:	mov	x0, x22
  431644:	str	x20, [sp, #56]
  431648:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  43164c:	cbz	x0, 4316f8 <ASN1_generate_nconf@plt+0x12d88>
  431650:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431654:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  431658:	ldr	x2, [x19]
  43165c:	add	x1, x1, #0xa48
  431660:	ldr	x0, [x0, #144]
  431664:	add	x2, x2, #0x3
  431668:	mov	w21, #0x1                   	// #1
  43166c:	bl	419740 <BIO_printf@plt>
  431670:	ldp	x19, x20, [sp, #16]
  431674:	b	43159c <ASN1_generate_nconf@plt+0x12c2c>
  431678:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43167c:	mov	x0, x20
  431680:	add	x1, x1, #0xa20
  431684:	bl	41d250 <strcmp@plt>
  431688:	cbz	w0, 431718 <ASN1_generate_nconf@plt+0x12da8>
  43168c:	ldrb	w0, [x20]
  431690:	cmp	w0, #0x71
  431694:	b.ne	4316a0 <ASN1_generate_nconf@plt+0x12d30>  // b.any
  431698:	ldrb	w0, [x20, #1]
  43169c:	cbz	w0, 431718 <ASN1_generate_nconf@plt+0x12da8>
  4316a0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4316a4:	mov	x0, x20
  4316a8:	add	x1, x1, #0xa28
  4316ac:	bl	41d250 <strcmp@plt>
  4316b0:	cbz	w0, 431718 <ASN1_generate_nconf@plt+0x12da8>
  4316b4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4316b8:	mov	x0, x20
  4316bc:	add	x1, x1, #0xa30
  4316c0:	bl	41d250 <strcmp@plt>
  4316c4:	cbz	w0, 431718 <ASN1_generate_nconf@plt+0x12da8>
  4316c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4316cc:	mov	x2, x20
  4316d0:	mov	w21, #0x1                   	// #1
  4316d4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4316d8:	ldr	x0, [x0, #152]
  4316dc:	add	x1, x1, #0xa38
  4316e0:	bl	419740 <BIO_printf@plt>
  4316e4:	mov	w0, w21
  4316e8:	ldp	x19, x20, [sp, #16]
  4316ec:	ldp	x21, x22, [sp, #32]
  4316f0:	ldp	x29, x30, [sp], #80
  4316f4:	ret
  4316f8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4316fc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  431700:	ldr	x2, [x19]
  431704:	add	x1, x1, #0xa48
  431708:	ldr	x0, [x0, #144]
  43170c:	bl	419740 <BIO_printf@plt>
  431710:	ldp	x19, x20, [sp, #16]
  431714:	b	43159c <ASN1_generate_nconf@plt+0x12c2c>
  431718:	mov	w21, #0xffffffff            	// #-1
  43171c:	ldp	x19, x20, [sp, #16]
  431720:	b	43159c <ASN1_generate_nconf@plt+0x12c2c>
  431724:	nop
  431728:	ldr	w2, [x0]
  43172c:	ldr	w3, [x1]
  431730:	cmp	w2, w3
  431734:	b.eq	431740 <ASN1_generate_nconf@plt+0x12dd0>  // b.none
  431738:	sub	w0, w2, w3
  43173c:	ret
  431740:	ldr	x0, [x0, #8]
  431744:	ldr	x1, [x1, #8]
  431748:	b	41d250 <strcmp@plt>
  43174c:	nop
  431750:	stp	x29, x30, [sp, #-32]!
  431754:	mov	x29, sp
  431758:	str	x19, [sp, #16]
  43175c:	mov	x19, x3
  431760:	cbz	x0, 431788 <ASN1_generate_nconf@plt+0x12e18>
  431764:	bl	419660 <EVP_MD_type@plt>
  431768:	bl	41de40 <OBJ_nid2sn@plt>
  43176c:	mov	x2, x0
  431770:	mov	x0, x19
  431774:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  431778:	ldr	x19, [sp, #16]
  43177c:	add	x1, x1, #0xa48
  431780:	ldp	x29, x30, [sp], #32
  431784:	b	419740 <BIO_printf@plt>
  431788:	mov	x0, x19
  43178c:	cmp	x1, #0x0
  431790:	ldr	x19, [sp, #16]
  431794:	adrp	x3, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431798:	ldp	x29, x30, [sp], #32
  43179c:	add	x3, x3, #0xa68
  4317a0:	csel	x1, x3, x1, eq  // eq = none
  4317a4:	mov	x4, x2
  4317a8:	cmp	x2, #0x0
  4317ac:	mov	x2, x1
  4317b0:	csel	x3, x3, x4, eq  // eq = none
  4317b4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4317b8:	add	x1, x1, #0xa78
  4317bc:	b	419740 <BIO_printf@plt>
  4317c0:	stp	x29, x30, [sp, #-32]!
  4317c4:	mov	x29, sp
  4317c8:	str	x19, [sp, #16]
  4317cc:	mov	x19, x3
  4317d0:	cbz	x0, 4317f8 <ASN1_generate_nconf@plt+0x12e88>
  4317d4:	bl	41df90 <EVP_CIPHER_nid@plt>
  4317d8:	bl	41de40 <OBJ_nid2sn@plt>
  4317dc:	mov	x2, x0
  4317e0:	mov	x0, x19
  4317e4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4317e8:	ldr	x19, [sp, #16]
  4317ec:	add	x1, x1, #0xa48
  4317f0:	ldp	x29, x30, [sp], #32
  4317f4:	b	419740 <BIO_printf@plt>
  4317f8:	mov	x0, x19
  4317fc:	cmp	x1, #0x0
  431800:	ldr	x19, [sp, #16]
  431804:	adrp	x3, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431808:	ldp	x29, x30, [sp], #32
  43180c:	add	x3, x3, #0xa68
  431810:	csel	x1, x3, x1, eq  // eq = none
  431814:	mov	x4, x2
  431818:	cmp	x2, #0x0
  43181c:	mov	x2, x1
  431820:	csel	x3, x3, x4, eq  // eq = none
  431824:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431828:	add	x1, x1, #0xa78
  43182c:	b	419740 <BIO_printf@plt>
  431830:	stp	x29, x30, [sp, #-96]!
  431834:	mov	x29, sp
  431838:	stp	x19, x20, [sp, #16]
  43183c:	adrp	x19, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431840:	add	x19, x19, #0xb08
  431844:	stp	x21, x22, [sp, #32]
  431848:	mov	w21, w0
  43184c:	stp	x23, x24, [sp, #48]
  431850:	ldr	x20, [x19, #8]
  431854:	cbz	w1, 4318c4 <ASN1_generate_nconf@plt+0x12f54>
  431858:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43185c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431860:	add	x22, x22, #0xa48
  431864:	cbz	x20, 431890 <ASN1_generate_nconf@plt+0x12f20>
  431868:	ldr	w0, [x19]
  43186c:	mov	x2, x20
  431870:	mov	x1, x22
  431874:	cmp	w0, w21
  431878:	b.ne	4318a4 <ASN1_generate_nconf@plt+0x12f34>  // b.any
  43187c:	ldr	x0, [x23, #144]
  431880:	add	x19, x19, #0x20
  431884:	bl	419740 <BIO_printf@plt>
  431888:	ldr	x20, [x19, #8]
  43188c:	cbnz	x20, 431868 <ASN1_generate_nconf@plt+0x12ef8>
  431890:	ldp	x19, x20, [sp, #16]
  431894:	ldp	x21, x22, [sp, #32]
  431898:	ldp	x23, x24, [sp, #48]
  43189c:	ldp	x29, x30, [sp], #96
  4318a0:	ret
  4318a4:	ldr	x20, [x19, #40]
  4318a8:	add	x19, x19, #0x20
  4318ac:	cbnz	x20, 431868 <ASN1_generate_nconf@plt+0x12ef8>
  4318b0:	ldp	x19, x20, [sp, #16]
  4318b4:	ldp	x21, x22, [sp, #32]
  4318b8:	ldp	x23, x24, [sp, #48]
  4318bc:	ldp	x29, x30, [sp], #96
  4318c0:	ret
  4318c4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4318c8:	cbz	x20, 43197c <ASN1_generate_nconf@plt+0x1300c>
  4318cc:	mov	x0, x20
  4318d0:	mov	x23, x19
  4318d4:	stp	x25, x26, [sp, #64]
  4318d8:	mov	w26, w1
  4318dc:	mov	w22, #0x0                   	// #0
  4318e0:	str	x27, [sp, #80]
  4318e4:	nop
  4318e8:	ldr	w1, [x23]
  4318ec:	add	x23, x23, #0x20
  4318f0:	sub	w1, w1, #0x1
  4318f4:	cmp	w1, #0x2
  4318f8:	b.hi	431908 <ASN1_generate_nconf@plt+0x12f98>  // b.pmore
  4318fc:	bl	41e440 <strlen@plt>
  431900:	cmp	w22, w0
  431904:	csel	w22, w22, w0, ge  // ge = tcont
  431908:	ldr	x0, [x23, #8]
  43190c:	cbnz	x0, 4318e8 <ASN1_generate_nconf@plt+0x12f78>
  431910:	add	w22, w22, #0x2
  431914:	mov	w27, #0x4f                  	// #79
  431918:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43191c:	adrp	x24, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431920:	add	x25, x25, #0xf30
  431924:	add	x24, x24, #0xa88
  431928:	udiv	w27, w27, w22
  43192c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431930:	ldr	w0, [x19]
  431934:	cmp	w21, w0
  431938:	b.ne	431968 <ASN1_generate_nconf@plt+0x12ff8>  // b.any
  43193c:	udiv	w3, w26, w27
  431940:	ldr	x0, [x23, #144]
  431944:	msub	w3, w3, w27, w26
  431948:	cmp	w3, #0x0
  43194c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  431950:	b.ne	43199c <ASN1_generate_nconf@plt+0x1302c>  // b.any
  431954:	mov	x3, x20
  431958:	add	w26, w26, #0x1
  43195c:	mov	w2, w22
  431960:	mov	x1, x24
  431964:	bl	419740 <BIO_printf@plt>
  431968:	ldr	x20, [x19, #40]
  43196c:	add	x19, x19, #0x20
  431970:	cbnz	x20, 431930 <ASN1_generate_nconf@plt+0x12fc0>
  431974:	ldp	x25, x26, [sp, #64]
  431978:	ldr	x27, [sp, #80]
  43197c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  431980:	ldr	x0, [x23, #144]
  431984:	add	x1, x1, #0x280
  431988:	ldp	x19, x20, [sp, #16]
  43198c:	ldp	x21, x22, [sp, #32]
  431990:	ldp	x23, x24, [sp, #48]
  431994:	ldp	x29, x30, [sp], #96
  431998:	b	419740 <BIO_printf@plt>
  43199c:	mov	x1, x25
  4319a0:	bl	419740 <BIO_printf@plt>
  4319a4:	ldr	x0, [x23, #144]
  4319a8:	ldr	x20, [x19, #8]
  4319ac:	b	431954 <ASN1_generate_nconf@plt+0x12fe4>
  4319b0:	stp	x29, x30, [sp, #-144]!
  4319b4:	mov	x29, sp
  4319b8:	stp	x23, x24, [sp, #48]
  4319bc:	adrp	x23, 470000 <ASN1_generate_nconf@plt+0x51690>
  4319c0:	add	x2, x23, #0x638
  4319c4:	stp	x19, x20, [sp, #16]
  4319c8:	mov	w19, #0x0                   	// #0
  4319cc:	stp	x21, x22, [sp, #32]
  4319d0:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4319d4:	mov	w21, #0x0                   	// #0
  4319d8:	stp	x25, x26, [sp, #64]
  4319dc:	add	x22, x22, #0xb58
  4319e0:	str	x2, [sp, #104]
  4319e4:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4319e8:	str	x0, [sp, #96]
  4319ec:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4319f0:	cbz	w0, 431a30 <ASN1_generate_nconf@plt+0x130c0>
  4319f4:	nop
  4319f8:	cmp	w0, #0x6
  4319fc:	b.eq	431e90 <ASN1_generate_nconf@plt+0x13520>  // b.none
  431a00:	b.gt	431b38 <ASN1_generate_nconf@plt+0x131c8>
  431a04:	cmp	w0, #0x3
  431a08:	b.eq	431e7c <ASN1_generate_nconf@plt+0x1350c>  // b.none
  431a0c:	b.gt	431a94 <ASN1_generate_nconf@plt+0x13124>
  431a10:	cmp	w0, #0x1
  431a14:	b.eq	431e6c <ASN1_generate_nconf@plt+0x134fc>  // b.none
  431a18:	cmp	w0, #0x2
  431a1c:	b.ne	431a54 <ASN1_generate_nconf@plt+0x130e4>  // b.any
  431a20:	mov	w21, #0x1                   	// #1
  431a24:	mov	w19, #0x1                   	// #1
  431a28:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  431a2c:	cbnz	w0, 4319f8 <ASN1_generate_nconf@plt+0x13088>
  431a30:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  431a34:	cbnz	w0, 431ec0 <ASN1_generate_nconf@plt+0x13550>
  431a38:	cbz	w19, 431a5c <ASN1_generate_nconf@plt+0x130ec>
  431a3c:	ldp	x19, x20, [sp, #16]
  431a40:	ldp	x21, x22, [sp, #32]
  431a44:	ldp	x23, x24, [sp, #48]
  431a48:	ldp	x25, x26, [sp, #64]
  431a4c:	ldp	x29, x30, [sp], #144
  431a50:	ret
  431a54:	cmn	w0, #0x1
  431a58:	b.ne	431a24 <ASN1_generate_nconf@plt+0x130b4>  // b.any
  431a5c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431a60:	add	x19, x19, #0x90
  431a64:	ldr	x0, [x19, #8]
  431a68:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  431a6c:	ldr	x2, [sp, #96]
  431a70:	add	x1, x1, #0x238
  431a74:	bl	419740 <BIO_printf@plt>
  431a78:	mov	w0, #0x1                   	// #1
  431a7c:	ldp	x19, x20, [sp, #16]
  431a80:	ldp	x21, x22, [sp, #32]
  431a84:	ldp	x23, x24, [sp, #48]
  431a88:	ldp	x25, x26, [sp, #64]
  431a8c:	ldp	x29, x30, [sp], #144
  431a90:	ret
  431a94:	cmp	w0, #0x4
  431a98:	b.eq	431eac <ASN1_generate_nconf@plt+0x1353c>  // b.none
  431a9c:	adrp	x19, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431aa0:	add	x19, x19, #0xb08
  431aa4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  431aa8:	mov	x20, x0
  431aac:	ldr	x0, [x19, #8]
  431ab0:	cbnz	x0, 431ac4 <ASN1_generate_nconf@plt+0x13154>
  431ab4:	b	431edc <ASN1_generate_nconf@plt+0x1356c>
  431ab8:	ldr	x0, [x19, #40]
  431abc:	add	x19, x19, #0x20
  431ac0:	cbz	x0, 431edc <ASN1_generate_nconf@plt+0x1356c>
  431ac4:	mov	x1, x20
  431ac8:	bl	41d250 <strcmp@plt>
  431acc:	cbnz	w0, 431ab8 <ASN1_generate_nconf@plt+0x13148>
  431ad0:	ldr	x19, [x19, #24]
  431ad4:	cbz	x19, 431a24 <ASN1_generate_nconf@plt+0x130b4>
  431ad8:	ldr	x2, [x19]
  431adc:	cbz	x2, 431a24 <ASN1_generate_nconf@plt+0x130b4>
  431ae0:	adrp	x25, 484000 <ASN1_generate_nconf@plt+0x65690>
  431ae4:	adrp	x20, 484000 <ASN1_generate_nconf@plt+0x65690>
  431ae8:	add	x25, x25, #0xd18
  431aec:	add	x20, x20, #0xd20
  431af0:	stp	x27, x28, [sp, #80]
  431af4:	adrp	x27, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431af8:	add	x27, x27, #0xb68
  431afc:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431b00:	cmp	x2, x25
  431b04:	ccmp	x2, x20, #0x4, ne  // ne = any
  431b08:	b.eq	431b24 <ASN1_generate_nconf@plt+0x131b4>  // b.none
  431b0c:	ldrb	w0, [x2]
  431b10:	mov	x1, x27
  431b14:	cbz	w0, 431b24 <ASN1_generate_nconf@plt+0x131b4>
  431b18:	ldr	x0, [x26, #144]
  431b1c:	ldr	w3, [x19, #12]
  431b20:	bl	419740 <BIO_printf@plt>
  431b24:	ldr	x2, [x19, #24]!
  431b28:	cbnz	x2, 431b00 <ASN1_generate_nconf@plt+0x13190>
  431b2c:	ldp	x27, x28, [sp, #80]
  431b30:	mov	w19, #0x1                   	// #1
  431b34:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431b38:	cmp	w0, #0xa
  431b3c:	b.eq	431dc8 <ASN1_generate_nconf@plt+0x13458>  // b.none
  431b40:	b.gt	431c0c <ASN1_generate_nconf@plt+0x1329c>
  431b44:	cmp	w0, #0x8
  431b48:	b.eq	431d40 <ASN1_generate_nconf@plt+0x133d0>  // b.none
  431b4c:	cmp	w0, #0x9
  431b50:	mov	w25, #0x0                   	// #0
  431b54:	b.ne	431bf0 <ASN1_generate_nconf@plt+0x13280>  // b.any
  431b58:	bl	41d3f0 <EVP_PKEY_asn1_get_count@plt>
  431b5c:	mov	w1, w0
  431b60:	cmp	w25, w1
  431b64:	mov	w0, w25
  431b68:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431b6c:	b.ge	431a24 <ASN1_generate_nconf@plt+0x130b4>  // b.tcont
  431b70:	bl	41ccb0 <EVP_PKEY_asn1_get0@plt>
  431b74:	mov	x5, x0
  431b78:	add	x1, sp, #0x78
  431b7c:	add	x4, sp, #0x88
  431b80:	add	x3, sp, #0x80
  431b84:	add	x2, sp, #0x7c
  431b88:	add	x0, sp, #0x74
  431b8c:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  431b90:	ldr	w0, [sp, #124]
  431b94:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431b98:	add	x19, x20, #0x90
  431b9c:	add	x1, x1, #0xab0
  431ba0:	tbz	w0, #0, 431cb4 <ASN1_generate_nconf@plt+0x13344>
  431ba4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431ba8:	ldr	w0, [sp, #116]
  431bac:	add	w25, w25, #0x1
  431bb0:	ldr	x19, [x20, #144]
  431bb4:	bl	41a220 <OBJ_nid2ln@plt>
  431bb8:	mov	x2, x0
  431bbc:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431bc0:	mov	x0, x19
  431bc4:	add	x1, x1, #0xab0
  431bc8:	bl	419740 <BIO_printf@plt>
  431bcc:	ldr	w0, [sp, #120]
  431bd0:	ldr	x19, [x20, #144]
  431bd4:	bl	41a220 <OBJ_nid2ln@plt>
  431bd8:	mov	x2, x0
  431bdc:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431be0:	mov	x0, x19
  431be4:	add	x1, x1, #0xac0
  431be8:	bl	419740 <BIO_printf@plt>
  431bec:	b	431b58 <ASN1_generate_nconf@plt+0x131e8>
  431bf0:	cmp	w0, #0x7
  431bf4:	b.ne	431a24 <ASN1_generate_nconf@plt+0x130b4>  // b.any
  431bf8:	mov	w1, w21
  431bfc:	mov	w0, #0x3                   	// #3
  431c00:	mov	w19, #0x1                   	// #1
  431c04:	bl	431830 <ASN1_generate_nconf@plt+0x12ec0>
  431c08:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431c0c:	cmp	w0, #0xb
  431c10:	b.eq	431d5c <ASN1_generate_nconf@plt+0x133ec>  // b.none
  431c14:	cmp	w0, #0xc
  431c18:	b.ne	431a24 <ASN1_generate_nconf@plt+0x130b4>  // b.any
  431c1c:	adrp	x0, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431c20:	add	x0, x0, #0xb08
  431c24:	adrp	x26, 427000 <ASN1_generate_nconf@plt+0x8690>
  431c28:	mov	x25, x0
  431c2c:	add	x26, x26, #0xf28
  431c30:	ldr	x2, [x0, #8]
  431c34:	cbz	x2, 431a24 <ASN1_generate_nconf@plt+0x130b4>
  431c38:	ldr	x19, [x25, #24]
  431c3c:	cbnz	x19, 431c74 <ASN1_generate_nconf@plt+0x13304>
  431c40:	ldr	x0, [x25, #16]
  431c44:	cmp	x0, x26
  431c48:	b.eq	431c60 <ASN1_generate_nconf@plt+0x132f0>  // b.none
  431c4c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431c50:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431c54:	add	x1, x1, #0xb60
  431c58:	ldr	x0, [x20, #144]
  431c5c:	bl	419740 <BIO_printf@plt>
  431c60:	ldr	x2, [x25, #40]
  431c64:	add	x25, x25, #0x20
  431c68:	cbz	x2, 431a24 <ASN1_generate_nconf@plt+0x130b4>
  431c6c:	ldr	x19, [x25, #24]
  431c70:	cbz	x19, 431c40 <ASN1_generate_nconf@plt+0x132d0>
  431c74:	ldr	x3, [x19]
  431c78:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431c7c:	cbz	x3, 431c60 <ASN1_generate_nconf@plt+0x132f0>
  431c80:	ldr	x0, [x19, #16]
  431c84:	cbz	x0, 431c98 <ASN1_generate_nconf@plt+0x13328>
  431c88:	ldr	x3, [x19, #24]!
  431c8c:	cbz	x3, 431c60 <ASN1_generate_nconf@plt+0x132f0>
  431c90:	ldr	x0, [x19, #16]
  431c94:	cbnz	x0, 431c88 <ASN1_generate_nconf@plt+0x13318>
  431c98:	ldr	x0, [x20, #144]
  431c9c:	mov	x1, x22
  431ca0:	ldr	x2, [x25, #8]
  431ca4:	bl	419740 <BIO_printf@plt>
  431ca8:	ldr	x3, [x19, #24]!
  431cac:	cbnz	x3, 431c80 <ASN1_generate_nconf@plt+0x13310>
  431cb0:	b	431c60 <ASN1_generate_nconf@plt+0x132f0>
  431cb4:	ldr	x0, [x20, #144]
  431cb8:	ldr	x2, [sp, #128]
  431cbc:	bl	419740 <BIO_printf@plt>
  431cc0:	ldr	w2, [sp, #124]
  431cc4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431cc8:	ldr	x0, [x20, #144]
  431ccc:	add	x1, x1, #0xaa0
  431cd0:	tst	x2, #0x2
  431cd4:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431cd8:	add	x2, x2, #0xa90
  431cdc:	csel	x2, x2, x1, ne  // ne = any
  431ce0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431ce4:	add	x1, x1, #0xad0
  431ce8:	bl	419740 <BIO_printf@plt>
  431cec:	ldr	w0, [sp, #116]
  431cf0:	ldr	x20, [x20, #144]
  431cf4:	bl	41a220 <OBJ_nid2ln@plt>
  431cf8:	mov	x2, x0
  431cfc:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d00:	mov	x0, x20
  431d04:	add	x1, x1, #0xae8
  431d08:	bl	419740 <BIO_printf@plt>
  431d0c:	ldr	x2, [sp, #136]
  431d10:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d14:	add	x1, x1, #0xaf8
  431d18:	cbz	x2, 431d2c <ASN1_generate_nconf@plt+0x133bc>
  431d1c:	ldr	x0, [x19]
  431d20:	add	w25, w25, #0x1
  431d24:	bl	419740 <BIO_printf@plt>
  431d28:	b	431b58 <ASN1_generate_nconf@plt+0x131e8>
  431d2c:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d30:	add	x0, x0, #0xaa8
  431d34:	mov	x2, x0
  431d38:	str	x0, [sp, #136]
  431d3c:	b	431d1c <ASN1_generate_nconf@plt+0x133ac>
  431d40:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431d44:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  431d48:	mov	w19, #0x1                   	// #1
  431d4c:	add	x0, x0, #0x7c0
  431d50:	ldr	x1, [x20, #144]
  431d54:	bl	41e700 <EVP_CIPHER_do_all_sorted@plt>
  431d58:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431d5c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431d60:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d64:	add	x1, x1, #0xb10
  431d68:	mov	w19, #0x1                   	// #1
  431d6c:	ldr	x0, [x20, #144]
  431d70:	bl	41a980 <BIO_puts@plt>
  431d74:	ldr	x0, [x20, #144]
  431d78:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d7c:	add	x1, x1, #0xb28
  431d80:	bl	41a980 <BIO_puts@plt>
  431d84:	ldr	x0, [x20, #144]
  431d88:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d8c:	add	x1, x1, #0xb38
  431d90:	bl	41a980 <BIO_puts@plt>
  431d94:	ldr	x0, [x20, #144]
  431d98:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431d9c:	add	x1, x1, #0xb40
  431da0:	bl	41a980 <BIO_puts@plt>
  431da4:	ldr	x0, [x20, #144]
  431da8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431dac:	add	x1, x1, #0xb48
  431db0:	bl	41a980 <BIO_puts@plt>
  431db4:	ldr	x0, [x20, #144]
  431db8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431dbc:	add	x1, x1, #0xb50
  431dc0:	bl	41a980 <BIO_puts@plt>
  431dc4:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431dc8:	bl	41ba00 <EVP_PKEY_meth_get_count@plt>
  431dcc:	mov	x25, x0
  431dd0:	cbz	x0, 431a24 <ASN1_generate_nconf@plt+0x130b4>
  431dd4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431dd8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431ddc:	add	x19, x20, #0x90
  431de0:	adrp	x26, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431de4:	add	x20, x1, #0xad0
  431de8:	add	x26, x26, #0xa90
  431dec:	stp	x27, x28, [sp, #80]
  431df0:	adrp	x27, 469000 <ASN1_generate_nconf@plt+0x4a690>
  431df4:	adrp	x28, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431df8:	add	x27, x27, #0xa48
  431dfc:	add	x28, x28, #0xaa0
  431e00:	mov	x24, #0x0                   	// #0
  431e04:	nop
  431e08:	mov	x0, x24
  431e0c:	bl	41e570 <EVP_PKEY_meth_get0@plt>
  431e10:	add	x1, sp, #0x88
  431e14:	mov	x2, x0
  431e18:	add	x0, sp, #0x80
  431e1c:	bl	41dd10 <EVP_PKEY_meth_get0_info@plt>
  431e20:	ldr	w0, [sp, #128]
  431e24:	add	x24, x24, #0x1
  431e28:	ldr	x23, [x19]
  431e2c:	bl	41a220 <OBJ_nid2ln@plt>
  431e30:	mov	x2, x0
  431e34:	mov	x1, x27
  431e38:	mov	x0, x23
  431e3c:	bl	419740 <BIO_printf@plt>
  431e40:	ldr	w4, [sp, #136]
  431e44:	mov	x2, x26
  431e48:	mov	x1, x20
  431e4c:	ldr	x0, [x19]
  431e50:	tbnz	w4, #1, 431e58 <ASN1_generate_nconf@plt+0x134e8>
  431e54:	mov	x2, x28
  431e58:	bl	419740 <BIO_printf@plt>
  431e5c:	cmp	x25, x24
  431e60:	b.ne	431e08 <ASN1_generate_nconf@plt+0x13498>  // b.any
  431e64:	ldp	x27, x28, [sp, #80]
  431e68:	b	431b30 <ASN1_generate_nconf@plt+0x131c0>
  431e6c:	ldr	x0, [sp, #104]
  431e70:	mov	w19, #0x1                   	// #1
  431e74:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  431e78:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431e7c:	mov	w1, w21
  431e80:	mov	w0, #0x1                   	// #1
  431e84:	mov	w19, #0x1                   	// #1
  431e88:	bl	431830 <ASN1_generate_nconf@plt+0x12ec0>
  431e8c:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431e90:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431e94:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  431e98:	mov	w19, #0x1                   	// #1
  431e9c:	add	x0, x0, #0x750
  431ea0:	ldr	x1, [x20, #144]
  431ea4:	bl	419c20 <EVP_MD_do_all_sorted@plt>
  431ea8:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431eac:	mov	w1, w21
  431eb0:	mov	w0, #0x2                   	// #2
  431eb4:	mov	w19, #0x1                   	// #1
  431eb8:	bl	431830 <ASN1_generate_nconf@plt+0x12ec0>
  431ebc:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431ec0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431ec4:	add	x19, x20, #0x90
  431ec8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431ecc:	add	x1, x1, #0x5d0
  431ed0:	ldr	x0, [x19, #8]
  431ed4:	bl	419740 <BIO_printf@plt>
  431ed8:	b	431a64 <ASN1_generate_nconf@plt+0x130f4>
  431edc:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431ee0:	mov	x2, x20
  431ee4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  431ee8:	add	x1, x1, #0xa38
  431eec:	ldr	x0, [x19, #152]
  431ef0:	mov	w19, #0x1                   	// #1
  431ef4:	bl	419740 <BIO_printf@plt>
  431ef8:	b	431a28 <ASN1_generate_nconf@plt+0x130b8>
  431efc:	nop
  431f00:	stp	x29, x30, [sp, #-144]!
  431f04:	mov	x29, sp
  431f08:	stp	x19, x20, [sp, #16]
  431f0c:	adrp	x19, 470000 <ASN1_generate_nconf@plt+0x51690>
  431f10:	add	x19, x19, #0x638
  431f14:	add	x2, x19, #0x138
  431f18:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  431f1c:	mov	x20, x0
  431f20:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  431f24:	cbz	w0, 431f80 <ASN1_generate_nconf@plt+0x13610>
  431f28:	cmn	w0, #0x1
  431f2c:	b.eq	431f54 <ASN1_generate_nconf@plt+0x135e4>  // b.none
  431f30:	cmp	w0, #0x1
  431f34:	b.ne	431f20 <ASN1_generate_nconf@plt+0x135b0>  // b.any
  431f38:	add	x0, x19, #0x138
  431f3c:	mov	w19, #0x0                   	// #0
  431f40:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  431f44:	mov	w0, w19
  431f48:	ldp	x19, x20, [sp, #16]
  431f4c:	ldp	x29, x30, [sp], #144
  431f50:	ret
  431f54:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431f58:	mov	x2, x20
  431f5c:	mov	w19, #0x1                   	// #1
  431f60:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  431f64:	ldr	x0, [x0, #152]
  431f68:	add	x1, x1, #0x238
  431f6c:	bl	419740 <BIO_printf@plt>
  431f70:	mov	w0, w19
  431f74:	ldp	x19, x20, [sp, #16]
  431f78:	ldp	x29, x30, [sp], #144
  431f7c:	ret
  431f80:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  431f84:	mov	w19, w0
  431f88:	cmp	w0, #0x1
  431f8c:	b.eq	4320cc <ASN1_generate_nconf@plt+0x1375c>  // b.none
  431f90:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  431f94:	mov	w19, w0
  431f98:	cbnz	w0, 4321fc <ASN1_generate_nconf@plt+0x1388c>
  431f9c:	adrp	x20, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431fa0:	add	x20, x20, #0xb08
  431fa4:	stp	x21, x22, [sp, #32]
  431fa8:	mov	x21, x20
  431fac:	ldr	x0, [x20, #8]
  431fb0:	stp	x23, x24, [sp, #48]
  431fb4:	mov	w23, #0x0                   	// #0
  431fb8:	stp	x25, x26, [sp, #64]
  431fbc:	cbz	x0, 43221c <ASN1_generate_nconf@plt+0x138ac>
  431fc0:	ldr	w1, [x21]
  431fc4:	add	x21, x21, #0x20
  431fc8:	sub	w1, w1, #0x1
  431fcc:	cmp	w1, #0x2
  431fd0:	b.hi	431fe0 <ASN1_generate_nconf@plt+0x13670>  // b.pmore
  431fd4:	bl	41e440 <strlen@plt>
  431fd8:	cmp	w23, w0
  431fdc:	csel	w23, w23, w0, ge  // ge = tcont
  431fe0:	ldr	x0, [x21, #8]
  431fe4:	cbnz	x0, 431fc0 <ASN1_generate_nconf@plt+0x13650>
  431fe8:	add	w23, w23, #0x2
  431fec:	mov	w25, #0x4f                  	// #79
  431ff0:	udiv	w25, w25, w23
  431ff4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  431ff8:	add	x22, x22, #0x90
  431ffc:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  432000:	add	x1, x1, #0xb88
  432004:	ldr	x0, [x22, #8]
  432008:	bl	419740 <BIO_printf@plt>
  43200c:	ldr	x3, [x20, #8]
  432010:	cbz	x3, 4321b4 <ASN1_generate_nconf@plt+0x13844>
  432014:	adrp	x26, 46f000 <ASN1_generate_nconf@plt+0x50690>
  432018:	mov	w21, #0x0                   	// #0
  43201c:	add	x26, x26, #0xa88
  432020:	mov	w24, #0x0                   	// #0
  432024:	stp	x27, x28, [sp, #80]
  432028:	adrp	x28, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43202c:	adrp	x27, 46f000 <ASN1_generate_nconf@plt+0x50690>
  432030:	add	x0, x28, #0xbe8
  432034:	add	x27, x27, #0xba0
  432038:	str	x0, [sp, #104]
  43203c:	b	432098 <ASN1_generate_nconf@plt+0x13728>
  432040:	ldr	w1, [x20]
  432044:	mov	w21, w28
  432048:	ldr	x0, [x22, #8]
  43204c:	cmp	w1, w24
  432050:	b.eq	432080 <ASN1_generate_nconf@plt+0x13710>  // b.none
  432054:	mov	w24, w1
  432058:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43205c:	add	x1, x1, #0xf30
  432060:	bl	419740 <BIO_printf@plt>
  432064:	cmp	w24, #0x2
  432068:	ldr	x0, [x22, #8]
  43206c:	b.eq	432198 <ASN1_generate_nconf@plt+0x13828>  // b.none
  432070:	cmp	w24, #0x3
  432074:	b.eq	4321e4 <ASN1_generate_nconf@plt+0x13874>  // b.none
  432078:	ldr	x3, [x20, #8]
  43207c:	mov	w21, w28
  432080:	add	x20, x20, #0x20
  432084:	mov	w2, w23
  432088:	mov	x1, x26
  43208c:	bl	419740 <BIO_printf@plt>
  432090:	ldr	x3, [x20, #8]
  432094:	cbz	x3, 4321b0 <ASN1_generate_nconf@plt+0x13840>
  432098:	udiv	w0, w21, w25
  43209c:	add	w28, w21, #0x1
  4320a0:	msub	w21, w0, w25, w21
  4320a4:	cbnz	w21, 432040 <ASN1_generate_nconf@plt+0x136d0>
  4320a8:	ldr	x0, [x22, #8]
  4320ac:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4320b0:	add	x1, x1, #0xf30
  4320b4:	bl	419740 <BIO_printf@plt>
  4320b8:	ldr	w0, [x20]
  4320bc:	cmp	w24, w0
  4320c0:	b.eq	4321d4 <ASN1_generate_nconf@plt+0x13864>  // b.none
  4320c4:	mov	w24, w0
  4320c8:	b	432064 <ASN1_generate_nconf@plt+0x136f4>
  4320cc:	stp	x21, x22, [sp, #32]
  4320d0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4320d4:	add	x22, x22, #0x90
  4320d8:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  4320dc:	ldr	x0, [x0]
  4320e0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4320e4:	add	x1, x1, #0xb70
  4320e8:	stp	x0, x1, [sp, #120]
  4320ec:	ldr	w0, [x22, #16]
  4320f0:	str	xzr, [sp, #136]
  4320f4:	cbnz	w0, 43217c <ASN1_generate_nconf@plt+0x1380c>
  4320f8:	adrp	x20, 4a0000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  4320fc:	add	x20, x20, #0xb08
  432100:	str	w19, [x22, #16]
  432104:	ldr	x0, [x20, #8]
  432108:	cbz	x0, 432228 <ASN1_generate_nconf@plt+0x138b8>
  43210c:	mov	x0, x20
  432110:	mov	x1, #0x0                   	// #0
  432114:	nop
  432118:	ldr	x2, [x0, #40]
  43211c:	add	x0, x0, #0x20
  432120:	add	x1, x1, #0x1
  432124:	cbnz	x2, 432118 <ASN1_generate_nconf@plt+0x137a8>
  432128:	adrp	x3, 431000 <ASN1_generate_nconf@plt+0x12690>
  43212c:	add	x3, x3, #0x728
  432130:	mov	x2, #0x20                  	// #32
  432134:	mov	x0, x20
  432138:	bl	41a1e0 <qsort@plt>
  43213c:	adrp	x1, 431000 <ASN1_generate_nconf@plt+0x12690>
  432140:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  432144:	add	x1, x1, #0x528
  432148:	add	x0, x0, #0x538
  43214c:	bl	41b110 <OPENSSL_LH_new@plt>
  432150:	str	x0, [x22, #24]
  432154:	cbz	x0, 432180 <ASN1_generate_nconf@plt+0x13810>
  432158:	ldr	x1, [x20, #8]
  43215c:	cbnz	x1, 432168 <ASN1_generate_nconf@plt+0x137f8>
  432160:	b	43217c <ASN1_generate_nconf@plt+0x1380c>
  432164:	ldr	x0, [x22, #24]
  432168:	mov	x1, x20
  43216c:	add	x20, x20, #0x20
  432170:	bl	41cc20 <OPENSSL_LH_insert@plt>
  432174:	ldr	x0, [x20, #8]
  432178:	cbnz	x0, 432164 <ASN1_generate_nconf@plt+0x137f4>
  43217c:	ldr	x0, [x22, #24]
  432180:	add	x2, sp, #0x78
  432184:	mov	w1, #0x2                   	// #2
  432188:	bl	431540 <ASN1_generate_nconf@plt+0x12bd0>
  43218c:	mov	w19, w0
  432190:	ldp	x21, x22, [sp, #32]
  432194:	b	431f44 <ASN1_generate_nconf@plt+0x135d4>
  432198:	mov	x1, x27
  43219c:	bl	419740 <BIO_printf@plt>
  4321a0:	mov	w21, #0x1                   	// #1
  4321a4:	ldr	x3, [x20, #8]
  4321a8:	ldr	x0, [x22, #8]
  4321ac:	b	432080 <ASN1_generate_nconf@plt+0x13710>
  4321b0:	ldp	x27, x28, [sp, #80]
  4321b4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4321b8:	ldr	x0, [x22, #8]
  4321bc:	add	x1, x1, #0x280
  4321c0:	bl	419740 <BIO_printf@plt>
  4321c4:	ldp	x21, x22, [sp, #32]
  4321c8:	ldp	x23, x24, [sp, #48]
  4321cc:	ldp	x25, x26, [sp, #64]
  4321d0:	b	431f44 <ASN1_generate_nconf@plt+0x135d4>
  4321d4:	mov	w21, w28
  4321d8:	ldr	x3, [x20, #8]
  4321dc:	ldr	x0, [x22, #8]
  4321e0:	b	432080 <ASN1_generate_nconf@plt+0x13710>
  4321e4:	ldr	x1, [sp, #104]
  4321e8:	mov	w21, #0x1                   	// #1
  4321ec:	bl	419740 <BIO_printf@plt>
  4321f0:	ldr	x3, [x20, #8]
  4321f4:	ldr	x0, [x22, #8]
  4321f8:	b	432080 <ASN1_generate_nconf@plt+0x13710>
  4321fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  432200:	mov	x2, x20
  432204:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  432208:	mov	w19, #0x1                   	// #1
  43220c:	ldr	x0, [x0, #152]
  432210:	add	x1, x1, #0xb78
  432214:	bl	419740 <BIO_printf@plt>
  432218:	b	431f44 <ASN1_generate_nconf@plt+0x135d4>
  43221c:	mov	w25, #0x27                  	// #39
  432220:	mov	w23, #0x2                   	// #2
  432224:	b	431ff4 <ASN1_generate_nconf@plt+0x13684>
  432228:	mov	x1, #0x0                   	// #0
  43222c:	b	432128 <ASN1_generate_nconf@plt+0x137b8>
  432230:	stp	x29, x30, [sp, #-160]!
  432234:	mov	x29, sp
  432238:	stp	x19, x20, [sp, #16]
  43223c:	mov	x20, x1
  432240:	stp	x21, x22, [sp, #32]
  432244:	mov	x21, x0
  432248:	stp	x23, x24, [sp, #48]
  43224c:	mov	x23, x2
  432250:	stp	x25, x26, [sp, #64]
  432254:	bl	41e440 <strlen@plt>
  432258:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43225c:	mov	x22, x0
  432260:	add	x19, x1, #0xc0
  432264:	strb	wzr, [x1, #192]
  432268:	mov	x0, x20
  43226c:	bl	41e440 <strlen@plt>
  432270:	mov	x24, x0
  432274:	mov	x1, x20
  432278:	mov	x2, #0x5                   	// #5
  43227c:	add	x0, sp, #0x78
  432280:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432284:	mov	x1, x23
  432288:	mov	x2, #0x9                   	// #9
  43228c:	add	x0, sp, #0x80
  432290:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432294:	add	x0, sp, #0x80
  432298:	bl	41e440 <strlen@plt>
  43229c:	mov	x23, x0
  4322a0:	cbz	x24, 43249c <ASN1_generate_nconf@plt+0x13b2c>
  4322a4:	adrp	x20, 470000 <ASN1_generate_nconf@plt+0x51690>
  4322a8:	add	x20, x20, #0xa60
  4322ac:	add	x20, x20, #0x8
  4322b0:	mov	x0, x19
  4322b4:	mov	x1, x20
  4322b8:	mov	x2, #0x29                  	// #41
  4322bc:	bl	41a410 <OPENSSL_strlcat@plt>
  4322c0:	cmp	x24, #0x4
  4322c4:	b.hi	4324c0 <ASN1_generate_nconf@plt+0x13b50>  // b.pmore
  4322c8:	add	x1, sp, #0x78
  4322cc:	mov	x2, #0x29                  	// #41
  4322d0:	mov	x0, x19
  4322d4:	bl	41a410 <OPENSSL_strlcat@plt>
  4322d8:	mov	x1, x20
  4322dc:	mov	x2, #0x29                  	// #41
  4322e0:	mov	x0, x19
  4322e4:	bl	41a410 <OPENSSL_strlcat@plt>
  4322e8:	add	x1, sp, #0x80
  4322ec:	mov	x2, #0x29                  	// #41
  4322f0:	mov	x0, x19
  4322f4:	bl	41a410 <OPENSSL_strlcat@plt>
  4322f8:	mov	x0, x19
  4322fc:	bl	41e440 <strlen@plt>
  432300:	cmp	x0, #0xe
  432304:	b.hi	4324c0 <ASN1_generate_nconf@plt+0x13b50>  // b.pmore
  432308:	add	x25, x24, #0x2
  43230c:	add	x25, x19, x25
  432310:	bl	41bea0 <EVP_MD_CTX_new@plt>
  432314:	mov	x20, x0
  432318:	cbz	x0, 4324c0 <ASN1_generate_nconf@plt+0x13b50>
  43231c:	bl	41aca0 <EVP_md5@plt>
  432320:	mov	x1, x0
  432324:	mov	x2, #0x0                   	// #0
  432328:	mov	x0, x20
  43232c:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432330:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  432334:	mov	x2, x22
  432338:	mov	x1, x21
  43233c:	mov	x0, x20
  432340:	bl	41afc0 <EVP_DigestUpdate@plt>
  432344:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  432348:	cbz	x24, 432394 <ASN1_generate_nconf@plt+0x13a24>
  43234c:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  432350:	add	x26, x26, #0xa60
  432354:	add	x26, x26, #0x8
  432358:	mov	x0, x20
  43235c:	mov	x1, x26
  432360:	mov	x2, #0x1                   	// #1
  432364:	bl	41afc0 <EVP_DigestUpdate@plt>
  432368:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  43236c:	mov	x2, x24
  432370:	add	x1, sp, #0x78
  432374:	mov	x0, x20
  432378:	bl	41afc0 <EVP_DigestUpdate@plt>
  43237c:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  432380:	mov	x1, x26
  432384:	mov	x0, x20
  432388:	mov	x2, #0x1                   	// #1
  43238c:	bl	41afc0 <EVP_DigestUpdate@plt>
  432390:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  432394:	mov	x2, x23
  432398:	add	x1, sp, #0x80
  43239c:	mov	x0, x20
  4323a0:	bl	41afc0 <EVP_DigestUpdate@plt>
  4323a4:	cbz	w0, 4324cc <ASN1_generate_nconf@plt+0x13b5c>
  4323a8:	bl	41bea0 <EVP_MD_CTX_new@plt>
  4323ac:	mov	x24, x0
  4323b0:	cbz	x0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4323b4:	bl	41aca0 <EVP_md5@plt>
  4323b8:	mov	x1, x0
  4323bc:	mov	x2, #0x0                   	// #0
  4323c0:	mov	x0, x24
  4323c4:	bl	4196e0 <EVP_DigestInit_ex@plt>
  4323c8:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4323cc:	mov	x2, x22
  4323d0:	mov	x1, x21
  4323d4:	mov	x0, x24
  4323d8:	bl	41afc0 <EVP_DigestUpdate@plt>
  4323dc:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4323e0:	mov	x2, x23
  4323e4:	add	x1, sp, #0x80
  4323e8:	mov	x0, x24
  4323ec:	bl	41afc0 <EVP_DigestUpdate@plt>
  4323f0:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4323f4:	mov	x2, x22
  4323f8:	mov	x1, x21
  4323fc:	mov	x0, x24
  432400:	bl	41afc0 <EVP_DigestUpdate@plt>
  432404:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  432408:	add	x1, sp, #0x90
  43240c:	mov	x0, x24
  432410:	mov	x2, #0x0                   	// #0
  432414:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432418:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  43241c:	cmp	w22, #0x10
  432420:	mov	w26, w22
  432424:	b.ls	432448 <ASN1_generate_nconf@plt+0x13ad8>  // b.plast
  432428:	sub	w26, w26, #0x10
  43242c:	add	x1, sp, #0x90
  432430:	mov	x0, x20
  432434:	mov	x2, #0x10                  	// #16
  432438:	bl	41afc0 <EVP_DigestUpdate@plt>
  43243c:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  432440:	cmp	w26, #0x10
  432444:	b.hi	432428 <ASN1_generate_nconf@plt+0x13ab8>  // b.pmore
  432448:	mov	w2, w26
  43244c:	add	x1, sp, #0x90
  432450:	mov	x0, x20
  432454:	bl	41afc0 <EVP_DigestUpdate@plt>
  432458:	cbz	w0, 4324d0 <ASN1_generate_nconf@plt+0x13b60>
  43245c:	stp	x27, x28, [sp, #80]
  432460:	mov	w26, w22
  432464:	cbz	w22, 432510 <ASN1_generate_nconf@plt+0x13ba0>
  432468:	adrp	x27, 470000 <ASN1_generate_nconf@plt+0x51690>
  43246c:	add	x27, x27, #0xa60
  432470:	b	432478 <ASN1_generate_nconf@plt+0x13b08>
  432474:	cbz	w26, 432510 <ASN1_generate_nconf@plt+0x13ba0>
  432478:	tst	x26, #0x1
  43247c:	mov	x0, x20
  432480:	csel	x1, x27, x21, ne  // ne = any
  432484:	asr	w26, w26, #1
  432488:	mov	x2, #0x1                   	// #1
  43248c:	bl	41afc0 <EVP_DigestUpdate@plt>
  432490:	cbnz	w0, 432474 <ASN1_generate_nconf@plt+0x13b04>
  432494:	ldp	x27, x28, [sp, #80]
  432498:	b	4324d0 <ASN1_generate_nconf@plt+0x13b60>
  43249c:	add	x1, sp, #0x80
  4324a0:	mov	x2, #0x29                  	// #41
  4324a4:	mov	x0, x19
  4324a8:	bl	41a410 <OPENSSL_strlcat@plt>
  4324ac:	mov	x0, x19
  4324b0:	mov	x25, x19
  4324b4:	bl	41e440 <strlen@plt>
  4324b8:	cmp	x0, #0xe
  4324bc:	b.ls	432310 <ASN1_generate_nconf@plt+0x139a0>  // b.plast
  4324c0:	mov	x24, #0x0                   	// #0
  4324c4:	mov	x20, #0x0                   	// #0
  4324c8:	b	4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4324cc:	mov	x24, #0x0                   	// #0
  4324d0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4324d4:	add	x1, x1, #0x7d0
  4324d8:	mov	w2, #0x1e2                 	// #482
  4324dc:	mov	x0, #0x0                   	// #0
  4324e0:	bl	41b1e0 <CRYPTO_free@plt>
  4324e4:	mov	x0, x24
  4324e8:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4324ec:	mov	x0, x20
  4324f0:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4324f4:	mov	x0, #0x0                   	// #0
  4324f8:	ldp	x19, x20, [sp, #16]
  4324fc:	ldp	x21, x22, [sp, #32]
  432500:	ldp	x23, x24, [sp, #48]
  432504:	ldp	x25, x26, [sp, #64]
  432508:	ldp	x29, x30, [sp], #160
  43250c:	ret
  432510:	add	x1, sp, #0x90
  432514:	mov	x0, x20
  432518:	mov	x2, #0x0                   	// #0
  43251c:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432520:	cbz	w0, 4328a4 <ASN1_generate_nconf@plt+0x13f34>
  432524:	mov	w28, #0xaaab                	// #43691
  432528:	mov	w26, #0x0                   	// #0
  43252c:	movk	w28, #0xaaaa, lsl #16
  432530:	bl	41aca0 <EVP_md5@plt>
  432534:	mov	x1, x0
  432538:	mov	x2, #0x0                   	// #0
  43253c:	mov	x0, x24
  432540:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432544:	cbz	w0, 432494 <ASN1_generate_nconf@plt+0x13b24>
  432548:	and	w27, w26, #0x1
  43254c:	tbz	w26, #0, 432870 <ASN1_generate_nconf@plt+0x13f00>
  432550:	mov	x1, x21
  432554:	mov	x2, x22
  432558:	mov	x0, x24
  43255c:	bl	41afc0 <EVP_DigestUpdate@plt>
  432560:	cbz	w0, 432494 <ASN1_generate_nconf@plt+0x13b24>
  432564:	mul	w1, w26, w28
  432568:	mov	w0, #0x55555555            	// #1431655765
  43256c:	cmp	w1, w0
  432570:	b.hi	432888 <ASN1_generate_nconf@plt+0x13f18>  // b.pmore
  432574:	mov	w0, #0x6db7                	// #28087
  432578:	mov	w1, #0x4924                	// #18724
  43257c:	movk	w0, #0xb6db, lsl #16
  432580:	movk	w1, #0x2492, lsl #16
  432584:	mul	w0, w26, w0
  432588:	cmp	w0, w1
  43258c:	b.hi	432854 <ASN1_generate_nconf@plt+0x13ee4>  // b.pmore
  432590:	cbnz	w27, 43287c <ASN1_generate_nconf@plt+0x13f0c>
  432594:	mov	x1, x21
  432598:	mov	x2, x22
  43259c:	mov	x0, x24
  4325a0:	bl	41afc0 <EVP_DigestUpdate@plt>
  4325a4:	cbz	w0, 432494 <ASN1_generate_nconf@plt+0x13b24>
  4325a8:	add	x1, sp, #0x90
  4325ac:	mov	x0, x24
  4325b0:	mov	x2, #0x0                   	// #0
  4325b4:	bl	41b320 <EVP_DigestFinal_ex@plt>
  4325b8:	cbz	w0, 432494 <ASN1_generate_nconf@plt+0x13b24>
  4325bc:	add	w26, w26, #0x1
  4325c0:	cmp	w26, #0x3e8
  4325c4:	b.ne	432530 <ASN1_generate_nconf@plt+0x13bc0>  // b.any
  4325c8:	mov	x0, x24
  4325cc:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4325d0:	mov	x0, x20
  4325d4:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4325d8:	ldr	b3, [sp, #150]
  4325dc:	mov	w4, #0x24                  	// #36
  4325e0:	ldr	b2, [sp, #144]
  4325e4:	mov	x0, x19
  4325e8:	ldr	b1, [sp, #156]
  4325ec:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4325f0:	ldr	b0, [sp, #145]
  4325f4:	add	x1, x1, #0xa60
  4325f8:	mov	v2.b[1], v3.b[0]
  4325fc:	ldr	b18, [sp, #151]
  432600:	ldr	b17, [sp, #157]
  432604:	add	x1, x1, #0x10
  432608:	ldr	b16, [sp, #146]
  43260c:	add	x2, x25, x23
  432610:	ldr	b7, [sp, #152]
  432614:	mov	v2.b[2], v1.b[0]
  432618:	ldr	b6, [sp, #158]
  43261c:	ldr	b5, [sp, #147]
  432620:	ldr	b4, [sp, #153]
  432624:	ldr	b3, [sp, #159]
  432628:	str	q2, [sp, #96]
  43262c:	ldr	b2, [sp, #148]
  432630:	ldr	q1, [sp, #96]
  432634:	strb	w4, [x25, x23]
  432638:	ldrb	w3, [sp, #155]
  43263c:	mov	v1.b[3], v0.b[0]
  432640:	ldr	b0, [sp, #149]
  432644:	and	x16, x3, #0x3f
  432648:	ubfx	x15, x3, #6, #2
  43264c:	str	q1, [sp, #96]
  432650:	ldr	b1, [sp, #154]
  432654:	ldr	q19, [sp, #96]
  432658:	mov	v19.b[4], v18.b[0]
  43265c:	mov	v18.16b, v19.16b
  432660:	mov	v18.b[5], v17.b[0]
  432664:	mov	v17.16b, v18.16b
  432668:	mov	v17.b[6], v16.b[0]
  43266c:	mov	v16.16b, v17.16b
  432670:	mov	v16.b[7], v7.b[0]
  432674:	mov	v7.16b, v16.16b
  432678:	mov	v7.b[8], v6.b[0]
  43267c:	mov	v6.16b, v7.16b
  432680:	mov	v6.b[9], v5.b[0]
  432684:	mov	v5.16b, v6.16b
  432688:	mov	v5.b[10], v4.b[0]
  43268c:	mov	v4.16b, v5.16b
  432690:	mov	v4.b[11], v3.b[0]
  432694:	mov	v3.16b, v4.16b
  432698:	mov	v3.b[12], v2.b[0]
  43269c:	mov	v2.16b, v3.16b
  4326a0:	mov	v2.b[13], v1.b[0]
  4326a4:	mov	v1.16b, v2.16b
  4326a8:	mov	v1.b[14], v0.b[0]
  4326ac:	mov	v0.16b, v1.16b
  4326b0:	mov	v0.b[15], w3
  4326b4:	str	q0, [sp, #96]
  4326b8:	ldr	w4, [sp, #96]
  4326bc:	ldr	x3, [sp, #96]
  4326c0:	ubfiz	w18, w4, #4, #2
  4326c4:	ldp	x4, x11, [sp, #96]
  4326c8:	ubfx	x9, x3, #8, #8
  4326cc:	ubfx	x8, x3, #32, #8
  4326d0:	ldr	w3, [sp, #96]
  4326d4:	ubfiz	w17, w8, #2, #4
  4326d8:	lsr	w7, w3, #24
  4326dc:	ldr	x3, [sp, #96]
  4326e0:	ubfx	x10, x4, #46, #2
  4326e4:	lsr	x6, x4, #56
  4326e8:	ubfx	x5, x4, #48, #8
  4326ec:	orr	w10, w17, w10
  4326f0:	ubfiz	w14, w7, #4, #2
  4326f4:	ldp	x17, x4, [sp, #96]
  4326f8:	orr	w8, w14, w8, lsr #4
  4326fc:	ldr	x14, [sp, #104]
  432700:	ubfx	x19, x3, #22, #2
  432704:	ubfiz	w3, w9, #2, #4
  432708:	orr	w9, w18, w9, lsr #4
  43270c:	orr	w3, w3, w19
  432710:	ubfiz	w21, w6, #2, #4
  432714:	ldr	x18, [sp, #96]
  432718:	ubfx	x14, x14, #6, #2
  43271c:	ldrb	w20, [x1, w3, sxtw]
  432720:	ubfx	x13, x4, #16, #8
  432724:	ldrb	w23, [x1, w9, sxtw]
  432728:	orr	w3, w21, w14
  43272c:	ldr	w21, [sp, #104]
  432730:	ubfiz	w14, w5, #4, #2
  432734:	ldr	x9, [sp, #104]
  432738:	ubfx	x4, x4, #8, #8
  43273c:	ubfx	x12, x11, #40, #8
  432740:	ubfx	x19, x18, #16, #6
  432744:	orr	w6, w14, w6, lsr #4
  432748:	ubfx	x18, x18, #2, #6
  43274c:	ubfiz	w14, w13, #2, #4
  432750:	ubfx	x11, x11, #32, #8
  432754:	orr	w14, w14, w21, lsr #30
  432758:	ubfiz	w21, w4, #4, #2
  43275c:	ubfx	x17, x17, #40, #6
  432760:	orr	w13, w21, w13, lsr #4
  432764:	ubfx	x9, x9, #54, #2
  432768:	ubfiz	w21, w12, #2, #4
  43276c:	orr	w9, w21, w9
  432770:	ldrb	w21, [x1, x18]
  432774:	ubfiz	w18, w11, #4, #2
  432778:	strb	w20, [x2, #2]
  43277c:	orr	w12, w18, w12, lsr #4
  432780:	ldrb	w18, [x1, w10, sxtw]
  432784:	ldrb	w10, [x1, w8, sxtw]
  432788:	ubfx	x7, x7, #2, #6
  43278c:	ldr	x20, [sp, #104]
  432790:	ubfx	x5, x5, #2, #6
  432794:	ldr	x8, [sp, #104]
  432798:	ubfx	x4, x4, #2, #6
  43279c:	ldrb	w22, [x1, x19]
  4327a0:	ubfx	x11, x11, #2, #6
  4327a4:	ldrb	w19, [x1, x17]
  4327a8:	ldr	x17, [sp, #104]
  4327ac:	ubfx	x8, x8, #24, #6
  4327b0:	strb	w22, [x2, #1]
  4327b4:	ubfx	x22, x20, #48, #6
  4327b8:	and	x17, x17, #0x3f
  4327bc:	ldrb	w7, [x1, x7]
  4327c0:	ldrb	w20, [x1, w3, sxtw]
  4327c4:	ldrb	w14, [x1, w14, sxtw]
  4327c8:	strb	w23, [x2, #3]
  4327cc:	strb	w21, [x2, #4]
  4327d0:	ldrb	w21, [x1, x17]
  4327d4:	ldrb	w17, [x1, x8]
  4327d8:	ldrb	w8, [x1, x4]
  4327dc:	strb	w19, [x2, #5]
  4327e0:	ldrb	w19, [x1, w6, sxtw]
  4327e4:	ldrb	w6, [x1, w9, sxtw]
  4327e8:	strb	w18, [x2, #6]
  4327ec:	ldrb	w18, [x1, x5]
  4327f0:	ldrb	w5, [x1, w12, sxtw]
  4327f4:	strb	w10, [x2, #7]
  4327f8:	ldrb	w10, [x1, w13, sxtw]
  4327fc:	strb	w7, [x2, #8]
  432800:	ldrb	w7, [x1, x22]
  432804:	ldrb	w4, [x1, x11]
  432808:	ldrb	w3, [x1, x16]
  43280c:	ldrb	w1, [x1, x15]
  432810:	strb	w21, [x2, #9]
  432814:	strb	w20, [x2, #10]
  432818:	strb	w19, [x2, #11]
  43281c:	strb	w18, [x2, #12]
  432820:	strb	w17, [x2, #13]
  432824:	strb	w14, [x2, #14]
  432828:	strb	w10, [x2, #15]
  43282c:	strb	w8, [x2, #16]
  432830:	strb	w7, [x2, #17]
  432834:	strb	w6, [x2, #18]
  432838:	strb	w5, [x2, #19]
  43283c:	strb	w4, [x2, #20]
  432840:	strb	w3, [x2, #21]
  432844:	strb	w1, [x2, #22]
  432848:	strb	wzr, [x2, #23]
  43284c:	ldp	x27, x28, [sp, #80]
  432850:	b	4324f8 <ASN1_generate_nconf@plt+0x13b88>
  432854:	mov	x2, x22
  432858:	mov	x1, x21
  43285c:	mov	x0, x24
  432860:	bl	41afc0 <EVP_DigestUpdate@plt>
  432864:	cbnz	w0, 432590 <ASN1_generate_nconf@plt+0x13c20>
  432868:	ldp	x27, x28, [sp, #80]
  43286c:	b	4324d0 <ASN1_generate_nconf@plt+0x13b60>
  432870:	add	x1, sp, #0x90
  432874:	mov	x2, #0x10                  	// #16
  432878:	b	432558 <ASN1_generate_nconf@plt+0x13be8>
  43287c:	add	x1, sp, #0x90
  432880:	mov	x2, #0x10                  	// #16
  432884:	b	43259c <ASN1_generate_nconf@plt+0x13c2c>
  432888:	mov	x2, x23
  43288c:	add	x1, sp, #0x80
  432890:	mov	x0, x24
  432894:	bl	41afc0 <EVP_DigestUpdate@plt>
  432898:	cbnz	w0, 432574 <ASN1_generate_nconf@plt+0x13c04>
  43289c:	ldp	x27, x28, [sp, #80]
  4328a0:	b	4324d0 <ASN1_generate_nconf@plt+0x13b60>
  4328a4:	mov	x0, #0x0                   	// #0
  4328a8:	ldp	x27, x28, [sp, #80]
  4328ac:	b	4324f8 <ASN1_generate_nconf@plt+0x13b88>
  4328b0:	stp	x29, x30, [sp, #-352]!
  4328b4:	mov	x29, sp
  4328b8:	stp	x19, x20, [sp, #16]
  4328bc:	mov	x19, x3
  4328c0:	mov	w20, w7
  4328c4:	stp	x21, x22, [sp, #32]
  4328c8:	mov	x21, x1
  4328cc:	mov	w22, w6
  4328d0:	stp	x23, x24, [sp, #48]
  4328d4:	mov	x23, x4
  4328d8:	ldr	w24, [sp, #360]
  4328dc:	stp	x25, x26, [sp, #64]
  4328e0:	mov	w25, w5
  4328e4:	stp	x27, x28, [sp, #80]
  4328e8:	ldr	x27, [sp, #352]
  4328ec:	cbnz	w0, 432ac8 <ASN1_generate_nconf@plt+0x14158>
  4328f0:	cmp	w24, #0x1
  4328f4:	b.eq	432e28 <ASN1_generate_nconf@plt+0x144b8>  // b.none
  4328f8:	sub	w1, w24, #0x2
  4328fc:	sub	w0, w24, #0x4
  432900:	cmp	w1, #0x1
  432904:	mov	x28, #0x8                   	// #8
  432908:	ccmp	w24, #0x6, #0x4, hi  // hi = pmore
  43290c:	mov	w3, #0x10                  	// #16
  432910:	cset	w26, eq  // eq = none
  432914:	mov	x1, #0x10                  	// #16
  432918:	cmp	w26, #0x0
  43291c:	csel	x28, xzr, x28, eq  // eq = none
  432920:	lsl	w26, w26, #3
  432924:	cmp	w0, #0x1
  432928:	csel	w26, w26, w3, hi  // hi = pmore
  43292c:	csel	x28, x28, x1, hi  // hi = pmore
  432930:	ldr	x0, [x2]
  432934:	cbz	x0, 432fdc <ASN1_generate_nconf@plt+0x1466c>
  432938:	ldr	x0, [x21]
  43293c:	mov	w1, w26
  432940:	bl	41d790 <RAND_bytes@plt>
  432944:	cmp	w0, #0x0
  432948:	mov	w0, #0x0                   	// #0
  43294c:	b.le	432b4c <ASN1_generate_nconf@plt+0x141dc>
  432950:	cbz	x28, 432ac0 <ASN1_generate_nconf@plt+0x14150>
  432954:	ldr	x2, [x21]
  432958:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43295c:	add	x0, x0, #0xa60
  432960:	cmp	x28, #0x2
  432964:	add	x0, x0, #0x10
  432968:	ldrb	w1, [x2]
  43296c:	and	w1, w1, #0x3f
  432970:	ldrb	w1, [x0, w1, sxtw]
  432974:	strb	w1, [x2]
  432978:	ldr	x2, [x21]
  43297c:	ldrb	w1, [x2, #1]
  432980:	and	w1, w1, #0x3f
  432984:	ldrb	w1, [x0, w1, sxtw]
  432988:	strb	w1, [x2, #1]
  43298c:	b.eq	432ac0 <ASN1_generate_nconf@plt+0x14150>  // b.none
  432990:	ldr	x2, [x21]
  432994:	cmp	x28, #0x8
  432998:	ldrb	w1, [x2, #2]
  43299c:	and	w1, w1, #0x3f
  4329a0:	ldrb	w1, [x0, w1, sxtw]
  4329a4:	strb	w1, [x2, #2]
  4329a8:	ldr	x2, [x21]
  4329ac:	ldrb	w1, [x2, #3]
  4329b0:	and	w1, w1, #0x3f
  4329b4:	ldrb	w1, [x0, w1, sxtw]
  4329b8:	strb	w1, [x2, #3]
  4329bc:	ldr	x2, [x21]
  4329c0:	ldrb	w1, [x2, #4]
  4329c4:	and	w1, w1, #0x3f
  4329c8:	ldrb	w1, [x0, w1, sxtw]
  4329cc:	strb	w1, [x2, #4]
  4329d0:	ldr	x2, [x21]
  4329d4:	ldrb	w1, [x2, #5]
  4329d8:	and	w1, w1, #0x3f
  4329dc:	ldrb	w1, [x0, w1, sxtw]
  4329e0:	strb	w1, [x2, #5]
  4329e4:	ldr	x2, [x21]
  4329e8:	ldrb	w1, [x2, #6]
  4329ec:	and	w1, w1, #0x3f
  4329f0:	ldrb	w1, [x0, w1, sxtw]
  4329f4:	strb	w1, [x2, #6]
  4329f8:	ldr	x2, [x21]
  4329fc:	ldrb	w1, [x2, #7]
  432a00:	and	w1, w1, #0x3f
  432a04:	ldrb	w1, [x0, w1, sxtw]
  432a08:	strb	w1, [x2, #7]
  432a0c:	b.eq	432ac0 <ASN1_generate_nconf@plt+0x14150>  // b.none
  432a10:	ldr	x2, [x21]
  432a14:	cmp	x28, #0xa
  432a18:	ldrb	w1, [x2, #8]
  432a1c:	and	w1, w1, #0x3f
  432a20:	ldrb	w1, [x0, w1, sxtw]
  432a24:	strb	w1, [x2, #8]
  432a28:	ldr	x2, [x21]
  432a2c:	ldrb	w1, [x2, #9]
  432a30:	and	w1, w1, #0x3f
  432a34:	ldrb	w1, [x0, w1, sxtw]
  432a38:	strb	w1, [x2, #9]
  432a3c:	b.eq	432ac0 <ASN1_generate_nconf@plt+0x14150>  // b.none
  432a40:	ldr	x2, [x21]
  432a44:	cmp	x28, #0x10
  432a48:	ldrb	w1, [x2, #10]
  432a4c:	and	w1, w1, #0x3f
  432a50:	ldrb	w1, [x0, w1, sxtw]
  432a54:	strb	w1, [x2, #10]
  432a58:	ldr	x2, [x21]
  432a5c:	ldrb	w1, [x2, #11]
  432a60:	and	w1, w1, #0x3f
  432a64:	ldrb	w1, [x0, w1, sxtw]
  432a68:	strb	w1, [x2, #11]
  432a6c:	ldr	x2, [x21]
  432a70:	ldrb	w1, [x2, #12]
  432a74:	and	w1, w1, #0x3f
  432a78:	ldrb	w1, [x0, w1, sxtw]
  432a7c:	strb	w1, [x2, #12]
  432a80:	ldr	x2, [x21]
  432a84:	ldrb	w1, [x2, #13]
  432a88:	and	w1, w1, #0x3f
  432a8c:	ldrb	w1, [x0, w1, sxtw]
  432a90:	strb	w1, [x2, #13]
  432a94:	ldr	x2, [x21]
  432a98:	ldrb	w1, [x2, #14]
  432a9c:	and	w1, w1, #0x3f
  432aa0:	ldrb	w1, [x0, w1, sxtw]
  432aa4:	strb	w1, [x2, #14]
  432aa8:	b.ne	433030 <ASN1_generate_nconf@plt+0x146c0>  // b.any
  432aac:	ldr	x2, [x21]
  432ab0:	ldrb	w1, [x2, #15]
  432ab4:	and	w1, w1, #0x3f
  432ab8:	ldrb	w0, [x0, w1, sxtw]
  432abc:	strb	w0, [x2, #15]
  432ac0:	ldr	x0, [x21]
  432ac4:	strb	wzr, [x0, x28]
  432ac8:	mov	x0, x19
  432acc:	bl	41e440 <strlen@plt>
  432ad0:	cmp	x0, x27
  432ad4:	b.hi	432b68 <ASN1_generate_nconf@plt+0x141f8>  // b.pmore
  432ad8:	cmp	w24, #0x1
  432adc:	b.eq	432b78 <ASN1_generate_nconf@plt+0x14208>  // b.none
  432ae0:	sub	w0, w24, #0x2
  432ae4:	cmp	w0, #0x1
  432ae8:	b.hi	432ba8 <ASN1_generate_nconf@plt+0x14238>  // b.pmore
  432aec:	ldr	x2, [x21]
  432af0:	cmp	w24, #0x2
  432af4:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  432af8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  432afc:	add	x0, x0, #0x438
  432b00:	add	x1, x1, #0x7e0
  432b04:	csel	x1, x1, x0, ne  // ne = any
  432b08:	mov	x0, x19
  432b0c:	bl	432230 <ASN1_generate_nconf@plt+0x138c0>
  432b10:	mov	x2, x0
  432b14:	cmp	w22, #0x0
  432b18:	cset	w0, ne  // ne = any
  432b1c:	cmp	w20, #0x0
  432b20:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  432b24:	b.ne	432b9c <ASN1_generate_nconf@plt+0x1422c>  // b.any
  432b28:	cmp	w20, #0x0
  432b2c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  432b30:	b.eq	432df8 <ASN1_generate_nconf@plt+0x14488>  // b.none
  432b34:	mov	x3, x19
  432b38:	mov	x0, x23
  432b3c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  432b40:	add	x1, x1, #0x838
  432b44:	bl	419740 <BIO_printf@plt>
  432b48:	mov	w0, #0x1                   	// #1
  432b4c:	ldp	x19, x20, [sp, #16]
  432b50:	ldp	x21, x22, [sp, #32]
  432b54:	ldp	x23, x24, [sp, #48]
  432b58:	ldp	x25, x26, [sp, #64]
  432b5c:	ldp	x27, x28, [sp, #80]
  432b60:	ldp	x29, x30, [sp], #352
  432b64:	ret
  432b68:	cbz	w25, 432e34 <ASN1_generate_nconf@plt+0x144c4>
  432b6c:	strb	wzr, [x19, x27]
  432b70:	cmp	w24, #0x1
  432b74:	b.ne	432ae0 <ASN1_generate_nconf@plt+0x14170>  // b.any
  432b78:	ldr	x1, [x21]
  432b7c:	mov	x0, x19
  432b80:	bl	41d0a0 <DES_crypt@plt>
  432b84:	mov	x2, x0
  432b88:	cmp	w22, #0x0
  432b8c:	cset	w0, ne  // ne = any
  432b90:	cmp	w20, #0x0
  432b94:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  432b98:	b.eq	432b28 <ASN1_generate_nconf@plt+0x141b8>  // b.none
  432b9c:	mov	x3, x2
  432ba0:	mov	x2, x19
  432ba4:	b	432b38 <ASN1_generate_nconf@plt+0x141c8>
  432ba8:	cmp	w24, #0x6
  432bac:	b.ne	432bcc <ASN1_generate_nconf@plt+0x1425c>  // b.any
  432bb0:	ldr	x2, [x21]
  432bb4:	mov	x0, x19
  432bb8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  432bbc:	add	x1, x1, #0xdc8
  432bc0:	bl	432230 <ASN1_generate_nconf@plt+0x138c0>
  432bc4:	mov	x2, x0
  432bc8:	b	432b14 <ASN1_generate_nconf@plt+0x141a4>
  432bcc:	sub	w0, w24, #0x4
  432bd0:	cmp	w0, #0x1
  432bd4:	b.hi	433138 <ASN1_generate_nconf@plt+0x147c8>  // b.pmore
  432bd8:	mov	x0, x19
  432bdc:	bl	41e440 <strlen@plt>
  432be0:	str	x0, [sp, #112]
  432be4:	cmp	w24, #0x4
  432be8:	ldr	x21, [x21]
  432bec:	b.eq	432fc0 <ASN1_generate_nconf@plt+0x14650>  // b.none
  432bf0:	bl	41df40 <EVP_sha512@plt>
  432bf4:	adrp	x24, 485000 <ASN1_generate_nconf@plt+0x66690>
  432bf8:	add	x24, x24, #0xc68
  432bfc:	str	x0, [sp, #120]
  432c00:	mov	x0, #0x40                  	// #64
  432c04:	str	x0, [sp, #104]
  432c08:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  432c0c:	add	x25, x25, #0xa60
  432c10:	add	x1, x25, #0x50
  432c14:	mov	x0, x21
  432c18:	mov	x2, #0x7                   	// #7
  432c1c:	bl	41b450 <strncmp@plt>
  432c20:	cbz	w0, 432e54 <ASN1_generate_nconf@plt+0x144e4>
  432c24:	mov	x1, x24
  432c28:	mov	x2, #0x2                   	// #2
  432c2c:	add	x0, sp, #0xb0
  432c30:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432c34:	mov	x1, x21
  432c38:	mov	x2, #0x11                  	// #17
  432c3c:	add	x28, sp, #0xb8
  432c40:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  432c44:	add	x21, x21, #0xc0
  432c48:	mov	x0, x28
  432c4c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432c50:	add	x26, x21, #0x30
  432c54:	add	x27, x25, #0x8
  432c58:	mov	x0, x28
  432c5c:	bl	41e440 <strlen@plt>
  432c60:	strb	wzr, [x21, #48]
  432c64:	mov	x1, x27
  432c68:	mov	x2, #0x7c                  	// #124
  432c6c:	str	x0, [sp, #128]
  432c70:	mov	x0, x26
  432c74:	bl	41a410 <OPENSSL_strlcat@plt>
  432c78:	mov	x0, #0x3                   	// #3
  432c7c:	add	x1, sp, #0xb0
  432c80:	mov	x2, #0x7c                  	// #124
  432c84:	str	x0, [sp, #136]
  432c88:	mov	x0, x26
  432c8c:	bl	41a410 <OPENSSL_strlcat@plt>
  432c90:	mov	w3, #0x1388                	// #5000
  432c94:	mov	x0, x26
  432c98:	mov	x1, x27
  432c9c:	mov	x2, #0x7c                  	// #124
  432ca0:	str	w3, [sp, #148]
  432ca4:	bl	41a410 <OPENSSL_strlcat@plt>
  432ca8:	mov	x1, x28
  432cac:	add	x27, x21, #0x30
  432cb0:	mov	x2, #0x7c                  	// #124
  432cb4:	mov	x0, x27
  432cb8:	bl	41a410 <OPENSSL_strlcat@plt>
  432cbc:	mov	x0, x27
  432cc0:	bl	41e440 <strlen@plt>
  432cc4:	ldp	x26, x1, [sp, #128]
  432cc8:	add	x26, x26, x1
  432ccc:	cmp	x0, x26
  432cd0:	b.hi	433000 <ASN1_generate_nconf@plt+0x14690>  // b.pmore
  432cd4:	bl	41bea0 <EVP_MD_CTX_new@plt>
  432cd8:	mov	x27, x0
  432cdc:	cbz	x0, 433000 <ASN1_generate_nconf@plt+0x14690>
  432ce0:	ldr	x1, [sp, #120]
  432ce4:	mov	x2, #0x0                   	// #0
  432ce8:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432cec:	cbz	w0, 432f5c <ASN1_generate_nconf@plt+0x145ec>
  432cf0:	ldr	x2, [sp, #112]
  432cf4:	mov	x1, x19
  432cf8:	mov	x0, x27
  432cfc:	bl	41afc0 <EVP_DigestUpdate@plt>
  432d00:	cbz	w0, 432f5c <ASN1_generate_nconf@plt+0x145ec>
  432d04:	ldr	x26, [sp, #128]
  432d08:	mov	x1, x28
  432d0c:	mov	x0, x27
  432d10:	mov	x2, x26
  432d14:	bl	41afc0 <EVP_DigestUpdate@plt>
  432d18:	cbz	w0, 432f5c <ASN1_generate_nconf@plt+0x145ec>
  432d1c:	bl	41bea0 <EVP_MD_CTX_new@plt>
  432d20:	mov	x3, x0
  432d24:	cbz	x0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432d28:	ldr	x1, [sp, #120]
  432d2c:	mov	x2, #0x0                   	// #0
  432d30:	str	x0, [sp, #136]
  432d34:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432d38:	ldr	x3, [sp, #136]
  432d3c:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432d40:	ldr	x2, [sp, #112]
  432d44:	mov	x0, x3
  432d48:	mov	x1, x19
  432d4c:	bl	41afc0 <EVP_DigestUpdate@plt>
  432d50:	ldr	x3, [sp, #136]
  432d54:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432d58:	mov	x0, x3
  432d5c:	mov	x2, x26
  432d60:	mov	x1, x28
  432d64:	bl	41afc0 <EVP_DigestUpdate@plt>
  432d68:	ldr	x3, [sp, #136]
  432d6c:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432d70:	ldr	x26, [sp, #112]
  432d74:	mov	x0, x3
  432d78:	mov	x1, x19
  432d7c:	mov	x2, x26
  432d80:	bl	41afc0 <EVP_DigestUpdate@plt>
  432d84:	ldr	x3, [sp, #136]
  432d88:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432d8c:	mov	x0, x3
  432d90:	add	x1, sp, #0xd0
  432d94:	mov	x2, #0x0                   	// #0
  432d98:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432d9c:	ldr	x3, [sp, #136]
  432da0:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  432da4:	ldr	x0, [sp, #104]
  432da8:	cmp	x0, x26
  432dac:	b.cc	432dc0 <ASN1_generate_nconf@plt+0x14450>  // b.lo, b.ul, b.last
  432db0:	b	4330a4 <ASN1_generate_nconf@plt+0x14734>
  432db4:	ldr	x0, [sp, #104]
  432db8:	cmp	x0, x26
  432dbc:	b.cs	433038 <ASN1_generate_nconf@plt+0x146c8>  // b.hs, b.nlast
  432dc0:	ldr	x0, [sp, #104]
  432dc4:	add	x1, sp, #0xd0
  432dc8:	str	x3, [sp, #136]
  432dcc:	mov	x2, x0
  432dd0:	sub	x26, x26, x0
  432dd4:	mov	x0, x27
  432dd8:	bl	41afc0 <EVP_DigestUpdate@plt>
  432ddc:	ldr	x3, [sp, #136]
  432de0:	cbnz	w0, 432db4 <ASN1_generate_nconf@plt+0x14444>
  432de4:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  432de8:	mov	x28, #0x0                   	// #0
  432dec:	add	x26, x26, #0x7d0
  432df0:	mov	x4, #0x0                   	// #0
  432df4:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  432df8:	mov	x0, x23
  432dfc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  432e00:	add	x1, x1, #0xa48
  432e04:	bl	419740 <BIO_printf@plt>
  432e08:	mov	w0, #0x1                   	// #1
  432e0c:	ldp	x19, x20, [sp, #16]
  432e10:	ldp	x21, x22, [sp, #32]
  432e14:	ldp	x23, x24, [sp, #48]
  432e18:	ldp	x25, x26, [sp, #64]
  432e1c:	ldp	x27, x28, [sp, #80]
  432e20:	ldp	x29, x30, [sp], #352
  432e24:	ret
  432e28:	mov	w26, #0x2                   	// #2
  432e2c:	mov	x28, #0x2                   	// #2
  432e30:	b	432930 <ASN1_generate_nconf@plt+0x13fc0>
  432e34:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  432e38:	mov	w2, w27
  432e3c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  432e40:	add	x1, x1, #0x7f8
  432e44:	ldr	x0, [x0, #152]
  432e48:	bl	419740 <BIO_printf@plt>
  432e4c:	strb	wzr, [x19, x27]
  432e50:	b	432b70 <ASN1_generate_nconf@plt+0x14200>
  432e54:	add	x6, sp, #0x110
  432e58:	mov	w2, #0xa                   	// #10
  432e5c:	mov	x1, x6
  432e60:	add	x0, x21, #0x7
  432e64:	str	x6, [sp, #128]
  432e68:	bl	41cea0 <strtoul@plt>
  432e6c:	ldr	x1, [sp, #272]
  432e70:	mov	x2, #0x0                   	// #0
  432e74:	ldrb	w3, [x1]
  432e78:	cmp	w3, #0x24
  432e7c:	b.ne	432b14 <ASN1_generate_nconf@plt+0x141a4>  // b.any
  432e80:	add	x21, x1, #0x1
  432e84:	mov	x1, #0xc9ff                	// #51711
  432e88:	movk	x1, #0x3b9a, lsl #16
  432e8c:	str	w1, [sp, #148]
  432e90:	cmp	x0, x1
  432e94:	ldr	x6, [sp, #128]
  432e98:	b.ls	43301c <ASN1_generate_nconf@plt+0x146ac>  // b.plast
  432e9c:	mov	x1, x24
  432ea0:	add	x0, sp, #0xb0
  432ea4:	mov	x2, #0x2                   	// #2
  432ea8:	str	x6, [sp, #152]
  432eac:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432eb0:	add	x28, sp, #0xb8
  432eb4:	mov	x1, x21
  432eb8:	mov	x2, #0x11                  	// #17
  432ebc:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  432ec0:	add	x21, x21, #0xc0
  432ec4:	mov	x0, x28
  432ec8:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432ecc:	add	x26, x21, #0x30
  432ed0:	add	x27, x25, #0x8
  432ed4:	mov	x0, x28
  432ed8:	bl	41e440 <strlen@plt>
  432edc:	mov	x1, x27
  432ee0:	mov	x2, #0x7c                  	// #124
  432ee4:	strb	wzr, [x21, #48]
  432ee8:	str	x0, [sp, #128]
  432eec:	mov	x0, x26
  432ef0:	bl	41a410 <OPENSSL_strlcat@plt>
  432ef4:	mov	x0, #0x14                  	// #20
  432ef8:	add	x1, sp, #0xb0
  432efc:	mov	x2, #0x7c                  	// #124
  432f00:	str	x0, [sp, #136]
  432f04:	mov	x0, x26
  432f08:	bl	41a410 <OPENSSL_strlcat@plt>
  432f0c:	mov	x1, x27
  432f10:	mov	x0, x26
  432f14:	mov	x2, #0x7c                  	// #124
  432f18:	bl	41a410 <OPENSSL_strlcat@plt>
  432f1c:	ldr	w2, [sp, #148]
  432f20:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  432f24:	ldr	x6, [sp, #152]
  432f28:	add	x1, x1, #0x828
  432f2c:	mov	x0, x6
  432f30:	bl	41dfc0 <sprintf@plt>
  432f34:	ldr	x6, [sp, #152]
  432f38:	mov	x0, x26
  432f3c:	mov	x2, #0x7c                  	// #124
  432f40:	mov	x1, x6
  432f44:	bl	41a410 <OPENSSL_strlcat@plt>
  432f48:	mov	x0, x26
  432f4c:	mov	x1, x27
  432f50:	mov	x2, #0x7c                  	// #124
  432f54:	bl	41a410 <OPENSSL_strlcat@plt>
  432f58:	b	432ca8 <ASN1_generate_nconf@plt+0x14338>
  432f5c:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  432f60:	add	x26, x26, #0x7d0
  432f64:	mov	x28, #0x0                   	// #0
  432f68:	mov	x4, #0x0                   	// #0
  432f6c:	mov	x3, #0x0                   	// #0
  432f70:	mov	x0, x3
  432f74:	str	x4, [sp, #104]
  432f78:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432f7c:	mov	x0, x27
  432f80:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432f84:	ldr	x4, [sp, #104]
  432f88:	mov	x1, x26
  432f8c:	mov	w2, #0x300                 	// #768
  432f90:	mov	x0, x4
  432f94:	bl	41b1e0 <CRYPTO_free@plt>
  432f98:	mov	x0, x28
  432f9c:	mov	x1, x26
  432fa0:	mov	w2, #0x301                 	// #769
  432fa4:	bl	41b1e0 <CRYPTO_free@plt>
  432fa8:	mov	w2, #0x302                 	// #770
  432fac:	mov	x1, x26
  432fb0:	mov	x0, #0x0                   	// #0
  432fb4:	bl	41b1e0 <CRYPTO_free@plt>
  432fb8:	mov	x2, #0x0                   	// #0
  432fbc:	b	432b14 <ASN1_generate_nconf@plt+0x141a4>
  432fc0:	bl	41e040 <EVP_sha256@plt>
  432fc4:	adrp	x24, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  432fc8:	add	x24, x24, #0xa10
  432fcc:	str	x0, [sp, #120]
  432fd0:	mov	x0, #0x20                  	// #32
  432fd4:	str	x0, [sp, #104]
  432fd8:	b	432c08 <ASN1_generate_nconf@plt+0x14298>
  432fdc:	add	w0, w28, #0x1
  432fe0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  432fe4:	add	x1, x1, #0x7e8
  432fe8:	str	x2, [sp, #104]
  432fec:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  432ff0:	ldr	x2, [sp, #104]
  432ff4:	str	x0, [x2]
  432ff8:	str	x0, [x21]
  432ffc:	b	43293c <ASN1_generate_nconf@plt+0x13fcc>
  433000:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  433004:	mov	x28, #0x0                   	// #0
  433008:	add	x26, x26, #0x7d0
  43300c:	mov	x4, #0x0                   	// #0
  433010:	mov	x3, #0x0                   	// #0
  433014:	mov	x27, #0x0                   	// #0
  433018:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  43301c:	cmp	x0, #0x3e8
  433020:	mov	w1, #0x3e8                 	// #1000
  433024:	csel	w0, w0, w1, cs  // cs = hs, nlast
  433028:	str	w0, [sp, #148]
  43302c:	b	432e9c <ASN1_generate_nconf@plt+0x1452c>
  433030:	mov	x28, #0xf                   	// #15
  433034:	b	432ac0 <ASN1_generate_nconf@plt+0x14150>
  433038:	mov	x2, x26
  43303c:	add	x1, sp, #0xd0
  433040:	mov	x0, x27
  433044:	str	x3, [sp, #136]
  433048:	bl	41afc0 <EVP_DigestUpdate@plt>
  43304c:	ldr	x3, [sp, #136]
  433050:	cbz	w0, 433090 <ASN1_generate_nconf@plt+0x14720>
  433054:	ldr	x26, [sp, #112]
  433058:	b	433064 <ASN1_generate_nconf@plt+0x146f4>
  43305c:	lsr	x26, x26, #1
  433060:	cbz	x26, 4330c8 <ASN1_generate_nconf@plt+0x14758>
  433064:	add	x1, sp, #0xd0
  433068:	ldr	x2, [sp, #104]
  43306c:	tbnz	w26, #0, 433078 <ASN1_generate_nconf@plt+0x14708>
  433070:	ldr	x2, [sp, #112]
  433074:	mov	x1, x19
  433078:	mov	x0, x27
  43307c:	str	x3, [sp, #136]
  433080:	bl	41afc0 <EVP_DigestUpdate@plt>
  433084:	ldr	x3, [sp, #136]
  433088:	cbnz	w0, 43305c <ASN1_generate_nconf@plt+0x146ec>
  43308c:	b	432de4 <ASN1_generate_nconf@plt+0x14474>
  433090:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  433094:	mov	x28, #0x0                   	// #0
  433098:	add	x26, x26, #0x7d0
  43309c:	mov	x4, #0x0                   	// #0
  4330a0:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  4330a4:	ldr	x26, [sp, #112]
  4330a8:	add	x1, sp, #0xd0
  4330ac:	mov	x0, x27
  4330b0:	str	x3, [sp, #136]
  4330b4:	mov	x2, x26
  4330b8:	bl	41afc0 <EVP_DigestUpdate@plt>
  4330bc:	ldr	x3, [sp, #136]
  4330c0:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  4330c4:	cbnz	x26, 433054 <ASN1_generate_nconf@plt+0x146e4>
  4330c8:	add	x1, sp, #0xd0
  4330cc:	mov	x0, x27
  4330d0:	mov	x2, #0x0                   	// #0
  4330d4:	str	x3, [sp, #136]
  4330d8:	bl	41b320 <EVP_DigestFinal_ex@plt>
  4330dc:	ldr	x3, [sp, #136]
  4330e0:	cbz	w0, 433138 <ASN1_generate_nconf@plt+0x147c8>
  4330e4:	ldr	x1, [sp, #120]
  4330e8:	mov	x0, x3
  4330ec:	mov	x2, #0x0                   	// #0
  4330f0:	str	x3, [sp, #136]
  4330f4:	bl	4196e0 <EVP_DigestInit_ex@plt>
  4330f8:	ldr	x3, [sp, #136]
  4330fc:	cbz	w0, 432de4 <ASN1_generate_nconf@plt+0x14474>
  433100:	ldr	x0, [sp, #112]
  433104:	mov	x26, x0
  433108:	cbnz	x0, 433118 <ASN1_generate_nconf@plt+0x147a8>
  43310c:	b	433140 <ASN1_generate_nconf@plt+0x147d0>
  433110:	subs	x26, x26, #0x1
  433114:	b.eq	433140 <ASN1_generate_nconf@plt+0x147d0>  // b.none
  433118:	ldr	x2, [sp, #112]
  43311c:	mov	x0, x3
  433120:	mov	x1, x19
  433124:	str	x3, [sp, #136]
  433128:	bl	41afc0 <EVP_DigestUpdate@plt>
  43312c:	ldr	x3, [sp, #136]
  433130:	cbnz	w0, 433110 <ASN1_generate_nconf@plt+0x147a0>
  433134:	b	432de4 <ASN1_generate_nconf@plt+0x14474>
  433138:	mov	x2, #0x0                   	// #0
  43313c:	b	432b14 <ASN1_generate_nconf@plt+0x141a4>
  433140:	add	x6, sp, #0x110
  433144:	mov	x0, x3
  433148:	mov	x1, x6
  43314c:	mov	x2, #0x0                   	// #0
  433150:	str	x3, [sp, #136]
  433154:	str	x6, [sp, #152]
  433158:	bl	41b320 <EVP_DigestFinal_ex@plt>
  43315c:	ldr	x3, [sp, #136]
  433160:	ldr	x6, [sp, #152]
  433164:	cbz	w0, 433138 <ASN1_generate_nconf@plt+0x147c8>
  433168:	ldr	x0, [sp, #112]
  43316c:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  433170:	add	x26, x26, #0x7d0
  433174:	mov	w2, #0x289                 	// #649
  433178:	mov	x1, x26
  43317c:	str	x3, [sp, #136]
  433180:	str	x6, [sp, #152]
  433184:	bl	41c9d0 <CRYPTO_zalloc@plt>
  433188:	mov	x4, x0
  43318c:	ldr	x3, [sp, #136]
  433190:	cbz	x0, 43339c <ASN1_generate_nconf@plt+0x14a2c>
  433194:	ldp	x1, x7, [sp, #104]
  433198:	ldr	x6, [sp, #152]
  43319c:	cmp	x1, x7
  4331a0:	b.cs	433390 <ASN1_generate_nconf@plt+0x14a20>  // b.hs, b.nlast
  4331a4:	mov	x5, x0
  4331a8:	ldr	x0, [sp, #104]
  4331ac:	mov	x1, x6
  4331b0:	str	x6, [sp, #136]
  4331b4:	sub	x7, x7, x0
  4331b8:	mov	x2, x0
  4331bc:	mov	x0, x5
  4331c0:	stp	x7, x3, [sp, #152]
  4331c4:	str	x4, [sp, #168]
  4331c8:	bl	41a800 <memcpy@plt>
  4331cc:	ldp	x7, x3, [sp, #152]
  4331d0:	mov	x5, x0
  4331d4:	ldr	x0, [sp, #104]
  4331d8:	ldr	x6, [sp, #136]
  4331dc:	add	x5, x5, x0
  4331e0:	cmp	x0, x7
  4331e4:	ldr	x4, [sp, #168]
  4331e8:	b.cc	4331a8 <ASN1_generate_nconf@plt+0x14838>  // b.lo, b.ul, b.last
  4331ec:	mov	x2, x7
  4331f0:	mov	x1, x6
  4331f4:	mov	x0, x5
  4331f8:	str	x3, [sp, #136]
  4331fc:	stp	x6, x4, [sp, #152]
  433200:	bl	41a800 <memcpy@plt>
  433204:	mov	x2, #0x0                   	// #0
  433208:	ldr	x1, [sp, #120]
  43320c:	ldr	x3, [sp, #136]
  433210:	mov	x0, x3
  433214:	bl	4196e0 <EVP_DigestInit_ex@plt>
  433218:	ldr	x3, [sp, #136]
  43321c:	ldr	x4, [sp, #160]
  433220:	cbz	w0, 43339c <ASN1_generate_nconf@plt+0x14a2c>
  433224:	ldrb	w0, [sp, #208]
  433228:	ldr	x6, [sp, #152]
  43322c:	add	x0, x0, #0x10
  433230:	str	x0, [sp, #136]
  433234:	ldr	x2, [sp, #128]
  433238:	mov	x0, x3
  43323c:	mov	x1, x28
  433240:	stp	x3, x4, [sp, #152]
  433244:	str	x6, [sp, #168]
  433248:	bl	41afc0 <EVP_DigestUpdate@plt>
  43324c:	ldp	x3, x4, [sp, #152]
  433250:	cbz	w0, 43339c <ASN1_generate_nconf@plt+0x14a2c>
  433254:	ldr	x0, [sp, #136]
  433258:	ldr	x6, [sp, #168]
  43325c:	subs	x0, x0, #0x1
  433260:	str	x0, [sp, #136]
  433264:	b.ne	433234 <ASN1_generate_nconf@plt+0x148c4>  // b.any
  433268:	mov	x1, x6
  43326c:	mov	x0, x3
  433270:	mov	x2, #0x0                   	// #0
  433274:	stp	x6, x4, [sp, #160]
  433278:	bl	41b320 <EVP_DigestFinal_ex@plt>
  43327c:	cbz	w0, 433138 <ASN1_generate_nconf@plt+0x147c8>
  433280:	ldr	x0, [sp, #128]
  433284:	mov	x1, x26
  433288:	mov	w2, #0x29a                 	// #666
  43328c:	bl	41c9d0 <CRYPTO_zalloc@plt>
  433290:	mov	x28, x0
  433294:	ldp	x3, x6, [sp, #152]
  433298:	ldr	x4, [sp, #168]
  43329c:	cbz	x0, 432f70 <ASN1_generate_nconf@plt+0x14600>
  4332a0:	ldr	x2, [sp, #128]
  4332a4:	mov	x1, x6
  4332a8:	stp	x3, x4, [sp, #152]
  4332ac:	bl	41a800 <memcpy@plt>
  4332b0:	ldp	x3, x4, [sp, #152]
  4332b4:	b	433358 <ASN1_generate_nconf@plt+0x149e8>
  4332b8:	ldr	x2, [sp, #112]
  4332bc:	mov	x1, x4
  4332c0:	mov	x0, x3
  4332c4:	stp	x3, x4, [sp, #160]
  4332c8:	bl	41afc0 <EVP_DigestUpdate@plt>
  4332cc:	ldp	x3, x4, [sp, #160]
  4332d0:	cbz	w0, 432f70 <ASN1_generate_nconf@plt+0x14600>
  4332d4:	ldr	x0, [sp, #136]
  4332d8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4332dc:	movk	x1, #0xaaab
  4332e0:	mul	x1, x0, x1
  4332e4:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  4332e8:	cmp	x1, x0
  4332ec:	b.hi	433900 <ASN1_generate_nconf@plt+0x14f90>  // b.pmore
  4332f0:	ldr	x2, [sp, #136]
  4332f4:	mov	x1, #0x7                   	// #7
  4332f8:	udiv	x0, x2, x1
  4332fc:	msub	x0, x0, x1, x2
  433300:	cbnz	x0, 4338e0 <ASN1_generate_nconf@plt+0x14f70>
  433304:	ldr	x0, [sp, #152]
  433308:	cbnz	x0, 4333a4 <ASN1_generate_nconf@plt+0x14a34>
  43330c:	ldr	x2, [sp, #112]
  433310:	mov	x1, x4
  433314:	mov	x0, x3
  433318:	stp	x3, x4, [sp, #152]
  43331c:	bl	41afc0 <EVP_DigestUpdate@plt>
  433320:	ldp	x3, x4, [sp, #152]
  433324:	cbz	w0, 432f70 <ASN1_generate_nconf@plt+0x14600>
  433328:	mov	x0, x3
  43332c:	add	x1, sp, #0xd0
  433330:	mov	x2, #0x0                   	// #0
  433334:	bl	41b320 <EVP_DigestFinal_ex@plt>
  433338:	ldp	x3, x4, [sp, #152]
  43333c:	cbz	w0, 432f70 <ASN1_generate_nconf@plt+0x14600>
  433340:	ldr	x0, [sp, #136]
  433344:	ldr	w1, [sp, #148]
  433348:	add	x0, x0, #0x1
  43334c:	str	x0, [sp, #136]
  433350:	cmp	x0, w1, uxtw
  433354:	b.cs	4333b0 <ASN1_generate_nconf@plt+0x14a40>  // b.hs, b.nlast
  433358:	ldr	x1, [sp, #120]
  43335c:	mov	x0, x3
  433360:	mov	x2, #0x0                   	// #0
  433364:	stp	x3, x4, [sp, #152]
  433368:	bl	4196e0 <EVP_DigestInit_ex@plt>
  43336c:	ldp	x3, x4, [sp, #152]
  433370:	cbz	w0, 432f70 <ASN1_generate_nconf@plt+0x14600>
  433374:	ldr	x0, [sp, #136]
  433378:	and	x1, x0, #0x1
  43337c:	str	x1, [sp, #152]
  433380:	tbnz	w0, #0, 4332b8 <ASN1_generate_nconf@plt+0x14948>
  433384:	add	x1, sp, #0xd0
  433388:	ldr	x2, [sp, #104]
  43338c:	b	4332c0 <ASN1_generate_nconf@plt+0x14950>
  433390:	mov	x5, x0
  433394:	ldr	x7, [sp, #112]
  433398:	b	4331ec <ASN1_generate_nconf@plt+0x1487c>
  43339c:	mov	x28, #0x0                   	// #0
  4333a0:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  4333a4:	add	x1, sp, #0xd0
  4333a8:	ldr	x2, [sp, #104]
  4333ac:	b	433314 <ASN1_generate_nconf@plt+0x149a4>
  4333b0:	mov	x0, x3
  4333b4:	str	x4, [sp, #104]
  4333b8:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4333bc:	mov	x0, x27
  4333c0:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4333c4:	ldr	x4, [sp, #104]
  4333c8:	mov	x1, x26
  4333cc:	mov	w2, #0x2ba                 	// #698
  4333d0:	add	x27, x21, #0x30
  4333d4:	mov	x0, x4
  4333d8:	bl	41b1e0 <CRYPTO_free@plt>
  4333dc:	mov	x1, x26
  4333e0:	mov	w2, #0x2bb                 	// #699
  4333e4:	mov	x0, x28
  4333e8:	bl	41b1e0 <CRYPTO_free@plt>
  4333ec:	mov	x0, x27
  4333f0:	bl	41e440 <strlen@plt>
  4333f4:	mov	x2, x0
  4333f8:	ldrb	w3, [x24]
  4333fc:	mov	w4, #0x24                  	// #36
  433400:	add	x1, x27, x0
  433404:	strb	w4, [x27, x2]
  433408:	cmp	w3, #0x35
  43340c:	add	x0, x1, #0x1
  433410:	b.eq	433934 <ASN1_generate_nconf@plt+0x14fc4>  // b.none
  433414:	cmp	w3, #0x36
  433418:	b.ne	433920 <ASN1_generate_nconf@plt+0x14fb0>  // b.any
  43341c:	ldrb	w3, [sp, #229]
  433420:	add	x4, x1, #0x5
  433424:	ldrb	w2, [sp, #208]
  433428:	add	x6, x25, #0x10
  43342c:	ldrb	w5, [sp, #250]
  433430:	lsl	w3, w3, #8
  433434:	orr	w2, w3, w2, lsl #16
  433438:	orr	w2, w2, w5
  43343c:	and	x3, x2, #0x3f
  433440:	lsr	w2, w2, #6
  433444:	ldrb	w3, [x6, x3]
  433448:	strb	w3, [x0], #1
  43344c:	cmp	x0, x4
  433450:	b.ne	43343c <ASN1_generate_nconf@plt+0x14acc>  // b.any
  433454:	ldrb	w3, [sp, #251]
  433458:	add	x4, x1, #0x9
  43345c:	ldrb	w2, [sp, #230]
  433460:	add	x6, x25, #0x10
  433464:	ldrb	w5, [sp, #209]
  433468:	lsl	w3, w3, #8
  43346c:	orr	w2, w3, w2, lsl #16
  433470:	orr	w2, w2, w5
  433474:	and	x3, x2, #0x3f
  433478:	lsr	w2, w2, #6
  43347c:	ldrb	w3, [x6, x3]
  433480:	strb	w3, [x0], #1
  433484:	cmp	x0, x4
  433488:	b.ne	433474 <ASN1_generate_nconf@plt+0x14b04>  // b.any
  43348c:	ldrb	w3, [sp, #210]
  433490:	add	x4, x1, #0xd
  433494:	ldrb	w2, [sp, #252]
  433498:	add	x6, x25, #0x10
  43349c:	ldrb	w5, [sp, #231]
  4334a0:	lsl	w3, w3, #8
  4334a4:	orr	w2, w3, w2, lsl #16
  4334a8:	orr	w2, w2, w5
  4334ac:	and	x3, x2, #0x3f
  4334b0:	lsr	w2, w2, #6
  4334b4:	ldrb	w3, [x6, x3]
  4334b8:	strb	w3, [x0], #1
  4334bc:	cmp	x0, x4
  4334c0:	b.ne	4334ac <ASN1_generate_nconf@plt+0x14b3c>  // b.any
  4334c4:	ldrb	w3, [sp, #232]
  4334c8:	add	x4, x1, #0x11
  4334cc:	ldrb	w2, [sp, #211]
  4334d0:	add	x6, x25, #0x10
  4334d4:	ldrb	w5, [sp, #253]
  4334d8:	lsl	w3, w3, #8
  4334dc:	orr	w2, w3, w2, lsl #16
  4334e0:	orr	w2, w2, w5
  4334e4:	and	x3, x2, #0x3f
  4334e8:	lsr	w2, w2, #6
  4334ec:	ldrb	w3, [x6, x3]
  4334f0:	strb	w3, [x0], #1
  4334f4:	cmp	x0, x4
  4334f8:	b.ne	4334e4 <ASN1_generate_nconf@plt+0x14b74>  // b.any
  4334fc:	ldrb	w3, [sp, #254]
  433500:	add	x4, x1, #0x15
  433504:	ldrb	w2, [sp, #233]
  433508:	add	x6, x25, #0x10
  43350c:	ldrb	w5, [sp, #212]
  433510:	lsl	w3, w3, #8
  433514:	orr	w2, w3, w2, lsl #16
  433518:	orr	w2, w2, w5
  43351c:	and	x3, x2, #0x3f
  433520:	lsr	w2, w2, #6
  433524:	ldrb	w3, [x6, x3]
  433528:	strb	w3, [x0], #1
  43352c:	cmp	x0, x4
  433530:	b.ne	43351c <ASN1_generate_nconf@plt+0x14bac>  // b.any
  433534:	ldrb	w3, [sp, #213]
  433538:	add	x4, x1, #0x19
  43353c:	ldrb	w2, [sp, #255]
  433540:	add	x6, x25, #0x10
  433544:	ldrb	w5, [sp, #234]
  433548:	lsl	w3, w3, #8
  43354c:	orr	w2, w3, w2, lsl #16
  433550:	orr	w2, w2, w5
  433554:	and	x3, x2, #0x3f
  433558:	lsr	w2, w2, #6
  43355c:	ldrb	w3, [x6, x3]
  433560:	strb	w3, [x0], #1
  433564:	cmp	x0, x4
  433568:	b.ne	433554 <ASN1_generate_nconf@plt+0x14be4>  // b.any
  43356c:	ldrb	w3, [sp, #235]
  433570:	add	x4, x1, #0x1d
  433574:	ldrb	w2, [sp, #214]
  433578:	add	x6, x25, #0x10
  43357c:	ldrb	w5, [sp, #256]
  433580:	lsl	w3, w3, #8
  433584:	orr	w2, w3, w2, lsl #16
  433588:	orr	w2, w2, w5
  43358c:	and	x3, x2, #0x3f
  433590:	lsr	w2, w2, #6
  433594:	ldrb	w3, [x6, x3]
  433598:	strb	w3, [x0], #1
  43359c:	cmp	x0, x4
  4335a0:	b.ne	43358c <ASN1_generate_nconf@plt+0x14c1c>  // b.any
  4335a4:	ldrb	w3, [sp, #257]
  4335a8:	add	x4, x1, #0x21
  4335ac:	ldrb	w2, [sp, #236]
  4335b0:	add	x6, x25, #0x10
  4335b4:	ldrb	w5, [sp, #215]
  4335b8:	lsl	w3, w3, #8
  4335bc:	orr	w2, w3, w2, lsl #16
  4335c0:	orr	w2, w2, w5
  4335c4:	and	x3, x2, #0x3f
  4335c8:	lsr	w2, w2, #6
  4335cc:	ldrb	w3, [x6, x3]
  4335d0:	strb	w3, [x0], #1
  4335d4:	cmp	x0, x4
  4335d8:	b.ne	4335c4 <ASN1_generate_nconf@plt+0x14c54>  // b.any
  4335dc:	ldrb	w3, [sp, #216]
  4335e0:	add	x4, x1, #0x25
  4335e4:	ldrb	w2, [sp, #258]
  4335e8:	add	x6, x25, #0x10
  4335ec:	ldrb	w5, [sp, #237]
  4335f0:	lsl	w3, w3, #8
  4335f4:	orr	w2, w3, w2, lsl #16
  4335f8:	orr	w2, w2, w5
  4335fc:	and	x3, x2, #0x3f
  433600:	lsr	w2, w2, #6
  433604:	ldrb	w3, [x6, x3]
  433608:	strb	w3, [x0], #1
  43360c:	cmp	x0, x4
  433610:	b.ne	4335fc <ASN1_generate_nconf@plt+0x14c8c>  // b.any
  433614:	ldrb	w3, [sp, #238]
  433618:	add	x4, x1, #0x29
  43361c:	ldrb	w2, [sp, #217]
  433620:	add	x6, x25, #0x10
  433624:	ldrb	w5, [sp, #259]
  433628:	lsl	w3, w3, #8
  43362c:	orr	w2, w3, w2, lsl #16
  433630:	orr	w2, w2, w5
  433634:	and	x3, x2, #0x3f
  433638:	lsr	w2, w2, #6
  43363c:	ldrb	w3, [x6, x3]
  433640:	strb	w3, [x0], #1
  433644:	cmp	x0, x4
  433648:	b.ne	433634 <ASN1_generate_nconf@plt+0x14cc4>  // b.any
  43364c:	ldrb	w3, [sp, #260]
  433650:	add	x6, x1, #0x2d
  433654:	ldrb	w2, [sp, #239]
  433658:	add	x5, x25, #0x10
  43365c:	ldrb	w4, [sp, #218]
  433660:	lsl	w3, w3, #8
  433664:	orr	w2, w3, w2, lsl #16
  433668:	orr	w2, w2, w4
  43366c:	and	x3, x2, #0x3f
  433670:	lsr	w2, w2, #6
  433674:	ldrb	w3, [x5, x3]
  433678:	strb	w3, [x0], #1
  43367c:	cmp	x0, x6
  433680:	b.ne	43366c <ASN1_generate_nconf@plt+0x14cfc>  // b.any
  433684:	ldrb	w3, [sp, #219]
  433688:	add	x6, x1, #0x31
  43368c:	ldrb	w2, [sp, #261]
  433690:	add	x5, x25, #0x10
  433694:	ldrb	w4, [sp, #240]
  433698:	lsl	w3, w3, #8
  43369c:	orr	w2, w3, w2, lsl #16
  4336a0:	orr	w2, w2, w4
  4336a4:	and	x3, x2, #0x3f
  4336a8:	lsr	w2, w2, #6
  4336ac:	ldrb	w3, [x5, x3]
  4336b0:	strb	w3, [x0], #1
  4336b4:	cmp	x0, x6
  4336b8:	b.ne	4336a4 <ASN1_generate_nconf@plt+0x14d34>  // b.any
  4336bc:	ldrb	w3, [sp, #241]
  4336c0:	add	x6, x1, #0x35
  4336c4:	ldrb	w2, [sp, #220]
  4336c8:	add	x5, x25, #0x10
  4336cc:	ldrb	w4, [sp, #262]
  4336d0:	lsl	w3, w3, #8
  4336d4:	orr	w2, w3, w2, lsl #16
  4336d8:	orr	w2, w2, w4
  4336dc:	and	x3, x2, #0x3f
  4336e0:	lsr	w2, w2, #6
  4336e4:	ldrb	w3, [x5, x3]
  4336e8:	strb	w3, [x0], #1
  4336ec:	cmp	x0, x6
  4336f0:	b.ne	4336dc <ASN1_generate_nconf@plt+0x14d6c>  // b.any
  4336f4:	ldrb	w3, [sp, #263]
  4336f8:	add	x6, x1, #0x39
  4336fc:	ldrb	w2, [sp, #242]
  433700:	add	x5, x25, #0x10
  433704:	ldrb	w4, [sp, #221]
  433708:	lsl	w3, w3, #8
  43370c:	orr	w2, w3, w2, lsl #16
  433710:	orr	w2, w2, w4
  433714:	and	x3, x2, #0x3f
  433718:	lsr	w2, w2, #6
  43371c:	ldrb	w3, [x5, x3]
  433720:	strb	w3, [x0], #1
  433724:	cmp	x0, x6
  433728:	b.ne	433714 <ASN1_generate_nconf@plt+0x14da4>  // b.any
  43372c:	ldrb	w3, [sp, #222]
  433730:	add	x6, x1, #0x3d
  433734:	ldrb	w2, [sp, #264]
  433738:	add	x5, x25, #0x10
  43373c:	ldrb	w4, [sp, #243]
  433740:	lsl	w3, w3, #8
  433744:	orr	w2, w3, w2, lsl #16
  433748:	orr	w2, w2, w4
  43374c:	and	x3, x2, #0x3f
  433750:	lsr	w2, w2, #6
  433754:	ldrb	w3, [x5, x3]
  433758:	strb	w3, [x0], #1
  43375c:	cmp	x0, x6
  433760:	b.ne	43374c <ASN1_generate_nconf@plt+0x14ddc>  // b.any
  433764:	ldrb	w3, [sp, #244]
  433768:	add	x6, x1, #0x41
  43376c:	ldrb	w2, [sp, #223]
  433770:	add	x5, x25, #0x10
  433774:	ldrb	w4, [sp, #265]
  433778:	lsl	w3, w3, #8
  43377c:	orr	w2, w3, w2, lsl #16
  433780:	orr	w2, w2, w4
  433784:	and	x3, x2, #0x3f
  433788:	lsr	w2, w2, #6
  43378c:	ldrb	w3, [x5, x3]
  433790:	strb	w3, [x0], #1
  433794:	cmp	x0, x6
  433798:	b.ne	433784 <ASN1_generate_nconf@plt+0x14e14>  // b.any
  43379c:	ldrb	w3, [sp, #266]
  4337a0:	add	x6, x1, #0x45
  4337a4:	ldrb	w2, [sp, #245]
  4337a8:	add	x5, x25, #0x10
  4337ac:	ldrb	w4, [sp, #224]
  4337b0:	lsl	w3, w3, #8
  4337b4:	orr	w2, w3, w2, lsl #16
  4337b8:	orr	w2, w2, w4
  4337bc:	and	x3, x2, #0x3f
  4337c0:	lsr	w2, w2, #6
  4337c4:	ldrb	w3, [x5, x3]
  4337c8:	strb	w3, [x0], #1
  4337cc:	cmp	x0, x6
  4337d0:	b.ne	4337bc <ASN1_generate_nconf@plt+0x14e4c>  // b.any
  4337d4:	ldrb	w3, [sp, #225]
  4337d8:	add	x6, x1, #0x49
  4337dc:	ldrb	w2, [sp, #267]
  4337e0:	add	x5, x25, #0x10
  4337e4:	ldrb	w4, [sp, #246]
  4337e8:	lsl	w3, w3, #8
  4337ec:	orr	w2, w3, w2, lsl #16
  4337f0:	orr	w2, w2, w4
  4337f4:	and	x3, x2, #0x3f
  4337f8:	lsr	w2, w2, #6
  4337fc:	ldrb	w3, [x5, x3]
  433800:	strb	w3, [x0], #1
  433804:	cmp	x0, x6
  433808:	b.ne	4337f4 <ASN1_generate_nconf@plt+0x14e84>  // b.any
  43380c:	ldrb	w3, [sp, #247]
  433810:	add	x6, x1, #0x4d
  433814:	ldrb	w2, [sp, #226]
  433818:	add	x5, x25, #0x10
  43381c:	ldrb	w4, [sp, #268]
  433820:	lsl	w3, w3, #8
  433824:	orr	w2, w3, w2, lsl #16
  433828:	orr	w2, w2, w4
  43382c:	and	x3, x2, #0x3f
  433830:	lsr	w2, w2, #6
  433834:	ldrb	w3, [x5, x3]
  433838:	strb	w3, [x0], #1
  43383c:	cmp	x0, x6
  433840:	b.ne	43382c <ASN1_generate_nconf@plt+0x14ebc>  // b.any
  433844:	ldrb	w3, [sp, #269]
  433848:	add	x6, x1, #0x51
  43384c:	ldrb	w2, [sp, #248]
  433850:	add	x5, x25, #0x10
  433854:	ldrb	w4, [sp, #227]
  433858:	lsl	w3, w3, #8
  43385c:	orr	w2, w3, w2, lsl #16
  433860:	orr	w2, w2, w4
  433864:	and	x3, x2, #0x3f
  433868:	lsr	w2, w2, #6
  43386c:	ldrb	w3, [x5, x3]
  433870:	strb	w3, [x0], #1
  433874:	cmp	x0, x6
  433878:	b.ne	433864 <ASN1_generate_nconf@plt+0x14ef4>  // b.any
  43387c:	ldrb	w3, [sp, #228]
  433880:	add	x25, x25, #0x10
  433884:	ldrb	w2, [sp, #270]
  433888:	add	x5, x1, #0x55
  43388c:	ldrb	w4, [sp, #249]
  433890:	lsl	w3, w3, #8
  433894:	orr	w2, w3, w2, lsl #16
  433898:	orr	w2, w2, w4
  43389c:	and	x3, x2, #0x3f
  4338a0:	lsr	w2, w2, #6
  4338a4:	ldrb	w3, [x25, x3]
  4338a8:	strb	w3, [x0], #1
  4338ac:	cmp	x0, x5
  4338b0:	b.ne	43389c <ASN1_generate_nconf@plt+0x14f2c>  // b.any
  4338b4:	ldrb	w2, [sp, #271]
  4338b8:	add	x0, x1, #0x57
  4338bc:	and	x3, x2, #0x3f
  4338c0:	ubfx	x2, x2, #6, #2
  4338c4:	ldrb	w3, [x25, x3]
  4338c8:	ldrb	w2, [x25, x2]
  4338cc:	strb	w3, [x1, #85]
  4338d0:	strb	w2, [x1, #86]
  4338d4:	add	x2, x21, #0x30
  4338d8:	strb	wzr, [x0]
  4338dc:	b	432b14 <ASN1_generate_nconf@plt+0x141a4>
  4338e0:	ldr	x2, [sp, #112]
  4338e4:	mov	x1, x4
  4338e8:	mov	x0, x3
  4338ec:	stp	x3, x4, [sp, #160]
  4338f0:	bl	41afc0 <EVP_DigestUpdate@plt>
  4338f4:	ldp	x3, x4, [sp, #160]
  4338f8:	cbnz	w0, 433304 <ASN1_generate_nconf@plt+0x14994>
  4338fc:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  433900:	ldr	x2, [sp, #128]
  433904:	mov	x0, x3
  433908:	mov	x1, x28
  43390c:	stp	x3, x4, [sp, #160]
  433910:	bl	41afc0 <EVP_DigestUpdate@plt>
  433914:	ldp	x3, x4, [sp, #160]
  433918:	cbnz	w0, 4332f0 <ASN1_generate_nconf@plt+0x14980>
  43391c:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  433920:	mov	x28, #0x0                   	// #0
  433924:	mov	x4, #0x0                   	// #0
  433928:	mov	x3, #0x0                   	// #0
  43392c:	mov	x27, #0x0                   	// #0
  433930:	b	432f70 <ASN1_generate_nconf@plt+0x14600>
  433934:	ldrb	w3, [sp, #218]
  433938:	add	x4, x1, #0x5
  43393c:	ldrb	w2, [sp, #208]
  433940:	add	x6, x25, #0x10
  433944:	ldrb	w5, [sp, #228]
  433948:	lsl	w3, w3, #8
  43394c:	orr	w2, w3, w2, lsl #16
  433950:	orr	w2, w2, w5
  433954:	and	x3, x2, #0x3f
  433958:	lsr	w2, w2, #6
  43395c:	ldrb	w3, [x6, x3]
  433960:	strb	w3, [x0], #1
  433964:	cmp	x0, x4
  433968:	b.ne	433954 <ASN1_generate_nconf@plt+0x14fe4>  // b.any
  43396c:	ldrb	w3, [sp, #209]
  433970:	add	x4, x1, #0x9
  433974:	ldrb	w2, [sp, #229]
  433978:	add	x6, x25, #0x10
  43397c:	ldrb	w5, [sp, #219]
  433980:	lsl	w3, w3, #8
  433984:	orr	w2, w3, w2, lsl #16
  433988:	orr	w2, w2, w5
  43398c:	and	x3, x2, #0x3f
  433990:	lsr	w2, w2, #6
  433994:	ldrb	w3, [x6, x3]
  433998:	strb	w3, [x0], #1
  43399c:	cmp	x0, x4
  4339a0:	b.ne	43398c <ASN1_generate_nconf@plt+0x1501c>  // b.any
  4339a4:	ldrb	w3, [sp, #230]
  4339a8:	add	x4, x1, #0xd
  4339ac:	ldrb	w2, [sp, #220]
  4339b0:	add	x6, x25, #0x10
  4339b4:	ldrb	w5, [sp, #210]
  4339b8:	lsl	w3, w3, #8
  4339bc:	orr	w2, w3, w2, lsl #16
  4339c0:	orr	w2, w2, w5
  4339c4:	and	x3, x2, #0x3f
  4339c8:	lsr	w2, w2, #6
  4339cc:	ldrb	w3, [x6, x3]
  4339d0:	strb	w3, [x0], #1
  4339d4:	cmp	x0, x4
  4339d8:	b.ne	4339c4 <ASN1_generate_nconf@plt+0x15054>  // b.any
  4339dc:	ldrb	w3, [sp, #221]
  4339e0:	add	x4, x1, #0x11
  4339e4:	ldrb	w2, [sp, #211]
  4339e8:	add	x6, x25, #0x10
  4339ec:	ldrb	w5, [sp, #231]
  4339f0:	lsl	w3, w3, #8
  4339f4:	orr	w2, w3, w2, lsl #16
  4339f8:	orr	w2, w2, w5
  4339fc:	and	x3, x2, #0x3f
  433a00:	lsr	w2, w2, #6
  433a04:	ldrb	w3, [x6, x3]
  433a08:	strb	w3, [x0], #1
  433a0c:	cmp	x0, x4
  433a10:	b.ne	4339fc <ASN1_generate_nconf@plt+0x1508c>  // b.any
  433a14:	ldrb	w3, [sp, #212]
  433a18:	add	x4, x1, #0x15
  433a1c:	ldrb	w2, [sp, #232]
  433a20:	add	x6, x25, #0x10
  433a24:	ldrb	w5, [sp, #222]
  433a28:	lsl	w3, w3, #8
  433a2c:	orr	w2, w3, w2, lsl #16
  433a30:	orr	w2, w2, w5
  433a34:	and	x3, x2, #0x3f
  433a38:	lsr	w2, w2, #6
  433a3c:	ldrb	w3, [x6, x3]
  433a40:	strb	w3, [x0], #1
  433a44:	cmp	x0, x4
  433a48:	b.ne	433a34 <ASN1_generate_nconf@plt+0x150c4>  // b.any
  433a4c:	ldrb	w3, [sp, #233]
  433a50:	add	x4, x1, #0x19
  433a54:	ldrb	w2, [sp, #223]
  433a58:	add	x6, x25, #0x10
  433a5c:	ldrb	w5, [sp, #213]
  433a60:	lsl	w3, w3, #8
  433a64:	orr	w2, w3, w2, lsl #16
  433a68:	orr	w2, w2, w5
  433a6c:	and	x3, x2, #0x3f
  433a70:	lsr	w2, w2, #6
  433a74:	ldrb	w3, [x6, x3]
  433a78:	strb	w3, [x0], #1
  433a7c:	cmp	x0, x4
  433a80:	b.ne	433a6c <ASN1_generate_nconf@plt+0x150fc>  // b.any
  433a84:	ldrb	w3, [sp, #224]
  433a88:	add	x4, x1, #0x1d
  433a8c:	ldrb	w2, [sp, #214]
  433a90:	add	x6, x25, #0x10
  433a94:	ldrb	w5, [sp, #234]
  433a98:	lsl	w3, w3, #8
  433a9c:	orr	w2, w3, w2, lsl #16
  433aa0:	orr	w2, w2, w5
  433aa4:	and	x3, x2, #0x3f
  433aa8:	lsr	w2, w2, #6
  433aac:	ldrb	w3, [x6, x3]
  433ab0:	strb	w3, [x0], #1
  433ab4:	cmp	x0, x4
  433ab8:	b.ne	433aa4 <ASN1_generate_nconf@plt+0x15134>  // b.any
  433abc:	ldrb	w3, [sp, #215]
  433ac0:	add	x4, x1, #0x21
  433ac4:	ldrb	w2, [sp, #235]
  433ac8:	add	x6, x25, #0x10
  433acc:	ldrb	w5, [sp, #225]
  433ad0:	lsl	w3, w3, #8
  433ad4:	orr	w2, w3, w2, lsl #16
  433ad8:	orr	w2, w2, w5
  433adc:	and	x3, x2, #0x3f
  433ae0:	lsr	w2, w2, #6
  433ae4:	ldrb	w3, [x6, x3]
  433ae8:	strb	w3, [x0], #1
  433aec:	cmp	x0, x4
  433af0:	b.ne	433adc <ASN1_generate_nconf@plt+0x1516c>  // b.any
  433af4:	ldrb	w3, [sp, #236]
  433af8:	add	x4, x1, #0x25
  433afc:	ldrb	w2, [sp, #226]
  433b00:	add	x6, x25, #0x10
  433b04:	ldrb	w5, [sp, #216]
  433b08:	lsl	w3, w3, #8
  433b0c:	orr	w2, w3, w2, lsl #16
  433b10:	orr	w2, w2, w5
  433b14:	and	x3, x2, #0x3f
  433b18:	lsr	w2, w2, #6
  433b1c:	ldrb	w3, [x6, x3]
  433b20:	strb	w3, [x0], #1
  433b24:	cmp	x0, x4
  433b28:	b.ne	433b14 <ASN1_generate_nconf@plt+0x151a4>  // b.any
  433b2c:	ldrb	w3, [sp, #227]
  433b30:	add	x4, x1, #0x29
  433b34:	ldrb	w2, [sp, #217]
  433b38:	add	x6, x25, #0x10
  433b3c:	ldrb	w5, [sp, #237]
  433b40:	lsl	w3, w3, #8
  433b44:	orr	w2, w3, w2, lsl #16
  433b48:	orr	w2, w2, w5
  433b4c:	and	x3, x2, #0x3f
  433b50:	lsr	w2, w2, #6
  433b54:	ldrb	w3, [x6, x3]
  433b58:	strb	w3, [x0], #1
  433b5c:	cmp	x0, x4
  433b60:	b.ne	433b4c <ASN1_generate_nconf@plt+0x151dc>  // b.any
  433b64:	ldrh	w2, [sp, #238]
  433b68:	add	x1, x1, #0x2c
  433b6c:	add	x25, x25, #0x10
  433b70:	and	x3, x2, #0x3f
  433b74:	lsr	w2, w2, #6
  433b78:	ldrb	w3, [x25, x3]
  433b7c:	strb	w3, [x0], #1
  433b80:	cmp	x0, x1
  433b84:	b.ne	433b70 <ASN1_generate_nconf@plt+0x15200>  // b.any
  433b88:	b	4338d4 <ASN1_generate_nconf@plt+0x14f64>
  433b8c:	nop
  433b90:	mov	x12, #0x20a0                	// #8352
  433b94:	sub	sp, sp, x12
  433b98:	stp	x29, x30, [sp, #16]
  433b9c:	add	x29, sp, #0x10
  433ba0:	stp	x23, x24, [sp, #64]
  433ba4:	adrp	x23, 470000 <ASN1_generate_nconf@plt+0x51690>
  433ba8:	add	x23, x23, #0xa60
  433bac:	add	x2, x23, #0x58
  433bb0:	mov	w24, #0x0                   	// #0
  433bb4:	stp	x19, x20, [sp, #32]
  433bb8:	mov	w19, #0x0                   	// #0
  433bbc:	mov	w20, #0x0                   	// #0
  433bc0:	stp	x21, x22, [sp, #48]
  433bc4:	mov	w22, #0x0                   	// #0
  433bc8:	mov	w21, #0x1                   	// #1
  433bcc:	stp	x25, x26, [sp, #80]
  433bd0:	mov	w26, #0x0                   	// #0
  433bd4:	stp	x27, x28, [sp, #96]
  433bd8:	mov	w27, #0x0                   	// #0
  433bdc:	stp	xzr, xzr, [sp, #144]
  433be0:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  433be4:	mov	x25, x0
  433be8:	str	wzr, [sp, #124]
  433bec:	str	xzr, [sp, #128]
  433bf0:	str	wzr, [sp, #136]
  433bf4:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433bf8:	cmp	w28, #0x2
  433bfc:	b.eq	433e98 <ASN1_generate_nconf@plt+0x15528>  // b.none
  433c00:	b.le	433dd4 <ASN1_generate_nconf@plt+0x15464>
  433c04:	cmp	w28, #0x3
  433c08:	csel	w20, w20, w21, ne  // ne = any
  433c0c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  433c10:	mov	w28, w0
  433c14:	cbz	w0, 433c58 <ASN1_generate_nconf@plt+0x152e8>
  433c18:	cmp	w28, #0x8
  433c1c:	b.eq	433e8c <ASN1_generate_nconf@plt+0x1551c>  // b.none
  433c20:	b.gt	433d98 <ASN1_generate_nconf@plt+0x15428>
  433c24:	cmp	w28, #0x4
  433c28:	b.eq	433e5c <ASN1_generate_nconf@plt+0x154ec>  // b.none
  433c2c:	b.le	433bf8 <ASN1_generate_nconf@plt+0x15288>
  433c30:	cmp	w28, #0x6
  433c34:	b.eq	433e54 <ASN1_generate_nconf@plt+0x154e4>  // b.none
  433c38:	cmp	w28, #0x7
  433c3c:	b.ne	433dfc <ASN1_generate_nconf@plt+0x1548c>  // b.any
  433c40:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433c44:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  433c48:	mov	w22, #0x3                   	// #3
  433c4c:	mov	w28, w0
  433c50:	cbnz	w0, 433c18 <ASN1_generate_nconf@plt+0x152a8>
  433c54:	nop
  433c58:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  433c5c:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  433c60:	mov	x9, x0
  433c64:	ldr	x0, [x0]
  433c68:	cbz	x0, 433fd8 <ASN1_generate_nconf@plt+0x15668>
  433c6c:	cbnz	w26, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433c70:	ldr	x0, [sp, #128]
  433c74:	ldr	w1, [sp, #136]
  433c78:	cmp	x0, #0x0
  433c7c:	cset	w0, ne  // ne = any
  433c80:	cmp	w0, #0x0
  433c84:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  433c88:	b.ne	43401c <ASN1_generate_nconf@plt+0x156ac>  // b.any
  433c8c:	cmp	w0, #0x0
  433c90:	mov	x21, #0x0                   	// #0
  433c94:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  433c98:	b.ne	433fe0 <ASN1_generate_nconf@plt+0x15670>  // b.any
  433c9c:	cmp	w22, #0x2
  433ca0:	mov	w0, #0x101                 	// #257
  433ca4:	mov	w25, #0x9                   	// #9
  433ca8:	csel	w25, w25, w0, cc  // cc = lo, ul, last
  433cac:	mov	w0, #0xa                   	// #10
  433cb0:	mov	w2, #0x102                 	// #258
  433cb4:	mov	x26, #0x8                   	// #8
  433cb8:	csel	w2, w0, w2, cc  // cc = lo, ul, last
  433cbc:	mov	x0, #0x100                 	// #256
  433cc0:	csel	x26, x26, x0, cc  // cc = lo, ul, last
  433cc4:	cmp	w22, #0x0
  433cc8:	mov	w4, #0x1                   	// #1
  433ccc:	csel	w22, w22, w4, ne  // ne = any
  433cd0:	cbz	x9, 433f38 <ASN1_generate_nconf@plt+0x155c8>
  433cd4:	mov	x23, #0x0                   	// #0
  433cd8:	cbz	x21, 433f80 <ASN1_generate_nconf@plt+0x15610>
  433cdc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  433ce0:	mov	w2, w25
  433ce4:	mov	x1, x23
  433ce8:	mov	x0, x21
  433cec:	bl	41b120 <BIO_gets@plt>
  433cf0:	cmp	w0, #0x0
  433cf4:	b.le	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433cf8:	mov	x0, x23
  433cfc:	mov	w1, #0xa                   	// #10
  433d00:	bl	41d830 <strchr@plt>
  433d04:	cbz	x0, 433ee0 <ASN1_generate_nconf@plt+0x15570>
  433d08:	strb	wzr, [x0]
  433d0c:	mov	w7, w24
  433d10:	mov	w6, w19
  433d14:	str	x26, [sp]
  433d18:	ldr	x4, [x20, #144]
  433d1c:	str	w22, [sp, #8]
  433d20:	ldr	w0, [sp, #124]
  433d24:	mov	w5, w27
  433d28:	mov	x3, x23
  433d2c:	add	x2, sp, #0x98
  433d30:	add	x1, sp, #0x90
  433d34:	bl	4328b0 <ASN1_generate_nconf@plt+0x13f40>
  433d38:	cbnz	w0, 433ce0 <ASN1_generate_nconf@plt+0x15370>
  433d3c:	mov	w28, #0x1                   	// #1
  433d40:	ldr	x0, [sp, #152]
  433d44:	adrp	x19, 470000 <ASN1_generate_nconf@plt+0x51690>
  433d48:	add	x19, x19, #0x7d0
  433d4c:	mov	w2, #0x128                 	// #296
  433d50:	mov	x1, x19
  433d54:	bl	41b1e0 <CRYPTO_free@plt>
  433d58:	mov	x1, x19
  433d5c:	mov	w2, #0x129                 	// #297
  433d60:	mov	x0, x23
  433d64:	bl	41b1e0 <CRYPTO_free@plt>
  433d68:	mov	x0, x21
  433d6c:	bl	41df00 <BIO_free@plt>
  433d70:	mov	w0, w28
  433d74:	mov	x12, #0x20a0                	// #8352
  433d78:	ldp	x29, x30, [sp, #16]
  433d7c:	ldp	x19, x20, [sp, #32]
  433d80:	ldp	x21, x22, [sp, #48]
  433d84:	ldp	x23, x24, [sp, #64]
  433d88:	ldp	x25, x26, [sp, #80]
  433d8c:	ldp	x27, x28, [sp, #96]
  433d90:	add	sp, sp, x12
  433d94:	ret
  433d98:	cmp	w28, #0xc
  433d9c:	b.eq	433ec8 <ASN1_generate_nconf@plt+0x15558>  // b.none
  433da0:	b.le	433e24 <ASN1_generate_nconf@plt+0x154b4>
  433da4:	cmp	w28, #0xe
  433da8:	b.eq	433eac <ASN1_generate_nconf@plt+0x1553c>  // b.none
  433dac:	b.le	433e08 <ASN1_generate_nconf@plt+0x15498>
  433db0:	sub	w8, w28, #0x5dd
  433db4:	cmp	w8, #0x1
  433db8:	b.hi	433c0c <ASN1_generate_nconf@plt+0x1529c>  // b.pmore
  433dbc:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  433dc0:	cbnz	w0, 433c0c <ASN1_generate_nconf@plt+0x1529c>
  433dc4:	mov	w28, #0x1                   	// #1
  433dc8:	mov	x23, #0x0                   	// #0
  433dcc:	mov	x21, #0x0                   	// #0
  433dd0:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433dd4:	cmn	w28, #0x1
  433dd8:	b.eq	433e64 <ASN1_generate_nconf@plt+0x154f4>  // b.none
  433ddc:	cmp	w28, #0x1
  433de0:	b.ne	433c0c <ASN1_generate_nconf@plt+0x1529c>  // b.any
  433de4:	add	x0, x23, #0x58
  433de8:	mov	w28, #0x0                   	// #0
  433dec:	mov	x23, #0x0                   	// #0
  433df0:	mov	x21, #0x0                   	// #0
  433df4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  433df8:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433dfc:	cmp	w28, #0x5
  433e00:	csel	w19, w19, w21, ne  // ne = any
  433e04:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e08:	cmp	w28, #0xd
  433e0c:	b.ne	433c0c <ASN1_generate_nconf@plt+0x1529c>  // b.any
  433e10:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  433e14:	str	x0, [sp, #144]
  433e18:	mov	w1, #0x1                   	// #1
  433e1c:	str	w1, [sp, #124]
  433e20:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e24:	cmp	w28, #0xa
  433e28:	b.eq	433ebc <ASN1_generate_nconf@plt+0x1554c>  // b.none
  433e2c:	cmp	w28, #0xb
  433e30:	b.ne	433e40 <ASN1_generate_nconf@plt+0x154d0>  // b.any
  433e34:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433e38:	mov	w22, #0x1                   	// #1
  433e3c:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e40:	cmp	w28, #0x9
  433e44:	b.ne	433c0c <ASN1_generate_nconf@plt+0x1529c>  // b.any
  433e48:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433e4c:	mov	w22, #0x4                   	// #4
  433e50:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e54:	mov	w24, #0x1                   	// #1
  433e58:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e5c:	mov	w27, #0x1                   	// #1
  433e60:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e64:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  433e68:	mov	x2, x25
  433e6c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  433e70:	mov	w28, #0x1                   	// #1
  433e74:	ldr	x0, [x0, #152]
  433e78:	add	x1, x1, #0x238
  433e7c:	mov	x23, #0x0                   	// #0
  433e80:	mov	x21, #0x0                   	// #0
  433e84:	bl	419740 <BIO_printf@plt>
  433e88:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433e8c:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433e90:	mov	w22, #0x2                   	// #2
  433e94:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433e98:	cbnz	w26, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433e9c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  433ea0:	mov	w26, #0x1                   	// #1
  433ea4:	str	x0, [sp, #128]
  433ea8:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433eac:	cbnz	w26, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433eb0:	mov	w26, #0x1                   	// #1
  433eb4:	str	w26, [sp, #136]
  433eb8:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433ebc:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433ec0:	mov	w22, #0x5                   	// #5
  433ec4:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433ec8:	cbnz	w22, 433e64 <ASN1_generate_nconf@plt+0x154f4>
  433ecc:	mov	w22, #0x6                   	// #6
  433ed0:	b	433c0c <ASN1_generate_nconf@plt+0x1529c>
  433ed4:	add	x0, sp, #0xa0
  433ed8:	bl	41d830 <strchr@plt>
  433edc:	cbnz	x0, 434004 <ASN1_generate_nconf@plt+0x15694>
  433ee0:	add	x1, sp, #0xa0
  433ee4:	mov	x0, x21
  433ee8:	mov	w2, #0x2000                	// #8192
  433eec:	bl	41b120 <BIO_gets@plt>
  433ef0:	mov	w1, #0xa                   	// #10
  433ef4:	cmp	w0, #0x0
  433ef8:	b.gt	433ed4 <ASN1_generate_nconf@plt+0x15564>
  433efc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  433f00:	str	x26, [sp]
  433f04:	str	w22, [sp, #8]
  433f08:	mov	w7, w24
  433f0c:	ldr	x4, [x0, #144]
  433f10:	mov	w6, w19
  433f14:	ldr	w0, [sp, #124]
  433f18:	mov	w5, w27
  433f1c:	mov	x3, x23
  433f20:	add	x2, sp, #0x98
  433f24:	add	x1, sp, #0x90
  433f28:	bl	4328b0 <ASN1_generate_nconf@plt+0x13f40>
  433f2c:	cmp	w0, #0x0
  433f30:	cset	w28, eq  // eq = none
  433f34:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433f38:	mov	w0, w2
  433f3c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  433f40:	add	x1, x1, #0x868
  433f44:	str	w2, [sp, #128]
  433f48:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  433f4c:	mov	x23, x0
  433f50:	cbnz	x21, 433cdc <ASN1_generate_nconf@plt+0x1536c>
  433f54:	ldp	w1, w2, [sp, #124]
  433f58:	orr	w3, w20, w1
  433f5c:	mov	w1, w2
  433f60:	eor	w3, w3, #0x1
  433f64:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  433f68:	add	x2, x2, #0x878
  433f6c:	bl	41a640 <EVP_read_pw_string@plt>
  433f70:	cbnz	w0, 433d3c <ASN1_generate_nconf@plt+0x153cc>
  433f74:	adrp	x9, 4a8000 <stdin@@GLIBC_2.17+0x28>
  433f78:	add	x9, x9, #0xc0
  433f7c:	str	x23, [x9, #176]!
  433f80:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  433f84:	add	x20, x20, #0x90
  433f88:	b	433f98 <ASN1_generate_nconf@plt+0x15628>
  433f8c:	ldr	x9, [sp, #128]
  433f90:	ldr	x21, [x9]
  433f94:	cbz	x21, 433d40 <ASN1_generate_nconf@plt+0x153d0>
  433f98:	ldr	w0, [sp, #124]
  433f9c:	mov	w7, w24
  433fa0:	ldr	x3, [x9], #8
  433fa4:	mov	w6, w19
  433fa8:	ldr	x4, [x20]
  433fac:	str	x26, [sp]
  433fb0:	str	w22, [sp, #8]
  433fb4:	mov	w5, w27
  433fb8:	add	x2, sp, #0x98
  433fbc:	add	x1, sp, #0x90
  433fc0:	str	x9, [sp, #128]
  433fc4:	bl	4328b0 <ASN1_generate_nconf@plt+0x13f40>
  433fc8:	cbnz	w0, 433f8c <ASN1_generate_nconf@plt+0x1561c>
  433fcc:	mov	w28, #0x1                   	// #1
  433fd0:	mov	x21, #0x0                   	// #0
  433fd4:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  433fd8:	mov	x9, #0x0                   	// #0
  433fdc:	b	433c70 <ASN1_generate_nconf@plt+0x15300>
  433fe0:	ldr	x0, [sp, #128]
  433fe4:	mov	w2, #0x8001                	// #32769
  433fe8:	mov	w1, #0x72                  	// #114
  433fec:	str	x9, [sp, #136]
  433ff0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  433ff4:	mov	x21, x0
  433ff8:	ldr	x9, [sp, #136]
  433ffc:	cbnz	x0, 433c9c <ASN1_generate_nconf@plt+0x1532c>
  434000:	b	433dc4 <ASN1_generate_nconf@plt+0x15454>
  434004:	ldr	x4, [x20, #144]
  434008:	mov	w7, w24
  43400c:	mov	w6, w19
  434010:	str	x26, [sp]
  434014:	str	w22, [sp, #8]
  434018:	b	433d20 <ASN1_generate_nconf@plt+0x153b0>
  43401c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434020:	mov	x2, x25
  434024:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434028:	mov	w28, #0x1                   	// #1
  43402c:	ldr	x0, [x0, #152]
  434030:	add	x1, x1, #0x840
  434034:	mov	x23, #0x0                   	// #0
  434038:	mov	x21, #0x0                   	// #0
  43403c:	bl	419740 <BIO_printf@plt>
  434040:	b	433d40 <ASN1_generate_nconf@plt+0x153d0>
  434044:	nop
  434048:	stp	x29, x30, [sp, #-112]!
  43404c:	mov	x3, x0
  434050:	mov	x29, sp
  434054:	add	x2, sp, #0x68
  434058:	add	x1, sp, #0x5c
  43405c:	add	x0, sp, #0x60
  434060:	stp	x19, x20, [sp, #16]
  434064:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434068:	stp	x21, x22, [sp, #32]
  43406c:	bl	41a900 <X509_ALGOR_get0@plt>
  434070:	ldr	x0, [sp, #96]
  434074:	bl	41a2b0 <OBJ_obj2nid@plt>
  434078:	mov	w20, w0
  43407c:	ldr	x21, [x19, #152]
  434080:	bl	41a220 <OBJ_nid2ln@plt>
  434084:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  434088:	mov	x2, x0
  43408c:	add	x1, x1, #0x500
  434090:	mov	x0, x21
  434094:	bl	419740 <BIO_printf@plt>
  434098:	ldr	w0, [sp, #92]
  43409c:	cmp	w20, #0xa1
  4340a0:	b.eq	4340f0 <ASN1_generate_nconf@plt+0x15780>  // b.none
  4340a4:	cmp	w0, #0x10
  4340a8:	b.ne	4340f8 <ASN1_generate_nconf@plt+0x15788>  // b.any
  4340ac:	ldr	x0, [sp, #104]
  4340b0:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4340b4:	add	x1, x1, #0xd00
  4340b8:	bl	41e7b0 <ASN1_item_unpack@plt>
  4340bc:	mov	x20, x0
  4340c0:	cbz	x0, 4340f8 <ASN1_generate_nconf@plt+0x15788>
  4340c4:	ldr	x0, [x0, #8]
  4340c8:	ldr	x21, [x19, #152]
  4340cc:	bl	41bd70 <ASN1_INTEGER_get@plt>
  4340d0:	mov	x2, x0
  4340d4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4340d8:	add	x1, x1, #0xce8
  4340dc:	mov	x0, x21
  4340e0:	bl	419740 <BIO_printf@plt>
  4340e4:	mov	x0, x20
  4340e8:	bl	419810 <PBEPARAM_free@plt>
  4340ec:	b	434108 <ASN1_generate_nconf@plt+0x15798>
  4340f0:	cmp	w0, #0x10
  4340f4:	b.eq	43412c <ASN1_generate_nconf@plt+0x157bc>  // b.none
  4340f8:	ldr	x0, [x19, #152]
  4340fc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434100:	add	x1, x1, #0xc50
  434104:	bl	41a980 <BIO_puts@plt>
  434108:	ldr	x0, [x19, #152]
  43410c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  434110:	add	x1, x1, #0xf30
  434114:	bl	41a980 <BIO_puts@plt>
  434118:	mov	w0, #0x1                   	// #1
  43411c:	ldp	x19, x20, [sp, #16]
  434120:	ldp	x21, x22, [sp, #32]
  434124:	ldp	x29, x30, [sp], #112
  434128:	ret
  43412c:	ldr	x0, [sp, #104]
  434130:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  434134:	add	x1, x1, #0xcc0
  434138:	bl	41e7b0 <ASN1_item_unpack@plt>
  43413c:	mov	x20, x0
  434140:	cbz	x0, 4340f8 <ASN1_generate_nconf@plt+0x15788>
  434144:	ldr	x3, [x20]
  434148:	add	x2, sp, #0x68
  43414c:	add	x1, sp, #0x5c
  434150:	add	x0, sp, #0x60
  434154:	stp	x23, x24, [sp, #48]
  434158:	bl	41a900 <X509_ALGOR_get0@plt>
  43415c:	ldr	x0, [sp, #96]
  434160:	bl	41a2b0 <OBJ_obj2nid@plt>
  434164:	mov	w21, w0
  434168:	ldr	x3, [x20, #8]
  43416c:	mov	x2, #0x0                   	// #0
  434170:	mov	x1, #0x0                   	// #0
  434174:	add	x0, sp, #0x60
  434178:	bl	41a900 <X509_ALGOR_get0@plt>
  43417c:	ldr	x0, [sp, #96]
  434180:	bl	41a2b0 <OBJ_obj2nid@plt>
  434184:	mov	w23, w0
  434188:	ldr	x24, [x19, #152]
  43418c:	mov	w0, w21
  434190:	bl	41a220 <OBJ_nid2ln@plt>
  434194:	mov	x22, x0
  434198:	mov	w0, w23
  43419c:	bl	41de40 <OBJ_nid2sn@plt>
  4341a0:	mov	x2, x22
  4341a4:	mov	x3, x0
  4341a8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4341ac:	mov	x0, x24
  4341b0:	add	x1, x1, #0xc70
  4341b4:	bl	419740 <BIO_printf@plt>
  4341b8:	cmp	w21, #0x45
  4341bc:	b.eq	4341d8 <ASN1_generate_nconf@plt+0x15868>  // b.none
  4341c0:	cmp	w21, #0x3cd
  4341c4:	b.eq	434278 <ASN1_generate_nconf@plt+0x15908>  // b.none
  4341c8:	mov	x0, x20
  4341cc:	bl	41e690 <PBE2PARAM_free@plt>
  4341d0:	ldp	x23, x24, [sp, #48]
  4341d4:	b	434108 <ASN1_generate_nconf@plt+0x15798>
  4341d8:	ldr	w0, [sp, #92]
  4341dc:	cmp	w0, #0x10
  4341e0:	b.ne	434260 <ASN1_generate_nconf@plt+0x158f0>  // b.any
  4341e4:	ldr	x0, [sp, #104]
  4341e8:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4341ec:	add	x1, x1, #0xc50
  4341f0:	bl	41e7b0 <ASN1_item_unpack@plt>
  4341f4:	mov	x21, x0
  4341f8:	cbz	x0, 434260 <ASN1_generate_nconf@plt+0x158f0>
  4341fc:	ldr	x3, [x0, #24]
  434200:	mov	w23, #0xa3                  	// #163
  434204:	cbz	x3, 434224 <ASN1_generate_nconf@plt+0x158b4>
  434208:	add	x0, sp, #0x60
  43420c:	mov	x2, #0x0                   	// #0
  434210:	mov	x1, #0x0                   	// #0
  434214:	bl	41a900 <X509_ALGOR_get0@plt>
  434218:	ldr	x0, [sp, #96]
  43421c:	bl	41a2b0 <OBJ_obj2nid@plt>
  434220:	mov	w23, w0
  434224:	ldr	x0, [x21, #8]
  434228:	ldr	x24, [x19, #152]
  43422c:	bl	41bd70 <ASN1_INTEGER_get@plt>
  434230:	mov	x22, x0
  434234:	mov	w0, w23
  434238:	bl	41de40 <OBJ_nid2sn@plt>
  43423c:	mov	x2, x22
  434240:	mov	x3, x0
  434244:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434248:	add	x1, x1, #0xc80
  43424c:	mov	x0, x24
  434250:	bl	419740 <BIO_printf@plt>
  434254:	mov	x0, x21
  434258:	bl	41af30 <PBKDF2PARAM_free@plt>
  43425c:	b	4341c8 <ASN1_generate_nconf@plt+0x15858>
  434260:	ldr	x0, [x19, #152]
  434264:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434268:	add	x1, x1, #0xc50
  43426c:	bl	41a980 <BIO_puts@plt>
  434270:	ldp	x23, x24, [sp, #48]
  434274:	b	434108 <ASN1_generate_nconf@plt+0x15798>
  434278:	ldr	w0, [sp, #92]
  43427c:	cmp	w0, #0x10
  434280:	b.ne	434260 <ASN1_generate_nconf@plt+0x158f0>  // b.any
  434284:	ldr	x0, [sp, #104]
  434288:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  43428c:	add	x1, x1, #0xc88
  434290:	bl	41e7b0 <ASN1_item_unpack@plt>
  434294:	mov	x21, x0
  434298:	cbz	x0, 434260 <ASN1_generate_nconf@plt+0x158f0>
  43429c:	ldr	x0, [x0]
  4342a0:	str	x25, [sp, #64]
  4342a4:	ldr	x25, [x19, #152]
  4342a8:	bl	41e8b0 <ASN1_STRING_length@plt>
  4342ac:	mov	w22, w0
  4342b0:	ldr	x0, [x21, #8]
  4342b4:	bl	41bd70 <ASN1_INTEGER_get@plt>
  4342b8:	mov	x23, x0
  4342bc:	ldr	x0, [x21, #16]
  4342c0:	bl	41bd70 <ASN1_INTEGER_get@plt>
  4342c4:	mov	x24, x0
  4342c8:	ldr	x0, [x21, #24]
  4342cc:	bl	41bd70 <ASN1_INTEGER_get@plt>
  4342d0:	mov	x5, x0
  4342d4:	mov	x4, x24
  4342d8:	mov	x3, x23
  4342dc:	mov	w2, w22
  4342e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4342e4:	add	x1, x1, #0xc98
  4342e8:	mov	x0, x25
  4342ec:	bl	419740 <BIO_printf@plt>
  4342f0:	mov	x0, x21
  4342f4:	bl	41cdb0 <SCRYPT_PARAMS_free@plt>
  4342f8:	ldr	x25, [sp, #64]
  4342fc:	b	4341c8 <ASN1_generate_nconf@plt+0x15858>
  434300:	stp	x29, x30, [sp, #-48]!
  434304:	mov	x29, sp
  434308:	stp	x19, x20, [sp, #16]
  43430c:	mov	x19, x0
  434310:	mov	w20, #0x0                   	// #0
  434314:	str	x21, [sp, #32]
  434318:	mov	x21, x1
  43431c:	b	43432c <ASN1_generate_nconf@plt+0x159bc>
  434320:	mov	x0, x21
  434324:	mov	w20, #0x1                   	// #1
  434328:	bl	41cf70 <OPENSSL_sk_push@plt>
  43432c:	mov	x1, #0x0                   	// #0
  434330:	mov	x0, x19
  434334:	mov	x3, #0x0                   	// #0
  434338:	mov	x2, #0x0                   	// #0
  43433c:	bl	41dab0 <PEM_read_bio_X509@plt>
  434340:	mov	x1, x0
  434344:	cbnz	x0, 434320 <ASN1_generate_nconf@plt+0x159b0>
  434348:	cbnz	w20, 434360 <ASN1_generate_nconf@plt+0x159f0>
  43434c:	mov	w0, w20
  434350:	ldp	x19, x20, [sp, #16]
  434354:	ldr	x21, [sp, #32]
  434358:	ldp	x29, x30, [sp], #48
  43435c:	ret
  434360:	bl	41a2a0 <ERR_clear_error@plt>
  434364:	mov	w0, w20
  434368:	ldp	x19, x20, [sp, #16]
  43436c:	ldr	x21, [sp, #32]
  434370:	ldp	x29, x30, [sp], #48
  434374:	ret
  434378:	stp	x29, x30, [sp, #-96]!
  43437c:	mov	x29, sp
  434380:	cbz	x1, 4345fc <ASN1_generate_nconf@plt+0x15c8c>
  434384:	stp	x19, x20, [sp, #16]
  434388:	mov	x19, x0
  43438c:	mov	x20, x2
  434390:	mov	x0, x1
  434394:	stp	x23, x24, [sp, #48]
  434398:	mov	x24, x1
  43439c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4343a0:	cbz	w0, 4345d4 <ASN1_generate_nconf@plt+0x15c64>
  4343a4:	stp	x27, x28, [sp, #80]
  4343a8:	adrp	x28, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4343ac:	add	x28, x28, #0xa48
  4343b0:	mov	x2, x20
  4343b4:	mov	x1, x28
  4343b8:	mov	x0, x19
  4343bc:	stp	x21, x22, [sp, #32]
  4343c0:	adrp	x27, 484000 <ASN1_generate_nconf@plt+0x65690>
  4343c4:	stp	x25, x26, [sp, #64]
  4343c8:	bl	419740 <BIO_printf@plt>
  4343cc:	mov	x0, x24
  4343d0:	mov	w22, #0x0                   	// #0
  4343d4:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4343d8:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4343dc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4343e0:	add	x25, x25, #0x6f8
  4343e4:	add	x26, x26, #0xf28
  4343e8:	cmp	w22, w0
  4343ec:	b.ge	434490 <ASN1_generate_nconf@plt+0x15b20>  // b.tcont
  4343f0:	mov	w1, w22
  4343f4:	mov	x0, x24
  4343f8:	bl	419630 <OPENSSL_sk_value@plt>
  4343fc:	mov	x20, x0
  434400:	bl	419970 <X509_ATTRIBUTE_get0_object@plt>
  434404:	mov	x23, x0
  434408:	bl	41a2b0 <OBJ_obj2nid@plt>
  43440c:	mov	w21, w0
  434410:	mov	x1, x25
  434414:	mov	x0, x19
  434418:	bl	419740 <BIO_printf@plt>
  43441c:	cbnz	w21, 4344c8 <ASN1_generate_nconf@plt+0x15b58>
  434420:	mov	x1, x23
  434424:	mov	x0, x19
  434428:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  43442c:	add	x1, x27, #0xe78
  434430:	mov	x0, x19
  434434:	bl	419740 <BIO_printf@plt>
  434438:	mov	x0, x20
  43443c:	bl	419910 <X509_ATTRIBUTE_count@plt>
  434440:	cbz	w0, 4344b0 <ASN1_generate_nconf@plt+0x15b40>
  434444:	mov	x0, x20
  434448:	mov	w1, #0x0                   	// #0
  43444c:	bl	41a320 <X509_ATTRIBUTE_get0_type@plt>
  434450:	ldr	w2, [x0]
  434454:	cmp	w2, #0x4
  434458:	b.eq	4344e4 <ASN1_generate_nconf@plt+0x15b74>  // b.none
  43445c:	cmp	w2, #0x1e
  434460:	b.eq	434594 <ASN1_generate_nconf@plt+0x15c24>  // b.none
  434464:	cmp	w2, #0x3
  434468:	b.eq	434540 <ASN1_generate_nconf@plt+0x15bd0>  // b.none
  43446c:	add	w22, w22, #0x1
  434470:	mov	x0, x19
  434474:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434478:	add	x1, x1, #0xd40
  43447c:	bl	419740 <BIO_printf@plt>
  434480:	mov	x0, x24
  434484:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434488:	cmp	w22, w0
  43448c:	b.lt	4343f0 <ASN1_generate_nconf@plt+0x15a80>  // b.tstop
  434490:	mov	w0, #0x1                   	// #1
  434494:	ldp	x19, x20, [sp, #16]
  434498:	ldp	x21, x22, [sp, #32]
  43449c:	ldp	x23, x24, [sp, #48]
  4344a0:	ldp	x25, x26, [sp, #64]
  4344a4:	ldp	x27, x28, [sp, #80]
  4344a8:	ldp	x29, x30, [sp], #96
  4344ac:	ret
  4344b0:	mov	x0, x19
  4344b4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4344b8:	add	w22, w22, #0x1
  4344bc:	add	x1, x1, #0xd58
  4344c0:	bl	419740 <BIO_printf@plt>
  4344c4:	b	434480 <ASN1_generate_nconf@plt+0x15b10>
  4344c8:	mov	w0, w21
  4344cc:	bl	41a220 <OBJ_nid2ln@plt>
  4344d0:	mov	x1, x26
  4344d4:	mov	x2, x0
  4344d8:	mov	x0, x19
  4344dc:	bl	419740 <BIO_printf@plt>
  4344e0:	b	434438 <ASN1_generate_nconf@plt+0x15ac8>
  4344e4:	ldr	x0, [x0, #8]
  4344e8:	ldr	w23, [x0]
  4344ec:	ldr	x20, [x0, #8]
  4344f0:	cmp	w23, #0x0
  4344f4:	b.le	434528 <ASN1_generate_nconf@plt+0x15bb8>
  4344f8:	sub	w23, w23, #0x1
  4344fc:	add	x0, x20, #0x1
  434500:	adrp	x21, 470000 <ASN1_generate_nconf@plt+0x51690>
  434504:	add	x23, x0, x23
  434508:	add	x21, x21, #0xd38
  43450c:	nop
  434510:	ldrb	w2, [x20], #1
  434514:	mov	x1, x21
  434518:	mov	x0, x19
  43451c:	bl	419740 <BIO_printf@plt>
  434520:	cmp	x20, x23
  434524:	b.ne	434510 <ASN1_generate_nconf@plt+0x15ba0>  // b.any
  434528:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43452c:	mov	x0, x19
  434530:	add	x1, x1, #0xf30
  434534:	bl	419740 <BIO_printf@plt>
  434538:	add	w22, w22, #0x1
  43453c:	b	434480 <ASN1_generate_nconf@plt+0x15b10>
  434540:	ldr	x0, [x0, #8]
  434544:	ldr	w23, [x0]
  434548:	ldr	x20, [x0, #8]
  43454c:	cmp	w23, #0x0
  434550:	b.le	434528 <ASN1_generate_nconf@plt+0x15bb8>
  434554:	sub	w23, w23, #0x1
  434558:	add	x0, x20, #0x1
  43455c:	adrp	x21, 470000 <ASN1_generate_nconf@plt+0x51690>
  434560:	add	x23, x23, x0
  434564:	add	x21, x21, #0xd38
  434568:	ldrb	w2, [x20], #1
  43456c:	mov	x1, x21
  434570:	mov	x0, x19
  434574:	bl	419740 <BIO_printf@plt>
  434578:	cmp	x23, x20
  43457c:	b.ne	434568 <ASN1_generate_nconf@plt+0x15bf8>  // b.any
  434580:	mov	x0, x19
  434584:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  434588:	add	x1, x1, #0xf30
  43458c:	bl	419740 <BIO_printf@plt>
  434590:	b	434538 <ASN1_generate_nconf@plt+0x15bc8>
  434594:	ldr	x0, [x0, #8]
  434598:	add	w22, w22, #0x1
  43459c:	ldr	w1, [x0]
  4345a0:	ldr	x0, [x0, #8]
  4345a4:	bl	41cbb0 <OPENSSL_uni2asc@plt>
  4345a8:	mov	x2, x0
  4345ac:	mov	x20, x0
  4345b0:	mov	x1, x28
  4345b4:	mov	x0, x19
  4345b8:	bl	419740 <BIO_printf@plt>
  4345bc:	mov	x0, x20
  4345c0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4345c4:	mov	w2, #0x397                 	// #919
  4345c8:	add	x1, x1, #0xd28
  4345cc:	bl	41b1e0 <CRYPTO_free@plt>
  4345d0:	b	434480 <ASN1_generate_nconf@plt+0x15b10>
  4345d4:	mov	x2, x20
  4345d8:	mov	x0, x19
  4345dc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4345e0:	add	x1, x1, #0xd10
  4345e4:	bl	419740 <BIO_printf@plt>
  4345e8:	mov	w0, #0x1                   	// #1
  4345ec:	ldp	x19, x20, [sp, #16]
  4345f0:	ldp	x23, x24, [sp, #48]
  4345f4:	ldp	x29, x30, [sp], #96
  4345f8:	ret
  4345fc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434600:	add	x1, x1, #0xcf8
  434604:	bl	419740 <BIO_printf@plt>
  434608:	mov	w0, #0x1                   	// #1
  43460c:	ldp	x29, x30, [sp], #96
  434610:	ret
  434614:	nop
  434618:	stp	x29, x30, [sp, #-112]!
  43461c:	mov	x29, sp
  434620:	stp	x19, x20, [sp, #16]
  434624:	mov	x19, x1
  434628:	mov	w20, w4
  43462c:	stp	x21, x22, [sp, #32]
  434630:	mov	x22, x5
  434634:	mov	x21, x0
  434638:	mov	x0, x1
  43463c:	stp	x23, x24, [sp, #48]
  434640:	mov	x24, x2
  434644:	mov	x23, x6
  434648:	stp	x25, x26, [sp, #64]
  43464c:	mov	w25, w3
  434650:	str	x27, [sp, #80]
  434654:	bl	41d8f0 <PKCS12_SAFEBAG_get0_attrs@plt>
  434658:	mov	x26, x0
  43465c:	mov	x0, x19
  434660:	bl	41e850 <PKCS12_SAFEBAG_get_nid@plt>
  434664:	cmp	w0, #0x98
  434668:	b.eq	43487c <ASN1_generate_nconf@plt+0x15f0c>  // b.none
  43466c:	b.gt	434734 <ASN1_generate_nconf@plt+0x15dc4>
  434670:	cmp	w0, #0x96
  434674:	b.eq	43490c <ASN1_generate_nconf@plt+0x15f9c>  // b.none
  434678:	cmp	w0, #0x97
  43467c:	b.ne	43481c <ASN1_generate_nconf@plt+0x15eac>  // b.any
  434680:	tbnz	w20, #2, 4347e8 <ASN1_generate_nconf@plt+0x15e78>
  434684:	and	w27, w20, #0x1
  434688:	tbnz	w20, #0, 4347ac <ASN1_generate_nconf@plt+0x15e3c>
  43468c:	mov	x1, x26
  434690:	mov	x0, x21
  434694:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  434698:	add	x2, x2, #0xd78
  43469c:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  4346a0:	mov	x0, x19
  4346a4:	mov	w2, w25
  4346a8:	mov	x1, x24
  4346ac:	bl	41c6b0 <PKCS12_decrypt_skey@plt>
  4346b0:	mov	x19, x0
  4346b4:	cbz	x0, 4349a4 <ASN1_generate_nconf@plt+0x16034>
  4346b8:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  4346bc:	mov	x20, x0
  4346c0:	mov	x0, x19
  4346c4:	cbz	x20, 4349d0 <ASN1_generate_nconf@plt+0x16060>
  4346c8:	bl	41bf20 <PKCS8_pkey_get0_attrs@plt>
  4346cc:	mov	x1, x0
  4346d0:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  4346d4:	add	x2, x2, #0xd88
  4346d8:	mov	x0, x21
  4346dc:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  4346e0:	mov	x0, x19
  4346e4:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  4346e8:	mov	x6, x22
  4346ec:	mov	x2, x23
  4346f0:	mov	x1, x20
  4346f4:	mov	x5, #0x0                   	// #0
  4346f8:	mov	w4, #0x0                   	// #0
  4346fc:	mov	x3, #0x0                   	// #0
  434700:	mov	x0, x21
  434704:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  434708:	mov	w27, w0
  43470c:	mov	x0, x20
  434710:	bl	41d9c0 <EVP_PKEY_free@plt>
  434714:	mov	w0, w27
  434718:	ldp	x19, x20, [sp, #16]
  43471c:	ldp	x21, x22, [sp, #32]
  434720:	ldp	x23, x24, [sp, #48]
  434724:	ldp	x25, x26, [sp, #64]
  434728:	ldr	x27, [sp, #80]
  43472c:	ldp	x29, x30, [sp], #112
  434730:	ret
  434734:	cmp	w0, #0x9b
  434738:	b.ne	43481c <ASN1_generate_nconf@plt+0x15eac>  // b.any
  43473c:	tbnz	w20, #2, 4347d0 <ASN1_generate_nconf@plt+0x15e60>
  434740:	mov	x1, x26
  434744:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  434748:	add	x2, x2, #0xd78
  43474c:	mov	x0, x21
  434750:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  434754:	mov	x0, x19
  434758:	mov	w19, #0x0                   	// #0
  43475c:	bl	41a190 <PKCS12_SAFEBAG_get0_safes@plt>
  434760:	mov	x26, x0
  434764:	b	434794 <ASN1_generate_nconf@plt+0x15e24>
  434768:	mov	x0, x26
  43476c:	bl	419630 <OPENSSL_sk_value@plt>
  434770:	mov	x6, x23
  434774:	mov	x1, x0
  434778:	mov	x5, x22
  43477c:	mov	w4, w20
  434780:	mov	w3, w25
  434784:	mov	x2, x24
  434788:	mov	x0, x21
  43478c:	bl	434618 <ASN1_generate_nconf@plt+0x15ca8>
  434790:	cbz	w0, 4349a4 <ASN1_generate_nconf@plt+0x16034>
  434794:	mov	x0, x26
  434798:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43479c:	mov	w1, w19
  4347a0:	cmp	w19, w0
  4347a4:	add	w19, w19, #0x1
  4347a8:	b.lt	434768 <ASN1_generate_nconf@plt+0x15df8>  // b.tstop
  4347ac:	mov	w27, #0x1                   	// #1
  4347b0:	mov	w0, w27
  4347b4:	ldp	x19, x20, [sp, #16]
  4347b8:	ldp	x21, x22, [sp, #32]
  4347bc:	ldp	x23, x24, [sp, #48]
  4347c0:	ldp	x25, x26, [sp, #64]
  4347c4:	ldr	x27, [sp, #80]
  4347c8:	ldp	x29, x30, [sp], #112
  4347cc:	ret
  4347d0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4347d4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4347d8:	add	x1, x1, #0xdc8
  4347dc:	ldr	x0, [x0, #152]
  4347e0:	bl	419740 <BIO_printf@plt>
  4347e4:	b	434740 <ASN1_generate_nconf@plt+0x15dd0>
  4347e8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4347ec:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4347f0:	add	x1, x1, #0xd98
  4347f4:	ldr	x0, [x0, #152]
  4347f8:	bl	419740 <BIO_printf@plt>
  4347fc:	mov	x0, x19
  434800:	bl	41ce70 <PKCS12_SAFEBAG_get0_pkcs8@plt>
  434804:	add	x1, sp, #0x68
  434808:	mov	x2, #0x0                   	// #0
  43480c:	bl	41dc30 <X509_SIG_get0@plt>
  434810:	ldr	x0, [sp, #104]
  434814:	bl	434048 <ASN1_generate_nconf@plt+0x156d8>
  434818:	b	434684 <ASN1_generate_nconf@plt+0x15d14>
  43481c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434820:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434824:	add	x1, x1, #0xde0
  434828:	mov	w27, #0x1                   	// #1
  43482c:	ldr	x0, [x20, #152]
  434830:	bl	419740 <BIO_printf@plt>
  434834:	ldr	x21, [x20, #152]
  434838:	mov	x0, x19
  43483c:	bl	41cc00 <PKCS12_SAFEBAG_get0_type@plt>
  434840:	mov	x1, x0
  434844:	mov	x0, x21
  434848:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  43484c:	ldr	x0, [x20, #152]
  434850:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  434854:	add	x1, x1, #0xf30
  434858:	bl	419740 <BIO_printf@plt>
  43485c:	mov	w0, w27
  434860:	ldp	x19, x20, [sp, #16]
  434864:	ldp	x21, x22, [sp, #32]
  434868:	ldp	x23, x24, [sp, #48]
  43486c:	ldp	x25, x26, [sp, #64]
  434870:	ldr	x27, [sp, #80]
  434874:	ldp	x29, x30, [sp], #112
  434878:	ret
  43487c:	tbnz	w20, #2, 4348f4 <ASN1_generate_nconf@plt+0x15f84>
  434880:	tbnz	w20, #1, 4347ac <ASN1_generate_nconf@plt+0x15e3c>
  434884:	mov	x0, x19
  434888:	mov	w1, #0x9d                  	// #157
  43488c:	bl	41cd10 <PKCS12_SAFEBAG_get0_attr@plt>
  434890:	cbz	x0, 4349c8 <ASN1_generate_nconf@plt+0x16058>
  434894:	tbnz	w20, #4, 4347ac <ASN1_generate_nconf@plt+0x15e3c>
  434898:	mov	x1, x26
  43489c:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  4348a0:	add	x2, x2, #0xd78
  4348a4:	mov	x0, x21
  4348a8:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  4348ac:	mov	x0, x19
  4348b0:	bl	41e960 <PKCS12_SAFEBAG_get_bag_nid@plt>
  4348b4:	cmp	w0, #0x9e
  4348b8:	b.ne	4347ac <ASN1_generate_nconf@plt+0x15e3c>  // b.any
  4348bc:	mov	x0, x19
  4348c0:	bl	41d850 <PKCS12_SAFEBAG_get1_cert@plt>
  4348c4:	mov	x19, x0
  4348c8:	cbz	x0, 4349a4 <ASN1_generate_nconf@plt+0x16034>
  4348cc:	mov	x1, x0
  4348d0:	mov	x0, x21
  4348d4:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  4348d8:	mov	x1, x19
  4348dc:	mov	x0, x21
  4348e0:	bl	41ab80 <PEM_write_bio_X509@plt>
  4348e4:	mov	w27, w0
  4348e8:	mov	x0, x19
  4348ec:	bl	41e260 <X509_free@plt>
  4348f0:	b	434714 <ASN1_generate_nconf@plt+0x15da4>
  4348f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4348f8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4348fc:	add	x1, x1, #0xdb0
  434900:	ldr	x0, [x0, #152]
  434904:	bl	419740 <BIO_printf@plt>
  434908:	b	434880 <ASN1_generate_nconf@plt+0x15f10>
  43490c:	tbnz	w20, #2, 43498c <ASN1_generate_nconf@plt+0x1601c>
  434910:	tbnz	w20, #0, 4347ac <ASN1_generate_nconf@plt+0x15e3c>
  434914:	mov	x1, x26
  434918:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43491c:	add	x2, x2, #0xd78
  434920:	mov	x0, x21
  434924:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  434928:	mov	x0, x19
  43492c:	bl	41a6e0 <PKCS12_SAFEBAG_get0_p8inf@plt>
  434930:	mov	x20, x0
  434934:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  434938:	mov	x19, x0
  43493c:	cbz	x0, 4349a4 <ASN1_generate_nconf@plt+0x16034>
  434940:	mov	x0, x20
  434944:	bl	41bf20 <PKCS8_pkey_get0_attrs@plt>
  434948:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43494c:	mov	x1, x0
  434950:	add	x2, x2, #0xd88
  434954:	mov	x0, x21
  434958:	bl	434378 <ASN1_generate_nconf@plt+0x15a08>
  43495c:	mov	x6, x22
  434960:	mov	x2, x23
  434964:	mov	x1, x19
  434968:	mov	x5, #0x0                   	// #0
  43496c:	mov	w4, #0x0                   	// #0
  434970:	mov	x3, #0x0                   	// #0
  434974:	mov	x0, x21
  434978:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  43497c:	mov	w27, w0
  434980:	mov	x0, x19
  434984:	bl	41d9c0 <EVP_PKEY_free@plt>
  434988:	b	434714 <ASN1_generate_nconf@plt+0x15da4>
  43498c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434990:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434994:	add	x1, x1, #0xd68
  434998:	ldr	x0, [x0, #152]
  43499c:	bl	419740 <BIO_printf@plt>
  4349a0:	b	434910 <ASN1_generate_nconf@plt+0x15fa0>
  4349a4:	mov	w27, #0x0                   	// #0
  4349a8:	mov	w0, w27
  4349ac:	ldp	x19, x20, [sp, #16]
  4349b0:	ldp	x21, x22, [sp, #32]
  4349b4:	ldp	x23, x24, [sp, #48]
  4349b8:	ldp	x25, x26, [sp, #64]
  4349bc:	ldr	x27, [sp, #80]
  4349c0:	ldp	x29, x30, [sp], #112
  4349c4:	ret
  4349c8:	tbz	w20, #3, 434898 <ASN1_generate_nconf@plt+0x15f28>
  4349cc:	b	4347ac <ASN1_generate_nconf@plt+0x15e3c>
  4349d0:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  4349d4:	b	434714 <ASN1_generate_nconf@plt+0x15da4>
  4349d8:	stp	x29, x30, [sp, #-80]!
  4349dc:	mov	x29, sp
  4349e0:	stp	x19, x20, [sp, #16]
  4349e4:	mov	x20, x1
  4349e8:	mov	w19, #0x0                   	// #0
  4349ec:	stp	x21, x22, [sp, #32]
  4349f0:	mov	x22, x5
  4349f4:	mov	x21, x6
  4349f8:	stp	x23, x24, [sp, #48]
  4349fc:	mov	w24, w3
  434a00:	mov	w23, w4
  434a04:	stp	x25, x26, [sp, #64]
  434a08:	mov	x26, x0
  434a0c:	mov	x25, x2
  434a10:	b	434a3c <ASN1_generate_nconf@plt+0x160cc>
  434a14:	bl	419630 <OPENSSL_sk_value@plt>
  434a18:	mov	x1, x0
  434a1c:	mov	x6, x21
  434a20:	mov	x5, x22
  434a24:	mov	w4, w23
  434a28:	mov	w3, w24
  434a2c:	mov	x2, x25
  434a30:	mov	x0, x26
  434a34:	bl	434618 <ASN1_generate_nconf@plt+0x15ca8>
  434a38:	cbz	w0, 434a60 <ASN1_generate_nconf@plt+0x160f0>
  434a3c:	mov	x0, x20
  434a40:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434a44:	mov	w2, w0
  434a48:	mov	w1, w19
  434a4c:	cmp	w19, w2
  434a50:	mov	x0, x20
  434a54:	add	w19, w19, #0x1
  434a58:	b.lt	434a14 <ASN1_generate_nconf@plt+0x160a4>  // b.tstop
  434a5c:	mov	w0, #0x1                   	// #1
  434a60:	ldp	x19, x20, [sp, #16]
  434a64:	ldp	x21, x22, [sp, #32]
  434a68:	ldp	x23, x24, [sp, #48]
  434a6c:	ldp	x25, x26, [sp, #64]
  434a70:	ldp	x29, x30, [sp], #80
  434a74:	ret
  434a78:	stp	x29, x30, [sp, #-128]!
  434a7c:	mov	x29, sp
  434a80:	stp	x21, x22, [sp, #32]
  434a84:	mov	x21, x2
  434a88:	mov	w22, w3
  434a8c:	stp	x23, x24, [sp, #48]
  434a90:	mov	x24, x0
  434a94:	mov	w23, w4
  434a98:	mov	x0, x1
  434a9c:	stp	x25, x26, [sp, #64]
  434aa0:	mov	x25, x5
  434aa4:	mov	x26, x6
  434aa8:	bl	41d2b0 <PKCS12_unpack_authsafes@plt>
  434aac:	cbz	x0, 434c58 <ASN1_generate_nconf@plt+0x162e8>
  434ab0:	stp	x27, x28, [sp, #80]
  434ab4:	adrp	x27, 41d000 <BIO_test_flags@plt>
  434ab8:	add	x1, x27, #0xb10
  434abc:	stp	x19, x20, [sp, #16]
  434ac0:	mov	x20, x0
  434ac4:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  434ac8:	add	x0, x0, #0xe10
  434acc:	stp	x1, x0, [sp, #112]
  434ad0:	and	w0, w23, #0x4
  434ad4:	mov	w19, #0x0                   	// #0
  434ad8:	str	w0, [sp, #108]
  434adc:	mov	x0, x20
  434ae0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434ae4:	cmp	w19, w0
  434ae8:	b.ge	434ba8 <ASN1_generate_nconf@plt+0x16238>  // b.tcont
  434aec:	nop
  434af0:	mov	w1, w19
  434af4:	mov	x0, x20
  434af8:	bl	419630 <OPENSSL_sk_value@plt>
  434afc:	mov	x27, x0
  434b00:	ldr	x0, [x0, #24]
  434b04:	bl	41a2b0 <OBJ_obj2nid@plt>
  434b08:	cmp	w0, #0x15
  434b0c:	b.eq	434be4 <ASN1_generate_nconf@plt+0x16274>  // b.none
  434b10:	cmp	w0, #0x1a
  434b14:	b.ne	434b94 <ASN1_generate_nconf@plt+0x16224>  // b.any
  434b18:	ldr	w0, [sp, #108]
  434b1c:	cbnz	w0, 434c18 <ASN1_generate_nconf@plt+0x162a8>
  434b20:	mov	x0, x27
  434b24:	mov	w2, w22
  434b28:	mov	x1, x21
  434b2c:	bl	41a5e0 <PKCS12_unpack_p7encdata@plt>
  434b30:	mov	x28, x0
  434b34:	cbz	x28, 434c10 <ASN1_generate_nconf@plt+0x162a0>
  434b38:	mov	w27, #0x0                   	// #0
  434b3c:	b	434b6c <ASN1_generate_nconf@plt+0x161fc>
  434b40:	bl	419630 <OPENSSL_sk_value@plt>
  434b44:	mov	x1, x0
  434b48:	mov	x2, x21
  434b4c:	mov	x6, x26
  434b50:	mov	x5, x25
  434b54:	mov	w4, w23
  434b58:	mov	w3, w22
  434b5c:	mov	x0, x24
  434b60:	bl	434618 <ASN1_generate_nconf@plt+0x15ca8>
  434b64:	mov	w2, w0
  434b68:	cbz	w0, 434c3c <ASN1_generate_nconf@plt+0x162cc>
  434b6c:	mov	x0, x28
  434b70:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434b74:	mov	w2, w0
  434b78:	mov	w1, w27
  434b7c:	cmp	w27, w2
  434b80:	mov	x0, x28
  434b84:	add	w27, w27, #0x1
  434b88:	b.lt	434b40 <ASN1_generate_nconf@plt+0x161d0>  // b.tstop
  434b8c:	ldr	x1, [sp, #112]
  434b90:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434b94:	add	w19, w19, #0x1
  434b98:	mov	x0, x20
  434b9c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434ba0:	cmp	w19, w0
  434ba4:	b.lt	434af0 <ASN1_generate_nconf@plt+0x16180>  // b.tstop
  434ba8:	mov	w2, #0x1                   	// #1
  434bac:	mov	x0, x20
  434bb0:	adrp	x1, 41d000 <BIO_test_flags@plt>
  434bb4:	add	x1, x1, #0xd20
  434bb8:	str	w2, [sp, #108]
  434bbc:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434bc0:	ldr	w2, [sp, #108]
  434bc4:	ldp	x19, x20, [sp, #16]
  434bc8:	mov	w0, w2
  434bcc:	ldp	x21, x22, [sp, #32]
  434bd0:	ldp	x23, x24, [sp, #48]
  434bd4:	ldp	x25, x26, [sp, #64]
  434bd8:	ldp	x27, x28, [sp, #80]
  434bdc:	ldp	x29, x30, [sp], #128
  434be0:	ret
  434be4:	mov	x0, x27
  434be8:	bl	41cf80 <PKCS12_unpack_p7data@plt>
  434bec:	mov	x28, x0
  434bf0:	ldr	w0, [sp, #108]
  434bf4:	cbz	w0, 434b34 <ASN1_generate_nconf@plt+0x161c4>
  434bf8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434bfc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  434c00:	add	x1, x1, #0xe00
  434c04:	ldr	x0, [x0, #152]
  434c08:	bl	419740 <BIO_printf@plt>
  434c0c:	cbnz	x28, 434b38 <ASN1_generate_nconf@plt+0x161c8>
  434c10:	mov	w2, #0x0                   	// #0
  434c14:	b	434bac <ASN1_generate_nconf@plt+0x1623c>
  434c18:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434c1c:	ldr	x1, [sp, #120]
  434c20:	ldr	x0, [x0, #152]
  434c24:	bl	419740 <BIO_printf@plt>
  434c28:	ldr	x0, [x27, #32]
  434c2c:	ldr	x0, [x0, #8]
  434c30:	ldr	x0, [x0, #8]
  434c34:	bl	434048 <ASN1_generate_nconf@plt+0x156d8>
  434c38:	b	434b20 <ASN1_generate_nconf@plt+0x161b0>
  434c3c:	mov	x0, x28
  434c40:	adrp	x1, 41d000 <BIO_test_flags@plt>
  434c44:	add	x1, x1, #0xb10
  434c48:	str	w2, [sp, #108]
  434c4c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434c50:	ldr	w2, [sp, #108]
  434c54:	b	434bac <ASN1_generate_nconf@plt+0x1623c>
  434c58:	mov	w2, #0x0                   	// #0
  434c5c:	mov	w0, w2
  434c60:	ldp	x21, x22, [sp, #32]
  434c64:	ldp	x23, x24, [sp, #48]
  434c68:	ldp	x25, x26, [sp, #64]
  434c6c:	ldp	x29, x30, [sp], #128
  434c70:	ret
  434c74:	nop
  434c78:	mov	x12, #0x1140                	// #4416
  434c7c:	sub	sp, sp, x12
  434c80:	mov	x2, #0x7f0                 	// #2032
  434c84:	stp	x29, x30, [sp, #16]
  434c88:	add	x29, sp, #0x10
  434c8c:	stp	x19, x20, [sp, #32]
  434c90:	mov	w19, w0
  434c94:	mov	x20, x1
  434c98:	add	x0, sp, #0x150
  434c9c:	mov	w1, #0x0                   	// #0
  434ca0:	stp	x21, x22, [sp, #48]
  434ca4:	mov	w21, #0x800                 	// #2048
  434ca8:	adrp	x22, 471000 <ASN1_generate_nconf@plt+0x52690>
  434cac:	stp	x23, x24, [sp, #64]
  434cb0:	adrp	x23, 471000 <ASN1_generate_nconf@plt+0x52690>
  434cb4:	add	x23, x23, #0x590
  434cb8:	stp	x25, x26, [sp, #80]
  434cbc:	add	x22, x22, #0x538
  434cc0:	adrp	x25, 469000 <ASN1_generate_nconf@plt+0x4a690>
  434cc4:	stp	x27, x28, [sp, #96]
  434cc8:	add	x25, x25, #0x428
  434ccc:	mov	x27, #0x0                   	// #0
  434cd0:	stp	xzr, xzr, [sp, #320]
  434cd4:	bl	41e7a0 <memset@plt>
  434cd8:	add	x3, sp, #0x890
  434cdc:	mov	x2, #0x7f0                 	// #2032
  434ce0:	mov	w1, #0x0                   	// #0
  434ce4:	add	x0, sp, #0x950
  434ce8:	mov	x26, #0x0                   	// #0
  434cec:	stp	xzr, xzr, [x3, #176]
  434cf0:	bl	41e7a0 <memset@plt>
  434cf4:	mov	x28, #0x0                   	// #0
  434cf8:	str	w21, [sp, #120]
  434cfc:	mov	w24, #0x0                   	// #0
  434d00:	stp	xzr, xzr, [sp, #256]
  434d04:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  434d08:	mov	x3, x0
  434d0c:	mov	x1, x20
  434d10:	mov	w0, w19
  434d14:	mov	x2, x23
  434d18:	str	x3, [sp, #272]
  434d1c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  434d20:	stp	xzr, x0, [sp, #128]
  434d24:	mov	w0, #0x92                  	// #146
  434d28:	str	w0, [sp, #148]
  434d2c:	mov	w0, #0x95                  	// #149
  434d30:	mov	w19, #0x0                   	// #0
  434d34:	mov	w20, #0x0                   	// #0
  434d38:	str	w0, [sp, #124]
  434d3c:	mov	w0, #0x1                   	// #1
  434d40:	str	wzr, [sp, #144]
  434d44:	stp	xzr, xzr, [sp, #152]
  434d48:	stp	xzr, xzr, [sp, #168]
  434d4c:	stp	xzr, xzr, [sp, #184]
  434d50:	stp	wzr, w21, [sp, #200]
  434d54:	mov	x21, #0x0                   	// #0
  434d58:	str	w0, [sp, #208]
  434d5c:	str	wzr, [sp, #212]
  434d60:	str	xzr, [sp, #216]
  434d64:	stp	wzr, wzr, [sp, #224]
  434d68:	stp	xzr, xzr, [sp, #232]
  434d6c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  434d70:	mov	w1, w0
  434d74:	cbz	w0, 434db4 <ASN1_generate_nconf@plt+0x16444>
  434d78:	cmp	w1, #0x27
  434d7c:	b.gt	435064 <ASN1_generate_nconf@plt+0x166f4>
  434d80:	cmn	w1, #0x1
  434d84:	b.lt	434d6c <ASN1_generate_nconf@plt+0x163fc>  // b.tstop
  434d88:	add	w1, w1, #0x1
  434d8c:	cmp	w1, #0x28
  434d90:	b.hi	434d6c <ASN1_generate_nconf@plt+0x163fc>  // b.pmore
  434d94:	ldrh	w0, [x22, w1, uxtw #1]
  434d98:	adr	x1, 434da4 <ASN1_generate_nconf@plt+0x16434>
  434d9c:	add	x0, x1, w0, sxth #2
  434da0:	br	x0
  434da4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  434da8:	mov	w19, #0x80                  	// #128
  434dac:	mov	w1, w0
  434db0:	cbnz	w0, 434d78 <ASN1_generate_nconf@plt+0x16408>
  434db4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  434db8:	cbnz	w0, 434fb0 <ASN1_generate_nconf@plt+0x16640>
  434dbc:	cbz	x26, 4352fc <ASN1_generate_nconf@plt+0x1698c>
  434dc0:	cbz	w20, 4352dc <ASN1_generate_nconf@plt+0x1696c>
  434dc4:	ldr	x0, [sp, #128]
  434dc8:	mov	x1, x26
  434dcc:	add	x3, sp, #0x108
  434dd0:	add	x2, sp, #0x100
  434dd4:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  434dd8:	cbz	w0, 435474 <ASN1_generate_nconf@plt+0x16b04>
  434ddc:	ldr	x22, [sp, #264]
  434de0:	cbz	x22, 435538 <ASN1_generate_nconf@plt+0x16bc8>
  434de4:	mov	w0, #0x1                   	// #1
  434de8:	str	w0, [sp, #248]
  434dec:	ldr	w0, [sp, #144]
  434df0:	str	x22, [sp, #128]
  434df4:	cbnz	w0, 435320 <ASN1_generate_nconf@plt+0x169b0>
  434df8:	cbz	w20, 435574 <ASN1_generate_nconf@plt+0x16c04>
  434dfc:	stp	xzr, xzr, [sp, #304]
  434e00:	and	w0, w24, #0x3
  434e04:	cmp	w0, #0x3
  434e08:	b.eq	435744 <ASN1_generate_nconf@plt+0x16dd4>  // b.none
  434e0c:	and	w26, w24, #0x1
  434e10:	and	w23, w24, #0x2
  434e14:	tbz	w24, #1, 435354 <ASN1_generate_nconf@plt+0x169e4>
  434e18:	cbz	w26, 43535c <ASN1_generate_nconf@plt+0x169ec>
  434e1c:	ldr	x0, [sp, #160]
  434e20:	cbz	x0, 435838 <ASN1_generate_nconf@plt+0x16ec8>
  434e24:	adrp	x4, 470000 <ASN1_generate_nconf@plt+0x51690>
  434e28:	add	x1, sp, #0x130
  434e2c:	add	x4, x4, #0xf30
  434e30:	mov	x3, #0x0                   	// #0
  434e34:	mov	w2, #0x8005                	// #32773
  434e38:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  434e3c:	cbz	w0, 4354a8 <ASN1_generate_nconf@plt+0x16b38>
  434e40:	mov	x25, #0x0                   	// #0
  434e44:	mov	x24, #0x0                   	// #0
  434e48:	ldr	x0, [sp, #168]
  434e4c:	cmp	x25, #0x0
  434e50:	cset	w23, ne  // ne = any
  434e54:	cmp	x0, #0x0
  434e58:	ldr	w0, [sp, #212]
  434e5c:	and	w0, w23, w0
  434e60:	csel	w23, w23, wzr, ne  // ne = any
  434e64:	str	w0, [sp, #152]
  434e68:	mov	w28, #0x0                   	// #0
  434e6c:	b	434e9c <ASN1_generate_nconf@plt+0x1652c>
  434e70:	mov	w1, w28
  434e74:	mov	x0, x21
  434e78:	bl	419630 <OPENSSL_sk_value@plt>
  434e7c:	mov	x26, x0
  434e80:	ldr	x0, [sp, #304]
  434e84:	mov	w1, w28
  434e88:	add	w28, w28, #0x1
  434e8c:	bl	419630 <OPENSSL_sk_value@plt>
  434e90:	mov	x1, x26
  434e94:	mov	w2, #0xffffffff            	// #-1
  434e98:	bl	41cfe0 <X509_alias_set1@plt>
  434e9c:	mov	x0, x21
  434ea0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434ea4:	cmp	w28, w0
  434ea8:	b.lt	434e70 <ASN1_generate_nconf@plt+0x16500>  // b.tstop
  434eac:	cbnz	w23, 4356f8 <ASN1_generate_nconf@plt+0x16d88>
  434eb0:	ldr	w0, [sp, #152]
  434eb4:	cbnz	w0, 4356dc <ASN1_generate_nconf@plt+0x16d6c>
  434eb8:	ldr	w0, [sp, #248]
  434ebc:	cbz	w0, 4356a0 <ASN1_generate_nconf@plt+0x16d30>
  434ec0:	ldr	w0, [sp, #144]
  434ec4:	cbz	w0, 435730 <ASN1_generate_nconf@plt+0x16dc0>
  434ec8:	mov	w0, #0xffffffff            	// #-1
  434ecc:	ldr	w6, [sp, #124]
  434ed0:	ldr	w5, [sp, #148]
  434ed4:	mov	x3, x24
  434ed8:	ldr	w7, [sp, #204]
  434edc:	mov	x2, x25
  434ee0:	str	w0, [sp]
  434ee4:	ldr	x0, [sp, #128]
  434ee8:	str	w19, [sp, #8]
  434eec:	ldr	x1, [sp, #192]
  434ef0:	ldr	x4, [sp, #304]
  434ef4:	bl	419610 <PKCS12_create@plt>
  434ef8:	mov	x26, x0
  434efc:	cbz	x0, 4359f8 <ASN1_generate_nconf@plt+0x17088>
  434f00:	ldr	x0, [sp, #216]
  434f04:	cbz	x0, 434f14 <ASN1_generate_nconf@plt+0x165a4>
  434f08:	add	x1, sp, #0x138
  434f0c:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  434f10:	cbz	w0, 434fb4 <ASN1_generate_nconf@plt+0x16644>
  434f14:	ldr	w0, [sp, #120]
  434f18:	cmn	w0, #0x1
  434f1c:	b.eq	434f40 <ASN1_generate_nconf@plt+0x165d0>  // b.none
  434f20:	ldr	x6, [sp, #312]
  434f24:	mov	w5, w0
  434f28:	mov	x1, x22
  434f2c:	mov	x0, x26
  434f30:	mov	w4, #0x0                   	// #0
  434f34:	mov	x3, #0x0                   	// #0
  434f38:	mov	w2, #0xffffffff            	// #-1
  434f3c:	bl	41db00 <PKCS12_set_mac@plt>
  434f40:	ldr	x0, [sp, #184]
  434f44:	mov	w2, #0x1                   	// #1
  434f48:	mov	w1, #0x6                   	// #6
  434f4c:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  434f50:	mov	x23, x0
  434f54:	cbz	x0, 434f84 <ASN1_generate_nconf@plt+0x16614>
  434f58:	mov	x1, x26
  434f5c:	mov	w20, #0x0                   	// #0
  434f60:	bl	41c200 <i2d_PKCS12_bio@plt>
  434f64:	mov	x0, x25
  434f68:	bl	41d9c0 <EVP_PKEY_free@plt>
  434f6c:	ldr	x0, [sp, #304]
  434f70:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  434f74:	add	x1, x1, #0x260
  434f78:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434f7c:	mov	x0, x24
  434f80:	bl	41e260 <X509_free@plt>
  434f84:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  434f88:	mov	x19, #0x0                   	// #0
  434f8c:	add	x25, x25, #0xd28
  434f90:	mov	x22, #0x0                   	// #0
  434f94:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  434f98:	mov	w19, #0x10                  	// #16
  434f9c:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  434fa0:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  434fa4:	add	x1, sp, #0x110
  434fa8:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  434fac:	cbnz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  434fb0:	mov	x26, #0x0                   	// #0
  434fb4:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  434fb8:	ldr	x0, [x25, #152]
  434fbc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  434fc0:	ldr	x2, [sp, #136]
  434fc4:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  434fc8:	add	x1, x1, #0x238
  434fcc:	add	x25, x25, #0xd28
  434fd0:	mov	x23, #0x0                   	// #0
  434fd4:	mov	x19, #0x0                   	// #0
  434fd8:	mov	x22, #0x0                   	// #0
  434fdc:	mov	w20, #0x1                   	// #1
  434fe0:	bl	419740 <BIO_printf@plt>
  434fe4:	mov	x0, x26
  434fe8:	bl	41e6b0 <PKCS12_free@plt>
  434fec:	mov	x0, x27
  434ff0:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  434ff4:	mov	x0, x19
  434ff8:	bl	41df00 <BIO_free@plt>
  434ffc:	mov	x0, x23
  435000:	bl	41ce30 <BIO_free_all@plt>
  435004:	mov	x0, x21
  435008:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43500c:	mov	x0, x22
  435010:	mov	x1, x25
  435014:	mov	w2, #0x251                 	// #593
  435018:	bl	41b1e0 <CRYPTO_free@plt>
  43501c:	ldr	x0, [sp, #256]
  435020:	mov	x1, x25
  435024:	mov	w2, #0x252                 	// #594
  435028:	bl	41b1e0 <CRYPTO_free@plt>
  43502c:	ldr	x0, [sp, #264]
  435030:	mov	x1, x25
  435034:	mov	w2, #0x253                 	// #595
  435038:	bl	41b1e0 <CRYPTO_free@plt>
  43503c:	mov	w0, w20
  435040:	mov	x12, #0x1140                	// #4416
  435044:	ldp	x29, x30, [sp, #16]
  435048:	ldp	x19, x20, [sp, #32]
  43504c:	ldp	x21, x22, [sp, #48]
  435050:	ldp	x23, x24, [sp, #64]
  435054:	ldp	x25, x26, [sp, #80]
  435058:	ldp	x27, x28, [sp, #96]
  43505c:	add	sp, sp, x12
  435060:	ret
  435064:	sub	w1, w1, #0x5dd
  435068:	cmp	w1, #0x1
  43506c:	b.hi	434d6c <ASN1_generate_nconf@plt+0x163fc>  // b.pmore
  435070:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  435074:	cbnz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  435078:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  43507c:	mov	x26, #0x0                   	// #0
  435080:	add	x25, x25, #0xd28
  435084:	mov	x23, #0x0                   	// #0
  435088:	mov	x19, #0x0                   	// #0
  43508c:	mov	x22, #0x0                   	// #0
  435090:	mov	w20, #0x1                   	// #1
  435094:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435098:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43509c:	mov	w1, #0x0                   	// #0
  4350a0:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  4350a4:	mov	x27, x0
  4350a8:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350ac:	mov	w0, #0x1                   	// #1
  4350b0:	str	w0, [sp, #224]
  4350b4:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350b8:	mov	w0, #0x1                   	// #1
  4350bc:	str	w0, [sp, #228]
  4350c0:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4350c8:	str	x0, [sp, #240]
  4350cc:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4350d4:	str	x0, [sp, #232]
  4350d8:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4350e0:	mov	x26, x0
  4350e4:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4350ec:	mov	x28, x0
  4350f0:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4350f4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4350f8:	str	x0, [sp, #128]
  4350fc:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435100:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435104:	str	x0, [sp, #184]
  435108:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43510c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435110:	str	x0, [sp, #152]
  435114:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435118:	cbz	x21, 4352cc <ASN1_generate_nconf@plt+0x1695c>
  43511c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435120:	mov	x1, x0
  435124:	mov	x0, x21
  435128:	bl	41cf70 <OPENSSL_sk_push@plt>
  43512c:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435130:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435134:	str	x0, [sp, #168]
  435138:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43513c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435140:	str	x0, [sp, #192]
  435144:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435148:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43514c:	str	x0, [sp, #160]
  435150:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435154:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435158:	str	x0, [sp, #176]
  43515c:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435160:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435164:	str	x0, [sp, #248]
  435168:	cbz	x0, 434fb0 <ASN1_generate_nconf@plt+0x16640>
  43516c:	mov	x1, x25
  435170:	bl	41d250 <strcmp@plt>
  435174:	mov	w1, #0xffffffff            	// #-1
  435178:	str	w1, [sp, #148]
  43517c:	cbz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  435180:	ldr	x2, [sp, #248]
  435184:	mov	x0, x2
  435188:	bl	41bb30 <OBJ_txt2nid@plt>
  43518c:	str	w0, [sp, #148]
  435190:	ldr	x2, [sp, #248]
  435194:	cbnz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  435198:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43519c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4351a0:	mov	x26, #0x0                   	// #0
  4351a4:	add	x1, x1, #0xe28
  4351a8:	ldr	x0, [x25, #152]
  4351ac:	bl	419740 <BIO_printf@plt>
  4351b0:	b	434fb8 <ASN1_generate_nconf@plt+0x16648>
  4351b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4351b8:	str	x0, [sp, #248]
  4351bc:	cbz	x0, 434fb0 <ASN1_generate_nconf@plt+0x16640>
  4351c0:	mov	x1, x25
  4351c4:	bl	41d250 <strcmp@plt>
  4351c8:	mov	w1, #0xffffffff            	// #-1
  4351cc:	str	w1, [sp, #124]
  4351d0:	cbz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  4351d4:	ldr	x2, [sp, #248]
  4351d8:	mov	x0, x2
  4351dc:	bl	41bb30 <OBJ_txt2nid@plt>
  4351e0:	str	w0, [sp, #124]
  4351e4:	ldr	x2, [sp, #248]
  4351e8:	cbnz	w0, 434d6c <ASN1_generate_nconf@plt+0x163fc>
  4351ec:	b	435198 <ASN1_generate_nconf@plt+0x16828>
  4351f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4351f4:	str	x0, [sp, #216]
  4351f8:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4351fc:	str	xzr, [sp, #272]
  435200:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435204:	mov	w0, #0x1                   	// #1
  435208:	str	w0, [sp, #212]
  43520c:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435210:	mov	w0, #0xffffffff            	// #-1
  435214:	str	w0, [sp, #120]
  435218:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43521c:	mov	w0, #0x1                   	// #1
  435220:	str	w0, [sp, #120]
  435224:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435228:	mov	w0, #0x800                 	// #2048
  43522c:	str	w0, [sp, #120]
  435230:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435234:	mov	w0, #0x1                   	// #1
  435238:	str	w0, [sp, #204]
  43523c:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435240:	mov	w20, #0x1                   	// #1
  435244:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435248:	mov	w0, #0x92                  	// #146
  43524c:	str	w0, [sp, #124]
  435250:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435254:	str	wzr, [sp, #208]
  435258:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43525c:	mov	w0, #0x1                   	// #1
  435260:	str	w0, [sp, #144]
  435264:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435268:	mov	w0, #0x1                   	// #1
  43526c:	str	w0, [sp, #200]
  435270:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435274:	orr	w24, w24, #0x4
  435278:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43527c:	orr	w24, w24, #0x3
  435280:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435284:	orr	w24, w24, #0x10
  435288:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43528c:	orr	w24, w24, #0x8
  435290:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  435294:	orr	w24, w24, #0x2
  435298:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  43529c:	orr	w24, w24, #0x1
  4352a0:	b	434d6c <ASN1_generate_nconf@plt+0x163fc>
  4352a4:	mov	x0, x23
  4352a8:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  4352ac:	mov	x26, #0x0                   	// #0
  4352b0:	add	x25, x25, #0xd28
  4352b4:	mov	x23, #0x0                   	// #0
  4352b8:	mov	x19, #0x0                   	// #0
  4352bc:	mov	x22, #0x0                   	// #0
  4352c0:	mov	w20, #0x0                   	// #0
  4352c4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  4352c8:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  4352cc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4352d0:	mov	x21, x0
  4352d4:	cbnz	x0, 43511c <ASN1_generate_nconf@plt+0x167ac>
  4352d8:	b	435078 <ASN1_generate_nconf@plt+0x16708>
  4352dc:	mov	x1, x28
  4352e0:	mov	x0, x26
  4352e4:	add	x3, sp, #0x108
  4352e8:	add	x2, sp, #0x100
  4352ec:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  4352f0:	cbz	w0, 435474 <ASN1_generate_nconf@plt+0x16b04>
  4352f4:	ldr	x22, [sp, #256]
  4352f8:	b	434de0 <ASN1_generate_nconf@plt+0x16470>
  4352fc:	ldr	x0, [sp, #128]
  435300:	mov	x1, x28
  435304:	add	x3, sp, #0x108
  435308:	add	x2, sp, #0x100
  43530c:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  435310:	cbz	w0, 435474 <ASN1_generate_nconf@plt+0x16b04>
  435314:	cbz	w20, 4352f4 <ASN1_generate_nconf@plt+0x16984>
  435318:	ldr	x22, [sp, #264]
  43531c:	b	434de0 <ASN1_generate_nconf@plt+0x16470>
  435320:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435324:	ldr	x0, [x0, #152]
  435328:	cbz	w20, 435660 <ASN1_generate_nconf@plt+0x16cf0>
  43532c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435330:	add	x1, x1, #0xe48
  435334:	mov	x26, #0x0                   	// #0
  435338:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  43533c:	mov	x23, #0x0                   	// #0
  435340:	add	x25, x25, #0xd28
  435344:	mov	x19, #0x0                   	// #0
  435348:	mov	x22, #0x0                   	// #0
  43534c:	bl	419740 <BIO_printf@plt>
  435350:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435354:	cbnz	w26, 435674 <ASN1_generate_nconf@plt+0x16d04>
  435358:	ldr	w26, [sp, #200]
  43535c:	ldr	x0, [sp, #176]
  435360:	mov	x4, x27
  435364:	ldr	x3, [sp, #256]
  435368:	cmp	x0, #0x0
  43536c:	ldr	x1, [sp, #152]
  435370:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  435374:	mov	w2, #0x1                   	// #1
  435378:	add	x5, x5, #0xa10
  43537c:	csel	x0, x0, x1, ne  // ne = any
  435380:	mov	w1, #0x8005                	// #32773
  435384:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  435388:	mov	x25, x0
  43538c:	cbz	x0, 4354ac <ASN1_generate_nconf@plt+0x16b3c>
  435390:	cbz	w23, 4354c0 <ASN1_generate_nconf@plt+0x16b50>
  435394:	mov	x24, #0x0                   	// #0
  435398:	ldr	x0, [sp, #160]
  43539c:	cbz	x0, 4353bc <ASN1_generate_nconf@plt+0x16a4c>
  4353a0:	adrp	x4, 470000 <ASN1_generate_nconf@plt+0x51690>
  4353a4:	add	x1, sp, #0x130
  4353a8:	add	x4, x4, #0xf30
  4353ac:	mov	x3, #0x0                   	// #0
  4353b0:	mov	w2, #0x8005                	// #32773
  4353b4:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  4353b8:	cbz	w0, 4354b4 <ASN1_generate_nconf@plt+0x16b44>
  4353bc:	cbz	w26, 434e48 <ASN1_generate_nconf@plt+0x164d8>
  4353c0:	ldp	x1, x0, [sp, #232]
  4353c4:	ldp	w2, w3, [sp, #224]
  4353c8:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  4353cc:	mov	x23, x0
  4353d0:	cbz	x0, 435964 <ASN1_generate_nconf@plt+0x16ff4>
  4353d4:	bl	41d400 <X509_STORE_CTX_new@plt>
  4353d8:	mov	x28, x0
  4353dc:	cbz	x0, 435810 <ASN1_generate_nconf@plt+0x16ea0>
  4353e0:	mov	x2, x24
  4353e4:	mov	x1, x23
  4353e8:	mov	x3, #0x0                   	// #0
  4353ec:	bl	41d490 <X509_STORE_CTX_init@plt>
  4353f0:	cbz	w0, 43580c <ASN1_generate_nconf@plt+0x16e9c>
  4353f4:	mov	x0, x28
  4353f8:	bl	419760 <X509_verify_cert@plt>
  4353fc:	cmp	w0, #0x0
  435400:	mov	x0, x28
  435404:	b.le	435a58 <ASN1_generate_nconf@plt+0x170e8>
  435408:	bl	41bcc0 <X509_STORE_CTX_get1_chain@plt>
  43540c:	mov	x1, x0
  435410:	mov	x0, x28
  435414:	mov	x28, x1
  435418:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  43541c:	mov	x0, x23
  435420:	bl	41dbd0 <X509_STORE_free@plt>
  435424:	b	435448 <ASN1_generate_nconf@plt+0x16ad8>
  435428:	ldr	x23, [sp, #304]
  43542c:	mov	w1, w26
  435430:	mov	x0, x28
  435434:	bl	419630 <OPENSSL_sk_value@plt>
  435438:	add	w26, w26, #0x1
  43543c:	mov	x1, x0
  435440:	mov	x0, x23
  435444:	bl	41cf70 <OPENSSL_sk_push@plt>
  435448:	mov	x0, x28
  43544c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435450:	cmp	w26, w0
  435454:	b.lt	435428 <ASN1_generate_nconf@plt+0x16ab8>  // b.tstop
  435458:	mov	w1, #0x0                   	// #0
  43545c:	mov	x0, x28
  435460:	bl	419630 <OPENSSL_sk_value@plt>
  435464:	bl	41e260 <X509_free@plt>
  435468:	mov	x0, x28
  43546c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  435470:	b	434e48 <ASN1_generate_nconf@plt+0x164d8>
  435474:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435478:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43547c:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435480:	add	x1, x1, #0xc48
  435484:	ldr	x0, [x0, #152]
  435488:	add	x25, x25, #0xd28
  43548c:	mov	x26, #0x0                   	// #0
  435490:	mov	x23, #0x0                   	// #0
  435494:	mov	x19, #0x0                   	// #0
  435498:	mov	x22, #0x0                   	// #0
  43549c:	mov	w20, #0x1                   	// #1
  4354a0:	bl	419740 <BIO_printf@plt>
  4354a4:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  4354a8:	mov	w20, w26
  4354ac:	mov	x24, #0x0                   	// #0
  4354b0:	mov	x25, #0x0                   	// #0
  4354b4:	mov	x26, #0x0                   	// #0
  4354b8:	mov	x23, #0x0                   	// #0
  4354bc:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  4354c0:	ldr	x0, [sp, #152]
  4354c4:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  4354c8:	add	x1, sp, #0x130
  4354cc:	add	x4, x4, #0xdb0
  4354d0:	mov	x3, #0x0                   	// #0
  4354d4:	mov	w2, #0x8005                	// #32773
  4354d8:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  4354dc:	cbnz	w0, 435504 <ASN1_generate_nconf@plt+0x16b94>
  4354e0:	b	435ab0 <ASN1_generate_nconf@plt+0x17140>
  4354e4:	ldr	x0, [sp, #304]
  4354e8:	mov	w1, w23
  4354ec:	bl	419630 <OPENSSL_sk_value@plt>
  4354f0:	mov	x24, x0
  4354f4:	mov	x1, x25
  4354f8:	bl	41cac0 <X509_check_private_key@plt>
  4354fc:	cbnz	w0, 43576c <ASN1_generate_nconf@plt+0x16dfc>
  435500:	add	w23, w23, #0x1
  435504:	ldr	x0, [sp, #304]
  435508:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43550c:	cmp	w23, w0
  435510:	b.lt	4354e4 <ASN1_generate_nconf@plt+0x16b74>  // b.tstop
  435514:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435518:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43551c:	mov	x24, #0x0                   	// #0
  435520:	add	x1, x1, #0xf08
  435524:	ldr	x0, [x0, #152]
  435528:	mov	x26, #0x0                   	// #0
  43552c:	mov	x23, #0x0                   	// #0
  435530:	bl	419740 <BIO_printf@plt>
  435534:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435538:	ldr	w0, [sp, #144]
  43553c:	add	x23, sp, #0x940
  435540:	cbz	w0, 435560 <ASN1_generate_nconf@plt+0x16bf0>
  435544:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  435548:	mov	x0, x23
  43554c:	add	x2, x2, #0xec8
  435550:	mov	w3, w20
  435554:	mov	w1, #0x800                 	// #2048
  435558:	bl	41a640 <EVP_read_pw_string@plt>
  43555c:	cbnz	w0, 4357b8 <ASN1_generate_nconf@plt+0x16e48>
  435560:	add	x0, sp, #0x140
  435564:	mov	x22, x23
  435568:	str	x0, [sp, #128]
  43556c:	str	wzr, [sp, #248]
  435570:	b	434df8 <ASN1_generate_nconf@plt+0x16488>
  435574:	ldr	x0, [sp, #152]
  435578:	mov	w2, #0x6                   	// #6
  43557c:	mov	w1, #0x72                  	// #114
  435580:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  435584:	mov	x19, x0
  435588:	cbz	x0, 435714 <ASN1_generate_nconf@plt+0x16da4>
  43558c:	ldr	x0, [sp, #184]
  435590:	mov	w2, #0x1                   	// #1
  435594:	mov	w1, #0x8005                	// #32773
  435598:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  43559c:	mov	x23, x0
  4355a0:	cbz	x0, 4357a0 <ASN1_generate_nconf@plt+0x16e30>
  4355a4:	mov	x0, x19
  4355a8:	mov	x1, #0x0                   	// #0
  4355ac:	bl	41e560 <d2i_PKCS12_bio@plt>
  4355b0:	mov	x26, x0
  4355b4:	cbz	x0, 435a0c <ASN1_generate_nconf@plt+0x1709c>
  4355b8:	ldr	w0, [sp, #248]
  4355bc:	cbz	w0, 43584c <ASN1_generate_nconf@plt+0x16edc>
  4355c0:	ldr	w0, [sp, #144]
  4355c4:	cbz	w0, 43564c <ASN1_generate_nconf@plt+0x16cdc>
  4355c8:	tbnz	w24, #2, 435890 <ASN1_generate_nconf@plt+0x16f20>
  4355cc:	ldr	w0, [sp, #208]
  4355d0:	cbz	w0, 435954 <ASN1_generate_nconf@plt+0x16fe4>
  4355d4:	ldrb	w0, [x22]
  4355d8:	cbnz	w0, 4357e8 <ASN1_generate_nconf@plt+0x16e78>
  4355dc:	mov	x0, x26
  4355e0:	mov	w2, #0x0                   	// #0
  4355e4:	mov	x1, #0x0                   	// #0
  4355e8:	bl	41c8b0 <PKCS12_verify_mac@plt>
  4355ec:	cbz	w0, 4357e8 <ASN1_generate_nconf@plt+0x16e78>
  4355f0:	ldr	w0, [sp, #144]
  4355f4:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  4355f8:	mov	x22, #0x0                   	// #0
  4355fc:	add	x25, x25, #0xd28
  435600:	cbnz	w0, 435608 <ASN1_generate_nconf@plt+0x16c98>
  435604:	str	xzr, [sp, #128]
  435608:	ldp	x5, x6, [sp, #264]
  43560c:	mov	w4, w24
  435610:	ldr	x2, [sp, #128]
  435614:	mov	x1, x26
  435618:	mov	x0, x23
  43561c:	mov	w3, #0xffffffff            	// #-1
  435620:	bl	434a78 <ASN1_generate_nconf@plt+0x16108>
  435624:	cbnz	w0, 434fe4 <ASN1_generate_nconf@plt+0x16674>
  435628:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43562c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  435630:	add	x1, x1, #0x38
  435634:	mov	w20, #0x1                   	// #1
  435638:	ldr	x0, [x24, #152]
  43563c:	bl	419740 <BIO_printf@plt>
  435640:	ldr	x0, [x24, #152]
  435644:	bl	41e7f0 <ERR_print_errors@plt>
  435648:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  43564c:	add	x1, sp, #0x140
  435650:	add	x0, sp, #0x940
  435654:	mov	x2, #0x800                 	// #2048
  435658:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  43565c:	b	4355c8 <ASN1_generate_nconf@plt+0x16c58>
  435660:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435664:	ldr	w20, [sp, #144]
  435668:	add	x1, x1, #0xe88
  43566c:	mov	x26, #0x0                   	// #0
  435670:	b	435338 <ASN1_generate_nconf@plt+0x169c8>
  435674:	ldr	x0, [sp, #152]
  435678:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  43567c:	add	x1, sp, #0x130
  435680:	add	x4, x4, #0xdb0
  435684:	mov	x3, #0x0                   	// #0
  435688:	mov	w2, #0x8005                	// #32773
  43568c:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  435690:	cbz	w0, 4354ac <ASN1_generate_nconf@plt+0x16b3c>
  435694:	ldr	w26, [sp, #200]
  435698:	mov	x25, #0x0                   	// #0
  43569c:	b	435394 <ASN1_generate_nconf@plt+0x16a24>
  4356a0:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  4356a4:	add	x0, sp, #0x140
  4356a8:	add	x2, x2, #0xf70
  4356ac:	mov	w3, #0x1                   	// #1
  4356b0:	mov	w1, #0x800                 	// #2048
  4356b4:	bl	41a640 <EVP_read_pw_string@plt>
  4356b8:	cbz	w0, 434ec0 <ASN1_generate_nconf@plt+0x16550>
  4356bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4356c0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4356c4:	mov	x26, #0x0                   	// #0
  4356c8:	add	x1, x1, #0xee0
  4356cc:	ldr	x0, [x0, #152]
  4356d0:	mov	x23, #0x0                   	// #0
  4356d4:	bl	419740 <BIO_printf@plt>
  4356d8:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  4356dc:	mov	x0, x25
  4356e0:	mov	w4, #0xffffffff            	// #-1
  4356e4:	mov	x3, #0x0                   	// #0
  4356e8:	mov	w2, #0x0                   	// #0
  4356ec:	mov	w1, #0x358                 	// #856
  4356f0:	bl	41cdf0 <EVP_PKEY_add1_attr_by_NID@plt>
  4356f4:	b	434eb8 <ASN1_generate_nconf@plt+0x16548>
  4356f8:	ldr	x3, [sp, #168]
  4356fc:	mov	x0, x25
  435700:	mov	w4, #0xffffffff            	// #-1
  435704:	mov	w2, #0x1001                	// #4097
  435708:	mov	w1, #0x1a1                 	// #417
  43570c:	bl	41cdf0 <EVP_PKEY_add1_attr_by_NID@plt>
  435710:	b	434eb0 <ASN1_generate_nconf@plt+0x16540>
  435714:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435718:	mov	x26, #0x0                   	// #0
  43571c:	add	x25, x25, #0xd28
  435720:	mov	x23, #0x0                   	// #0
  435724:	mov	x22, #0x0                   	// #0
  435728:	mov	w20, #0x1                   	// #1
  43572c:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435730:	add	x1, sp, #0x140
  435734:	add	x0, sp, #0x940
  435738:	mov	x2, #0x800                 	// #2048
  43573c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  435740:	b	434ec8 <ASN1_generate_nconf@plt+0x16558>
  435744:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435748:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43574c:	mov	x24, #0x0                   	// #0
  435750:	add	x1, x1, #0xef8
  435754:	ldr	x0, [x0, #152]
  435758:	mov	x25, #0x0                   	// #0
  43575c:	mov	x26, #0x0                   	// #0
  435760:	mov	x23, #0x0                   	// #0
  435764:	bl	419740 <BIO_printf@plt>
  435768:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  43576c:	mov	w2, #0x0                   	// #0
  435770:	mov	x1, #0x0                   	// #0
  435774:	mov	x0, x24
  435778:	bl	41bfb0 <X509_keyid_set1@plt>
  43577c:	mov	x1, #0x0                   	// #0
  435780:	mov	x0, x24
  435784:	mov	w2, #0x0                   	// #0
  435788:	bl	41cfe0 <X509_alias_set1@plt>
  43578c:	ldr	x0, [sp, #304]
  435790:	mov	w1, w23
  435794:	bl	41cbe0 <OPENSSL_sk_delete@plt>
  435798:	cbnz	x24, 435398 <ASN1_generate_nconf@plt+0x16a28>
  43579c:	b	435514 <ASN1_generate_nconf@plt+0x16ba4>
  4357a0:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  4357a4:	mov	x26, #0x0                   	// #0
  4357a8:	add	x25, x25, #0xd28
  4357ac:	mov	x22, #0x0                   	// #0
  4357b0:	mov	w20, #0x1                   	// #1
  4357b4:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  4357b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4357bc:	ldr	w20, [sp, #144]
  4357c0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4357c4:	mov	x26, #0x0                   	// #0
  4357c8:	ldr	x0, [x0, #152]
  4357cc:	add	x1, x1, #0xee0
  4357d0:	mov	x23, #0x0                   	// #0
  4357d4:	mov	x19, #0x0                   	// #0
  4357d8:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  4357dc:	add	x25, x25, #0xd28
  4357e0:	bl	419740 <BIO_printf@plt>
  4357e4:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  4357e8:	mov	x1, x22
  4357ec:	mov	x0, x26
  4357f0:	mov	w2, #0xffffffff            	// #-1
  4357f4:	bl	41c8b0 <PKCS12_verify_mac@plt>
  4357f8:	cbz	w0, 435970 <ASN1_generate_nconf@plt+0x17000>
  4357fc:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435800:	mov	x22, #0x0                   	// #0
  435804:	add	x25, x25, #0xd28
  435808:	b	435608 <ASN1_generate_nconf@plt+0x16c98>
  43580c:	mov	x0, x28
  435810:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  435814:	mov	x0, x23
  435818:	bl	41dbd0 <X509_STORE_free@plt>
  43581c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435820:	mov	w20, w26
  435824:	mov	x23, #0x0                   	// #0
  435828:	mov	x26, #0x0                   	// #0
  43582c:	ldr	x0, [x0, #152]
  435830:	bl	41e7f0 <ERR_print_errors@plt>
  435834:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435838:	mov	x25, #0x0                   	// #0
  43583c:	mov	x24, #0x0                   	// #0
  435840:	mov	w23, #0x0                   	// #0
  435844:	str	wzr, [sp, #152]
  435848:	b	434e68 <ASN1_generate_nconf@plt+0x164f8>
  43584c:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  435850:	add	x0, sp, #0x140
  435854:	add	x2, x2, #0xf88
  435858:	mov	w3, #0x0                   	// #0
  43585c:	mov	w1, #0x800                 	// #2048
  435860:	bl	41a640 <EVP_read_pw_string@plt>
  435864:	cbz	w0, 4355c0 <ASN1_generate_nconf@plt+0x16c50>
  435868:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43586c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435870:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435874:	add	x1, x1, #0xee0
  435878:	ldr	x0, [x0, #152]
  43587c:	add	x25, x25, #0xd28
  435880:	mov	x22, #0x0                   	// #0
  435884:	mov	w20, #0x1                   	// #1
  435888:	bl	419740 <BIO_printf@plt>
  43588c:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435890:	mov	x0, x26
  435894:	bl	419d80 <PKCS12_mac_present@plt>
  435898:	cbz	w0, 4355cc <ASN1_generate_nconf@plt+0x16c5c>
  43589c:	mov	x4, x26
  4358a0:	add	x3, sp, #0x118
  4358a4:	add	x2, sp, #0x138
  4358a8:	add	x1, sp, #0x120
  4358ac:	add	x0, sp, #0x130
  4358b0:	bl	41d6c0 <PKCS12_get0_mac@plt>
  4358b4:	ldr	x3, [sp, #288]
  4358b8:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4358bc:	mov	x2, #0x0                   	// #0
  4358c0:	add	x0, sp, #0x128
  4358c4:	mov	x1, #0x0                   	// #0
  4358c8:	bl	41a900 <X509_ALGOR_get0@plt>
  4358cc:	ldr	x0, [x25, #152]
  4358d0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4358d4:	add	x1, x1, #0xfa0
  4358d8:	bl	41a980 <BIO_puts@plt>
  4358dc:	ldr	x0, [x25, #152]
  4358e0:	ldr	x1, [sp, #296]
  4358e4:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  4358e8:	ldr	x0, [sp, #280]
  4358ec:	mov	x2, #0x1                   	// #1
  4358f0:	ldr	x28, [x25, #152]
  4358f4:	cbz	x0, 435900 <ASN1_generate_nconf@plt+0x16f90>
  4358f8:	bl	41bd70 <ASN1_INTEGER_get@plt>
  4358fc:	mov	x2, x0
  435900:	mov	x0, x28
  435904:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435908:	add	x1, x1, #0xfa8
  43590c:	bl	419740 <BIO_printf@plt>
  435910:	ldr	x0, [sp, #304]
  435914:	mov	x28, #0x0                   	// #0
  435918:	ldr	x25, [x25, #152]
  43591c:	cbz	x0, 435928 <ASN1_generate_nconf@plt+0x16fb8>
  435920:	bl	41e8b0 <ASN1_STRING_length@plt>
  435924:	sxtw	x28, w0
  435928:	ldr	x0, [sp, #312]
  43592c:	mov	x3, #0x0                   	// #0
  435930:	cbz	x0, 43593c <ASN1_generate_nconf@plt+0x16fcc>
  435934:	bl	41e8b0 <ASN1_STRING_length@plt>
  435938:	sxtw	x3, w0
  43593c:	mov	x2, x28
  435940:	mov	x0, x25
  435944:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435948:	add	x1, x1, #0xfc0
  43594c:	bl	419740 <BIO_printf@plt>
  435950:	b	4355cc <ASN1_generate_nconf@plt+0x16c5c>
  435954:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435958:	mov	x22, #0x0                   	// #0
  43595c:	add	x25, x25, #0xd28
  435960:	b	435608 <ASN1_generate_nconf@plt+0x16c98>
  435964:	mov	w20, w26
  435968:	mov	x26, #0x0                   	// #0
  43596c:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435970:	mov	x0, x22
  435974:	add	x3, sp, #0x138
  435978:	mov	x2, #0x0                   	// #0
  43597c:	mov	w1, #0xffffffff            	// #-1
  435980:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435984:	bl	41de50 <OPENSSL_asc2uni@plt>
  435988:	add	x25, x25, #0xd28
  43598c:	mov	x28, x0
  435990:	cbz	x0, 435a4c <ASN1_generate_nconf@plt+0x170dc>
  435994:	ldr	w1, [sp, #312]
  435998:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  43599c:	add	x25, x25, #0xd28
  4359a0:	bl	41d0d0 <OPENSSL_uni2utf8@plt>
  4359a4:	mov	x22, x0
  4359a8:	mov	x1, x25
  4359ac:	mov	x0, x28
  4359b0:	mov	w2, #0x237                 	// #567
  4359b4:	bl	41b1e0 <CRYPTO_free@plt>
  4359b8:	mov	x1, x22
  4359bc:	mov	x0, x26
  4359c0:	mov	w2, #0xffffffff            	// #-1
  4359c4:	bl	41c8b0 <PKCS12_verify_mac@plt>
  4359c8:	cbz	w0, 435a2c <ASN1_generate_nconf@plt+0x170bc>
  4359cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4359d0:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4359d4:	add	x1, x1, #0x10
  4359d8:	ldr	x0, [x0, #152]
  4359dc:	bl	419740 <BIO_printf@plt>
  4359e0:	ldr	w0, [sp, #144]
  4359e4:	cmp	w0, #0x0
  4359e8:	ldr	x0, [sp, #128]
  4359ec:	csel	x0, x0, x22, ne  // ne = any
  4359f0:	str	x0, [sp, #128]
  4359f4:	b	435608 <ASN1_generate_nconf@plt+0x16c98>
  4359f8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4359fc:	mov	x23, #0x0                   	// #0
  435a00:	ldr	x0, [x0, #152]
  435a04:	bl	41e7f0 <ERR_print_errors@plt>
  435a08:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435a0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435a10:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  435a14:	mov	x22, #0x0                   	// #0
  435a18:	add	x25, x25, #0xd28
  435a1c:	ldr	x0, [x0, #152]
  435a20:	mov	w20, #0x1                   	// #1
  435a24:	bl	41e7f0 <ERR_print_errors@plt>
  435a28:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435a2c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435a30:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435a34:	add	x1, x1, #0xfe8
  435a38:	mov	x28, x22
  435a3c:	ldr	x0, [x20, #152]
  435a40:	bl	419740 <BIO_printf@plt>
  435a44:	ldr	x0, [x20, #152]
  435a48:	bl	41e7f0 <ERR_print_errors@plt>
  435a4c:	ldr	w20, [sp, #208]
  435a50:	mov	x22, x28
  435a54:	b	434fe4 <ASN1_generate_nconf@plt+0x16674>
  435a58:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  435a5c:	mov	w19, w0
  435a60:	mov	x0, x28
  435a64:	cbz	w19, 435810 <ASN1_generate_nconf@plt+0x16ea0>
  435a68:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  435a6c:	mov	x0, x23
  435a70:	bl	41dbd0 <X509_STORE_free@plt>
  435a74:	cmp	w19, #0x1
  435a78:	b.eq	43581c <ASN1_generate_nconf@plt+0x16eac>  // b.none
  435a7c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435a80:	sxtw	x0, w19
  435a84:	mov	w20, w26
  435a88:	mov	x23, #0x0                   	// #0
  435a8c:	ldr	x19, [x1, #152]
  435a90:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  435a94:	mov	x26, #0x0                   	// #0
  435a98:	mov	x2, x0
  435a9c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  435aa0:	mov	x0, x19
  435aa4:	add	x1, x1, #0xf50
  435aa8:	bl	419740 <BIO_printf@plt>
  435aac:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435ab0:	mov	x24, #0x0                   	// #0
  435ab4:	mov	x26, #0x0                   	// #0
  435ab8:	mov	x23, #0x0                   	// #0
  435abc:	b	434f64 <ASN1_generate_nconf@plt+0x165f4>
  435ac0:	cmp	w2, #0x0
  435ac4:	b.le	435b20 <ASN1_generate_nconf@plt+0x171b0>
  435ac8:	stp	x29, x30, [sp, #-48]!
  435acc:	sub	w2, w2, #0x1
  435ad0:	mov	x29, sp
  435ad4:	stp	x21, x22, [sp, #32]
  435ad8:	add	x22, x1, #0x1
  435adc:	adrp	x21, 470000 <ASN1_generate_nconf@plt+0x51690>
  435ae0:	add	x22, x22, x2
  435ae4:	add	x21, x21, #0xd38
  435ae8:	stp	x19, x20, [sp, #16]
  435aec:	mov	x20, x0
  435af0:	mov	x19, x1
  435af4:	nop
  435af8:	ldrb	w2, [x19], #1
  435afc:	mov	x1, x21
  435b00:	mov	x0, x20
  435b04:	bl	419740 <BIO_printf@plt>
  435b08:	cmp	x19, x22
  435b0c:	b.ne	435af8 <ASN1_generate_nconf@plt+0x17188>  // b.any
  435b10:	ldp	x19, x20, [sp, #16]
  435b14:	ldp	x21, x22, [sp, #32]
  435b18:	ldp	x29, x30, [sp], #48
  435b1c:	ret
  435b20:	ret
  435b24:	nop
  435b28:	stp	x29, x30, [sp, #-112]!
  435b2c:	mov	w3, #0x8005                	// #32773
  435b30:	mov	x29, sp
  435b34:	stp	x21, x22, [sp, #32]
  435b38:	adrp	x22, 471000 <ASN1_generate_nconf@plt+0x52690>
  435b3c:	add	x22, x22, #0xa60
  435b40:	mov	x2, x22
  435b44:	stp	x19, x20, [sp, #16]
  435b48:	mov	w21, #0x0                   	// #0
  435b4c:	stp	x23, x24, [sp, #48]
  435b50:	mov	w19, #0x0                   	// #0
  435b54:	mov	w24, #0x0                   	// #0
  435b58:	stp	x25, x26, [sp, #64]
  435b5c:	mov	w20, #0x1                   	// #1
  435b60:	mov	x26, #0x0                   	// #0
  435b64:	stp	x27, x28, [sp, #80]
  435b68:	mov	x25, #0x0                   	// #0
  435b6c:	mov	w28, #0x0                   	// #0
  435b70:	stp	w3, w3, [sp, #104]
  435b74:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  435b78:	mov	x23, x0
  435b7c:	mov	x27, #0x0                   	// #0
  435b80:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  435b84:	cbz	w0, 435bb8 <ASN1_generate_nconf@plt+0x17248>
  435b88:	cmp	w0, #0x5
  435b8c:	b.eq	435d6c <ASN1_generate_nconf@plt+0x173fc>  // b.none
  435b90:	b.gt	435ca0 <ASN1_generate_nconf@plt+0x17330>
  435b94:	cmp	w0, #0x2
  435b98:	b.eq	435d28 <ASN1_generate_nconf@plt+0x173b8>  // b.none
  435b9c:	b.le	435cd0 <ASN1_generate_nconf@plt+0x17360>
  435ba0:	cmp	w0, #0x3
  435ba4:	b.eq	435d78 <ASN1_generate_nconf@plt+0x17408>  // b.none
  435ba8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435bac:	mov	x26, x0
  435bb0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  435bb4:	cbnz	w0, 435b88 <ASN1_generate_nconf@plt+0x17218>
  435bb8:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  435bbc:	cbnz	w0, 435d40 <ASN1_generate_nconf@plt+0x173d0>
  435bc0:	ldr	w2, [sp, #104]
  435bc4:	mov	x0, x26
  435bc8:	mov	w1, #0x72                  	// #114
  435bcc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  435bd0:	mov	x23, x0
  435bd4:	cbz	x0, 435da4 <ASN1_generate_nconf@plt+0x17434>
  435bd8:	ldr	w1, [sp, #104]
  435bdc:	cmp	w1, #0x4
  435be0:	b.eq	435db4 <ASN1_generate_nconf@plt+0x17444>  // b.none
  435be4:	mov	x3, #0x0                   	// #0
  435be8:	mov	x2, #0x0                   	// #0
  435bec:	mov	x1, #0x0                   	// #0
  435bf0:	bl	41af40 <PEM_read_bio_PKCS7@plt>
  435bf4:	mov	x22, x0
  435bf8:	cbz	x22, 435dc4 <ASN1_generate_nconf@plt+0x17454>
  435bfc:	ldr	w2, [sp, #108]
  435c00:	mov	x0, x27
  435c04:	mov	w1, #0x77                  	// #119
  435c08:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  435c0c:	mov	x20, x0
  435c10:	cbz	x0, 435dec <ASN1_generate_nconf@plt+0x1747c>
  435c14:	cbnz	w28, 435d90 <ASN1_generate_nconf@plt+0x17420>
  435c18:	cbnz	w21, 435df4 <ASN1_generate_nconf@plt+0x17484>
  435c1c:	cbnz	w24, 435c60 <ASN1_generate_nconf@plt+0x172f0>
  435c20:	ldr	w0, [sp, #108]
  435c24:	mov	x1, x22
  435c28:	cmp	w0, #0x4
  435c2c:	mov	x0, x20
  435c30:	b.eq	435f10 <ASN1_generate_nconf@plt+0x175a0>  // b.none
  435c34:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  435c38:	mov	w21, #0x0                   	// #0
  435c3c:	cbnz	w0, 435c60 <ASN1_generate_nconf@plt+0x172f0>
  435c40:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435c44:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  435c48:	add	x1, x1, #0xa70
  435c4c:	mov	w21, #0x1                   	// #1
  435c50:	ldr	x0, [x19, #152]
  435c54:	bl	419740 <BIO_printf@plt>
  435c58:	ldr	x0, [x19, #152]
  435c5c:	bl	41e7f0 <ERR_print_errors@plt>
  435c60:	mov	x0, x22
  435c64:	bl	41dd20 <PKCS7_free@plt>
  435c68:	mov	x0, x25
  435c6c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  435c70:	mov	x0, x23
  435c74:	bl	41df00 <BIO_free@plt>
  435c78:	mov	x0, x20
  435c7c:	bl	41ce30 <BIO_free_all@plt>
  435c80:	mov	w0, w21
  435c84:	ldp	x19, x20, [sp, #16]
  435c88:	ldp	x21, x22, [sp, #32]
  435c8c:	ldp	x23, x24, [sp, #48]
  435c90:	ldp	x25, x26, [sp, #64]
  435c94:	ldp	x27, x28, [sp, #80]
  435c98:	ldp	x29, x30, [sp], #112
  435c9c:	ret
  435ca0:	cmp	w0, #0x8
  435ca4:	b.eq	435d20 <ASN1_generate_nconf@plt+0x173b0>  // b.none
  435ca8:	b.le	435cfc <ASN1_generate_nconf@plt+0x1738c>
  435cac:	cmp	w0, #0x9
  435cb0:	b.eq	435d10 <ASN1_generate_nconf@plt+0x173a0>  // b.none
  435cb4:	cmp	w0, #0xa
  435cb8:	b.ne	435b80 <ASN1_generate_nconf@plt+0x17210>  // b.any
  435cbc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435cc0:	mov	w1, #0x0                   	// #0
  435cc4:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  435cc8:	mov	x25, x0
  435ccc:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435cd0:	cmn	w0, #0x1
  435cd4:	b.eq	435d40 <ASN1_generate_nconf@plt+0x173d0>  // b.none
  435cd8:	cmp	w0, #0x1
  435cdc:	b.ne	435b80 <ASN1_generate_nconf@plt+0x17210>  // b.any
  435ce0:	mov	x0, x22
  435ce4:	mov	w21, #0x0                   	// #0
  435ce8:	mov	x20, #0x0                   	// #0
  435cec:	mov	x23, #0x0                   	// #0
  435cf0:	mov	x22, #0x0                   	// #0
  435cf4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  435cf8:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435cfc:	cmp	w0, #0x6
  435d00:	b.eq	435d18 <ASN1_generate_nconf@plt+0x173a8>  // b.none
  435d04:	cmp	w0, #0x7
  435d08:	csel	w19, w19, w20, ne  // ne = any
  435d0c:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435d10:	mov	w21, #0x1                   	// #1
  435d14:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435d18:	mov	w24, #0x1                   	// #1
  435d1c:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435d20:	mov	w28, #0x1                   	// #1
  435d24:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435d28:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435d2c:	add	x2, sp, #0x68
  435d30:	mov	x1, #0x2                   	// #2
  435d34:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  435d38:	cbnz	w0, 435b80 <ASN1_generate_nconf@plt+0x17210>
  435d3c:	nop
  435d40:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435d44:	mov	x2, x23
  435d48:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  435d4c:	mov	w21, #0x1                   	// #1
  435d50:	ldr	x0, [x0, #152]
  435d54:	add	x1, x1, #0x238
  435d58:	mov	x20, #0x0                   	// #0
  435d5c:	mov	x23, #0x0                   	// #0
  435d60:	mov	x22, #0x0                   	// #0
  435d64:	bl	419740 <BIO_printf@plt>
  435d68:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435d6c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435d70:	mov	x27, x0
  435d74:	b	435b80 <ASN1_generate_nconf@plt+0x17210>
  435d78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  435d7c:	add	x2, sp, #0x6c
  435d80:	mov	x1, #0x2                   	// #2
  435d84:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  435d88:	cbnz	w0, 435b80 <ASN1_generate_nconf@plt+0x17210>
  435d8c:	b	435d40 <ASN1_generate_nconf@plt+0x173d0>
  435d90:	mov	x1, x22
  435d94:	mov	x3, #0x0                   	// #0
  435d98:	mov	w2, #0x0                   	// #0
  435d9c:	bl	41e430 <PKCS7_print_ctx@plt>
  435da0:	b	435c18 <ASN1_generate_nconf@plt+0x172a8>
  435da4:	mov	x20, #0x0                   	// #0
  435da8:	mov	x22, #0x0                   	// #0
  435dac:	mov	w21, #0x1                   	// #1
  435db0:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435db4:	mov	x1, #0x0                   	// #0
  435db8:	bl	41b340 <d2i_PKCS7_bio@plt>
  435dbc:	mov	x22, x0
  435dc0:	b	435bf8 <ASN1_generate_nconf@plt+0x17288>
  435dc4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  435dc8:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  435dcc:	add	x1, x1, #0x980
  435dd0:	mov	x20, #0x0                   	// #0
  435dd4:	ldr	x0, [x19, #152]
  435dd8:	mov	w21, #0x1                   	// #1
  435ddc:	bl	419740 <BIO_printf@plt>
  435de0:	ldr	x0, [x19, #152]
  435de4:	bl	41e7f0 <ERR_print_errors@plt>
  435de8:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435dec:	mov	w21, #0x1                   	// #1
  435df0:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435df4:	ldr	x0, [x22, #24]
  435df8:	bl	41a2b0 <OBJ_obj2nid@plt>
  435dfc:	cmp	w0, #0x16
  435e00:	b.eq	435e0c <ASN1_generate_nconf@plt+0x1749c>  // b.none
  435e04:	cmp	w0, #0x18
  435e08:	b.ne	435ecc <ASN1_generate_nconf@plt+0x1755c>  // b.any
  435e0c:	ldr	x0, [x22, #32]
  435e10:	mov	w21, #0x0                   	// #0
  435e14:	cbz	x0, 435c60 <ASN1_generate_nconf@plt+0x172f0>
  435e18:	ldp	x26, x21, [x0, #16]
  435e1c:	cbz	x26, 435f18 <ASN1_generate_nconf@plt+0x175a8>
  435e20:	cbz	w24, 435f8c <ASN1_generate_nconf@plt+0x1761c>
  435e24:	adrp	x24, 479000 <ASN1_generate_nconf@plt+0x5a690>
  435e28:	add	x24, x24, #0xf30
  435e2c:	cbz	w19, 435ef8 <ASN1_generate_nconf@plt+0x17588>
  435e30:	mov	w19, #0x0                   	// #0
  435e34:	b	435e5c <ASN1_generate_nconf@plt+0x174ec>
  435e38:	mov	x0, x26
  435e3c:	bl	419630 <OPENSSL_sk_value@plt>
  435e40:	mov	x1, x0
  435e44:	mov	x0, x20
  435e48:	bl	41d930 <X509_print@plt>
  435e4c:	add	w19, w19, #0x1
  435e50:	mov	x1, x24
  435e54:	mov	x0, x20
  435e58:	bl	41a980 <BIO_puts@plt>
  435e5c:	mov	x0, x26
  435e60:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435e64:	mov	w1, w19
  435e68:	cmp	w0, w19
  435e6c:	b.gt	435e38 <ASN1_generate_nconf@plt+0x174c8>
  435e70:	cbz	x21, 435c60 <ASN1_generate_nconf@plt+0x172f0>
  435e74:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  435e78:	mov	w19, #0x0                   	// #0
  435e7c:	add	x26, x26, #0xf30
  435e80:	b	435eb0 <ASN1_generate_nconf@plt+0x17540>
  435e84:	bl	419630 <OPENSSL_sk_value@plt>
  435e88:	mov	x24, x0
  435e8c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  435e90:	mov	x2, x0
  435e94:	mov	x1, x24
  435e98:	mov	x0, x20
  435e9c:	bl	41d530 <X509_CRL_print_ex@plt>
  435ea0:	add	w19, w19, #0x1
  435ea4:	mov	x1, x26
  435ea8:	mov	x0, x20
  435eac:	bl	41a980 <BIO_puts@plt>
  435eb0:	mov	x0, x21
  435eb4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435eb8:	mov	w2, w0
  435ebc:	mov	w1, w19
  435ec0:	mov	x0, x21
  435ec4:	cmp	w19, w2
  435ec8:	b.lt	435e84 <ASN1_generate_nconf@plt+0x17514>  // b.tstop
  435ecc:	mov	w21, #0x0                   	// #0
  435ed0:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435ed4:	mov	x0, x26
  435ed8:	bl	419630 <OPENSSL_sk_value@plt>
  435edc:	mov	x1, x0
  435ee0:	mov	x0, x20
  435ee4:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  435ee8:	add	w19, w19, #0x1
  435eec:	mov	x1, x24
  435ef0:	mov	x0, x20
  435ef4:	bl	41a980 <BIO_puts@plt>
  435ef8:	mov	x0, x26
  435efc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435f00:	mov	w1, w19
  435f04:	cmp	w19, w0
  435f08:	b.lt	435ed4 <ASN1_generate_nconf@plt+0x17564>  // b.tstop
  435f0c:	b	435e70 <ASN1_generate_nconf@plt+0x17500>
  435f10:	bl	41dca0 <i2d_PKCS7_bio@plt>
  435f14:	b	435c38 <ASN1_generate_nconf@plt+0x172c8>
  435f18:	cbz	x21, 435ecc <ASN1_generate_nconf@plt+0x1755c>
  435f1c:	cbnz	w24, 435e74 <ASN1_generate_nconf@plt+0x17504>
  435f20:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  435f24:	mov	w24, #0x0                   	// #0
  435f28:	add	x26, x26, #0xf30
  435f2c:	b	435f68 <ASN1_generate_nconf@plt+0x175f8>
  435f30:	bl	419630 <OPENSSL_sk_value@plt>
  435f34:	mov	x19, x0
  435f38:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  435f3c:	mov	x2, x0
  435f40:	mov	x1, x19
  435f44:	mov	x0, x20
  435f48:	bl	41d530 <X509_CRL_print_ex@plt>
  435f4c:	add	w24, w24, #0x1
  435f50:	mov	x1, x19
  435f54:	mov	x0, x20
  435f58:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  435f5c:	mov	x1, x26
  435f60:	mov	x0, x20
  435f64:	bl	41a980 <BIO_puts@plt>
  435f68:	mov	x0, x21
  435f6c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435f70:	mov	w2, w0
  435f74:	mov	w1, w24
  435f78:	mov	x0, x21
  435f7c:	cmp	w24, w2
  435f80:	b.lt	435f30 <ASN1_generate_nconf@plt+0x175c0>  // b.tstop
  435f84:	mov	w21, #0x0                   	// #0
  435f88:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435f8c:	adrp	x27, 479000 <ASN1_generate_nconf@plt+0x5a690>
  435f90:	add	x27, x27, #0xf30
  435f94:	cbz	w19, 436024 <ASN1_generate_nconf@plt+0x176b4>
  435f98:	mov	w19, #0x0                   	// #0
  435f9c:	b	435fd0 <ASN1_generate_nconf@plt+0x17660>
  435fa0:	bl	419630 <OPENSSL_sk_value@plt>
  435fa4:	mov	x24, x0
  435fa8:	mov	x1, x24
  435fac:	mov	x0, x20
  435fb0:	bl	41d930 <X509_print@plt>
  435fb4:	add	w19, w19, #0x1
  435fb8:	mov	x1, x24
  435fbc:	mov	x0, x20
  435fc0:	bl	41ab80 <PEM_write_bio_X509@plt>
  435fc4:	mov	x1, x27
  435fc8:	mov	x0, x20
  435fcc:	bl	41a980 <BIO_puts@plt>
  435fd0:	mov	x0, x26
  435fd4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435fd8:	mov	w2, w0
  435fdc:	mov	w1, w19
  435fe0:	mov	x0, x26
  435fe4:	cmp	w19, w2
  435fe8:	b.lt	435fa0 <ASN1_generate_nconf@plt+0x17630>  // b.tstop
  435fec:	cbnz	x21, 435f20 <ASN1_generate_nconf@plt+0x175b0>
  435ff0:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  435ff4:	bl	419630 <OPENSSL_sk_value@plt>
  435ff8:	mov	x24, x0
  435ffc:	mov	x1, x24
  436000:	mov	x0, x20
  436004:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  436008:	add	w19, w19, #0x1
  43600c:	mov	x1, x24
  436010:	mov	x0, x20
  436014:	bl	41ab80 <PEM_write_bio_X509@plt>
  436018:	mov	x1, x27
  43601c:	mov	x0, x20
  436020:	bl	41a980 <BIO_puts@plt>
  436024:	mov	x0, x26
  436028:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43602c:	mov	w2, w0
  436030:	mov	w1, w19
  436034:	mov	x0, x26
  436038:	cmp	w19, w2
  43603c:	b.lt	435ff4 <ASN1_generate_nconf@plt+0x17684>  // b.tstop
  436040:	cbnz	x21, 435f20 <ASN1_generate_nconf@plt+0x175b0>
  436044:	b	435c60 <ASN1_generate_nconf@plt+0x172f0>
  436048:	sub	sp, sp, #0x4b0
  43604c:	mov	w3, #0x8005                	// #32773
  436050:	mov	w4, #0x800                 	// #2048
  436054:	stp	x29, x30, [sp]
  436058:	mov	x29, sp
  43605c:	stp	x21, x22, [sp, #32]
  436060:	adrp	x22, 471000 <ASN1_generate_nconf@plt+0x52690>
  436064:	add	x22, x22, #0xeb8
  436068:	mov	x2, x22
  43606c:	stp	x19, x20, [sp, #16]
  436070:	adrp	x20, 471000 <ASN1_generate_nconf@plt+0x52690>
  436074:	add	x20, x20, #0xe88
  436078:	stp	x23, x24, [sp, #48]
  43607c:	mov	w19, #0x0                   	// #0
  436080:	stp	x25, x26, [sp, #64]
  436084:	mov	w23, #0xffffffff            	// #-1
  436088:	mov	w21, #0x0                   	// #0
  43608c:	stp	x27, x28, [sp, #80]
  436090:	mov	x26, #0x0                   	// #0
  436094:	mov	x27, #0x0                   	// #0
  436098:	str	xzr, [sp, #96]
  43609c:	mov	x28, #0x0                   	// #0
  4360a0:	str	wzr, [sp, #108]
  4360a4:	mov	x25, #0x0                   	// #0
  4360a8:	stp	w4, w3, [sp, #116]
  4360ac:	str	w3, [sp, #124]
  4360b0:	stp	xzr, xzr, [sp, #128]
  4360b4:	stp	xzr, xzr, [sp, #144]
  4360b8:	stp	xzr, xzr, [sp, #160]
  4360bc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4360c0:	mov	x24, x0
  4360c4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4360c8:	mov	w1, w0
  4360cc:	cbz	w0, 43610c <ASN1_generate_nconf@plt+0x1779c>
  4360d0:	cmp	w1, #0x14
  4360d4:	b.gt	4362a8 <ASN1_generate_nconf@plt+0x17938>
  4360d8:	cmn	w1, #0x1
  4360dc:	b.lt	4360c4 <ASN1_generate_nconf@plt+0x17754>  // b.tstop
  4360e0:	add	w1, w1, #0x1
  4360e4:	cmp	w1, #0x15
  4360e8:	b.hi	4360c4 <ASN1_generate_nconf@plt+0x17754>  // b.pmore
  4360ec:	ldrh	w0, [x20, w1, uxtw #1]
  4360f0:	adr	x1, 4360fc <ASN1_generate_nconf@plt+0x1778c>
  4360f4:	add	x0, x1, w0, sxth #2
  4360f8:	br	x0
  4360fc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  436100:	mov	w21, #0x1                   	// #1
  436104:	mov	w1, w0
  436108:	cbnz	w0, 4360d0 <ASN1_generate_nconf@plt+0x17760>
  43610c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436110:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  436114:	cbnz	w0, 436200 <ASN1_generate_nconf@plt+0x17890>
  436118:	mov	x1, x27
  43611c:	mov	x0, x26
  436120:	add	x3, sp, #0x90
  436124:	add	x2, sp, #0x88
  436128:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43612c:	cbz	w0, 436484 <ASN1_generate_nconf@plt+0x17b14>
  436130:	cmn	w23, #0x1
  436134:	b.eq	436470 <ASN1_generate_nconf@plt+0x17b00>  // b.none
  436138:	ldr	w2, [sp, #120]
  43613c:	mov	x0, x28
  436140:	mov	w1, #0x72                  	// #114
  436144:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  436148:	mov	x20, x0
  43614c:	cbz	x0, 4362bc <ASN1_generate_nconf@plt+0x1794c>
  436150:	ldr	w1, [sp, #124]
  436154:	mov	w2, #0x1                   	// #1
  436158:	ldr	x0, [sp, #96]
  43615c:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  436160:	mov	x22, x0
  436164:	cbz	x0, 436564 <ASN1_generate_nconf@plt+0x17bf4>
  436168:	ldr	w1, [sp, #120]
  43616c:	cbnz	w19, 4364f8 <ASN1_generate_nconf@plt+0x17b88>
  436170:	mov	w0, #0x8005                	// #32773
  436174:	cmp	w1, w0
  436178:	cbz	w21, 4364b0 <ASN1_generate_nconf@plt+0x17b40>
  43617c:	b.eq	436724 <ASN1_generate_nconf@plt+0x17db4>  // b.none
  436180:	cmp	w1, #0x4
  436184:	b.ne	4365a0 <ASN1_generate_nconf@plt+0x17c30>  // b.any
  436188:	mov	x0, x20
  43618c:	mov	x1, #0x0                   	// #0
  436190:	bl	41bf40 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>
  436194:	mov	x24, x0
  436198:	mov	x21, #0x0                   	// #0
  43619c:	cbz	x24, 4366e0 <ASN1_generate_nconf@plt+0x17d70>
  4361a0:	mov	x0, x24
  4361a4:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  4361a8:	mov	x26, x0
  4361ac:	cbz	x0, 4367c0 <ASN1_generate_nconf@plt+0x17e50>
  4361b0:	ldr	w0, [sp, #124]
  4361b4:	mov	w1, #0x8005                	// #32773
  4361b8:	cmp	w0, w1
  4361bc:	b.eq	4366b4 <ASN1_generate_nconf@plt+0x17d44>  // b.none
  4361c0:	cmp	w0, #0x4
  4361c4:	b.ne	436698 <ASN1_generate_nconf@plt+0x17d28>  // b.any
  4361c8:	mov	x1, x26
  4361cc:	mov	x0, x22
  4361d0:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  4361d4:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4361d8:	mov	w19, #0x1                   	// #1
  4361dc:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4361e0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4361e4:	add	x1, sp, #0xa8
  4361e8:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  4361ec:	cbz	w0, 4361fc <ASN1_generate_nconf@plt+0x1788c>
  4361f0:	ldr	x0, [sp, #168]
  4361f4:	cmp	x0, #0x0
  4361f8:	b.gt	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4361fc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436200:	ldr	x0, [x20, #152]
  436204:	mov	x2, x24
  436208:	mov	w19, #0x1                   	// #1
  43620c:	mov	x21, #0x0                   	// #0
  436210:	mov	x24, #0x0                   	// #0
  436214:	mov	x26, #0x0                   	// #0
  436218:	mov	x22, #0x0                   	// #0
  43621c:	mov	x20, #0x0                   	// #0
  436220:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  436224:	add	x1, x1, #0x238
  436228:	bl	419740 <BIO_printf@plt>
  43622c:	mov	x0, x21
  436230:	bl	41d440 <X509_SIG_free@plt>
  436234:	mov	x0, x24
  436238:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  43623c:	mov	x0, x26
  436240:	bl	41d9c0 <EVP_PKEY_free@plt>
  436244:	mov	x0, x25
  436248:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  43624c:	mov	x0, x22
  436250:	bl	41ce30 <BIO_free_all@plt>
  436254:	mov	x0, x20
  436258:	bl	41df00 <BIO_free@plt>
  43625c:	ldr	x0, [sp, #136]
  436260:	adrp	x20, 471000 <ASN1_generate_nconf@plt+0x52690>
  436264:	add	x20, x20, #0xc58
  436268:	mov	w2, #0x163                 	// #355
  43626c:	mov	x1, x20
  436270:	bl	41b1e0 <CRYPTO_free@plt>
  436274:	ldr	x0, [sp, #144]
  436278:	mov	x1, x20
  43627c:	mov	w2, #0x164                 	// #356
  436280:	bl	41b1e0 <CRYPTO_free@plt>
  436284:	mov	w0, w19
  436288:	ldp	x29, x30, [sp]
  43628c:	ldp	x19, x20, [sp, #16]
  436290:	ldp	x21, x22, [sp, #32]
  436294:	ldp	x23, x24, [sp, #48]
  436298:	ldp	x25, x26, [sp, #64]
  43629c:	ldp	x27, x28, [sp, #80]
  4362a0:	add	sp, sp, #0x4b0
  4362a4:	ret
  4362a8:	sub	w1, w1, #0x5dd
  4362ac:	cmp	w1, #0x1
  4362b0:	b.hi	4360c4 <ASN1_generate_nconf@plt+0x17754>  // b.pmore
  4362b4:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  4362b8:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  4362bc:	mov	w19, #0x1                   	// #1
  4362c0:	b	436458 <ASN1_generate_nconf@plt+0x17ae8>
  4362c4:	mov	w0, #0x1                   	// #1
  4362c8:	str	w0, [sp, #108]
  4362cc:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4362d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4362d4:	mov	x27, x0
  4362d8:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4362dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4362e0:	mov	x26, x0
  4362e4:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4362e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4362ec:	add	x1, sp, #0x74
  4362f0:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  4362f4:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  4362f8:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  4362fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436300:	bl	41bb30 <OBJ_txt2nid@plt>
  436304:	mov	w23, w0
  436308:	mov	w1, w0
  43630c:	mov	x4, #0x0                   	// #0
  436310:	mov	x3, #0x0                   	// #0
  436314:	mov	x2, #0x0                   	// #0
  436318:	mov	w0, #0x1                   	// #1
  43631c:	bl	41bc50 <EVP_PBE_find@plt>
  436320:	cbz	w0, 436578 <ASN1_generate_nconf@plt+0x17c08>
  436324:	ldr	x0, [sp, #128]
  436328:	cbnz	x0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  43632c:	bl	41c970 <EVP_aes_256_cbc@plt>
  436330:	str	x0, [sp, #128]
  436334:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  436338:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43633c:	bl	41bb30 <OBJ_txt2nid@plt>
  436340:	mov	w23, w0
  436344:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  436348:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43634c:	ldr	x19, [x20, #152]
  436350:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436354:	mov	x2, x24
  436358:	mov	x3, x0
  43635c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  436360:	mov	x0, x19
  436364:	add	x1, x1, #0xb68
  436368:	bl	419740 <BIO_printf@plt>
  43636c:	b	436200 <ASN1_generate_nconf@plt+0x17890>
  436370:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436374:	add	x1, sp, #0x80
  436378:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  43637c:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  436380:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  436384:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436388:	add	x1, sp, #0xa0
  43638c:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  436390:	cbz	w0, 4361fc <ASN1_generate_nconf@plt+0x1788c>
  436394:	ldr	x0, [sp, #160]
  436398:	cmp	x0, #0x0
  43639c:	b.gt	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4363a0:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  4363a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4363a8:	add	x1, sp, #0x98
  4363ac:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  4363b0:	cbz	w0, 4361fc <ASN1_generate_nconf@plt+0x1788c>
  4363b4:	ldr	x0, [sp, #152]
  4363b8:	cmp	x0, #0x0
  4363bc:	b.gt	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4363c0:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  4363c4:	ldr	x0, [sp, #128]
  4363c8:	mov	x3, #0x4000                	// #16384
  4363cc:	mov	x2, #0x8                   	// #8
  4363d0:	mov	x1, #0x1                   	// #1
  4363d4:	stp	x3, x2, [sp, #152]
  4363d8:	str	x1, [sp, #168]
  4363dc:	cbnz	x0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  4363e0:	b	43632c <ASN1_generate_nconf@plt+0x179bc>
  4363e4:	mov	w0, #0x1                   	// #1
  4363e8:	str	w0, [sp, #116]
  4363ec:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4363f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4363f4:	str	x0, [sp, #96]
  4363f8:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  4363fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436400:	mov	x28, x0
  436404:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  436408:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43640c:	mov	w1, #0x0                   	// #0
  436410:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  436414:	mov	x25, x0
  436418:	b	4360c4 <ASN1_generate_nconf@plt+0x17754>
  43641c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436420:	add	x2, sp, #0x7c
  436424:	mov	x1, #0x2                   	// #2
  436428:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43642c:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  436430:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  436434:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436438:	add	x2, sp, #0x78
  43643c:	mov	x1, #0x2                   	// #2
  436440:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  436444:	cbnz	w0, 4360c4 <ASN1_generate_nconf@plt+0x17754>
  436448:	b	4361fc <ASN1_generate_nconf@plt+0x1788c>
  43644c:	mov	x0, x22
  436450:	mov	w19, #0x0                   	// #0
  436454:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  436458:	mov	x21, #0x0                   	// #0
  43645c:	mov	x24, #0x0                   	// #0
  436460:	mov	x26, #0x0                   	// #0
  436464:	mov	x22, #0x0                   	// #0
  436468:	mov	x20, #0x0                   	// #0
  43646c:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436470:	ldr	x0, [sp, #128]
  436474:	cbnz	x0, 436138 <ASN1_generate_nconf@plt+0x177c8>
  436478:	bl	41c970 <EVP_aes_256_cbc@plt>
  43647c:	str	x0, [sp, #128]
  436480:	b	436138 <ASN1_generate_nconf@plt+0x177c8>
  436484:	ldr	x0, [x20, #152]
  436488:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43648c:	mov	w19, #0x1                   	// #1
  436490:	add	x1, x1, #0xc48
  436494:	mov	x21, #0x0                   	// #0
  436498:	mov	x24, #0x0                   	// #0
  43649c:	mov	x26, #0x0                   	// #0
  4364a0:	mov	x22, #0x0                   	// #0
  4364a4:	mov	x20, #0x0                   	// #0
  4364a8:	bl	419740 <BIO_printf@plt>
  4364ac:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4364b0:	b.eq	436708 <ASN1_generate_nconf@plt+0x17d98>  // b.none
  4364b4:	cmp	w1, #0x4
  4364b8:	b.ne	4365c8 <ASN1_generate_nconf@plt+0x17c58>  // b.any
  4364bc:	mov	x0, x20
  4364c0:	mov	x1, #0x0                   	// #0
  4364c4:	bl	41c620 <d2i_PKCS8_bio@plt>
  4364c8:	mov	x21, x0
  4364cc:	cbz	x21, 436778 <ASN1_generate_nconf@plt+0x17e08>
  4364d0:	ldr	x26, [sp, #136]
  4364d4:	cbz	x26, 436744 <ASN1_generate_nconf@plt+0x17dd4>
  4364d8:	mov	x0, x26
  4364dc:	bl	41e440 <strlen@plt>
  4364e0:	mov	x1, x26
  4364e4:	mov	w2, w0
  4364e8:	mov	x0, x21
  4364ec:	bl	419e00 <PKCS8_decrypt@plt>
  4364f0:	mov	x24, x0
  4364f4:	b	43619c <ASN1_generate_nconf@plt+0x1782c>
  4364f8:	ldr	x3, [sp, #136]
  4364fc:	mov	x0, x28
  436500:	mov	x4, x25
  436504:	adrp	x5, 485000 <ASN1_generate_nconf@plt+0x66690>
  436508:	mov	w2, #0x1                   	// #1
  43650c:	add	x5, x5, #0xa98
  436510:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  436514:	mov	x26, x0
  436518:	cbz	x0, 43668c <ASN1_generate_nconf@plt+0x17d1c>
  43651c:	bl	41a120 <EVP_PKEY2PKCS8@plt>
  436520:	mov	x24, x0
  436524:	cbz	x0, 436814 <ASN1_generate_nconf@plt+0x17ea4>
  436528:	cbz	w21, 4365f0 <ASN1_generate_nconf@plt+0x17c80>
  43652c:	ldr	w0, [sp, #124]
  436530:	mov	w1, #0x8005                	// #32773
  436534:	cmp	w0, w1
  436538:	b.eq	4367fc <ASN1_generate_nconf@plt+0x17e8c>  // b.none
  43653c:	cmp	w0, #0x4
  436540:	b.eq	4367e4 <ASN1_generate_nconf@plt+0x17e74>  // b.none
  436544:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436548:	mov	w19, w21
  43654c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  436550:	mov	x21, #0x0                   	// #0
  436554:	ldr	x0, [x0, #152]
  436558:	add	x1, x1, #0x890
  43655c:	bl	419740 <BIO_printf@plt>
  436560:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436564:	mov	x21, #0x0                   	// #0
  436568:	mov	x24, #0x0                   	// #0
  43656c:	mov	x26, #0x0                   	// #0
  436570:	mov	w19, #0x1                   	// #1
  436574:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436578:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43657c:	ldr	x19, [x20, #152]
  436580:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436584:	mov	x2, x24
  436588:	mov	x3, x0
  43658c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  436590:	mov	x0, x19
  436594:	add	x1, x1, #0xb88
  436598:	bl	419740 <BIO_printf@plt>
  43659c:	b	436200 <ASN1_generate_nconf@plt+0x17890>
  4365a0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4365a4:	mov	w19, w21
  4365a8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4365ac:	mov	x21, #0x0                   	// #0
  4365b0:	ldr	x0, [x0, #152]
  4365b4:	add	x1, x1, #0x890
  4365b8:	mov	x24, #0x0                   	// #0
  4365bc:	mov	x26, #0x0                   	// #0
  4365c0:	bl	419740 <BIO_printf@plt>
  4365c4:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4365c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4365cc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4365d0:	mov	w19, #0x1                   	// #1
  4365d4:	add	x1, x1, #0x890
  4365d8:	ldr	x0, [x0, #152]
  4365dc:	mov	x21, #0x0                   	// #0
  4365e0:	mov	x24, #0x0                   	// #0
  4365e4:	mov	x26, #0x0                   	// #0
  4365e8:	bl	419740 <BIO_printf@plt>
  4365ec:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4365f0:	ldr	x0, [sp, #128]
  4365f4:	cbz	x0, 4367a4 <ASN1_generate_nconf@plt+0x17e34>
  4365f8:	ldr	x4, [sp, #152]
  4365fc:	cbz	x4, 436610 <ASN1_generate_nconf@plt+0x17ca0>
  436600:	ldr	x5, [sp, #160]
  436604:	cbz	x5, 436610 <ASN1_generate_nconf@plt+0x17ca0>
  436608:	ldr	x6, [sp, #168]
  43660c:	cbnz	x6, 43688c <ASN1_generate_nconf@plt+0x17f1c>
  436610:	ldr	w1, [sp, #116]
  436614:	mov	w5, w23
  436618:	mov	x4, #0x0                   	// #0
  43661c:	mov	w3, #0x0                   	// #0
  436620:	mov	x2, #0x0                   	// #0
  436624:	bl	4197f0 <PKCS5_pbe2_set_iv@plt>
  436628:	mov	x23, x0
  43662c:	cbz	x23, 436870 <ASN1_generate_nconf@plt+0x17f00>
  436630:	ldr	x21, [sp, #144]
  436634:	cbz	x21, 43684c <ASN1_generate_nconf@plt+0x17edc>
  436638:	mov	x0, x21
  43663c:	bl	41e440 <strlen@plt>
  436640:	mov	x3, x23
  436644:	mov	w1, w0
  436648:	mov	x2, x24
  43664c:	mov	x0, x21
  436650:	bl	41b8c0 <PKCS8_set0_pbe@plt>
  436654:	mov	x21, x0
  436658:	cbz	x0, 4368d8 <ASN1_generate_nconf@plt+0x17f68>
  43665c:	ldr	w0, [sp, #124]
  436660:	mov	w1, #0x8005                	// #32773
  436664:	cmp	w0, w1
  436668:	b.eq	4368c4 <ASN1_generate_nconf@plt+0x17f54>  // b.none
  43666c:	cmp	w0, #0x4
  436670:	b.eq	436838 <ASN1_generate_nconf@plt+0x17ec8>  // b.none
  436674:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436678:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43667c:	add	x1, x1, #0x890
  436680:	ldr	x0, [x0, #152]
  436684:	bl	419740 <BIO_printf@plt>
  436688:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  43668c:	mov	x21, #0x0                   	// #0
  436690:	mov	x24, #0x0                   	// #0
  436694:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436698:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43669c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4366a0:	mov	w19, #0x1                   	// #1
  4366a4:	add	x1, x1, #0x890
  4366a8:	ldr	x0, [x0, #152]
  4366ac:	bl	419740 <BIO_printf@plt>
  4366b0:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4366b4:	ldr	w0, [sp, #108]
  4366b8:	mov	x1, x26
  4366bc:	mov	x5, #0x0                   	// #0
  4366c0:	mov	w4, #0x0                   	// #0
  4366c4:	mov	x3, #0x0                   	// #0
  4366c8:	mov	x2, #0x0                   	// #0
  4366cc:	ldr	x6, [sp, #144]
  4366d0:	cbz	w0, 436768 <ASN1_generate_nconf@plt+0x17df8>
  4366d4:	mov	x0, x22
  4366d8:	bl	419f30 <PEM_write_bio_PrivateKey_traditional@plt>
  4366dc:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4366e0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4366e4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4366e8:	add	x1, x1, #0xc40
  4366ec:	mov	x26, #0x0                   	// #0
  4366f0:	ldr	x0, [x23, #152]
  4366f4:	mov	w19, #0x1                   	// #1
  4366f8:	bl	419740 <BIO_printf@plt>
  4366fc:	ldr	x0, [x23, #152]
  436700:	bl	41e7f0 <ERR_print_errors@plt>
  436704:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436708:	mov	x0, x20
  43670c:	mov	x3, #0x0                   	// #0
  436710:	mov	x2, #0x0                   	// #0
  436714:	mov	x1, #0x0                   	// #0
  436718:	bl	41b270 <PEM_read_bio_PKCS8@plt>
  43671c:	mov	x21, x0
  436720:	b	4364cc <ASN1_generate_nconf@plt+0x17b5c>
  436724:	mov	x0, x20
  436728:	mov	x3, #0x0                   	// #0
  43672c:	mov	x2, #0x0                   	// #0
  436730:	mov	x1, #0x0                   	// #0
  436734:	mov	x21, #0x0                   	// #0
  436738:	bl	41cee0 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>
  43673c:	mov	x24, x0
  436740:	b	43619c <ASN1_generate_nconf@plt+0x1782c>
  436744:	adrp	x2, 471000 <ASN1_generate_nconf@plt+0x52690>
  436748:	add	x0, sp, #0xb0
  43674c:	add	x2, x2, #0xc30
  436750:	mov	w3, #0x0                   	// #0
  436754:	mov	w1, #0x400                 	// #1024
  436758:	bl	41a640 <EVP_read_pw_string@plt>
  43675c:	cbnz	w0, 4368a4 <ASN1_generate_nconf@plt+0x17f34>
  436760:	add	x26, sp, #0xb0
  436764:	b	4364d8 <ASN1_generate_nconf@plt+0x17b68>
  436768:	mov	x0, x22
  43676c:	mov	w19, #0x0                   	// #0
  436770:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  436774:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436778:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43677c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  436780:	add	x1, x1, #0xc18
  436784:	mov	x24, #0x0                   	// #0
  436788:	ldr	x0, [x23, #152]
  43678c:	mov	x26, #0x0                   	// #0
  436790:	mov	w19, #0x1                   	// #1
  436794:	bl	419740 <BIO_printf@plt>
  436798:	ldr	x0, [x23, #152]
  43679c:	bl	41e7f0 <ERR_print_errors@plt>
  4367a0:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4367a4:	ldr	w1, [sp, #116]
  4367a8:	mov	w0, w23
  4367ac:	mov	w3, #0x0                   	// #0
  4367b0:	mov	x2, #0x0                   	// #0
  4367b4:	bl	41cbd0 <PKCS5_pbe_set@plt>
  4367b8:	mov	x23, x0
  4367bc:	b	43662c <ASN1_generate_nconf@plt+0x17cbc>
  4367c0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4367c4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4367c8:	add	x1, x1, #0xba8
  4367cc:	mov	w19, #0x1                   	// #1
  4367d0:	ldr	x0, [x23, #152]
  4367d4:	bl	419740 <BIO_printf@plt>
  4367d8:	ldr	x0, [x23, #152]
  4367dc:	bl	41e7f0 <ERR_print_errors@plt>
  4367e0:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4367e4:	mov	x1, x24
  4367e8:	mov	x0, x22
  4367ec:	mov	w19, #0x0                   	// #0
  4367f0:	mov	x21, #0x0                   	// #0
  4367f4:	bl	41b950 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>
  4367f8:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4367fc:	mov	x1, x24
  436800:	mov	x0, x22
  436804:	mov	w19, #0x0                   	// #0
  436808:	mov	x21, #0x0                   	// #0
  43680c:	bl	41b2a0 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>
  436810:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436814:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  436818:	add	x1, x1, #0xba8
  43681c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436820:	ldr	x0, [x23, #152]
  436824:	mov	x21, #0x0                   	// #0
  436828:	bl	419740 <BIO_printf@plt>
  43682c:	ldr	x0, [x23, #152]
  436830:	bl	41e7f0 <ERR_print_errors@plt>
  436834:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436838:	mov	x1, x21
  43683c:	mov	x0, x22
  436840:	mov	w19, #0x0                   	// #0
  436844:	bl	41b610 <i2d_PKCS8_bio@plt>
  436848:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  43684c:	adrp	x2, 471000 <ASN1_generate_nconf@plt+0x52690>
  436850:	add	x0, sp, #0xb0
  436854:	add	x2, x2, #0xbe0
  436858:	mov	w3, #0x1                   	// #1
  43685c:	mov	w1, #0x400                 	// #1024
  436860:	bl	41a640 <EVP_read_pw_string@plt>
  436864:	cbnz	w0, 436880 <ASN1_generate_nconf@plt+0x17f10>
  436868:	add	x21, sp, #0xb0
  43686c:	b	436638 <ASN1_generate_nconf@plt+0x17cc8>
  436870:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  436874:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436878:	add	x1, x1, #0xbc0
  43687c:	b	436820 <ASN1_generate_nconf@plt+0x17eb0>
  436880:	mov	x0, x23
  436884:	bl	41b9a0 <X509_ALGOR_free@plt>
  436888:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  43688c:	mov	x3, #0x0                   	// #0
  436890:	mov	w2, #0x0                   	// #0
  436894:	mov	x1, #0x0                   	// #0
  436898:	bl	41e490 <PKCS5_pbe2_set_scrypt@plt>
  43689c:	mov	x23, x0
  4368a0:	b	43662c <ASN1_generate_nconf@plt+0x17cbc>
  4368a4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4368a8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4368ac:	mov	x24, #0x0                   	// #0
  4368b0:	add	x1, x1, #0xee0
  4368b4:	ldr	x0, [x0, #152]
  4368b8:	mov	w19, #0x1                   	// #1
  4368bc:	bl	419740 <BIO_printf@plt>
  4368c0:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4368c4:	mov	x1, x21
  4368c8:	mov	x0, x22
  4368cc:	mov	w19, #0x0                   	// #0
  4368d0:	bl	4197e0 <PEM_write_bio_PKCS8@plt>
  4368d4:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  4368d8:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4368dc:	mov	x0, x23
  4368e0:	bl	41b9a0 <X509_ALGOR_free@plt>
  4368e4:	ldr	x0, [x27, #152]
  4368e8:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4368ec:	add	x1, x1, #0xc00
  4368f0:	bl	419740 <BIO_printf@plt>
  4368f4:	ldr	x0, [x27, #152]
  4368f8:	bl	41e7f0 <ERR_print_errors@plt>
  4368fc:	b	43622c <ASN1_generate_nconf@plt+0x178bc>
  436900:	stp	x29, x30, [sp, #-160]!
  436904:	mov	w3, #0x8005                	// #32773
  436908:	mov	x29, sp
  43690c:	stp	x21, x22, [sp, #32]
  436910:	adrp	x22, 472000 <ASN1_generate_nconf@plt+0x53690>
  436914:	add	x22, x22, #0x268
  436918:	mov	x2, x22
  43691c:	stp	x19, x20, [sp, #16]
  436920:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  436924:	add	x19, x19, #0x240
  436928:	stp	x23, x24, [sp, #48]
  43692c:	mov	w20, #0x0                   	// #0
  436930:	stp	x25, x26, [sp, #64]
  436934:	mov	w23, #0x0                   	// #0
  436938:	mov	w21, #0x0                   	// #0
  43693c:	stp	x27, x28, [sp, #80]
  436940:	mov	x26, #0x0                   	// #0
  436944:	mov	w28, #0x0                   	// #0
  436948:	stp	wzr, wzr, [sp, #112]
  43694c:	mov	x27, #0x0                   	// #0
  436950:	stp	wzr, wzr, [sp, #120]
  436954:	mov	x25, #0x0                   	// #0
  436958:	stp	w3, w3, [sp, #128]
  43695c:	stp	xzr, xzr, [sp, #136]
  436960:	str	xzr, [sp, #152]
  436964:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  436968:	mov	x24, x0
  43696c:	stp	xzr, xzr, [sp, #96]
  436970:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  436974:	cbz	w0, 4369a8 <ASN1_generate_nconf@plt+0x18038>
  436978:	add	w0, w0, #0x1
  43697c:	cmp	w0, #0x12
  436980:	b.hi	436970 <ASN1_generate_nconf@plt+0x18000>  // b.pmore
  436984:	ldrh	w0, [x19, w0, uxtw #1]
  436988:	adr	x1, 436994 <ASN1_generate_nconf@plt+0x18024>
  43698c:	add	x0, x1, w0, sxth #2
  436990:	br	x0
  436994:	mov	w28, #0x1                   	// #1
  436998:	mov	w20, w28
  43699c:	mov	w21, w28
  4369a0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4369a4:	cbnz	w0, 436978 <ASN1_generate_nconf@plt+0x18008>
  4369a8:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4369ac:	cbnz	w0, 436aa8 <ASN1_generate_nconf@plt+0x18138>
  4369b0:	ldr	w0, [sp, #112]
  4369b4:	eor	w19, w28, #0x1
  4369b8:	ands	w19, w19, w23
  4369bc:	mov	x1, x27
  4369c0:	orr	w2, w20, w0
  4369c4:	add	x3, sp, #0x98
  4369c8:	eor	w2, w2, #0x1
  4369cc:	mov	x0, x26
  4369d0:	csel	w19, w2, w19, eq  // eq = none
  4369d4:	add	x2, sp, #0x90
  4369d8:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  4369dc:	cbz	w0, 436c2c <ASN1_generate_nconf@plt+0x182bc>
  4369e0:	ldr	w1, [sp, #132]
  4369e4:	mov	w2, w19
  4369e8:	ldr	x0, [sp, #96]
  4369ec:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  4369f0:	mov	x19, x0
  4369f4:	cbz	x0, 436cbc <ASN1_generate_nconf@plt+0x1834c>
  4369f8:	ldr	w1, [sp, #128]
  4369fc:	ldr	x0, [sp, #104]
  436a00:	ldr	x3, [sp, #144]
  436a04:	cbz	w21, 436c10 <ASN1_generate_nconf@plt+0x182a0>
  436a08:	mov	x4, x25
  436a0c:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  436a10:	mov	w2, #0x1                   	// #1
  436a14:	add	x5, x5, #0xc78
  436a18:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  436a1c:	mov	x21, x0
  436a20:	cbz	x21, 436a8c <ASN1_generate_nconf@plt+0x1811c>
  436a24:	ldp	w0, w1, [sp, #116]
  436a28:	orr	w0, w0, w1
  436a2c:	cbnz	w0, 436c4c <ASN1_generate_nconf@plt+0x182dc>
  436a30:	ldr	w0, [sp, #112]
  436a34:	cbnz	w0, 436a64 <ASN1_generate_nconf@plt+0x180f4>
  436a38:	ldr	w0, [sp, #132]
  436a3c:	mov	w1, #0x8005                	// #32773
  436a40:	cmp	w0, w1
  436a44:	b.eq	436cdc <ASN1_generate_nconf@plt+0x1836c>  // b.none
  436a48:	cmp	w0, #0x4
  436a4c:	b.ne	436d40 <ASN1_generate_nconf@plt+0x183d0>  // b.any
  436a50:	mov	x1, x21
  436a54:	mov	x0, x19
  436a58:	cbz	w20, 436d30 <ASN1_generate_nconf@plt+0x183c0>
  436a5c:	bl	419830 <i2d_PUBKEY_bio@plt>
  436a60:	cbz	w0, 436a8c <ASN1_generate_nconf@plt+0x1811c>
  436a64:	cbz	w23, 436ad4 <ASN1_generate_nconf@plt+0x18164>
  436a68:	mov	x1, x21
  436a6c:	mov	x0, x19
  436a70:	mov	x3, #0x0                   	// #0
  436a74:	mov	w2, #0x0                   	// #0
  436a78:	cbz	w28, 436cc8 <ASN1_generate_nconf@plt+0x18358>
  436a7c:	bl	41de80 <EVP_PKEY_print_public@plt>
  436a80:	mov	w23, #0x0                   	// #0
  436a84:	cmp	w0, #0x0
  436a88:	b.gt	436ad4 <ASN1_generate_nconf@plt+0x18164>
  436a8c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436a90:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436a94:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436a98:	add	x2, sp, #0x80
  436a9c:	mov	x1, #0x7be                 	// #1982
  436aa0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  436aa4:	cbnz	w0, 436970 <ASN1_generate_nconf@plt+0x18000>
  436aa8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436aac:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  436ab0:	mov	x2, x24
  436ab4:	add	x1, x1, #0x238
  436ab8:	ldr	x0, [x20, #152]
  436abc:	mov	x21, #0x0                   	// #0
  436ac0:	mov	x19, #0x0                   	// #0
  436ac4:	bl	419740 <BIO_printf@plt>
  436ac8:	ldr	x0, [x20, #152]
  436acc:	mov	w23, #0x1                   	// #1
  436ad0:	bl	41e7f0 <ERR_print_errors@plt>
  436ad4:	mov	x0, x21
  436ad8:	bl	41d9c0 <EVP_PKEY_free@plt>
  436adc:	mov	x0, x25
  436ae0:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  436ae4:	mov	x0, x19
  436ae8:	bl	41ce30 <BIO_free_all@plt>
  436aec:	mov	x0, #0x0                   	// #0
  436af0:	bl	41df00 <BIO_free@plt>
  436af4:	ldr	x0, [sp, #144]
  436af8:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  436afc:	add	x19, x19, #0x118
  436b00:	mov	w2, #0xef                  	// #239
  436b04:	mov	x1, x19
  436b08:	bl	41b1e0 <CRYPTO_free@plt>
  436b0c:	ldr	x0, [sp, #152]
  436b10:	mov	x1, x19
  436b14:	mov	w2, #0xf0                  	// #240
  436b18:	bl	41b1e0 <CRYPTO_free@plt>
  436b1c:	mov	w0, w23
  436b20:	ldp	x19, x20, [sp, #16]
  436b24:	ldp	x21, x22, [sp, #32]
  436b28:	ldp	x23, x24, [sp, #48]
  436b2c:	ldp	x25, x26, [sp, #64]
  436b30:	ldp	x27, x28, [sp, #80]
  436b34:	ldp	x29, x30, [sp], #160
  436b38:	ret
  436b3c:	mov	w0, #0x1                   	// #1
  436b40:	str	w0, [sp, #120]
  436b44:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b48:	mov	w0, #0x1                   	// #1
  436b4c:	str	w0, [sp, #116]
  436b50:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b54:	mov	w0, #0x1                   	// #1
  436b58:	str	w0, [sp, #124]
  436b5c:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b60:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  436b64:	add	x1, sp, #0x88
  436b68:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  436b6c:	cbnz	w0, 436970 <ASN1_generate_nconf@plt+0x18000>
  436b70:	b	436aa8 <ASN1_generate_nconf@plt+0x18138>
  436b74:	mov	w0, #0x1                   	// #1
  436b78:	str	w0, [sp, #112]
  436b7c:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b80:	mov	w23, #0x1                   	// #1
  436b84:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b88:	mov	w23, #0x1                   	// #1
  436b8c:	mov	w28, w23
  436b90:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b94:	mov	w20, #0x1                   	// #1
  436b98:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436b9c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436ba0:	str	x0, [sp, #96]
  436ba4:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436ba8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436bac:	str	x0, [sp, #104]
  436bb0:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436bb4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436bb8:	mov	w1, #0x0                   	// #0
  436bbc:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  436bc0:	mov	x25, x0
  436bc4:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436bc8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436bcc:	mov	x27, x0
  436bd0:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436bd4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436bd8:	mov	x26, x0
  436bdc:	b	436970 <ASN1_generate_nconf@plt+0x18000>
  436be0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436be4:	add	x2, sp, #0x84
  436be8:	mov	x1, #0x2                   	// #2
  436bec:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  436bf0:	cbnz	w0, 436970 <ASN1_generate_nconf@plt+0x18000>
  436bf4:	b	436aa8 <ASN1_generate_nconf@plt+0x18138>
  436bf8:	mov	x0, x22
  436bfc:	mov	w23, #0x0                   	// #0
  436c00:	mov	x21, #0x0                   	// #0
  436c04:	mov	x19, #0x0                   	// #0
  436c08:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  436c0c:	b	436ad4 <ASN1_generate_nconf@plt+0x18164>
  436c10:	mov	x4, x25
  436c14:	adrp	x5, 485000 <ASN1_generate_nconf@plt+0x66690>
  436c18:	mov	w2, #0x1                   	// #1
  436c1c:	add	x5, x5, #0xa98
  436c20:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  436c24:	mov	x21, x0
  436c28:	b	436a20 <ASN1_generate_nconf@plt+0x180b0>
  436c2c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436c30:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  436c34:	mov	x21, #0x0                   	// #0
  436c38:	add	x1, x1, #0xc48
  436c3c:	ldr	x0, [x20, #152]
  436c40:	mov	x19, #0x0                   	// #0
  436c44:	bl	419740 <BIO_printf@plt>
  436c48:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436c4c:	mov	x1, x25
  436c50:	mov	x0, x21
  436c54:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  436c58:	mov	x22, x0
  436c5c:	cbz	x0, 436d84 <ASN1_generate_nconf@plt+0x18414>
  436c60:	ldr	w1, [sp, #116]
  436c64:	cbz	w1, 436d14 <ASN1_generate_nconf@plt+0x183a4>
  436c68:	bl	41b420 <EVP_PKEY_check@plt>
  436c6c:	cmp	w0, #0x1
  436c70:	b.eq	436d1c <ASN1_generate_nconf@plt+0x183ac>  // b.none
  436c74:	mov	x0, x19
  436c78:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  436c7c:	adrp	x24, 472000 <ASN1_generate_nconf@plt+0x53690>
  436c80:	add	x1, x1, #0xf0
  436c84:	add	x24, x24, #0x100
  436c88:	bl	419740 <BIO_printf@plt>
  436c8c:	b	436ca8 <ASN1_generate_nconf@plt+0x18338>
  436c90:	bl	4196f0 <ERR_reason_error_string@plt>
  436c94:	mov	x2, x0
  436c98:	mov	x1, x24
  436c9c:	mov	x0, x19
  436ca0:	bl	419740 <BIO_printf@plt>
  436ca4:	bl	419a70 <ERR_get_error@plt>
  436ca8:	bl	41ca60 <ERR_peek_error@plt>
  436cac:	cbnz	x0, 436c90 <ASN1_generate_nconf@plt+0x18320>
  436cb0:	mov	x0, x22
  436cb4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  436cb8:	b	436a30 <ASN1_generate_nconf@plt+0x180c0>
  436cbc:	mov	x21, #0x0                   	// #0
  436cc0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436cc4:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436cc8:	bl	41acd0 <EVP_PKEY_print_private@plt>
  436ccc:	mov	w23, #0x0                   	// #0
  436cd0:	cmp	w0, #0x0
  436cd4:	b.gt	436ad4 <ASN1_generate_nconf@plt+0x18164>
  436cd8:	b	436a8c <ASN1_generate_nconf@plt+0x1811c>
  436cdc:	cbnz	w20, 436d6c <ASN1_generate_nconf@plt+0x183fc>
  436ce0:	ldr	w0, [sp, #124]
  436ce4:	mov	x1, x21
  436ce8:	mov	x5, #0x0                   	// #0
  436cec:	mov	w4, #0x0                   	// #0
  436cf0:	mov	x3, #0x0                   	// #0
  436cf4:	ldr	x2, [sp, #136]
  436cf8:	ldr	x6, [sp, #152]
  436cfc:	cbz	w0, 436d58 <ASN1_generate_nconf@plt+0x183e8>
  436d00:	mov	x0, x19
  436d04:	bl	419f30 <PEM_write_bio_PrivateKey_traditional@plt>
  436d08:	cbnz	w0, 436a64 <ASN1_generate_nconf@plt+0x180f4>
  436d0c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d10:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d14:	bl	4197a0 <EVP_PKEY_public_check@plt>
  436d18:	b	436c6c <ASN1_generate_nconf@plt+0x182fc>
  436d1c:	mov	x0, x19
  436d20:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  436d24:	add	x1, x1, #0xe0
  436d28:	bl	419740 <BIO_printf@plt>
  436d2c:	b	436cb0 <ASN1_generate_nconf@plt+0x18340>
  436d30:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  436d34:	cbnz	w0, 436a64 <ASN1_generate_nconf@plt+0x180f4>
  436d38:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d3c:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d40:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d44:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  436d48:	add	x1, x1, #0x890
  436d4c:	ldr	x0, [x20, #152]
  436d50:	bl	419740 <BIO_printf@plt>
  436d54:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d58:	mov	x0, x19
  436d5c:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  436d60:	cbnz	w0, 436a64 <ASN1_generate_nconf@plt+0x180f4>
  436d64:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d68:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d6c:	mov	x1, x21
  436d70:	mov	x0, x19
  436d74:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  436d78:	cbnz	w0, 436a64 <ASN1_generate_nconf@plt+0x180f4>
  436d7c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d80:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d84:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436d88:	ldr	x0, [x20, #152]
  436d8c:	bl	41e7f0 <ERR_print_errors@plt>
  436d90:	b	436ac8 <ASN1_generate_nconf@plt+0x18158>
  436d94:	nop
  436d98:	stp	x29, x30, [sp, #-96]!
  436d9c:	mov	x29, sp
  436da0:	stp	x21, x22, [sp, #32]
  436da4:	adrp	x22, 472000 <ASN1_generate_nconf@plt+0x53690>
  436da8:	add	x22, x22, #0x4c8
  436dac:	mov	x2, x22
  436db0:	stp	x19, x20, [sp, #16]
  436db4:	mov	w21, #0x1                   	// #1
  436db8:	stp	x23, x24, [sp, #48]
  436dbc:	mov	w20, #0x0                   	// #0
  436dc0:	mov	w19, #0x0                   	// #0
  436dc4:	stp	x25, x26, [sp, #64]
  436dc8:	mov	w24, #0x0                   	// #0
  436dcc:	mov	x26, #0x0                   	// #0
  436dd0:	str	x27, [sp, #80]
  436dd4:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  436dd8:	mov	x23, x0
  436ddc:	mov	x25, #0x0                   	// #0
  436de0:	mov	x27, #0x0                   	// #0
  436de4:	nop
  436de8:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  436dec:	cbz	w0, 436e20 <ASN1_generate_nconf@plt+0x184b0>
  436df0:	cmp	w0, #0x4
  436df4:	b.eq	436f4c <ASN1_generate_nconf@plt+0x185dc>  // b.none
  436df8:	b.gt	436ed0 <ASN1_generate_nconf@plt+0x18560>
  436dfc:	cmp	w0, #0x2
  436e00:	b.eq	436f68 <ASN1_generate_nconf@plt+0x185f8>  // b.none
  436e04:	cmp	w0, #0x3
  436e08:	b.ne	436ee8 <ASN1_generate_nconf@plt+0x18578>  // b.any
  436e0c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436e10:	mov	x27, x0
  436e14:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  436e18:	cbnz	w0, 436df0 <ASN1_generate_nconf@plt+0x18480>
  436e1c:	nop
  436e20:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  436e24:	cbnz	w0, 436f20 <ASN1_generate_nconf@plt+0x185b0>
  436e28:	mov	x0, x26
  436e2c:	mov	w2, #0x8005                	// #32773
  436e30:	mov	w1, #0x72                  	// #114
  436e34:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  436e38:	mov	x21, x0
  436e3c:	cbz	x0, 436f74 <ASN1_generate_nconf@plt+0x18604>
  436e40:	mov	x0, x27
  436e44:	mov	w2, #0x8005                	// #32773
  436e48:	mov	w1, #0x77                  	// #119
  436e4c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  436e50:	mov	x22, x0
  436e54:	cbz	x0, 436ff8 <ASN1_generate_nconf@plt+0x18688>
  436e58:	mov	x0, x21
  436e5c:	mov	x1, #0x0                   	// #0
  436e60:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  436e64:	mov	x23, x0
  436e68:	cbz	x0, 437004 <ASN1_generate_nconf@plt+0x18694>
  436e6c:	cbnz	w20, 436f84 <ASN1_generate_nconf@plt+0x18614>
  436e70:	cbz	w19, 436fe8 <ASN1_generate_nconf@plt+0x18678>
  436e74:	cbz	w24, 436e90 <ASN1_generate_nconf@plt+0x18520>
  436e78:	mov	x1, x23
  436e7c:	mov	x0, x22
  436e80:	mov	x3, #0x0                   	// #0
  436e84:	mov	w2, #0x0                   	// #0
  436e88:	mov	w24, #0x0                   	// #0
  436e8c:	bl	41c120 <EVP_PKEY_print_params@plt>
  436e90:	mov	x0, x23
  436e94:	bl	41d9c0 <EVP_PKEY_free@plt>
  436e98:	mov	x0, x25
  436e9c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  436ea0:	mov	x0, x22
  436ea4:	bl	41ce30 <BIO_free_all@plt>
  436ea8:	mov	x0, x21
  436eac:	bl	41df00 <BIO_free@plt>
  436eb0:	mov	w0, w24
  436eb4:	ldp	x19, x20, [sp, #16]
  436eb8:	ldp	x21, x22, [sp, #32]
  436ebc:	ldp	x23, x24, [sp, #48]
  436ec0:	ldp	x25, x26, [sp, #64]
  436ec4:	ldr	x27, [sp, #80]
  436ec8:	ldp	x29, x30, [sp], #96
  436ecc:	ret
  436ed0:	cmp	w0, #0x6
  436ed4:	b.eq	436f54 <ASN1_generate_nconf@plt+0x185e4>  // b.none
  436ed8:	cmp	w0, #0x7
  436edc:	b.ne	436f14 <ASN1_generate_nconf@plt+0x185a4>  // b.any
  436ee0:	mov	w20, #0x1                   	// #1
  436ee4:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  436ee8:	cmn	w0, #0x1
  436eec:	b.eq	436f20 <ASN1_generate_nconf@plt+0x185b0>  // b.none
  436ef0:	cmp	w0, #0x1
  436ef4:	b.ne	436de8 <ASN1_generate_nconf@plt+0x18478>  // b.any
  436ef8:	mov	x0, x22
  436efc:	mov	w24, #0x0                   	// #0
  436f00:	mov	x23, #0x0                   	// #0
  436f04:	mov	x22, #0x0                   	// #0
  436f08:	mov	x21, #0x0                   	// #0
  436f0c:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  436f10:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  436f14:	cmp	w0, #0x5
  436f18:	csel	w19, w19, w21, ne  // ne = any
  436f1c:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  436f20:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  436f24:	mov	x2, x23
  436f28:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  436f2c:	mov	w24, #0x1                   	// #1
  436f30:	ldr	x0, [x0, #152]
  436f34:	add	x1, x1, #0x238
  436f38:	mov	x23, #0x0                   	// #0
  436f3c:	mov	x22, #0x0                   	// #0
  436f40:	mov	x21, #0x0                   	// #0
  436f44:	bl	419740 <BIO_printf@plt>
  436f48:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  436f4c:	mov	w24, #0x1                   	// #1
  436f50:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  436f54:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436f58:	mov	w1, #0x0                   	// #0
  436f5c:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  436f60:	mov	x25, x0
  436f64:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  436f68:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  436f6c:	mov	x26, x0
  436f70:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  436f74:	mov	x23, #0x0                   	// #0
  436f78:	mov	x22, #0x0                   	// #0
  436f7c:	mov	w24, #0x1                   	// #1
  436f80:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  436f84:	mov	x1, x25
  436f88:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  436f8c:	mov	x26, x0
  436f90:	cbz	x0, 43703c <ASN1_generate_nconf@plt+0x186cc>
  436f94:	bl	41cf20 <EVP_PKEY_param_check@plt>
  436f98:	cmp	w0, #0x1
  436f9c:	b.eq	437028 <ASN1_generate_nconf@plt+0x186b8>  // b.none
  436fa0:	mov	x0, x22
  436fa4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  436fa8:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  436fac:	add	x1, x1, #0x450
  436fb0:	add	x20, x20, #0x100
  436fb4:	bl	419740 <BIO_printf@plt>
  436fb8:	b	436fd4 <ASN1_generate_nconf@plt+0x18664>
  436fbc:	bl	4196f0 <ERR_reason_error_string@plt>
  436fc0:	mov	x2, x0
  436fc4:	mov	x1, x20
  436fc8:	mov	x0, x22
  436fcc:	bl	419740 <BIO_printf@plt>
  436fd0:	bl	419a70 <ERR_get_error@plt>
  436fd4:	bl	41ca60 <ERR_peek_error@plt>
  436fd8:	cbnz	x0, 436fbc <ASN1_generate_nconf@plt+0x1864c>
  436fdc:	mov	x0, x26
  436fe0:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  436fe4:	cbnz	w19, 436e74 <ASN1_generate_nconf@plt+0x18504>
  436fe8:	mov	x1, x23
  436fec:	mov	x0, x22
  436ff0:	bl	41e090 <PEM_write_bio_Parameters@plt>
  436ff4:	b	436e74 <ASN1_generate_nconf@plt+0x18504>
  436ff8:	mov	x23, #0x0                   	// #0
  436ffc:	mov	w24, #0x1                   	// #1
  437000:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  437004:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437008:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43700c:	add	x1, x1, #0x418
  437010:	mov	w24, #0x1                   	// #1
  437014:	ldr	x0, [x19, #152]
  437018:	bl	419740 <BIO_printf@plt>
  43701c:	ldr	x0, [x19, #152]
  437020:	bl	41e7f0 <ERR_print_errors@plt>
  437024:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  437028:	mov	x0, x22
  43702c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437030:	add	x1, x1, #0x438
  437034:	bl	419740 <BIO_printf@plt>
  437038:	b	436fdc <ASN1_generate_nconf@plt+0x1866c>
  43703c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437040:	mov	w24, w20
  437044:	ldr	x0, [x0, #152]
  437048:	bl	41e7f0 <ERR_print_errors@plt>
  43704c:	b	436e90 <ASN1_generate_nconf@plt+0x18520>
  437050:	mov	w6, w1
  437054:	cmp	w1, #0x100
  437058:	mov	x1, x2
  43705c:	mov	x2, x3
  437060:	mov	x3, x4
  437064:	mov	x4, x5
  437068:	b.eq	437098 <ASN1_generate_nconf@plt+0x18728>  // b.none
  43706c:	b.le	437084 <ASN1_generate_nconf@plt+0x18714>
  437070:	cmp	w6, #0x200
  437074:	b.eq	43709c <ASN1_generate_nconf@plt+0x1872c>  // b.none
  437078:	cmp	w6, #0x400
  43707c:	b.ne	4370a0 <ASN1_generate_nconf@plt+0x18730>  // b.any
  437080:	b	41b6b0 <EVP_PKEY_derive@plt>
  437084:	cmp	w6, #0x8
  437088:	b.eq	4370a8 <ASN1_generate_nconf@plt+0x18738>  // b.none
  43708c:	cmp	w6, #0x20
  437090:	b.ne	4370a0 <ASN1_generate_nconf@plt+0x18730>  // b.any
  437094:	b	41d070 <EVP_PKEY_verify_recover@plt>
  437098:	b	419a00 <EVP_PKEY_encrypt@plt>
  43709c:	b	41b7f0 <EVP_PKEY_decrypt@plt>
  4370a0:	mov	w0, #0x0                   	// #0
  4370a4:	ret
  4370a8:	b	419720 <EVP_PKEY_sign@plt>
  4370ac:	nop
  4370b0:	stp	x29, x30, [sp, #-192]!
  4370b4:	mov	w3, #0x8005                	// #32773
  4370b8:	mov	x29, sp
  4370bc:	stp	x23, x24, [sp, #48]
  4370c0:	adrp	x23, 472000 <ASN1_generate_nconf@plt+0x53690>
  4370c4:	add	x23, x23, #0xbe8
  4370c8:	mov	x2, x23
  4370cc:	stp	x19, x20, [sp, #16]
  4370d0:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  4370d4:	add	x19, x19, #0xbb0
  4370d8:	stp	x21, x22, [sp, #32]
  4370dc:	mov	x24, #0x0                   	// #0
  4370e0:	stp	x25, x26, [sp, #64]
  4370e4:	mov	w21, #0x0                   	// #0
  4370e8:	mov	w20, #0x1                   	// #1
  4370ec:	stp	x27, x28, [sp, #80]
  4370f0:	mov	w22, #0x8                   	// #8
  4370f4:	mov	x27, #0x0                   	// #0
  4370f8:	str	wzr, [sp, #136]
  4370fc:	mov	x28, #0x0                   	// #0
  437100:	stp	w3, w3, [sp, #160]
  437104:	mov	x26, #0x0                   	// #0
  437108:	stp	xzr, xzr, [sp, #168]
  43710c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  437110:	mov	x25, x0
  437114:	stp	xzr, xzr, [sp, #96]
  437118:	stp	xzr, xzr, [sp, #112]
  43711c:	str	xzr, [sp, #128]
  437120:	stp	wzr, wzr, [sp, #140]
  437124:	str	wzr, [sp, #148]
  437128:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43712c:	mov	w1, w0
  437130:	cbz	w0, 437170 <ASN1_generate_nconf@plt+0x18800>
  437134:	cmp	w1, #0x19
  437138:	b.gt	437414 <ASN1_generate_nconf@plt+0x18aa4>
  43713c:	cmn	w1, #0x1
  437140:	b.lt	437128 <ASN1_generate_nconf@plt+0x187b8>  // b.tstop
  437144:	add	w1, w1, #0x1
  437148:	cmp	w1, #0x1a
  43714c:	b.hi	437128 <ASN1_generate_nconf@plt+0x187b8>  // b.pmore
  437150:	ldrh	w0, [x19, w1, uxtw #1]
  437154:	adr	x1, 437160 <ASN1_generate_nconf@plt+0x187f0>
  437158:	add	x0, x1, w0, sxth #2
  43715c:	br	x0
  437160:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  437164:	mov	w20, #0x2                   	// #2
  437168:	mov	w1, w0
  43716c:	cbnz	w0, 437134 <ASN1_generate_nconf@plt+0x187c4>
  437170:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  437174:	mov	w19, w0
  437178:	cbnz	w0, 4373c8 <ASN1_generate_nconf@plt+0x18a58>
  43717c:	cbz	x27, 43759c <ASN1_generate_nconf@plt+0x18c2c>
  437180:	ldr	w0, [sp, #136]
  437184:	cbz	w0, 437998 <ASN1_generate_nconf@plt+0x19028>
  437188:	cmp	w22, #0x8
  43718c:	str	xzr, [sp, #184]
  437190:	cset	w0, eq  // eq = none
  437194:	str	w0, [sp, #156]
  437198:	cmp	w22, #0x200
  43719c:	ldr	w4, [sp, #160]
  4371a0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4371a4:	b.eq	4375d0 <ASN1_generate_nconf@plt+0x18c60>  // b.none
  4371a8:	ldr	x0, [sp, #112]
  4371ac:	add	x2, sp, #0xb8
  4371b0:	mov	x3, #0x0                   	// #0
  4371b4:	mov	x1, #0x0                   	// #0
  4371b8:	str	w4, [sp, #152]
  4371bc:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  4371c0:	ldr	w4, [sp, #152]
  4371c4:	cbz	w0, 437adc <ASN1_generate_nconf@plt+0x1916c>
  4371c8:	cmp	w20, #0x2
  4371cc:	b.eq	437970 <ASN1_generate_nconf@plt+0x19000>  // b.none
  4371d0:	cmp	w20, #0x3
  4371d4:	b.eq	437940 <ASN1_generate_nconf@plt+0x18fd0>  // b.none
  4371d8:	cmp	w20, #0x1
  4371dc:	b.eq	4378e4 <ASN1_generate_nconf@plt+0x18f74>  // b.none
  4371e0:	cbnz	w21, 437668 <ASN1_generate_nconf@plt+0x18cf8>
  4371e4:	mov	x21, #0x0                   	// #0
  4371e8:	cbz	x27, 437a54 <ASN1_generate_nconf@plt+0x190e4>
  4371ec:	mov	x0, x27
  4371f0:	bl	41cd50 <OBJ_sn2nid@plt>
  4371f4:	cbnz	w0, 437204 <ASN1_generate_nconf@plt+0x18894>
  4371f8:	mov	x0, x27
  4371fc:	bl	41cf90 <OBJ_ln2nid@plt>
  437200:	cbz	w0, 437c3c <ASN1_generate_nconf@plt+0x192cc>
  437204:	mov	x1, x21
  437208:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  43720c:	mov	x23, x0
  437210:	mov	w0, #0xffffffff            	// #-1
  437214:	str	w0, [sp, #104]
  437218:	cbz	x23, 437670 <ASN1_generate_nconf@plt+0x18d00>
  43721c:	cmp	w22, #0x100
  437220:	b.eq	437a3c <ASN1_generate_nconf@plt+0x190cc>  // b.none
  437224:	b.gt	4376fc <ASN1_generate_nconf@plt+0x18d8c>
  437228:	cmp	w22, #0x10
  43722c:	b.eq	437aa0 <ASN1_generate_nconf@plt+0x19130>  // b.none
  437230:	cmp	w22, #0x20
  437234:	b.ne	4376e8 <ASN1_generate_nconf@plt+0x18d78>  // b.any
  437238:	mov	x0, x23
  43723c:	bl	41b530 <EVP_PKEY_verify_recover_init@plt>
  437240:	cmp	w0, #0x0
  437244:	b.le	4378d8 <ASN1_generate_nconf@plt+0x18f68>
  437248:	ldr	x0, [sp, #184]
  43724c:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  437250:	add	x20, x20, #0x648
  437254:	mov	w2, #0x1d4                 	// #468
  437258:	mov	x1, x20
  43725c:	bl	41b1e0 <CRYPTO_free@plt>
  437260:	cbz	x28, 4372b0 <ASN1_generate_nconf@plt+0x18940>
  437264:	ldr	w1, [sp, #164]
  437268:	mov	x0, x28
  43726c:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  437270:	mov	x3, #0x0                   	// #0
  437274:	cmp	w1, #0x8
  437278:	add	x5, x5, #0x6a8
  43727c:	csel	x4, x26, xzr, eq  // eq = none
  437280:	mov	w2, #0x0                   	// #0
  437284:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  437288:	mov	x27, x0
  43728c:	cbz	x0, 437aac <ASN1_generate_nconf@plt+0x1913c>
  437290:	mov	x1, x0
  437294:	mov	x0, x23
  437298:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  43729c:	mov	w21, w0
  4372a0:	mov	x0, x27
  4372a4:	bl	41d9c0 <EVP_PKEY_free@plt>
  4372a8:	cmp	w21, #0x0
  4372ac:	b.le	437698 <ASN1_generate_nconf@plt+0x18d28>
  4372b0:	cbz	x24, 437718 <ASN1_generate_nconf@plt+0x18da8>
  4372b4:	mov	x0, x24
  4372b8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4372bc:	mov	w21, w0
  4372c0:	cmp	w0, #0x0
  4372c4:	b.le	437718 <ASN1_generate_nconf@plt+0x18da8>
  4372c8:	mov	w27, #0x0                   	// #0
  4372cc:	b	4372dc <ASN1_generate_nconf@plt+0x1896c>
  4372d0:	add	w27, w27, #0x1
  4372d4:	cmp	w27, w21
  4372d8:	b.eq	437718 <ASN1_generate_nconf@plt+0x18da8>  // b.none
  4372dc:	mov	w1, w27
  4372e0:	mov	x0, x24
  4372e4:	bl	419630 <OPENSSL_sk_value@plt>
  4372e8:	mov	x28, x0
  4372ec:	mov	x1, x28
  4372f0:	mov	x0, x23
  4372f4:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  4372f8:	cmp	w0, #0x0
  4372fc:	b.gt	4372d0 <ASN1_generate_nconf@plt+0x18960>
  437300:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437304:	mov	x3, x28
  437308:	mov	x2, x25
  43730c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437310:	ldr	x0, [x22, #152]
  437314:	add	x1, x1, #0x6f8
  437318:	mov	w19, #0x1                   	// #1
  43731c:	mov	x21, #0x0                   	// #0
  437320:	mov	x25, #0x0                   	// #0
  437324:	mov	x28, #0x0                   	// #0
  437328:	bl	419740 <BIO_printf@plt>
  43732c:	ldr	x0, [x22, #152]
  437330:	bl	41e7f0 <ERR_print_errors@plt>
  437334:	mov	x0, x23
  437338:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  43733c:	mov	x0, x26
  437340:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  437344:	mov	x0, x28
  437348:	bl	41df00 <BIO_free@plt>
  43734c:	mov	x0, x25
  437350:	bl	41ce30 <BIO_free_all@plt>
  437354:	ldr	x0, [sp, #168]
  437358:	mov	x1, x20
  43735c:	mov	w2, #0x166                 	// #358
  437360:	bl	41b1e0 <CRYPTO_free@plt>
  437364:	mov	x0, x21
  437368:	mov	x1, x20
  43736c:	mov	w2, #0x167                 	// #359
  437370:	bl	41b1e0 <CRYPTO_free@plt>
  437374:	ldr	x0, [sp, #176]
  437378:	mov	x1, x20
  43737c:	mov	w2, #0x168                 	// #360
  437380:	bl	41b1e0 <CRYPTO_free@plt>
  437384:	mov	x0, x24
  437388:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43738c:	mov	w0, w19
  437390:	ldp	x19, x20, [sp, #16]
  437394:	ldp	x21, x22, [sp, #32]
  437398:	ldp	x23, x24, [sp, #48]
  43739c:	ldp	x25, x26, [sp, #64]
  4373a0:	ldp	x27, x28, [sp, #80]
  4373a4:	ldp	x29, x30, [sp], #192
  4373a8:	ret
  4373ac:	mov	w21, #0x1                   	// #1
  4373b0:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4373b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4373b8:	add	x2, sp, #0xa0
  4373bc:	mov	x1, #0x12                  	// #18
  4373c0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4373c4:	cbnz	w0, 437128 <ASN1_generate_nconf@plt+0x187b8>
  4373c8:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4373cc:	ldr	x0, [x3, #152]
  4373d0:	mov	x2, x25
  4373d4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4373d8:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  4373dc:	add	x1, x1, #0x238
  4373e0:	add	x20, x20, #0x648
  4373e4:	mov	w19, #0x1                   	// #1
  4373e8:	mov	x21, #0x0                   	// #0
  4373ec:	mov	x23, #0x0                   	// #0
  4373f0:	mov	x25, #0x0                   	// #0
  4373f4:	mov	x28, #0x0                   	// #0
  4373f8:	bl	419740 <BIO_printf@plt>
  4373fc:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437400:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437404:	mov	x27, x0
  437408:	mov	w20, #0x0                   	// #0
  43740c:	mov	w22, #0x400                 	// #1024
  437410:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437414:	sub	w1, w1, #0x5dd
  437418:	cmp	w1, #0x1
  43741c:	b.hi	437128 <ASN1_generate_nconf@plt+0x187b8>  // b.pmore
  437420:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  437424:	cbnz	w0, 437128 <ASN1_generate_nconf@plt+0x187b8>
  437428:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  43742c:	mov	w19, #0x1                   	// #1
  437430:	add	x20, x20, #0x648
  437434:	mov	x21, #0x0                   	// #0
  437438:	mov	x23, #0x0                   	// #0
  43743c:	mov	x25, #0x0                   	// #0
  437440:	mov	x28, #0x0                   	// #0
  437444:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437448:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43744c:	mov	w2, #0xa                   	// #10
  437450:	mov	x1, #0x0                   	// #0
  437454:	bl	41d2c0 <strtol@plt>
  437458:	str	w0, [sp, #136]
  43745c:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437460:	cbz	x24, 437658 <ASN1_generate_nconf@plt+0x18ce8>
  437464:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437468:	mov	x1, x0
  43746c:	mov	x0, x24
  437470:	bl	41cf70 <OPENSSL_sk_push@plt>
  437474:	cbnz	w0, 437128 <ASN1_generate_nconf@plt+0x187b8>
  437478:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43747c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  437480:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  437484:	add	x1, x1, #0x430
  437488:	ldr	x0, [x0, #152]
  43748c:	add	x20, x20, #0x648
  437490:	mov	w19, #0x1                   	// #1
  437494:	mov	x21, #0x0                   	// #0
  437498:	mov	x23, #0x0                   	// #0
  43749c:	mov	x25, #0x0                   	// #0
  4374a0:	mov	x28, #0x0                   	// #0
  4374a4:	bl	41a980 <BIO_puts@plt>
  4374a8:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  4374ac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4374b0:	add	x2, sp, #0xa4
  4374b4:	mov	x1, #0x12                  	// #18
  4374b8:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4374bc:	cbnz	w0, 437128 <ASN1_generate_nconf@plt+0x187b8>
  4374c0:	b	4373c8 <ASN1_generate_nconf@plt+0x18a58>
  4374c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4374c8:	str	x0, [sp, #112]
  4374cc:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4374d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4374d4:	mov	x28, x0
  4374d8:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4374dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4374e0:	str	x0, [sp, #104]
  4374e4:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4374e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4374ec:	str	x0, [sp, #96]
  4374f0:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4374f4:	mov	w22, #0x200                 	// #512
  4374f8:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  4374fc:	mov	w22, #0x100                 	// #256
  437500:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437504:	mov	w0, #0x1                   	// #1
  437508:	str	w0, [sp, #148]
  43750c:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437510:	mov	w22, #0x20                  	// #32
  437514:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437518:	mov	w22, #0x10                  	// #16
  43751c:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437520:	mov	w22, #0x8                   	// #8
  437524:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437528:	mov	w0, #0x1                   	// #1
  43752c:	str	w0, [sp, #140]
  437530:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437534:	mov	w0, #0x1                   	// #1
  437538:	str	w0, [sp, #144]
  43753c:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437540:	mov	w20, #0x3                   	// #3
  437544:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437548:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43754c:	str	x0, [sp, #120]
  437550:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437554:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437558:	str	x0, [sp, #128]
  43755c:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437560:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437564:	mov	w1, #0x0                   	// #0
  437568:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  43756c:	mov	x26, x0
  437570:	b	437128 <ASN1_generate_nconf@plt+0x187b8>
  437574:	mov	x0, x23
  437578:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  43757c:	mov	w19, #0x0                   	// #0
  437580:	add	x20, x20, #0x648
  437584:	mov	x21, #0x0                   	// #0
  437588:	mov	x23, #0x0                   	// #0
  43758c:	mov	x25, #0x0                   	// #0
  437590:	mov	x28, #0x0                   	// #0
  437594:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  437598:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  43759c:	ldr	x0, [sp, #104]
  4375a0:	cbz	x0, 437b7c <ASN1_generate_nconf@plt+0x1920c>
  4375a4:	cmp	w22, #0x400
  4375a8:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  4375ac:	b.ne	437aec <ASN1_generate_nconf@plt+0x1917c>  // b.any
  4375b0:	cmp	w22, #0x8
  4375b4:	str	xzr, [sp, #184]
  4375b8:	cset	w0, eq  // eq = none
  4375bc:	str	w0, [sp, #156]
  4375c0:	cmp	w22, #0x200
  4375c4:	ldr	w4, [sp, #160]
  4375c8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4375cc:	b.ne	4375dc <ASN1_generate_nconf@plt+0x18c6c>  // b.any
  4375d0:	str	wzr, [sp, #156]
  4375d4:	cmp	w22, #0x400
  4375d8:	b.ne	4371a8 <ASN1_generate_nconf@plt+0x18838>  // b.any
  4375dc:	cmp	x27, #0x0
  4375e0:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  4375e4:	b.eq	4371a8 <ASN1_generate_nconf@plt+0x18838>  // b.none
  4375e8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4375ec:	add	x1, x1, #0x618
  4375f0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4375f4:	ldr	x0, [x3, #152]
  4375f8:	str	x3, [sp, #96]
  4375fc:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  437600:	bl	419740 <BIO_printf@plt>
  437604:	ldr	x0, [sp, #184]
  437608:	add	x20, x20, #0x648
  43760c:	mov	x1, x20
  437610:	mov	w2, #0x1d4                 	// #468
  437614:	bl	41b1e0 <CRYPTO_free@plt>
  437618:	ldr	x3, [sp, #96]
  43761c:	mov	x2, x25
  437620:	ldr	x0, [x3, #152]
  437624:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437628:	add	x1, x1, #0x688
  43762c:	str	x3, [sp, #96]
  437630:	mov	w19, #0x1                   	// #1
  437634:	mov	x21, #0x0                   	// #0
  437638:	bl	419740 <BIO_printf@plt>
  43763c:	mov	x23, #0x0                   	// #0
  437640:	ldr	x3, [sp, #96]
  437644:	mov	x25, #0x0                   	// #0
  437648:	mov	x28, #0x0                   	// #0
  43764c:	ldr	x0, [x3, #152]
  437650:	bl	41e7f0 <ERR_print_errors@plt>
  437654:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437658:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43765c:	mov	x24, x0
  437660:	cbnz	x0, 437464 <ASN1_generate_nconf@plt+0x18af4>
  437664:	b	437478 <ASN1_generate_nconf@plt+0x18b08>
  437668:	mov	x21, x26
  43766c:	cbnz	x27, 4371ec <ASN1_generate_nconf@plt+0x1887c>
  437670:	ldr	x0, [sp, #184]
  437674:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437678:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  43767c:	add	x20, x20, #0x648
  437680:	mov	x1, x20
  437684:	mov	w2, #0x1d4                 	// #468
  437688:	str	x3, [sp, #96]
  43768c:	bl	41b1e0 <CRYPTO_free@plt>
  437690:	ldr	x3, [sp, #96]
  437694:	b	43761c <ASN1_generate_nconf@plt+0x18cac>
  437698:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43769c:	str	x3, [sp, #112]
  4376a0:	ldr	x0, [x3, #152]
  4376a4:	bl	41e7f0 <ERR_print_errors@plt>
  4376a8:	ldr	x3, [sp, #112]
  4376ac:	cbnz	w21, 4372b0 <ASN1_generate_nconf@plt+0x18940>
  4376b0:	ldr	x0, [x3, #152]
  4376b4:	mov	x2, x25
  4376b8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4376bc:	add	x1, x1, #0x6d8
  4376c0:	str	x3, [sp, #96]
  4376c4:	mov	w19, #0x1                   	// #1
  4376c8:	bl	419740 <BIO_printf@plt>
  4376cc:	mov	x21, #0x0                   	// #0
  4376d0:	ldr	x3, [sp, #96]
  4376d4:	mov	x25, #0x0                   	// #0
  4376d8:	mov	x28, #0x0                   	// #0
  4376dc:	ldr	x0, [x3, #152]
  4376e0:	bl	41e7f0 <ERR_print_errors@plt>
  4376e4:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  4376e8:	cmp	w22, #0x8
  4376ec:	b.ne	4378d8 <ASN1_generate_nconf@plt+0x18f68>  // b.any
  4376f0:	mov	x0, x23
  4376f4:	bl	41a650 <EVP_PKEY_sign_init@plt>
  4376f8:	b	437240 <ASN1_generate_nconf@plt+0x188d0>
  4376fc:	cmp	w22, #0x200
  437700:	b.eq	437a68 <ASN1_generate_nconf@plt+0x190f8>  // b.none
  437704:	cmp	w22, #0x400
  437708:	b.ne	4378d8 <ASN1_generate_nconf@plt+0x18f68>  // b.any
  43770c:	mov	x0, x23
  437710:	bl	41d550 <EVP_PKEY_derive_init@plt>
  437714:	b	437240 <ASN1_generate_nconf@plt+0x188d0>
  437718:	ldr	x0, [sp, #96]
  43771c:	cmp	x0, #0x0
  437720:	ccmp	w22, #0x10, #0x4, ne  // ne = any
  437724:	b.ne	437a10 <ASN1_generate_nconf@plt+0x190a0>  // b.any
  437728:	cmp	x0, #0x0
  43772c:	ccmp	w22, #0x10, #0x0, eq  // eq = none
  437730:	b.eq	437a74 <ASN1_generate_nconf@plt+0x19104>  // b.none
  437734:	cmp	w22, #0x400
  437738:	b.eq	437a08 <ASN1_generate_nconf@plt+0x19098>  // b.none
  43773c:	ldr	x0, [sp, #128]
  437740:	mov	w2, #0x2                   	// #2
  437744:	mov	w1, #0x72                  	// #114
  437748:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  43774c:	mov	x28, x0
  437750:	cbz	x0, 437b6c <ASN1_generate_nconf@plt+0x191fc>
  437754:	ldr	x0, [sp, #120]
  437758:	mov	w2, #0x2                   	// #2
  43775c:	mov	w1, #0x77                  	// #119
  437760:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  437764:	mov	x25, x0
  437768:	cbz	x0, 437b60 <ASN1_generate_nconf@plt+0x191f0>
  43776c:	ldr	x0, [sp, #96]
  437770:	cbz	x0, 437a00 <ASN1_generate_nconf@plt+0x19090>
  437774:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  437778:	add	x1, x1, #0x190
  43777c:	bl	41b1c0 <BIO_new_file@plt>
  437780:	mov	x21, x0
  437784:	cbz	x0, 437bd8 <ASN1_generate_nconf@plt+0x19268>
  437788:	mov	x2, x0
  43778c:	ldr	w0, [sp, #104]
  437790:	add	w1, w0, w0, lsl #2
  437794:	add	x0, sp, #0xb0
  437798:	lsl	w1, w1, #1
  43779c:	bl	45c778 <ASN1_generate_nconf@plt+0x3de08>
  4377a0:	mov	w1, w0
  4377a4:	mov	x0, x21
  4377a8:	mov	w21, w1
  4377ac:	bl	41df00 <BIO_free@plt>
  4377b0:	tbnz	w21, #31, 4378b8 <ASN1_generate_nconf@plt+0x18f48>
  4377b4:	cbz	x28, 4379bc <ASN1_generate_nconf@plt+0x1904c>
  4377b8:	ldr	w0, [sp, #104]
  4377bc:	mov	x2, x28
  4377c0:	add	w27, w0, w0, lsl #2
  4377c4:	add	x0, sp, #0xa8
  4377c8:	lsl	w1, w27, #1
  4377cc:	bl	45c778 <ASN1_generate_nconf@plt+0x3de08>
  4377d0:	sxtw	x27, w0
  4377d4:	tbnz	w27, #31, 437c64 <ASN1_generate_nconf@plt+0x192f4>
  4377d8:	ldr	w0, [sp, #148]
  4377dc:	cbz	w0, 437820 <ASN1_generate_nconf@plt+0x18eb0>
  4377e0:	sxtw	x3, w27
  4377e4:	cmp	xzr, x3, lsr #1
  4377e8:	lsr	x7, x3, #1
  4377ec:	b.eq	437820 <ASN1_generate_nconf@plt+0x18eb0>  // b.none
  4377f0:	sub	x3, x3, #0x1
  4377f4:	mov	x0, #0x0                   	// #0
  4377f8:	ldr	x1, [sp, #168]
  4377fc:	sub	x2, x3, x0
  437800:	ldrb	w5, [x1, x2]
  437804:	ldrb	w4, [x1, x0]
  437808:	strb	w5, [x1, x0]
  43780c:	add	x0, x0, #0x1
  437810:	cmp	x0, x7
  437814:	ldr	x1, [sp, #168]
  437818:	strb	w4, [x1, x2]
  43781c:	b.ne	4377f8 <ASN1_generate_nconf@plt+0x18e88>  // b.any
  437820:	cmp	w27, #0x40
  437824:	b.le	4379c0 <ASN1_generate_nconf@plt+0x19050>
  437828:	sub	w0, w22, #0x10
  43782c:	ands	w0, w0, #0xffffffef
  437830:	ldr	w0, [sp, #156]
  437834:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  437838:	b.ne	437c08 <ASN1_generate_nconf@plt+0x19298>  // b.any
  43783c:	ldr	w0, [sp, #136]
  437840:	cbz	w0, 437b10 <ASN1_generate_nconf@plt+0x191a0>
  437844:	sxtw	x0, w0
  437848:	str	x0, [sp, #184]
  43784c:	ldr	w0, [sp, #136]
  437850:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437854:	add	x1, x1, #0x858
  437858:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43785c:	mov	x2, x0
  437860:	ldr	x4, [sp, #168]
  437864:	mov	x5, x27
  437868:	mov	x21, x0
  43786c:	add	x3, sp, #0xb8
  437870:	mov	w1, w22
  437874:	mov	x0, x23
  437878:	bl	437050 <ASN1_generate_nconf@plt+0x186e0>
  43787c:	cmp	w0, #0x0
  437880:	b.gt	437bf8 <ASN1_generate_nconf@plt+0x19288>
  437884:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437888:	str	x3, [sp, #96]
  43788c:	cmp	w22, #0x400
  437890:	ldr	x0, [x3, #152]
  437894:	b.eq	437c28 <ASN1_generate_nconf@plt+0x192b8>  // b.none
  437898:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43789c:	add	x1, x1, #0x868
  4378a0:	bl	41a980 <BIO_puts@plt>
  4378a4:	ldr	x3, [sp, #96]
  4378a8:	mov	w19, #0x1                   	// #1
  4378ac:	ldr	x0, [x3, #152]
  4378b0:	bl	41e7f0 <ERR_print_errors@plt>
  4378b4:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  4378b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4378bc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4378c0:	mov	w19, #0x1                   	// #1
  4378c4:	add	x1, x1, #0x798
  4378c8:	ldr	x0, [x0, #152]
  4378cc:	mov	x21, #0x0                   	// #0
  4378d0:	bl	419740 <BIO_printf@plt>
  4378d4:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  4378d8:	mov	x0, x23
  4378dc:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4378e0:	b	437670 <ASN1_generate_nconf@plt+0x18d00>
  4378e4:	ldr	x0, [sp, #104]
  4378e8:	mov	w1, w4
  4378ec:	ldr	x3, [sp, #184]
  4378f0:	mov	x4, x26
  4378f4:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4378f8:	mov	w2, #0x0                   	// #0
  4378fc:	add	x5, x5, #0xc88
  437900:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  437904:	mov	x20, x0
  437908:	cmp	w21, #0x0
  43790c:	csel	x21, x26, xzr, ne  // ne = any
  437910:	cbnz	x27, 4371ec <ASN1_generate_nconf@plt+0x1887c>
  437914:	cbz	x20, 437a54 <ASN1_generate_nconf@plt+0x190e4>
  437918:	mov	x0, x20
  43791c:	bl	41c3f0 <EVP_PKEY_size@plt>
  437920:	mov	x1, x21
  437924:	str	w0, [sp, #104]
  437928:	mov	x0, x20
  43792c:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  437930:	mov	x23, x0
  437934:	mov	x0, x20
  437938:	bl	41d9c0 <EVP_PKEY_free@plt>
  43793c:	b	437218 <ASN1_generate_nconf@plt+0x188a8>
  437940:	ldr	x0, [sp, #104]
  437944:	mov	w1, w4
  437948:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  43794c:	add	x2, x2, #0x658
  437950:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  437954:	mov	x23, x0
  437958:	cbz	x0, 437a48 <ASN1_generate_nconf@plt+0x190d8>
  43795c:	bl	41a4c0 <X509_get_pubkey@plt>
  437960:	mov	x20, x0
  437964:	mov	x0, x23
  437968:	bl	41e260 <X509_free@plt>
  43796c:	b	437908 <ASN1_generate_nconf@plt+0x18f98>
  437970:	ldr	x0, [sp, #104]
  437974:	mov	w1, w4
  437978:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43797c:	mov	x4, x26
  437980:	add	x5, x5, #0xc78
  437984:	mov	x3, #0x0                   	// #0
  437988:	mov	w2, #0x0                   	// #0
  43798c:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  437990:	mov	x20, x0
  437994:	b	437908 <ASN1_generate_nconf@plt+0x18f98>
  437998:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43799c:	mov	x2, x25
  4379a0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4379a4:	add	x1, x1, #0x588
  4379a8:	ldr	x0, [x3, #152]
  4379ac:	str	x3, [sp, #96]
  4379b0:	bl	419740 <BIO_printf@plt>
  4379b4:	ldr	x3, [sp, #96]
  4379b8:	b	4373cc <ASN1_generate_nconf@plt+0x18a5c>
  4379bc:	mov	x27, #0x0                   	// #0
  4379c0:	cmp	w22, #0x10
  4379c4:	b.ne	43783c <ASN1_generate_nconf@plt+0x18ecc>  // b.any
  4379c8:	ldp	x3, x1, [sp, #168]
  4379cc:	mov	x4, x27
  4379d0:	sxtw	x2, w21
  4379d4:	mov	x0, x23
  4379d8:	bl	41e410 <EVP_PKEY_verify@plt>
  4379dc:	cmp	w0, #0x1
  4379e0:	b.eq	437c84 <ASN1_generate_nconf@plt+0x19314>  // b.none
  4379e4:	mov	x0, x25
  4379e8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4379ec:	mov	w19, #0x1                   	// #1
  4379f0:	add	x1, x1, #0x838
  4379f4:	mov	x21, #0x0                   	// #0
  4379f8:	bl	41a980 <BIO_puts@plt>
  4379fc:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437a00:	mov	w21, #0xffffffff            	// #-1
  437a04:	b	4377b4 <ASN1_generate_nconf@plt+0x18e44>
  437a08:	mov	x28, #0x0                   	// #0
  437a0c:	b	437754 <ASN1_generate_nconf@plt+0x18de4>
  437a10:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437a14:	mov	x2, x25
  437a18:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437a1c:	mov	w19, #0x1                   	// #1
  437a20:	ldr	x0, [x0, #152]
  437a24:	add	x1, x1, #0x718
  437a28:	mov	x21, #0x0                   	// #0
  437a2c:	mov	x25, #0x0                   	// #0
  437a30:	mov	x28, #0x0                   	// #0
  437a34:	bl	419740 <BIO_printf@plt>
  437a38:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437a3c:	mov	x0, x23
  437a40:	bl	41a600 <EVP_PKEY_encrypt_init@plt>
  437a44:	b	437240 <ASN1_generate_nconf@plt+0x188d0>
  437a48:	cbz	w21, 4371e4 <ASN1_generate_nconf@plt+0x18874>
  437a4c:	mov	x21, x26
  437a50:	cbnz	x27, 4371ec <ASN1_generate_nconf@plt+0x1887c>
  437a54:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437a58:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  437a5c:	str	x3, [sp, #96]
  437a60:	ldr	x0, [sp, #184]
  437a64:	b	437608 <ASN1_generate_nconf@plt+0x18c98>
  437a68:	mov	x0, x23
  437a6c:	bl	41c4e0 <EVP_PKEY_decrypt_init@plt>
  437a70:	b	437240 <ASN1_generate_nconf@plt+0x188d0>
  437a74:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437a78:	mov	x2, x25
  437a7c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437a80:	mov	w19, #0x1                   	// #1
  437a84:	ldr	x0, [x0, #152]
  437a88:	add	x1, x1, #0x748
  437a8c:	mov	x21, #0x0                   	// #0
  437a90:	mov	x25, #0x0                   	// #0
  437a94:	mov	x28, #0x0                   	// #0
  437a98:	bl	419740 <BIO_printf@plt>
  437a9c:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437aa0:	mov	x0, x23
  437aa4:	bl	41c780 <EVP_PKEY_verify_init@plt>
  437aa8:	b	437240 <ASN1_generate_nconf@plt+0x188d0>
  437aac:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437ab0:	mov	x2, x28
  437ab4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437ab8:	add	x1, x1, #0x6b8
  437abc:	ldr	x0, [x3, #152]
  437ac0:	str	x3, [sp, #96]
  437ac4:	bl	419740 <BIO_printf@plt>
  437ac8:	ldr	x3, [sp, #96]
  437acc:	ldr	x0, [x3, #152]
  437ad0:	bl	41e7f0 <ERR_print_errors@plt>
  437ad4:	ldr	x3, [sp, #96]
  437ad8:	b	4376b0 <ASN1_generate_nconf@plt+0x18d40>
  437adc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  437ae0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437ae4:	add	x1, x1, #0x580
  437ae8:	b	4375f4 <ASN1_generate_nconf@plt+0x18c84>
  437aec:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437af0:	mov	x2, x25
  437af4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437af8:	add	x1, x1, #0x5e8
  437afc:	ldr	x0, [x3, #152]
  437b00:	str	x3, [sp, #96]
  437b04:	bl	419740 <BIO_printf@plt>
  437b08:	ldr	x3, [sp, #96]
  437b0c:	b	4373cc <ASN1_generate_nconf@plt+0x18a5c>
  437b10:	ldr	x4, [sp, #168]
  437b14:	mov	x5, x27
  437b18:	add	x3, sp, #0xb8
  437b1c:	mov	w1, w22
  437b20:	mov	x0, x23
  437b24:	mov	x2, #0x0                   	// #0
  437b28:	bl	437050 <ASN1_generate_nconf@plt+0x186e0>
  437b2c:	cmp	w0, #0x0
  437b30:	b.le	437c00 <ASN1_generate_nconf@plt+0x19290>
  437b34:	ldr	x2, [sp, #184]
  437b38:	mov	x21, #0x0                   	// #0
  437b3c:	cbnz	x2, 437c9c <ASN1_generate_nconf@plt+0x1932c>
  437b40:	ldr	w0, [sp, #144]
  437b44:	cbnz	w0, 437bac <ASN1_generate_nconf@plt+0x1923c>
  437b48:	ldr	w0, [sp, #140]
  437b4c:	mov	x1, x21
  437b50:	cbz	w0, 437ba0 <ASN1_generate_nconf@plt+0x19230>
  437b54:	mov	x0, x25
  437b58:	bl	41a020 <BIO_dump@plt>
  437b5c:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437b60:	mov	x21, #0x0                   	// #0
  437b64:	mov	w19, #0x1                   	// #1
  437b68:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437b6c:	mov	x21, #0x0                   	// #0
  437b70:	mov	x25, #0x0                   	// #0
  437b74:	mov	w19, #0x1                   	// #1
  437b78:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437b7c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437b80:	mov	x2, x25
  437b84:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437b88:	add	x1, x1, #0x5b8
  437b8c:	ldr	x0, [x3, #152]
  437b90:	str	x3, [sp, #96]
  437b94:	bl	419740 <BIO_printf@plt>
  437b98:	ldr	x3, [sp, #96]
  437b9c:	b	4373cc <ASN1_generate_nconf@plt+0x18a5c>
  437ba0:	mov	x0, x25
  437ba4:	bl	41cb90 <BIO_write@plt>
  437ba8:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437bac:	mov	x1, x21
  437bb0:	mov	x0, x25
  437bb4:	mov	w4, #0xffffffff            	// #-1
  437bb8:	mov	w3, #0x1                   	// #1
  437bbc:	bl	41b5d0 <ASN1_parse_dump@plt>
  437bc0:	cbnz	w0, 437334 <ASN1_generate_nconf@plt+0x189c4>
  437bc4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437bc8:	mov	w19, #0x0                   	// #0
  437bcc:	ldr	x0, [x0, #152]
  437bd0:	bl	41e7f0 <ERR_print_errors@plt>
  437bd4:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437bd8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437bdc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437be0:	ldr	x2, [sp, #96]
  437be4:	add	x1, x1, #0x778
  437be8:	ldr	x0, [x0, #152]
  437bec:	mov	w19, #0x1                   	// #1
  437bf0:	bl	419740 <BIO_printf@plt>
  437bf4:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437bf8:	ldr	x2, [sp, #184]
  437bfc:	b	437b40 <ASN1_generate_nconf@plt+0x191d0>
  437c00:	mov	x21, #0x0                   	// #0
  437c04:	b	437884 <ASN1_generate_nconf@plt+0x18f14>
  437c08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437c0c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c10:	mov	w19, #0x1                   	// #1
  437c14:	add	x1, x1, #0x7d8
  437c18:	ldr	x0, [x0, #152]
  437c1c:	mov	x21, #0x0                   	// #0
  437c20:	bl	419740 <BIO_printf@plt>
  437c24:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437c28:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c2c:	add	x1, x1, #0x888
  437c30:	bl	41a980 <BIO_puts@plt>
  437c34:	ldr	x3, [sp, #96]
  437c38:	b	4378a8 <ASN1_generate_nconf@plt+0x18f38>
  437c3c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437c40:	mov	x2, x27
  437c44:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c48:	add	x1, x1, #0x668
  437c4c:	ldr	x0, [x3, #152]
  437c50:	str	x3, [sp, #96]
  437c54:	adrp	x20, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c58:	bl	419740 <BIO_printf@plt>
  437c5c:	ldr	x0, [sp, #184]
  437c60:	b	437608 <ASN1_generate_nconf@plt+0x18c98>
  437c64:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437c68:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c6c:	mov	w19, #0x1                   	// #1
  437c70:	add	x1, x1, #0x7b8
  437c74:	ldr	x0, [x0, #152]
  437c78:	mov	x21, #0x0                   	// #0
  437c7c:	bl	419740 <BIO_printf@plt>
  437c80:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437c84:	mov	x0, x25
  437c88:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437c8c:	mov	x21, #0x0                   	// #0
  437c90:	add	x1, x1, #0x810
  437c94:	bl	41a980 <BIO_puts@plt>
  437c98:	b	437334 <ASN1_generate_nconf@plt+0x189c4>
  437c9c:	str	w2, [sp, #136]
  437ca0:	b	43784c <ASN1_generate_nconf@plt+0x18edc>
  437ca4:	nop
  437ca8:	stp	x29, x30, [sp, #-112]!
  437cac:	mov	x29, sp
  437cb0:	stp	x19, x20, [sp, #16]
  437cb4:	adrp	x19, 473000 <ASN1_generate_nconf@plt+0x54690>
  437cb8:	add	x19, x19, #0x30
  437cbc:	mov	x2, x19
  437cc0:	stp	x21, x22, [sp, #32]
  437cc4:	mov	w20, #0x0                   	// #0
  437cc8:	stp	x23, x24, [sp, #48]
  437ccc:	mov	w21, #0x0                   	// #0
  437cd0:	mov	w23, #0x0                   	// #0
  437cd4:	stp	x25, x26, [sp, #64]
  437cd8:	mov	w22, #0x0                   	// #0
  437cdc:	mov	w25, #0x14                  	// #20
  437ce0:	str	x27, [sp, #80]
  437ce4:	str	xzr, [sp, #104]
  437ce8:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  437cec:	mov	x24, x0
  437cf0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  437cf4:	cbz	w0, 437d20 <ASN1_generate_nconf@plt+0x193b0>
  437cf8:	cmp	w0, #0x3
  437cfc:	b.eq	437e58 <ASN1_generate_nconf@plt+0x194e8>  // b.none
  437d00:	b.gt	437dac <ASN1_generate_nconf@plt+0x1943c>
  437d04:	cmp	w0, #0x1
  437d08:	b.eq	437e48 <ASN1_generate_nconf@plt+0x194d8>  // b.none
  437d0c:	cmp	w0, #0x2
  437d10:	b.ne	437dd4 <ASN1_generate_nconf@plt+0x19464>  // b.any
  437d14:	mov	w22, #0x1                   	// #1
  437d18:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  437d1c:	cbnz	w0, 437cf8 <ASN1_generate_nconf@plt+0x19388>
  437d20:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  437d24:	mov	w26, w0
  437d28:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  437d2c:	mov	x19, x0
  437d30:	cbz	w23, 437e60 <ASN1_generate_nconf@plt+0x194f0>
  437d34:	cbnz	w26, 437fe0 <ASN1_generate_nconf@plt+0x19670>
  437d38:	cbz	w20, 437eec <ASN1_generate_nconf@plt+0x1957c>
  437d3c:	bl	41c240 <BN_new@plt>
  437d40:	str	x0, [sp, #104]
  437d44:	cbz	x0, 438004 <ASN1_generate_nconf@plt+0x19694>
  437d48:	mov	w2, w21
  437d4c:	mov	w1, w20
  437d50:	mov	x5, #0x0                   	// #0
  437d54:	mov	x4, #0x0                   	// #0
  437d58:	mov	x3, #0x0                   	// #0
  437d5c:	bl	41a680 <BN_generate_prime_ex@plt>
  437d60:	cbz	w0, 43801c <ASN1_generate_nconf@plt+0x196ac>
  437d64:	ldr	x0, [sp, #104]
  437d68:	cbz	w22, 437ff8 <ASN1_generate_nconf@plt+0x19688>
  437d6c:	bl	41c950 <BN_bn2hex@plt>
  437d70:	mov	x19, x0
  437d74:	cbz	x19, 438004 <ASN1_generate_nconf@plt+0x19694>
  437d78:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437d7c:	mov	x2, x19
  437d80:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  437d84:	add	x1, x1, #0xa48
  437d88:	ldr	x0, [x0, #144]
  437d8c:	mov	w23, #0x0                   	// #0
  437d90:	bl	419740 <BIO_printf@plt>
  437d94:	mov	x0, x19
  437d98:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437d9c:	mov	w2, #0x6a                  	// #106
  437da0:	add	x1, x1, #0xef0
  437da4:	bl	41b1e0 <CRYPTO_free@plt>
  437da8:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437dac:	cmp	w0, #0x5
  437db0:	b.eq	437e40 <ASN1_generate_nconf@plt+0x194d0>  // b.none
  437db4:	cmp	w0, #0x6
  437db8:	b.ne	437e20 <ASN1_generate_nconf@plt+0x194b0>  // b.any
  437dbc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437dc0:	mov	w2, #0xa                   	// #10
  437dc4:	mov	x1, #0x0                   	// #0
  437dc8:	bl	41d2c0 <strtol@plt>
  437dcc:	mov	w25, w0
  437dd0:	b	437cf0 <ASN1_generate_nconf@plt+0x19380>
  437dd4:	cmn	w0, #0x1
  437dd8:	b.ne	437cf0 <ASN1_generate_nconf@plt+0x19380>  // b.any
  437ddc:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437de0:	ldr	x0, [x19, #152]
  437de4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  437de8:	mov	x2, x24
  437dec:	add	x1, x1, #0x238
  437df0:	mov	w23, #0x1                   	// #1
  437df4:	bl	419740 <BIO_printf@plt>
  437df8:	ldr	x0, [sp, #104]
  437dfc:	bl	41e870 <BN_free@plt>
  437e00:	mov	w0, w23
  437e04:	ldp	x19, x20, [sp, #16]
  437e08:	ldp	x21, x22, [sp, #32]
  437e0c:	ldp	x23, x24, [sp, #48]
  437e10:	ldp	x25, x26, [sp, #64]
  437e14:	ldr	x27, [sp, #80]
  437e18:	ldp	x29, x30, [sp], #112
  437e1c:	ret
  437e20:	cmp	w0, #0x4
  437e24:	b.ne	437cf0 <ASN1_generate_nconf@plt+0x19380>  // b.any
  437e28:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  437e2c:	mov	w2, #0xa                   	// #10
  437e30:	mov	x1, #0x0                   	// #0
  437e34:	bl	41d2c0 <strtol@plt>
  437e38:	mov	w20, w0
  437e3c:	b	437cf0 <ASN1_generate_nconf@plt+0x19380>
  437e40:	mov	w21, #0x1                   	// #1
  437e44:	b	437cf0 <ASN1_generate_nconf@plt+0x19380>
  437e48:	mov	x0, x19
  437e4c:	mov	w23, #0x0                   	// #0
  437e50:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  437e54:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437e58:	mov	w23, #0x1                   	// #1
  437e5c:	b	437cf0 <ASN1_generate_nconf@plt+0x19380>
  437e60:	cbz	w26, 437fc4 <ASN1_generate_nconf@plt+0x19654>
  437e64:	ldr	x1, [x0]
  437e68:	cbz	x1, 437df8 <ASN1_generate_nconf@plt+0x19488>
  437e6c:	cbz	w22, 437f34 <ASN1_generate_nconf@plt+0x195c4>
  437e70:	adrp	x27, 472000 <ASN1_generate_nconf@plt+0x53690>
  437e74:	adrp	x26, 472000 <ASN1_generate_nconf@plt+0x53690>
  437e78:	add	x27, x27, #0xf00
  437e7c:	add	x26, x26, #0xf08
  437e80:	add	x22, sp, #0x68
  437e84:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437e88:	mov	x0, x22
  437e8c:	bl	41b640 <BN_hex2bn@plt>
  437e90:	cbz	w0, 437f14 <ASN1_generate_nconf@plt+0x195a4>
  437e94:	ldr	x0, [x24, #144]
  437e98:	ldr	x1, [sp, #104]
  437e9c:	bl	41d260 <BN_print@plt>
  437ea0:	ldr	x0, [sp, #104]
  437ea4:	mov	w1, w25
  437ea8:	ldr	x20, [x24, #144]
  437eac:	mov	x3, #0x0                   	// #0
  437eb0:	ldr	x21, [x19]
  437eb4:	mov	x2, #0x0                   	// #0
  437eb8:	bl	41ba90 <BN_is_prime_ex@plt>
  437ebc:	mov	w4, w0
  437ec0:	mov	x1, x26
  437ec4:	mov	x2, x21
  437ec8:	mov	x0, x20
  437ecc:	mov	x3, x27
  437ed0:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  437ed4:	cbz	w4, 437f04 <ASN1_generate_nconf@plt+0x19594>
  437ed8:	add	x3, x5, #0xf18
  437edc:	bl	419740 <BIO_printf@plt>
  437ee0:	ldr	x1, [x19, #8]!
  437ee4:	cbnz	x1, 437e88 <ASN1_generate_nconf@plt+0x19518>
  437ee8:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437eec:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437ef0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437ef4:	add	x1, x1, #0xea0
  437ef8:	ldr	x0, [x0, #152]
  437efc:	bl	419740 <BIO_printf@plt>
  437f00:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437f04:	bl	419740 <BIO_printf@plt>
  437f08:	ldr	x1, [x19, #8]!
  437f0c:	cbnz	x1, 437e88 <ASN1_generate_nconf@plt+0x19518>
  437f10:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437f14:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437f18:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437f1c:	ldr	x2, [x19]
  437f20:	add	x1, x1, #0xf20
  437f24:	ldr	x0, [x0, #152]
  437f28:	mov	w23, #0x1                   	// #1
  437f2c:	bl	419740 <BIO_printf@plt>
  437f30:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437f34:	adrp	x27, 472000 <ASN1_generate_nconf@plt+0x53690>
  437f38:	adrp	x26, 472000 <ASN1_generate_nconf@plt+0x53690>
  437f3c:	add	x27, x27, #0xf18
  437f40:	add	x26, x26, #0xf08
  437f44:	add	x22, sp, #0x68
  437f48:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437f4c:	nop
  437f50:	mov	x0, x22
  437f54:	bl	41e240 <BN_dec2bn@plt>
  437f58:	cbz	w0, 437f14 <ASN1_generate_nconf@plt+0x195a4>
  437f5c:	ldr	x0, [x24, #144]
  437f60:	ldr	x1, [sp, #104]
  437f64:	bl	41d260 <BN_print@plt>
  437f68:	ldr	x0, [sp, #104]
  437f6c:	mov	w1, w25
  437f70:	ldr	x20, [x24, #144]
  437f74:	mov	x3, #0x0                   	// #0
  437f78:	ldr	x21, [x19]
  437f7c:	mov	x2, #0x0                   	// #0
  437f80:	bl	41ba90 <BN_is_prime_ex@plt>
  437f84:	mov	w4, w0
  437f88:	mov	x1, x26
  437f8c:	mov	x2, x21
  437f90:	mov	x0, x20
  437f94:	mov	x3, x27
  437f98:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  437f9c:	cbnz	w4, 437fb4 <ASN1_generate_nconf@plt+0x19644>
  437fa0:	add	x3, x5, #0xf00
  437fa4:	bl	419740 <BIO_printf@plt>
  437fa8:	ldr	x1, [x19, #8]!
  437fac:	cbnz	x1, 437f50 <ASN1_generate_nconf@plt+0x195e0>
  437fb0:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437fb4:	bl	419740 <BIO_printf@plt>
  437fb8:	ldr	x1, [x19, #8]!
  437fbc:	cbnz	x1, 437f50 <ASN1_generate_nconf@plt+0x195e0>
  437fc0:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  437fc4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437fc8:	mov	x2, x24
  437fcc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  437fd0:	add	x1, x1, #0xe88
  437fd4:	ldr	x0, [x19, #152]
  437fd8:	bl	419740 <BIO_printf@plt>
  437fdc:	b	437de0 <ASN1_generate_nconf@plt+0x19470>
  437fe0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  437fe4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  437fe8:	add	x1, x1, #0x5d0
  437fec:	ldr	x0, [x19, #152]
  437ff0:	bl	419740 <BIO_printf@plt>
  437ff4:	b	437de0 <ASN1_generate_nconf@plt+0x19470>
  437ff8:	bl	41a9e0 <BN_bn2dec@plt>
  437ffc:	mov	x19, x0
  438000:	b	437d74 <ASN1_generate_nconf@plt+0x19404>
  438004:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438008:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43800c:	add	x1, x1, #0xec0
  438010:	ldr	x0, [x0, #152]
  438014:	bl	419740 <BIO_printf@plt>
  438018:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  43801c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438020:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  438024:	add	x1, x1, #0xed0
  438028:	ldr	x0, [x0, #152]
  43802c:	bl	419740 <BIO_printf@plt>
  438030:	b	437df8 <ASN1_generate_nconf@plt+0x19488>
  438034:	nop
  438038:	mov	x12, #0x1080                	// #4224
  43803c:	sub	sp, sp, x12
  438040:	mov	w3, #0xffffffff            	// #-1
  438044:	stp	x29, x30, [sp]
  438048:	mov	x29, sp
  43804c:	stp	x21, x22, [sp, #32]
  438050:	adrp	x22, 473000 <ASN1_generate_nconf@plt+0x54690>
  438054:	add	x22, x22, #0x150
  438058:	mov	x2, x22
  43805c:	stp	x19, x20, [sp, #16]
  438060:	mov	w21, #0x8003                	// #32771
  438064:	stp	x23, x24, [sp, #48]
  438068:	mov	w20, #0x2                   	// #2
  43806c:	mov	x24, #0x0                   	// #0
  438070:	stp	x25, x26, [sp, #64]
  438074:	mov	x23, #0x0                   	// #0
  438078:	stp	x27, x28, [sp, #80]
  43807c:	str	w3, [sp, #124]
  438080:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  438084:	mov	x25, x0
  438088:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43808c:	mov	w19, w0
  438090:	cbz	w0, 4380c8 <ASN1_generate_nconf@plt+0x19758>
  438094:	cmp	w19, #0x3
  438098:	b.eq	438258 <ASN1_generate_nconf@plt+0x198e8>  // b.none
  43809c:	b.gt	43819c <ASN1_generate_nconf@plt+0x1982c>
  4380a0:	cmp	w19, #0x1
  4380a4:	b.eq	438244 <ASN1_generate_nconf@plt+0x198d4>  // b.none
  4380a8:	cmp	w19, #0x2
  4380ac:	b.ne	4381c8 <ASN1_generate_nconf@plt+0x19858>  // b.any
  4380b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4380b4:	mov	x24, x0
  4380b8:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4380bc:	mov	w19, w0
  4380c0:	cbnz	w0, 438094 <ASN1_generate_nconf@plt+0x19724>
  4380c4:	nop
  4380c8:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4380cc:	mov	w21, w0
  4380d0:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  4380d4:	cmp	w21, #0x1
  4380d8:	b.eq	43830c <ASN1_generate_nconf@plt+0x1999c>  // b.none
  4380dc:	cmp	w21, #0x0
  4380e0:	b.gt	4382f4 <ASN1_generate_nconf@plt+0x19984>
  4380e4:	mov	x0, x24
  4380e8:	mov	w2, w20
  4380ec:	mov	w1, #0x77                  	// #119
  4380f0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4380f4:	mov	x21, x0
  4380f8:	cbz	x0, 4381bc <ASN1_generate_nconf@plt+0x1984c>
  4380fc:	mov	w0, #0x8003                	// #32771
  438100:	cmp	w20, w0
  438104:	b.eq	43826c <ASN1_generate_nconf@plt+0x198fc>  // b.none
  438108:	ldr	w22, [sp, #124]
  43810c:	cmp	w22, #0x0
  438110:	b.le	43817c <ASN1_generate_nconf@plt+0x1980c>
  438114:	adrp	x25, 469000 <ASN1_generate_nconf@plt+0x4a690>
  438118:	add	x25, x25, #0xc70
  43811c:	add	x0, sp, #0x81
  438120:	mov	w26, #0x1000                	// #4096
  438124:	mov	w27, #0x8001                	// #32769
  438128:	str	x0, [sp, #104]
  43812c:	cmp	w22, #0x1, lsl #12
  438130:	add	x0, sp, #0x80
  438134:	csel	w22, w22, w26, le
  438138:	mov	w1, w22
  43813c:	bl	41d790 <RAND_bytes@plt>
  438140:	cmp	w0, #0x0
  438144:	b.le	4382ac <ASN1_generate_nconf@plt+0x1993c>
  438148:	cmp	w20, w27
  43814c:	b.eq	4382b4 <ASN1_generate_nconf@plt+0x19944>  // b.none
  438150:	mov	w2, w22
  438154:	add	x1, sp, #0x80
  438158:	mov	x0, x21
  43815c:	bl	41cb90 <BIO_write@plt>
  438160:	cmp	w0, w22
  438164:	b.ne	4382ac <ASN1_generate_nconf@plt+0x1993c>  // b.any
  438168:	ldr	w0, [sp, #124]
  43816c:	sub	w22, w0, w22
  438170:	str	w22, [sp, #124]
  438174:	cmp	w22, #0x0
  438178:	b.gt	43812c <ASN1_generate_nconf@plt+0x197bc>
  43817c:	mov	w0, #0x8001                	// #32769
  438180:	cmp	w20, w0
  438184:	b.ne	438290 <ASN1_generate_nconf@plt+0x19920>  // b.any
  438188:	mov	x0, x21
  43818c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  438190:	add	x1, x1, #0xf30
  438194:	bl	41a980 <BIO_puts@plt>
  438198:	b	438290 <ASN1_generate_nconf@plt+0x19920>
  43819c:	cmp	w19, #0x5
  4381a0:	b.eq	43823c <ASN1_generate_nconf@plt+0x198cc>  // b.none
  4381a4:	b.le	438230 <ASN1_generate_nconf@plt+0x198c0>
  4381a8:	sub	w19, w19, #0x5dd
  4381ac:	cmp	w19, #0x1
  4381b0:	b.hi	438088 <ASN1_generate_nconf@plt+0x19718>  // b.pmore
  4381b4:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  4381b8:	cbnz	w0, 438088 <ASN1_generate_nconf@plt+0x19718>
  4381bc:	mov	x21, #0x0                   	// #0
  4381c0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4381c4:	b	4381ec <ASN1_generate_nconf@plt+0x1987c>
  4381c8:	cmn	w19, #0x1
  4381cc:	b.ne	438088 <ASN1_generate_nconf@plt+0x19718>  // b.any
  4381d0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4381d4:	ldr	x0, [x19, #152]
  4381d8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4381dc:	mov	x2, x25
  4381e0:	add	x1, x1, #0x238
  4381e4:	mov	x21, #0x0                   	// #0
  4381e8:	bl	419740 <BIO_printf@plt>
  4381ec:	ldr	x0, [x19, #152]
  4381f0:	mov	w19, #0x1                   	// #1
  4381f4:	bl	41e7f0 <ERR_print_errors@plt>
  4381f8:	mov	x0, x23
  4381fc:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  438200:	mov	x0, x21
  438204:	bl	41ce30 <BIO_free_all@plt>
  438208:	mov	w0, w19
  43820c:	mov	x12, #0x1080                	// #4224
  438210:	ldp	x29, x30, [sp]
  438214:	ldp	x19, x20, [sp, #16]
  438218:	ldp	x21, x22, [sp, #32]
  43821c:	ldp	x23, x24, [sp, #48]
  438220:	ldp	x25, x26, [sp, #64]
  438224:	ldp	x27, x28, [sp, #80]
  438228:	add	sp, sp, x12
  43822c:	ret
  438230:	cmp	w19, #0x4
  438234:	csel	w20, w20, w21, ne  // ne = any
  438238:	b	438088 <ASN1_generate_nconf@plt+0x19718>
  43823c:	mov	w20, #0x8001                	// #32769
  438240:	b	438088 <ASN1_generate_nconf@plt+0x19718>
  438244:	mov	x0, x22
  438248:	mov	w19, #0x0                   	// #0
  43824c:	mov	x21, #0x0                   	// #0
  438250:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  438254:	b	4381f8 <ASN1_generate_nconf@plt+0x19888>
  438258:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43825c:	mov	w1, #0x0                   	// #0
  438260:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  438264:	mov	x23, x0
  438268:	b	438088 <ASN1_generate_nconf@plt+0x19718>
  43826c:	bl	41c450 <BIO_f_base64@plt>
  438270:	bl	41b620 <BIO_new@plt>
  438274:	cbz	x0, 4382ac <ASN1_generate_nconf@plt+0x1993c>
  438278:	mov	x1, x21
  43827c:	bl	41aae0 <BIO_push@plt>
  438280:	ldr	w22, [sp, #124]
  438284:	mov	x21, x0
  438288:	cmp	w22, #0x0
  43828c:	b.gt	438114 <ASN1_generate_nconf@plt+0x197a4>
  438290:	mov	x0, x21
  438294:	mov	x3, #0x0                   	// #0
  438298:	mov	x2, #0x0                   	// #0
  43829c:	mov	w1, #0xb                   	// #11
  4382a0:	bl	41de90 <BIO_ctrl@plt>
  4382a4:	cmp	w0, #0x0
  4382a8:	b.gt	4381f8 <ASN1_generate_nconf@plt+0x19888>
  4382ac:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4382b0:	b	4381ec <ASN1_generate_nconf@plt+0x1987c>
  4382b4:	ldr	x0, [sp, #104]
  4382b8:	sub	w24, w22, #0x1
  4382bc:	add	x28, sp, #0x80
  4382c0:	add	x24, x24, x0
  4382c4:	b	4382d0 <ASN1_generate_nconf@plt+0x19960>
  4382c8:	cmp	x28, x24
  4382cc:	b.eq	438168 <ASN1_generate_nconf@plt+0x197f8>  // b.none
  4382d0:	ldrb	w2, [x28]
  4382d4:	mov	x1, x25
  4382d8:	mov	x0, x21
  4382dc:	add	x28, x28, #0x1
  4382e0:	bl	419740 <BIO_printf@plt>
  4382e4:	cmp	w0, #0x2
  4382e8:	b.eq	4382c8 <ASN1_generate_nconf@plt+0x19958>  // b.none
  4382ec:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4382f0:	b	4381ec <ASN1_generate_nconf@plt+0x1987c>
  4382f4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4382f8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4382fc:	add	x1, x1, #0x5d0
  438300:	ldr	x0, [x19, #152]
  438304:	bl	419740 <BIO_printf@plt>
  438308:	b	4381d4 <ASN1_generate_nconf@plt+0x19864>
  43830c:	ldr	x0, [x0]
  438310:	add	x1, sp, #0x7c
  438314:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  438318:	cbz	w0, 4381bc <ASN1_generate_nconf@plt+0x1984c>
  43831c:	ldr	w0, [sp, #124]
  438320:	cmp	w0, #0x0
  438324:	b.gt	4380e4 <ASN1_generate_nconf@plt+0x19774>
  438328:	b	4381bc <ASN1_generate_nconf@plt+0x1984c>
  43832c:	nop
  438330:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438334:	mov	w2, #0x12c                 	// #300
  438338:	add	x1, x1, #0x240
  43833c:	b	41b1e0 <CRYPTO_free@plt>
  438340:	stp	x29, x30, [sp, #-112]!
  438344:	mov	x29, sp
  438348:	stp	x19, x20, [sp, #16]
  43834c:	mov	w20, w1
  438350:	add	w1, w0, w1
  438354:	stp	x21, x22, [sp, #32]
  438358:	mov	w21, w0
  43835c:	mov	w0, #0xff01                	// #65281
  438360:	movk	w0, #0xff00, lsl #16
  438364:	stp	x25, x26, [sp, #64]
  438368:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43836c:	umull	x0, w1, w0
  438370:	add	x26, x26, #0x180
  438374:	stp	x23, x24, [sp, #48]
  438378:	mov	x23, x2
  43837c:	mov	x24, x3
  438380:	lsr	x0, x0, #40
  438384:	stp	x27, x28, [sp, #80]
  438388:	mov	w27, w4
  43838c:	add	w0, w0, w0, lsl #8
  438390:	and	w28, w5, #0xffff
  438394:	sub	w22, w1, w0
  438398:	ldr	x19, [x26, x22, lsl #3]
  43839c:	cbnz	x19, 4383ac <ASN1_generate_nconf@plt+0x19a3c>
  4383a0:	b	438598 <ASN1_generate_nconf@plt+0x19c28>
  4383a4:	ldr	x19, [x19]
  4383a8:	cbz	x19, 438598 <ASN1_generate_nconf@plt+0x19c28>
  4383ac:	ldrh	w0, [x19, #28]
  4383b0:	cmp	w0, w21
  4383b4:	b.ne	4383a4 <ASN1_generate_nconf@plt+0x19a34>  // b.any
  4383b8:	ldr	w0, [x19, #24]
  4383bc:	cmp	w0, w20
  4383c0:	b.ne	4383a4 <ASN1_generate_nconf@plt+0x19a34>  // b.any
  4383c4:	ldr	x20, [x19, #8]
  4383c8:	cbz	x20, 438410 <ASN1_generate_nconf@plt+0x19aa0>
  4383cc:	ldrsw	x25, [x26, #2056]
  4383d0:	mov	x22, #0x0                   	// #0
  4383d4:	cbz	x24, 4384ac <ASN1_generate_nconf@plt+0x19b3c>
  4383d8:	mov	x2, x25
  4383dc:	add	x1, x20, #0x13
  4383e0:	mov	x0, x24
  4383e4:	bl	41c880 <memcmp@plt>
  4383e8:	mov	w5, w0
  4383ec:	mov	x0, x23
  4383f0:	cbz	w5, 438500 <ASN1_generate_nconf@plt+0x19b90>
  4383f4:	ldr	x1, [x20, #8]
  4383f8:	bl	41d250 <strcmp@plt>
  4383fc:	cmp	w0, #0x0
  438400:	csel	x22, x22, x20, ne  // ne = any
  438404:	ldr	x20, [x20]
  438408:	cbnz	x20, 4383d8 <ASN1_generate_nconf@plt+0x19a68>
  43840c:	cbnz	x22, 4384c0 <ASN1_generate_nconf@plt+0x19b50>
  438410:	ldrh	w0, [x19, #30]
  438414:	cmp	w0, #0xff
  438418:	b.hi	438564 <ASN1_generate_nconf@plt+0x19bf4>  // b.pmore
  43841c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438420:	mov	w0, #0x58                  	// #88
  438424:	add	x1, x1, #0x2b0
  438428:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43842c:	adrp	x3, 473000 <ASN1_generate_nconf@plt+0x54690>
  438430:	add	x3, x3, #0x500
  438434:	mov	x22, x0
  438438:	mov	w4, #0xffffffff            	// #-1
  43843c:	mov	x0, x23
  438440:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438444:	ldp	x6, x7, [x3, #16]
  438448:	stp	x6, x7, [x22, #16]
  43844c:	add	x1, x1, #0x240
  438450:	ldp	x6, x7, [x3]
  438454:	stp	x6, x7, [x22]
  438458:	mov	w2, #0xab                  	// #171
  43845c:	ldp	x6, x7, [x3, #32]
  438460:	strh	w4, [x22, #16]
  438464:	stp	x6, x7, [x22, #32]
  438468:	ldp	x4, x5, [x3, #48]
  43846c:	stp	x4, x5, [x22, #48]
  438470:	ldp	x6, x7, [x3, #64]
  438474:	stp	x6, x7, [x22, #64]
  438478:	ldr	x3, [x3, #80]
  43847c:	str	x3, [x22, #80]
  438480:	bl	41af90 <CRYPTO_strdup@plt>
  438484:	ldr	x1, [x19, #16]
  438488:	str	x0, [x22, #8]
  43848c:	cbz	x1, 438494 <ASN1_generate_nconf@plt+0x19b24>
  438490:	str	x22, [x1]
  438494:	ldr	x0, [x19, #8]
  438498:	cbz	x0, 438628 <ASN1_generate_nconf@plt+0x19cb8>
  43849c:	str	x22, [x19, #16]
  4384a0:	b	4384c0 <ASN1_generate_nconf@plt+0x19b50>
  4384a4:	ldr	x20, [x20]
  4384a8:	cbz	x20, 438410 <ASN1_generate_nconf@plt+0x19aa0>
  4384ac:	ldr	x1, [x20, #8]
  4384b0:	mov	x0, x23
  4384b4:	bl	41d250 <strcmp@plt>
  4384b8:	cbnz	w0, 4384a4 <ASN1_generate_nconf@plt+0x19b34>
  4384bc:	mov	x22, x20
  4384c0:	ldrh	w0, [x22, #16]
  4384c4:	cmp	w0, w28
  4384c8:	b.ls	4384d0 <ASN1_generate_nconf@plt+0x19b60>  // b.plast
  4384cc:	strh	w28, [x22, #16]
  4384d0:	mov	w5, #0x0                   	// #0
  4384d4:	cbz	w27, 4384e0 <ASN1_generate_nconf@plt+0x19b70>
  4384d8:	ldrb	w0, [x22, #18]
  4384dc:	cbz	w0, 4385dc <ASN1_generate_nconf@plt+0x19c6c>
  4384e0:	mov	w0, w5
  4384e4:	ldp	x19, x20, [sp, #16]
  4384e8:	ldp	x21, x22, [sp, #32]
  4384ec:	ldp	x23, x24, [sp, #48]
  4384f0:	ldp	x25, x26, [sp, #64]
  4384f4:	ldp	x27, x28, [sp, #80]
  4384f8:	ldp	x29, x30, [sp], #112
  4384fc:	ret
  438500:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438504:	str	w5, [sp, #108]
  438508:	ldr	x19, [x0, #152]
  43850c:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438510:	cmp	w21, #0x0
  438514:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438518:	adrp	x3, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  43851c:	add	x1, x1, #0x250
  438520:	add	x3, x3, #0xaf8
  438524:	mov	x2, x0
  438528:	mov	x4, x23
  43852c:	csel	x3, x3, x1, eq  // eq = none
  438530:	mov	x0, x19
  438534:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438538:	add	x1, x1, #0x258
  43853c:	bl	419740 <BIO_printf@plt>
  438540:	ldr	w5, [sp, #108]
  438544:	ldp	x19, x20, [sp, #16]
  438548:	mov	w0, w5
  43854c:	ldp	x21, x22, [sp, #32]
  438550:	ldp	x23, x24, [sp, #48]
  438554:	ldp	x25, x26, [sp, #64]
  438558:	ldp	x27, x28, [sp, #80]
  43855c:	ldp	x29, x30, [sp], #112
  438560:	ret
  438564:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438568:	mov	w5, #0x1                   	// #1
  43856c:	str	w5, [sp, #108]
  438570:	ldr	x19, [x0, #152]
  438574:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438578:	mov	x3, x23
  43857c:	mov	x2, x0
  438580:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438584:	mov	x0, x19
  438588:	add	x1, x1, #0x288
  43858c:	bl	419740 <BIO_printf@plt>
  438590:	ldr	w5, [sp, #108]
  438594:	b	4384e0 <ASN1_generate_nconf@plt+0x19b70>
  438598:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43859c:	mov	w0, #0x20                  	// #32
  4385a0:	add	x1, x1, #0x2c8
  4385a4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4385a8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4385ac:	add	x1, x1, #0x500
  4385b0:	mov	x19, x0
  4385b4:	ldr	x0, [x26, x22, lsl #3]
  4385b8:	str	x19, [x26, x22, lsl #3]
  4385bc:	ldp	x2, x3, [x1, #88]
  4385c0:	stp	x2, x3, [x19]
  4385c4:	ldp	x2, x3, [x1, #104]
  4385c8:	stp	x2, x3, [x19, #16]
  4385cc:	str	x0, [x19]
  4385d0:	str	w20, [x19, #24]
  4385d4:	strh	w21, [x19, #28]
  4385d8:	b	4383c4 <ASN1_generate_nconf@plt+0x19a54>
  4385dc:	mov	w0, #0x1                   	// #1
  4385e0:	strb	w0, [x22, #18]
  4385e4:	ldrsw	x2, [x26, #2056]
  4385e8:	mov	x1, x24
  4385ec:	ldrh	w3, [x19, #30]
  4385f0:	add	x0, x22, #0x13
  4385f4:	str	w5, [sp, #108]
  4385f8:	add	w3, w3, #0x1
  4385fc:	strh	w3, [x19, #30]
  438600:	bl	41a800 <memcpy@plt>
  438604:	ldr	w5, [sp, #108]
  438608:	ldp	x19, x20, [sp, #16]
  43860c:	mov	w0, w5
  438610:	ldp	x21, x22, [sp, #32]
  438614:	ldp	x23, x24, [sp, #48]
  438618:	ldp	x25, x26, [sp, #64]
  43861c:	ldp	x27, x28, [sp, #80]
  438620:	ldp	x29, x30, [sp], #112
  438624:	ret
  438628:	str	x22, [x19, #8]
  43862c:	str	x22, [x19, #16]
  438630:	b	4384c0 <ASN1_generate_nconf@plt+0x19b50>
  438634:	nop
  438638:	mov	x12, #0x1050                	// #4176
  43863c:	sub	sp, sp, x12
  438640:	stp	x29, x30, [sp]
  438644:	mov	x29, sp
  438648:	stp	x21, x22, [sp, #32]
  43864c:	mov	x21, x0
  438650:	add	x22, x21, #0x8
  438654:	stp	x19, x20, [sp, #16]
  438658:	mov	x20, x21
  43865c:	mov	w19, #0x0                   	// #0
  438660:	stp	x23, x24, [sp, #48]
  438664:	mov	x23, x1
  438668:	bl	41a8c0 <__ctype_b_loc@plt>
  43866c:	mov	x24, x0
  438670:	ldrb	w2, [x20]
  438674:	lsl	w19, w19, #4
  438678:	ldr	x3, [x24]
  43867c:	mov	w0, w2
  438680:	ubfiz	x2, x2, #1, #8
  438684:	add	x20, x20, #0x1
  438688:	ldrh	w2, [x3, x2]
  43868c:	tbz	w2, #12, 43875c <ASN1_generate_nconf@plt+0x19dec>
  438690:	bl	41d800 <OPENSSL_hexchar2int@plt>
  438694:	add	w19, w0, w19
  438698:	cmp	x22, x20
  43869c:	b.ne	438670 <ASN1_generate_nconf@plt+0x19d00>  // b.any
  4386a0:	ldrb	w0, [x21, #8]
  4386a4:	cmp	w0, #0x2e
  4386a8:	b.ne	43875c <ASN1_generate_nconf@plt+0x19dec>  // b.any
  4386ac:	add	x1, x21, #0x9
  4386b0:	mov	x2, #0x1                   	// #1
  4386b4:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  4386b8:	add	x0, x0, #0x640
  4386bc:	bl	41a4b0 <strncasecmp@plt>
  4386c0:	cmp	w0, #0x0
  4386c4:	cset	x0, eq  // eq = none
  4386c8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4386cc:	add	x1, x1, #0x500
  4386d0:	cset	w20, eq  // eq = none
  4386d4:	add	x0, x1, x0, lsl #3
  4386d8:	ldr	x0, [x0, #128]
  4386dc:	bl	41e440 <strlen@plt>
  4386e0:	add	w0, w0, #0x9
  4386e4:	add	x1, sp, #0x48
  4386e8:	mov	w2, #0xa                   	// #10
  4386ec:	add	x0, x21, w0, sxtw
  4386f0:	bl	41cea0 <strtoul@plt>
  4386f4:	ldr	x1, [sp, #72]
  4386f8:	mov	x21, x0
  4386fc:	ldrb	w0, [x1]
  438700:	cbnz	w0, 43875c <ASN1_generate_nconf@plt+0x19dec>
  438704:	mov	x0, x23
  438708:	add	x1, sp, #0x50
  43870c:	mov	x2, #0x1000                	// #4096
  438710:	bl	41a3d0 <readlink@plt>
  438714:	mov	x6, x0
  438718:	cmp	x0, #0xfff
  43871c:	b.hi	43875c <ASN1_generate_nconf@plt+0x19dec>  // b.pmore
  438720:	add	x2, sp, #0x50
  438724:	mov	w5, w21
  438728:	mov	w1, w19
  43872c:	mov	w0, w20
  438730:	mov	w4, #0x0                   	// #0
  438734:	mov	x3, #0x0                   	// #0
  438738:	strb	wzr, [x2, x6]
  43873c:	bl	438340 <ASN1_generate_nconf@plt+0x199d0>
  438740:	mov	x12, #0x1050                	// #4176
  438744:	ldp	x29, x30, [sp]
  438748:	ldp	x19, x20, [sp, #16]
  43874c:	ldp	x21, x22, [sp, #32]
  438750:	ldp	x23, x24, [sp, #48]
  438754:	add	sp, sp, x12
  438758:	ret
  43875c:	mov	w0, #0xffffffff            	// #-1
  438760:	mov	x12, #0x1050                	// #4176
  438764:	ldp	x29, x30, [sp]
  438768:	ldp	x19, x20, [sp, #16]
  43876c:	ldp	x21, x22, [sp, #32]
  438770:	ldp	x23, x24, [sp, #48]
  438774:	add	sp, sp, x12
  438778:	ret
  43877c:	nop
  438780:	sub	sp, sp, #0x1b0
  438784:	stp	x29, x30, [sp, #16]
  438788:	add	x29, sp, #0x10
  43878c:	stp	x19, x20, [sp, #32]
  438790:	mov	w19, w1
  438794:	mov	w1, #0x2                   	// #2
  438798:	str	x0, [sp, #152]
  43879c:	str	xzr, [sp, #232]
  4387a0:	bl	45cd28 <ASN1_generate_nconf@plt+0x3e3b8>
  4387a4:	tbnz	w0, #31, 438f40 <ASN1_generate_nconf@plt+0x1a5d0>
  4387a8:	ldr	x20, [sp, #152]
  4387ac:	stp	x21, x22, [sp, #48]
  4387b0:	mov	x0, x20
  4387b4:	stp	x23, x24, [sp, #64]
  4387b8:	stp	x25, x26, [sp, #80]
  4387bc:	bl	41e440 <strlen@plt>
  4387c0:	mov	x25, x0
  4387c4:	cbnz	w0, 4389bc <ASN1_generate_nconf@plt+0x1a04c>
  4387c8:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4387cc:	add	x0, x0, #0xdc8
  4387d0:	str	x0, [sp, #160]
  4387d4:	add	w0, w25, #0x101
  4387d8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4387dc:	add	x1, x1, #0x2f8
  4387e0:	str	w0, [sp, #132]
  4387e4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4387e8:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4387ec:	add	x1, x26, #0x180
  4387f0:	mov	x23, x0
  4387f4:	str	x1, [sp, #120]
  4387f8:	ldr	w0, [x1, #2060]
  4387fc:	cbnz	w0, 438f14 <ASN1_generate_nconf@plt+0x1a5a4>
  438800:	bl	41b100 <OPENSSL_sk_new_null@plt>
  438804:	str	x0, [sp, #216]
  438808:	mov	x21, x0
  43880c:	cbz	x0, 438f74 <ASN1_generate_nconf@plt+0x1a604>
  438810:	adrp	x22, 473000 <ASN1_generate_nconf@plt+0x54690>
  438814:	add	x22, x22, #0x240
  438818:	ldr	x24, [sp, #152]
  43881c:	b	43883c <ASN1_generate_nconf@plt+0x19ecc>
  438820:	bl	41af90 <CRYPTO_strdup@plt>
  438824:	mov	x20, x0
  438828:	cbz	x0, 4389ec <ASN1_generate_nconf@plt+0x1a07c>
  43882c:	mov	x1, x0
  438830:	mov	x0, x21
  438834:	bl	41cf70 <OPENSSL_sk_push@plt>
  438838:	cbz	w0, 4389ec <ASN1_generate_nconf@plt+0x1a07c>
  43883c:	mov	x1, x24
  438840:	add	x0, sp, #0xe8
  438844:	bl	41c960 <OPENSSL_DIR_read@plt>
  438848:	mov	x1, x22
  43884c:	mov	w2, #0x160                 	// #352
  438850:	cbnz	x0, 438820 <ASN1_generate_nconf@plt+0x19eb0>
  438854:	add	x0, sp, #0xe8
  438858:	stp	x27, x28, [sp, #96]
  43885c:	bl	41e880 <OPENSSL_DIR_end@plt>
  438860:	ldr	x20, [sp, #216]
  438864:	mov	x0, x20
  438868:	bl	419b10 <OPENSSL_sk_sort@plt>
  43886c:	mov	x0, x20
  438870:	bl	41dfd0 <OPENSSL_sk_num@plt>
  438874:	str	wzr, [sp, #228]
  438878:	mov	w26, w0
  43887c:	cmp	w0, #0x0
  438880:	b.le	438ff8 <ASN1_generate_nconf@plt+0x1a688>
  438884:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  438888:	add	x0, x0, #0x670
  43888c:	str	x0, [sp, #168]
  438890:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  438894:	add	x0, x0, #0x4b0
  438898:	str	x0, [sp, #176]
  43889c:	and	w0, w19, #0xfffffffd
  4388a0:	sub	w1, w19, #0x1
  4388a4:	str	w0, [sp, #112]
  4388a8:	adrp	x28, 473000 <ASN1_generate_nconf@plt+0x54690>
  4388ac:	ldrsw	x0, [sp, #132]
  4388b0:	add	x25, x28, #0x338
  4388b4:	mov	w27, #0x0                   	// #0
  4388b8:	str	w1, [sp, #136]
  4388bc:	mov	w1, #0x0                   	// #0
  4388c0:	str	x0, [sp, #144]
  4388c4:	str	x22, [sp, #184]
  4388c8:	b	438954 <ASN1_generate_nconf@plt+0x19fe4>
  4388cc:	mov	x0, x20
  4388d0:	mov	w1, #0x2e                  	// #46
  4388d4:	bl	41ad10 <strrchr@plt>
  4388d8:	mov	x19, x0
  4388dc:	cbz	x0, 438934 <ASN1_generate_nconf@plt+0x19fc4>
  4388e0:	add	x19, x0, #0x1
  4388e4:	ldr	x0, [sp, #176]
  4388e8:	mov	x1, x19
  4388ec:	bl	41e540 <strcasecmp@plt>
  4388f0:	cbz	w0, 438a58 <ASN1_generate_nconf@plt+0x1a0e8>
  4388f4:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  4388f8:	mov	x1, x19
  4388fc:	add	x0, x0, #0x340
  438900:	bl	41e540 <strcasecmp@plt>
  438904:	cbz	w0, 438a58 <ASN1_generate_nconf@plt+0x1a0e8>
  438908:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  43890c:	mov	x1, x19
  438910:	add	x0, x0, #0x348
  438914:	bl	41e540 <strcasecmp@plt>
  438918:	cbz	w0, 438a58 <ASN1_generate_nconf@plt+0x1a0e8>
  43891c:	mov	x1, x19
  438920:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438924:	mov	x19, #0x0                   	// #0
  438928:	add	x0, x0, #0xfa8
  43892c:	bl	41e540 <strcasecmp@plt>
  438930:	cbz	w0, 438a58 <ASN1_generate_nconf@plt+0x1a0e8>
  438934:	ldr	x1, [sp, #168]
  438938:	mov	x0, x19
  43893c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  438940:	ldr	w1, [sp, #228]
  438944:	add	w1, w1, #0x1
  438948:	str	w1, [sp, #228]
  43894c:	cmp	w1, w26
  438950:	b.ge	438b08 <ASN1_generate_nconf@plt+0x1a198>  // b.tcont
  438954:	ldr	x0, [sp, #216]
  438958:	bl	419630 <OPENSSL_sk_value@plt>
  43895c:	mov	x5, x0
  438960:	ldp	x1, x3, [sp, #144]
  438964:	mov	x20, x0
  438968:	ldr	x4, [sp, #160]
  43896c:	mov	x2, x25
  438970:	mov	x0, x23
  438974:	bl	41d1c0 <BIO_snprintf@plt>
  438978:	ldr	w1, [sp, #132]
  43897c:	cmp	w0, w1
  438980:	b.ge	438940 <ASN1_generate_nconf@plt+0x19fd0>  // b.tcont
  438984:	add	x2, sp, #0x130
  438988:	mov	x1, x23
  43898c:	mov	w0, #0x0                   	// #0
  438990:	bl	419fd0 <__lxstat@plt>
  438994:	tbnz	w0, #31, 438940 <ASN1_generate_nconf@plt+0x19fd0>
  438998:	ldr	w0, [sp, #320]
  43899c:	and	w0, w0, #0xf000
  4389a0:	cmp	w0, #0xa, lsl #12
  4389a4:	b.ne	4388cc <ASN1_generate_nconf@plt+0x19f5c>  // b.any
  4389a8:	mov	x1, x23
  4389ac:	mov	x0, x20
  4389b0:	bl	438638 <ASN1_generate_nconf@plt+0x19cc8>
  4389b4:	cbnz	w0, 4388cc <ASN1_generate_nconf@plt+0x19f5c>
  4389b8:	b	438940 <ASN1_generate_nconf@plt+0x19fd0>
  4389bc:	ldrb	w0, [x20]
  4389c0:	cbz	w0, 438f30 <ASN1_generate_nconf@plt+0x1a5c0>
  4389c4:	add	x2, x20, x25
  4389c8:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  4389cc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4389d0:	add	x0, x0, #0xd80
  4389d4:	add	x1, x1, #0xdc8
  4389d8:	ldurb	w2, [x2, #-1]
  4389dc:	cmp	w2, #0x2f
  4389e0:	csel	x0, x1, x0, eq  // eq = none
  4389e4:	str	x0, [sp, #160]
  4389e8:	b	4387d4 <ASN1_generate_nconf@plt+0x19e64>
  4389ec:	mov	x0, x20
  4389f0:	mov	x1, x22
  4389f4:	mov	w2, #0x162                 	// #354
  4389f8:	bl	41b1e0 <CRYPTO_free@plt>
  4389fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438a00:	mov	w2, #0x1                   	// #1
  438a04:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  438a08:	add	x1, x1, #0x430
  438a0c:	ldr	x0, [x0, #152]
  438a10:	str	w2, [sp, #168]
  438a14:	bl	41a980 <BIO_puts@plt>
  438a18:	ldr	x0, [sp, #216]
  438a1c:	adrp	x1, 438000 <ASN1_generate_nconf@plt+0x19690>
  438a20:	add	x1, x1, #0x330
  438a24:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  438a28:	mov	x1, x22
  438a2c:	mov	x0, x23
  438a30:	mov	w2, #0x1bc                 	// #444
  438a34:	bl	41b1e0 <CRYPTO_free@plt>
  438a38:	ldr	w0, [sp, #168]
  438a3c:	ldp	x29, x30, [sp, #16]
  438a40:	ldp	x19, x20, [sp, #32]
  438a44:	ldp	x21, x22, [sp, #48]
  438a48:	ldp	x23, x24, [sp, #64]
  438a4c:	ldp	x25, x26, [sp, #80]
  438a50:	add	sp, sp, #0x1b0
  438a54:	ret
  438a58:	mov	x0, x23
  438a5c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  438a60:	add	x1, x1, #0x640
  438a64:	bl	41b1c0 <BIO_new_file@plt>
  438a68:	mov	x21, x0
  438a6c:	cbz	x0, 438fc8 <ASN1_generate_nconf@plt+0x1a658>
  438a70:	mov	x3, #0x0                   	// #0
  438a74:	mov	x2, #0x0                   	// #0
  438a78:	mov	x1, #0x0                   	// #0
  438a7c:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  438a80:	mov	x19, x0
  438a84:	mov	x0, x21
  438a88:	bl	41df00 <BIO_free@plt>
  438a8c:	cbz	x19, 438934 <ASN1_generate_nconf@plt+0x19fc4>
  438a90:	mov	x0, x19
  438a94:	bl	41dfd0 <OPENSSL_sk_num@plt>
  438a98:	mov	w21, w0
  438a9c:	cmp	w0, #0x1
  438aa0:	b.ne	438fa0 <ASN1_generate_nconf@plt+0x1a630>  // b.any
  438aa4:	mov	x0, x19
  438aa8:	mov	w1, #0x0                   	// #0
  438aac:	bl	419630 <OPENSSL_sk_value@plt>
  438ab0:	mov	x22, x0
  438ab4:	ldr	x0, [x0]
  438ab8:	cbz	x0, 439064 <ASN1_generate_nconf@plt+0x1a6f4>
  438abc:	bl	41d620 <X509_get_subject_name@plt>
  438ac0:	mov	x24, x0
  438ac4:	ldr	x1, [sp, #120]
  438ac8:	add	x28, sp, #0xf0
  438acc:	ldr	x0, [x22]
  438ad0:	mov	x2, x28
  438ad4:	ldr	x1, [x1, #2064]
  438ad8:	mov	x3, #0x0                   	// #0
  438adc:	mov	w21, #0x0                   	// #0
  438ae0:	bl	41a350 <X509_digest@plt>
  438ae4:	cbz	x24, 438934 <ASN1_generate_nconf@plt+0x19fc4>
  438ae8:	ldr	w0, [sp, #136]
  438aec:	mov	w6, #0x0                   	// #0
  438af0:	cmp	w0, #0x1
  438af4:	b.ls	439038 <ASN1_generate_nconf@plt+0x1a6c8>  // b.plast
  438af8:	ldr	w0, [sp, #112]
  438afc:	cbz	w0, 439000 <ASN1_generate_nconf@plt+0x1a690>
  438b00:	add	w27, w27, w6
  438b04:	b	438934 <ASN1_generate_nconf@plt+0x19fc4>
  438b08:	ldr	x22, [sp, #184]
  438b0c:	str	w27, [sp, #168]
  438b10:	ldr	x0, [sp, #120]
  438b14:	add	x19, sp, #0xf0
  438b18:	adrp	x28, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  438b1c:	add	x1, x28, #0xe68
  438b20:	str	x1, [sp, #136]
  438b24:	str	x0, [sp, #200]
  438b28:	add	x0, x0, #0x808
  438b2c:	str	x0, [sp, #208]
  438b30:	ldr	x0, [sp, #200]
  438b34:	ldr	x0, [x0]
  438b38:	str	x0, [sp, #144]
  438b3c:	cbz	x0, 438dec <ASN1_generate_nconf@plt+0x1a47c>
  438b40:	ldr	x2, [sp, #144]
  438b44:	mov	x0, x19
  438b48:	mov	w1, #0x0                   	// #0
  438b4c:	mov	x21, x2
  438b50:	ldrh	w3, [x2, #30]
  438b54:	ldr	x2, [x2]
  438b58:	str	x2, [sp, #144]
  438b5c:	add	w2, w3, #0x7
  438b60:	str	w3, [sp, #112]
  438b64:	ubfx	x2, x2, #3, #14
  438b68:	bl	41e7a0 <memset@plt>
  438b6c:	ldr	x27, [x21, #8]
  438b70:	cbz	x27, 438dd4 <ASN1_generate_nconf@plt+0x1a464>
  438b74:	ldr	w3, [sp, #112]
  438b78:	mov	x1, x27
  438b7c:	mov	w5, #0x1                   	// #1
  438b80:	ldrh	w0, [x1, #16]
  438b84:	ldr	x1, [x1]
  438b88:	and	w2, w0, #0x7
  438b8c:	cmp	w3, w0
  438b90:	lsr	w0, w0, #3
  438b94:	b.ls	438c68 <ASN1_generate_nconf@plt+0x1a2f8>  // b.plast
  438b98:	ldrb	w4, [x19, w0, uxtw]
  438b9c:	lsl	w2, w5, w2
  438ba0:	orr	w2, w2, w4
  438ba4:	strb	w2, [x19, w0, uxtw]
  438ba8:	cbnz	x1, 438b80 <ASN1_generate_nconf@plt+0x1a210>
  438bac:	adrp	x24, 473000 <ASN1_generate_nconf@plt+0x54690>
  438bb0:	mov	x25, x27
  438bb4:	add	x0, x24, #0x500
  438bb8:	mov	w26, #0x0                   	// #0
  438bbc:	str	x0, [sp, #112]
  438bc0:	b	438c04 <ASN1_generate_nconf@plt+0x1a294>
  438bc4:	ldrb	w0, [x25, #18]
  438bc8:	cbnz	w0, 438c70 <ASN1_generate_nconf@plt+0x1a300>
  438bcc:	ldr	x0, [sp, #136]
  438bd0:	ldr	w0, [x0]
  438bd4:	cbnz	w0, 438d24 <ASN1_generate_nconf@plt+0x1a3b4>
  438bd8:	ldr	x0, [x25, #8]
  438bdc:	mov	x1, x22
  438be0:	mov	w2, #0x1b2                 	// #434
  438be4:	bl	41b1e0 <CRYPTO_free@plt>
  438be8:	mov	x0, x25
  438bec:	mov	x1, x22
  438bf0:	mov	w2, #0x1b3                 	// #435
  438bf4:	bl	41b1e0 <CRYPTO_free@plt>
  438bf8:	cbz	x20, 438dd4 <ASN1_generate_nconf@plt+0x1a464>
  438bfc:	ldrh	w3, [x21, #30]
  438c00:	mov	x25, x20
  438c04:	ldrh	w5, [x25, #16]
  438c08:	ldr	x20, [x25]
  438c0c:	cmp	w5, w3
  438c10:	b.cs	438bc4 <ASN1_generate_nconf@plt+0x1a254>  // b.hs, b.nlast
  438c14:	ldr	x0, [sp, #112]
  438c18:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  438c1c:	ldrh	w4, [x21, #28]
  438c20:	add	x2, x2, #0x3d0
  438c24:	ldrsw	x1, [sp, #132]
  438c28:	ldr	w3, [x21, #24]
  438c2c:	add	x4, x0, x4, lsl #3
  438c30:	mov	x0, x23
  438c34:	ldr	x4, [x4, #128]
  438c38:	bl	41d1c0 <BIO_snprintf@plt>
  438c3c:	ldr	x0, [sp, #120]
  438c40:	ldr	w0, [x0, #2060]
  438c44:	cbz	w0, 438bd8 <ASN1_generate_nconf@plt+0x1a268>
  438c48:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438c4c:	mov	x3, x23
  438c50:	ldr	x2, [x25, #8]
  438c54:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438c58:	ldr	x0, [x0, #144]
  438c5c:	add	x1, x1, #0x3e0
  438c60:	bl	419740 <BIO_printf@plt>
  438c64:	b	438bd8 <ASN1_generate_nconf@plt+0x1a268>
  438c68:	cbnz	x1, 438b80 <ASN1_generate_nconf@plt+0x1a210>
  438c6c:	b	438bac <ASN1_generate_nconf@plt+0x1a23c>
  438c70:	lsr	w0, w26, #3
  438c74:	and	w27, w26, #0x7
  438c78:	lsr	w1, w26, #3
  438c7c:	mov	w2, #0x1                   	// #1
  438c80:	lsl	w27, w2, w27
  438c84:	add	x28, x19, x1
  438c88:	ldrb	w24, [x19, w0, uxtw]
  438c8c:	tst	w24, w27
  438c90:	b.eq	438cbc <ASN1_generate_nconf@plt+0x1a34c>  // b.none
  438c94:	nop
  438c98:	add	w26, w26, #0x1
  438c9c:	and	w27, w26, #0x7
  438ca0:	lsr	w0, w26, #3
  438ca4:	lsr	w28, w26, #3
  438ca8:	lsl	w27, w2, w27
  438cac:	add	x28, x19, x28
  438cb0:	ldrb	w24, [x19, w0, uxtw]
  438cb4:	tst	w24, w27
  438cb8:	b.ne	438c98 <ASN1_generate_nconf@plt+0x1a328>  // b.any
  438cbc:	ldr	x0, [sp, #112]
  438cc0:	add	x5, sp, #0xe4
  438cc4:	ldrh	w7, [x21, #28]
  438cc8:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  438ccc:	ldp	x3, x4, [sp, #152]
  438cd0:	add	x2, x2, #0x3f0
  438cd4:	add	x7, x0, x7, lsl #3
  438cd8:	ldr	w6, [x21, #24]
  438cdc:	ldrsw	x1, [sp, #132]
  438ce0:	mov	x0, x23
  438ce4:	str	w26, [sp]
  438ce8:	ldr	x7, [x7, #128]
  438cec:	bl	41d1c0 <BIO_snprintf@plt>
  438cf0:	ldr	x0, [sp, #120]
  438cf4:	ldr	w0, [x0, #2060]
  438cf8:	cbnz	w0, 438ed0 <ASN1_generate_nconf@plt+0x1a560>
  438cfc:	mov	x0, x23
  438d00:	bl	419940 <unlink@plt>
  438d04:	tbnz	w0, #31, 438e08 <ASN1_generate_nconf@plt+0x1a498>
  438d08:	ldr	x0, [x25, #8]
  438d0c:	mov	x1, x23
  438d10:	bl	41a990 <symlink@plt>
  438d14:	tbnz	w0, #31, 438e7c <ASN1_generate_nconf@plt+0x1a50c>
  438d18:	orr	w8, w24, w27
  438d1c:	strb	w8, [x28]
  438d20:	b	438bd8 <ASN1_generate_nconf@plt+0x1a268>
  438d24:	ldr	x0, [sp, #112]
  438d28:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  438d2c:	ldrh	w7, [x21, #28]
  438d30:	add	x2, x2, #0x3f0
  438d34:	ldp	x3, x4, [sp, #152]
  438d38:	add	x7, x0, x7, lsl #3
  438d3c:	ldr	w6, [x21, #24]
  438d40:	ldrsw	x1, [sp, #132]
  438d44:	mov	x0, x23
  438d48:	str	w5, [sp]
  438d4c:	add	x5, sp, #0xe4
  438d50:	ldr	x7, [x7, #128]
  438d54:	bl	41d1c0 <BIO_snprintf@plt>
  438d58:	ldr	x0, [sp, #120]
  438d5c:	ldr	w0, [x0, #2060]
  438d60:	cbnz	w0, 438ef4 <ASN1_generate_nconf@plt+0x1a584>
  438d64:	mov	x0, x23
  438d68:	bl	419940 <unlink@plt>
  438d6c:	tbz	w0, #31, 438bd8 <ASN1_generate_nconf@plt+0x1a268>
  438d70:	bl	41bcb0 <__errno_location@plt>
  438d74:	mov	x27, x0
  438d78:	ldr	w0, [x0]
  438d7c:	cmp	w0, #0x2
  438d80:	b.eq	438bd8 <ASN1_generate_nconf@plt+0x1a268>  // b.none
  438d84:	ldr	w1, [sp, #168]
  438d88:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438d8c:	add	w1, w1, #0x1
  438d90:	str	w1, [sp, #168]
  438d94:	ldr	x1, [x0, #152]
  438d98:	str	x1, [sp, #176]
  438d9c:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438da0:	mov	x2, x0
  438da4:	ldr	w0, [x27]
  438da8:	mov	x27, x2
  438dac:	bl	41df50 <strerror@plt>
  438db0:	mov	x4, x0
  438db4:	ldr	x1, [sp, #176]
  438db8:	mov	x2, x27
  438dbc:	mov	x3, x23
  438dc0:	mov	x0, x1
  438dc4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438dc8:	add	x1, x1, #0x400
  438dcc:	bl	419740 <BIO_printf@plt>
  438dd0:	b	438bd8 <ASN1_generate_nconf@plt+0x1a268>
  438dd4:	mov	x0, x21
  438dd8:	mov	x1, x22
  438ddc:	mov	w2, #0x1b5                 	// #437
  438de0:	bl	41b1e0 <CRYPTO_free@plt>
  438de4:	ldr	x0, [sp, #144]
  438de8:	cbnz	x0, 438b40 <ASN1_generate_nconf@plt+0x1a1d0>
  438dec:	ldp	x0, x1, [sp, #200]
  438df0:	str	xzr, [x0], #8
  438df4:	str	x0, [sp, #200]
  438df8:	cmp	x1, x0
  438dfc:	b.ne	438b30 <ASN1_generate_nconf@plt+0x1a1c0>  // b.any
  438e00:	ldp	x27, x28, [sp, #96]
  438e04:	b	438a18 <ASN1_generate_nconf@plt+0x1a0a8>
  438e08:	bl	41bcb0 <__errno_location@plt>
  438e0c:	mov	x1, x0
  438e10:	ldr	w0, [x0]
  438e14:	str	x1, [sp, #176]
  438e18:	cmp	w0, #0x2
  438e1c:	b.eq	438d08 <ASN1_generate_nconf@plt+0x1a398>  // b.none
  438e20:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438e24:	ldr	w1, [sp, #168]
  438e28:	ldr	x3, [x0, #152]
  438e2c:	add	w1, w1, #0x1
  438e30:	str	w1, [sp, #168]
  438e34:	str	x3, [sp, #184]
  438e38:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438e3c:	mov	x2, x0
  438e40:	ldr	x1, [sp, #176]
  438e44:	str	x2, [sp, #176]
  438e48:	ldr	w0, [x1]
  438e4c:	bl	41df50 <strerror@plt>
  438e50:	mov	x4, x0
  438e54:	ldp	x2, x3, [sp, #176]
  438e58:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438e5c:	add	x1, x1, #0x400
  438e60:	mov	x0, x3
  438e64:	mov	x3, x23
  438e68:	bl	419740 <BIO_printf@plt>
  438e6c:	ldr	x0, [x25, #8]
  438e70:	mov	x1, x23
  438e74:	bl	41a990 <symlink@plt>
  438e78:	tbz	w0, #31, 438d18 <ASN1_generate_nconf@plt+0x1a3a8>
  438e7c:	ldr	w1, [sp, #168]
  438e80:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438e84:	add	w1, w1, #0x1
  438e88:	str	w1, [sp, #168]
  438e8c:	ldr	x1, [x0, #152]
  438e90:	str	x1, [sp, #192]
  438e94:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438e98:	str	x0, [sp, #184]
  438e9c:	bl	41bcb0 <__errno_location@plt>
  438ea0:	ldr	w0, [x0]
  438ea4:	ldr	x3, [x25, #8]
  438ea8:	str	x3, [sp, #176]
  438eac:	bl	41df50 <strerror@plt>
  438eb0:	mov	x4, x0
  438eb4:	ldp	x3, x2, [sp, #176]
  438eb8:	ldr	x1, [sp, #192]
  438ebc:	mov	x0, x1
  438ec0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438ec4:	add	x1, x1, #0x420
  438ec8:	bl	419740 <BIO_printf@plt>
  438ecc:	b	438d18 <ASN1_generate_nconf@plt+0x1a3a8>
  438ed0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438ed4:	ldrsw	x3, [sp, #228]
  438ed8:	ldr	x2, [x25, #8]
  438edc:	add	x3, x23, x3
  438ee0:	ldr	x0, [x0, #144]
  438ee4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438ee8:	add	x1, x1, #0x3e0
  438eec:	bl	419740 <BIO_printf@plt>
  438ef0:	b	438cfc <ASN1_generate_nconf@plt+0x1a38c>
  438ef4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438ef8:	ldrsw	x2, [sp, #228]
  438efc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438f00:	add	x1, x1, #0x440
  438f04:	ldr	x0, [x0, #144]
  438f08:	add	x2, x23, x2
  438f0c:	bl	419740 <BIO_printf@plt>
  438f10:	b	438d64 <ASN1_generate_nconf@plt+0x1a3f4>
  438f14:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438f18:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438f1c:	ldr	x2, [sp, #152]
  438f20:	add	x1, x1, #0x308
  438f24:	ldr	x0, [x0, #144]
  438f28:	bl	419740 <BIO_printf@plt>
  438f2c:	b	438800 <ASN1_generate_nconf@plt+0x19e90>
  438f30:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  438f34:	add	x0, x0, #0xd80
  438f38:	str	x0, [sp, #160]
  438f3c:	b	4387d4 <ASN1_generate_nconf@plt+0x19e64>
  438f40:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438f44:	mov	w3, #0x1                   	// #1
  438f48:	ldr	x2, [sp, #152]
  438f4c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438f50:	ldr	x0, [x0, #152]
  438f54:	add	x1, x1, #0x2d8
  438f58:	str	w3, [sp, #168]
  438f5c:	bl	419740 <BIO_printf@plt>
  438f60:	ldr	w0, [sp, #168]
  438f64:	ldp	x29, x30, [sp, #16]
  438f68:	ldp	x19, x20, [sp, #32]
  438f6c:	add	sp, sp, #0x1b0
  438f70:	ret
  438f74:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438f78:	mov	w3, #0x1                   	// #1
  438f7c:	ldr	x2, [sp, #152]
  438f80:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438f84:	ldr	x0, [x0, #152]
  438f88:	add	x1, x1, #0x318
  438f8c:	adrp	x22, 473000 <ASN1_generate_nconf@plt+0x54690>
  438f90:	add	x22, x22, #0x240
  438f94:	str	w3, [sp, #168]
  438f98:	bl	419740 <BIO_printf@plt>
  438f9c:	b	438a18 <ASN1_generate_nconf@plt+0x1a0a8>
  438fa0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438fa4:	ldr	x21, [x0, #152]
  438fa8:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438fac:	mov	x3, x20
  438fb0:	mov	x2, x0
  438fb4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438fb8:	mov	x0, x21
  438fbc:	add	x1, x1, #0x380
  438fc0:	bl	419740 <BIO_printf@plt>
  438fc4:	b	438934 <ASN1_generate_nconf@plt+0x19fc4>
  438fc8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  438fcc:	add	w27, w27, #0x1
  438fd0:	mov	x19, #0x0                   	// #0
  438fd4:	ldr	x21, [x0, #152]
  438fd8:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  438fdc:	mov	x3, x20
  438fe0:	mov	x2, x0
  438fe4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  438fe8:	mov	x0, x21
  438fec:	add	x1, x1, #0x350
  438ff0:	bl	419740 <BIO_printf@plt>
  438ff4:	b	438934 <ASN1_generate_nconf@plt+0x19fc4>
  438ff8:	str	wzr, [sp, #168]
  438ffc:	b	438b10 <ASN1_generate_nconf@plt+0x1a1a0>
  439000:	mov	x0, x24
  439004:	str	w6, [sp, #192]
  439008:	bl	41a7c0 <X509_NAME_hash_old@plt>
  43900c:	mov	w1, w0
  439010:	mov	x3, x28
  439014:	mov	x2, x20
  439018:	mov	w0, w21
  43901c:	mov	w5, #0xffffffff            	// #-1
  439020:	mov	w4, #0x1                   	// #1
  439024:	bl	438340 <ASN1_generate_nconf@plt+0x199d0>
  439028:	ldr	w6, [sp, #192]
  43902c:	add	w6, w0, w6
  439030:	add	w27, w27, w6
  439034:	b	438934 <ASN1_generate_nconf@plt+0x19fc4>
  439038:	mov	x0, x24
  43903c:	bl	41bd90 <X509_NAME_hash@plt>
  439040:	mov	x3, x28
  439044:	mov	w1, w0
  439048:	mov	x2, x20
  43904c:	mov	w0, w21
  439050:	mov	w5, #0xffffffff            	// #-1
  439054:	mov	w4, #0x1                   	// #1
  439058:	bl	438340 <ASN1_generate_nconf@plt+0x199d0>
  43905c:	mov	w6, w0
  439060:	b	438af8 <ASN1_generate_nconf@plt+0x1a188>
  439064:	ldr	x0, [x22, #8]
  439068:	cbz	x0, 439094 <ASN1_generate_nconf@plt+0x1a724>
  43906c:	bl	41c460 <X509_CRL_get_issuer@plt>
  439070:	mov	x24, x0
  439074:	ldr	x1, [sp, #120]
  439078:	add	x28, sp, #0xf0
  43907c:	ldr	x0, [x22, #8]
  439080:	mov	x2, x28
  439084:	ldr	x1, [x1, #2064]
  439088:	mov	x3, #0x0                   	// #0
  43908c:	bl	41e220 <X509_CRL_digest@plt>
  439090:	b	438ae4 <ASN1_generate_nconf@plt+0x1a174>
  439094:	add	w27, w27, #0x1
  439098:	b	438934 <ASN1_generate_nconf@plt+0x19fc4>
  43909c:	nop
  4390a0:	stp	x29, x30, [sp, #-80]!
  4390a4:	mov	x29, sp
  4390a8:	stp	x19, x20, [sp, #16]
  4390ac:	adrp	x20, 473000 <ASN1_generate_nconf@plt+0x54690>
  4390b0:	add	x20, x20, #0x500
  4390b4:	add	x2, x20, #0x90
  4390b8:	stp	x21, x22, [sp, #32]
  4390bc:	stp	x23, x24, [sp, #48]
  4390c0:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4390c4:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4390c8:	mov	x24, x0
  4390cc:	add	x22, x1, #0xe68
  4390d0:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4390d4:	add	x21, x1, #0x180
  4390d8:	mov	w23, #0x1                   	// #1
  4390dc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4390e0:	mov	w19, w0
  4390e4:	cbz	w0, 439114 <ASN1_generate_nconf@plt+0x1a7a4>
  4390e8:	cmp	w19, #0x3
  4390ec:	b.eq	4391e0 <ASN1_generate_nconf@plt+0x1a870>  // b.none
  4390f0:	b.gt	43915c <ASN1_generate_nconf@plt+0x1a7ec>
  4390f4:	cmp	w19, #0x1
  4390f8:	b.eq	4391bc <ASN1_generate_nconf@plt+0x1a84c>  // b.none
  4390fc:	cmp	w19, #0x2
  439100:	b.ne	439178 <ASN1_generate_nconf@plt+0x1a808>  // b.any
  439104:	mov	w23, w19
  439108:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43910c:	mov	w19, w0
  439110:	cbnz	w0, 4390e8 <ASN1_generate_nconf@plt+0x1a778>
  439114:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  439118:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43911c:	add	x21, x21, #0x180
  439120:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  439124:	mov	x20, x0
  439128:	bl	41c390 <EVP_sha1@plt>
  43912c:	str	x0, [x21, #2064]
  439130:	bl	41acf0 <EVP_MD_size@plt>
  439134:	ldr	x1, [x20]
  439138:	str	w0, [x21, #2056]
  43913c:	cbz	x1, 4391e8 <ASN1_generate_nconf@plt+0x1a878>
  439140:	mov	x0, x1
  439144:	mov	w1, w23
  439148:	bl	438780 <ASN1_generate_nconf@plt+0x19e10>
  43914c:	add	w19, w19, w0
  439150:	ldr	x1, [x20, #8]!
  439154:	cbnz	x1, 439140 <ASN1_generate_nconf@plt+0x1a7d0>
  439158:	b	43919c <ASN1_generate_nconf@plt+0x1a82c>
  43915c:	cmp	w19, #0x4
  439160:	b.eq	4391b4 <ASN1_generate_nconf@plt+0x1a844>  // b.none
  439164:	cmp	w19, #0x5
  439168:	b.ne	4390dc <ASN1_generate_nconf@plt+0x1a76c>  // b.any
  43916c:	mov	w0, #0x1                   	// #1
  439170:	str	w0, [x21, #2060]
  439174:	b	4390dc <ASN1_generate_nconf@plt+0x1a76c>
  439178:	cmn	w19, #0x1
  43917c:	b.ne	4390dc <ASN1_generate_nconf@plt+0x1a76c>  // b.any
  439180:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439184:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  439188:	mov	x2, x24
  43918c:	add	x1, x1, #0x238
  439190:	ldr	x0, [x0, #152]
  439194:	mov	w19, #0x0                   	// #0
  439198:	bl	419740 <BIO_printf@plt>
  43919c:	mov	w0, w19
  4391a0:	ldp	x19, x20, [sp, #16]
  4391a4:	ldp	x21, x22, [sp, #32]
  4391a8:	ldp	x23, x24, [sp, #48]
  4391ac:	ldp	x29, x30, [sp], #80
  4391b0:	ret
  4391b4:	str	wzr, [x22]
  4391b8:	b	4390dc <ASN1_generate_nconf@plt+0x1a76c>
  4391bc:	add	x0, x20, #0x90
  4391c0:	mov	w19, #0x0                   	// #0
  4391c4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  4391c8:	mov	w0, w19
  4391cc:	ldp	x19, x20, [sp, #16]
  4391d0:	ldp	x21, x22, [sp, #32]
  4391d4:	ldp	x23, x24, [sp, #48]
  4391d8:	ldp	x29, x30, [sp], #80
  4391dc:	ret
  4391e0:	mov	w23, #0x0                   	// #0
  4391e4:	b	4390dc <ASN1_generate_nconf@plt+0x1a76c>
  4391e8:	bl	41cc90 <X509_get_default_cert_dir_env@plt>
  4391ec:	bl	41d590 <getenv@plt>
  4391f0:	cbz	x0, 439250 <ASN1_generate_nconf@plt+0x1a8e0>
  4391f4:	mov	w3, #0x3a                  	// #58
  4391f8:	adrp	x20, 473000 <ASN1_generate_nconf@plt+0x54690>
  4391fc:	mov	w2, #0x1fd                 	// #509
  439200:	add	x20, x20, #0x240
  439204:	mov	x1, x20
  439208:	strh	w3, [sp, #72]
  43920c:	bl	41af90 <CRYPTO_strdup@plt>
  439210:	mov	x21, x0
  439214:	add	x1, sp, #0x48
  439218:	bl	419f40 <strtok@plt>
  43921c:	cbz	x0, 43923c <ASN1_generate_nconf@plt+0x1a8cc>
  439220:	mov	w1, w23
  439224:	bl	438780 <ASN1_generate_nconf@plt+0x19e10>
  439228:	add	x1, sp, #0x48
  43922c:	add	w19, w19, w0
  439230:	mov	x0, #0x0                   	// #0
  439234:	bl	419f40 <strtok@plt>
  439238:	cbnz	x0, 439220 <ASN1_generate_nconf@plt+0x1a8b0>
  43923c:	mov	x1, x20
  439240:	mov	x0, x21
  439244:	mov	w2, #0x200                 	// #512
  439248:	bl	41b1e0 <CRYPTO_free@plt>
  43924c:	b	43919c <ASN1_generate_nconf@plt+0x1a82c>
  439250:	bl	41e620 <X509_get_default_cert_dir@plt>
  439254:	mov	w1, w23
  439258:	bl	438780 <ASN1_generate_nconf@plt+0x19e10>
  43925c:	mov	w19, w0
  439260:	b	43919c <ASN1_generate_nconf@plt+0x1a82c>
  439264:	nop
  439268:	b	41d250 <strcmp@plt>
  43926c:	nop
  439270:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439274:	mov	w2, #0xa8                  	// #168
  439278:	add	x1, x1, #0x668
  43927c:	b	41b1e0 <CRYPTO_free@plt>
  439280:	stp	x29, x30, [sp, #-64]!
  439284:	mov	x29, sp
  439288:	stp	x19, x20, [sp, #16]
  43928c:	mov	x20, x0
  439290:	str	x21, [sp, #32]
  439294:	mov	w21, #0x2a                  	// #42
  439298:	strb	w21, [sp, #63]
  43929c:	bl	41a9d0 <EVP_PKEY_CTX_get_app_data@plt>
  4392a0:	mov	w1, #0x0                   	// #0
  4392a4:	mov	x19, x0
  4392a8:	mov	x0, x20
  4392ac:	bl	41c850 <EVP_PKEY_CTX_get_keygen_info@plt>
  4392b0:	cbnz	w0, 4392f4 <ASN1_generate_nconf@plt+0x1a984>
  4392b4:	mov	w0, #0x2e                  	// #46
  4392b8:	strb	w0, [sp, #63]
  4392bc:	add	x1, sp, #0x3f
  4392c0:	mov	x0, x19
  4392c4:	mov	w2, #0x1                   	// #1
  4392c8:	bl	41cb90 <BIO_write@plt>
  4392cc:	mov	x0, x19
  4392d0:	mov	x3, #0x0                   	// #0
  4392d4:	mov	x2, #0x0                   	// #0
  4392d8:	mov	w1, #0xb                   	// #11
  4392dc:	bl	41de90 <BIO_ctrl@plt>
  4392e0:	mov	w0, #0x1                   	// #1
  4392e4:	ldp	x19, x20, [sp, #16]
  4392e8:	ldr	x21, [sp, #32]
  4392ec:	ldp	x29, x30, [sp], #64
  4392f0:	ret
  4392f4:	cmp	w0, #0x1
  4392f8:	b.ne	439308 <ASN1_generate_nconf@plt+0x1a998>  // b.any
  4392fc:	mov	w0, #0x2b                  	// #43
  439300:	strb	w0, [sp, #63]
  439304:	b	4392bc <ASN1_generate_nconf@plt+0x1a94c>
  439308:	cmp	w0, #0x2
  43930c:	b.ne	439318 <ASN1_generate_nconf@plt+0x1a9a8>  // b.any
  439310:	strb	w21, [sp, #63]
  439314:	b	4392bc <ASN1_generate_nconf@plt+0x1a94c>
  439318:	cmp	w0, #0x3
  43931c:	b.ne	4392bc <ASN1_generate_nconf@plt+0x1a94c>  // b.any
  439320:	mov	w0, #0xa                   	// #10
  439324:	strb	w0, [sp, #63]
  439328:	b	4392bc <ASN1_generate_nconf@plt+0x1a94c>
  43932c:	nop
  439330:	b	419850 <OPENSSL_LH_strhash@plt>
  439334:	nop
  439338:	stp	x29, x30, [sp, #-96]!
  43933c:	mov	x29, sp
  439340:	stp	x19, x20, [sp, #16]
  439344:	mov	x20, x1
  439348:	stp	x21, x22, [sp, #32]
  43934c:	mov	x21, x2
  439350:	mov	x22, x3
  439354:	stp	x23, x24, [sp, #48]
  439358:	mov	x23, x4
  43935c:	stp	x25, x26, [sp, #64]
  439360:	mov	x25, x0
  439364:	cbz	x0, 439534 <ASN1_generate_nconf@plt+0x1abc4>
  439368:	ldrb	w1, [x0]
  43936c:	sub	w1, w1, #0x30
  439370:	and	w1, w1, #0xff
  439374:	cmp	w1, #0x9
  439378:	b.ls	439454 <ASN1_generate_nconf@plt+0x1aae4>  // b.plast
  43937c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439380:	mov	x2, #0x6                   	// #6
  439384:	add	x1, x1, #0x678
  439388:	add	x26, x25, #0x6
  43938c:	bl	41b450 <strncmp@plt>
  439390:	cbz	w0, 4393fc <ASN1_generate_nconf@plt+0x1aa8c>
  439394:	mov	x0, x25
  439398:	mov	w1, #0x3a                  	// #58
  43939c:	bl	41d830 <strchr@plt>
  4393a0:	mov	x24, x0
  4393a4:	sub	w26, w0, w25
  4393a8:	cbz	x0, 439598 <ASN1_generate_nconf@plt+0x1ac28>
  4393ac:	mov	w2, w26
  4393b0:	mov	x1, x25
  4393b4:	add	x0, sp, #0x58
  4393b8:	bl	41dfe0 <EVP_PKEY_asn1_find_str@plt>
  4393bc:	mov	x19, x0
  4393c0:	cbz	x0, 43970c <ASN1_generate_nconf@plt+0x1ad9c>
  4393c4:	mov	x5, x0
  4393c8:	mov	x1, x20
  4393cc:	mov	x4, #0x0                   	// #0
  4393d0:	mov	x3, #0x0                   	// #0
  4393d4:	mov	x2, #0x0                   	// #0
  4393d8:	mov	x0, #0x0                   	// #0
  4393dc:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  4393e0:	ldr	x0, [sp, #88]
  4393e4:	bl	41c8c0 <ENGINE_finish@plt>
  4393e8:	ldr	w1, [x20]
  4393ec:	cmp	w1, #0x6
  4393f0:	b.eq	439570 <ASN1_generate_nconf@plt+0x1ac00>  // b.none
  4393f4:	add	x26, x24, #0x1
  4393f8:	cbz	x24, 439690 <ASN1_generate_nconf@plt+0x1ad20>
  4393fc:	mov	x0, x26
  439400:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  439404:	add	x1, x1, #0x640
  439408:	bl	41b1c0 <BIO_new_file@plt>
  43940c:	mov	x19, x0
  439410:	cbz	x0, 4396f0 <ASN1_generate_nconf@plt+0x1ad80>
  439414:	mov	x1, #0x0                   	// #0
  439418:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  43941c:	mov	x25, x0
  439420:	cbz	x0, 439624 <ASN1_generate_nconf@plt+0x1acb4>
  439424:	mov	x0, x19
  439428:	bl	41df00 <BIO_free@plt>
  43942c:	ldr	w19, [x20]
  439430:	mov	x0, x25
  439434:	cmn	w19, #0x1
  439438:	b.eq	43955c <ASN1_generate_nconf@plt+0x1abec>  // b.none
  43943c:	bl	41aa90 <EVP_PKEY_base_id@plt>
  439440:	cmp	w19, w0
  439444:	b.ne	4396cc <ASN1_generate_nconf@plt+0x1ad5c>  // b.any
  439448:	ldr	w1, [x20]
  43944c:	mov	x24, #0xffffffffffffffff    	// #-1
  439450:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  439454:	mov	w1, #0x6                   	// #6
  439458:	str	w1, [x20]
  43945c:	mov	w2, #0xa                   	// #10
  439460:	mov	x1, #0x0                   	// #0
  439464:	bl	41d2c0 <strtol@plt>
  439468:	mov	x24, x0
  43946c:	ldr	w1, [x20]
  439470:	mov	x25, #0x0                   	// #0
  439474:	str	x0, [x21]
  439478:	add	x0, sp, #0x50
  43947c:	bl	41e910 <EVP_PKEY_asn1_find@plt>
  439480:	mov	x19, x0
  439484:	cbz	x0, 4396b4 <ASN1_generate_nconf@plt+0x1ad44>
  439488:	mov	x5, x19
  43948c:	add	x4, sp, #0x58
  439490:	mov	x3, #0x0                   	// #0
  439494:	mov	x2, #0x0                   	// #0
  439498:	mov	x1, #0x0                   	// #0
  43949c:	mov	x0, #0x0                   	// #0
  4394a0:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  4394a4:	ldr	x0, [sp, #88]
  4394a8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4394ac:	mov	w2, #0x60e                 	// #1550
  4394b0:	add	x1, x1, #0x668
  4394b4:	bl	41af90 <CRYPTO_strdup@plt>
  4394b8:	mov	x1, x0
  4394bc:	ldr	x0, [sp, #80]
  4394c0:	str	x1, [x22]
  4394c4:	bl	41c8c0 <ENGINE_finish@plt>
  4394c8:	cbz	x25, 439548 <ASN1_generate_nconf@plt+0x1abd8>
  4394cc:	mov	x1, x23
  4394d0:	mov	x0, x25
  4394d4:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  4394d8:	mov	x19, x0
  4394dc:	mov	x0, x25
  4394e0:	bl	4199c0 <EVP_PKEY_bits@plt>
  4394e4:	sxtw	x1, w0
  4394e8:	str	x1, [x21]
  4394ec:	mov	x0, x25
  4394f0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4394f4:	cbz	x19, 4395d8 <ASN1_generate_nconf@plt+0x1ac68>
  4394f8:	mov	x0, x19
  4394fc:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  439500:	cmp	w0, #0x0
  439504:	b.le	4395f8 <ASN1_generate_nconf@plt+0x1ac88>
  439508:	ldr	w0, [x20]
  43950c:	cmp	w0, #0x6
  439510:	ccmn	x24, #0x1, #0x4, eq  // eq = none
  439514:	b.ne	4395a8 <ASN1_generate_nconf@plt+0x1ac38>  // b.any
  439518:	mov	x0, x19
  43951c:	ldp	x19, x20, [sp, #16]
  439520:	ldp	x21, x22, [sp, #32]
  439524:	ldp	x23, x24, [sp, #48]
  439528:	ldp	x25, x26, [sp, #64]
  43952c:	ldp	x29, x30, [sp], #96
  439530:	ret
  439534:	mov	w2, #0x6                   	// #6
  439538:	mov	w1, w2
  43953c:	ldr	x24, [x21]
  439540:	str	w2, [x20]
  439544:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  439548:	ldr	w0, [x20]
  43954c:	mov	x1, x23
  439550:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  439554:	mov	x19, x0
  439558:	b	4394f4 <ASN1_generate_nconf@plt+0x1ab84>
  43955c:	bl	41ab10 <EVP_PKEY_id@plt>
  439560:	mov	x24, #0xffffffffffffffff    	// #-1
  439564:	mov	w1, w0
  439568:	str	w0, [x20]
  43956c:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  439570:	cbz	x24, 43969c <ASN1_generate_nconf@plt+0x1ad2c>
  439574:	add	x0, x24, #0x1
  439578:	mov	x1, #0x0                   	// #0
  43957c:	mov	w2, #0xa                   	// #10
  439580:	bl	41d2c0 <strtol@plt>
  439584:	ldr	w1, [x20]
  439588:	mov	x24, x0
  43958c:	mov	x25, #0x0                   	// #0
  439590:	str	x0, [x21]
  439594:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  439598:	mov	x0, x25
  43959c:	bl	41e440 <strlen@plt>
  4395a0:	mov	w26, w0
  4395a4:	b	4393ac <ASN1_generate_nconf@plt+0x1aa3c>
  4395a8:	mov	w3, w24
  4395ac:	mov	x0, x19
  4395b0:	mov	x4, #0x0                   	// #0
  4395b4:	mov	w2, #0x1003                	// #4099
  4395b8:	mov	w1, #0x4                   	// #4
  4395bc:	bl	419af0 <RSA_pkey_ctx_ctrl@plt>
  4395c0:	cmp	w0, #0x0
  4395c4:	b.gt	439518 <ASN1_generate_nconf@plt+0x1aba8>
  4395c8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4395cc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4395d0:	add	x1, x1, #0x740
  4395d4:	b	439604 <ASN1_generate_nconf@plt+0x1ac94>
  4395d8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4395dc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4395e0:	add	x1, x1, #0x6f0
  4395e4:	ldr	x0, [x20, #152]
  4395e8:	bl	41a980 <BIO_puts@plt>
  4395ec:	ldr	x0, [x20, #152]
  4395f0:	bl	41e7f0 <ERR_print_errors@plt>
  4395f4:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  4395f8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4395fc:	add	x1, x1, #0x718
  439600:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439604:	ldr	x0, [x20, #152]
  439608:	bl	41a980 <BIO_puts@plt>
  43960c:	ldr	x0, [x20, #152]
  439610:	bl	41e7f0 <ERR_print_errors@plt>
  439614:	mov	x0, x19
  439618:	mov	x19, #0x0                   	// #0
  43961c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  439620:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  439624:	mov	x3, #0x0                   	// #0
  439628:	mov	x2, #0x0                   	// #0
  43962c:	mov	w1, #0x1                   	// #1
  439630:	mov	x0, x19
  439634:	bl	41de90 <BIO_ctrl@plt>
  439638:	mov	x0, x19
  43963c:	mov	x3, #0x0                   	// #0
  439640:	mov	x2, #0x0                   	// #0
  439644:	mov	x1, #0x0                   	// #0
  439648:	bl	41dab0 <PEM_read_bio_X509@plt>
  43964c:	mov	x24, x0
  439650:	cbz	x0, 4396a8 <ASN1_generate_nconf@plt+0x1ad38>
  439654:	bl	41a4c0 <X509_get_pubkey@plt>
  439658:	mov	x25, x0
  43965c:	mov	x0, x24
  439660:	bl	41e260 <X509_free@plt>
  439664:	mov	x0, x19
  439668:	bl	41df00 <BIO_free@plt>
  43966c:	cbnz	x25, 43942c <ASN1_generate_nconf@plt+0x1aabc>
  439670:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439674:	mov	x2, x26
  439678:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43967c:	mov	x19, #0x0                   	// #0
  439680:	ldr	x0, [x0, #152]
  439684:	add	x1, x1, #0x7c0
  439688:	bl	419740 <BIO_printf@plt>
  43968c:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  439690:	mov	x25, #0x0                   	// #0
  439694:	mov	x24, #0xffffffffffffffff    	// #-1
  439698:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  43969c:	mov	x25, #0x0                   	// #0
  4396a0:	ldr	x24, [x21]
  4396a4:	b	439478 <ASN1_generate_nconf@plt+0x1ab08>
  4396a8:	mov	x0, x19
  4396ac:	bl	41df00 <BIO_free@plt>
  4396b0:	b	439670 <ASN1_generate_nconf@plt+0x1ad00>
  4396b4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4396b8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4396bc:	add	x1, x1, #0x6c0
  4396c0:	ldr	x0, [x0, #152]
  4396c4:	bl	41a980 <BIO_puts@plt>
  4396c8:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  4396cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4396d0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4396d4:	add	x1, x1, #0x698
  4396d8:	mov	x19, #0x0                   	// #0
  4396dc:	ldr	x0, [x0, #152]
  4396e0:	bl	419740 <BIO_printf@plt>
  4396e4:	mov	x0, x25
  4396e8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4396ec:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  4396f0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4396f4:	mov	x2, x26
  4396f8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4396fc:	add	x1, x1, #0x7a0
  439700:	ldr	x0, [x0, #152]
  439704:	bl	419740 <BIO_printf@plt>
  439708:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  43970c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439710:	mov	x3, x25
  439714:	mov	w2, w26
  439718:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43971c:	ldr	x0, [x0, #152]
  439720:	add	x1, x1, #0x680
  439724:	bl	419740 <BIO_printf@plt>
  439728:	b	439518 <ASN1_generate_nconf@plt+0x1aba8>
  43972c:	nop
  439730:	stp	x29, x30, [sp, #-64]!
  439734:	mov	x29, sp
  439738:	str	xzr, [sp, #56]
  43973c:	cbz	x0, 439794 <ASN1_generate_nconf@plt+0x1ae24>
  439740:	stp	x19, x20, [sp, #16]
  439744:	mov	x20, x1
  439748:	mov	x19, x0
  43974c:	add	x1, sp, #0x34
  439750:	mov	x0, x20
  439754:	stp	x21, x22, [sp, #32]
  439758:	mov	x22, x2
  43975c:	mov	x21, x3
  439760:	bl	41e770 <EVP_PKEY_get_default_digest_nid@plt>
  439764:	cmp	w0, #0x2
  439768:	b.eq	4397f0 <ASN1_generate_nconf@plt+0x1ae80>  // b.none
  43976c:	mov	x0, x19
  439770:	mov	x4, x20
  439774:	mov	x2, x22
  439778:	add	x1, sp, #0x38
  43977c:	mov	x3, #0x0                   	// #0
  439780:	mov	w19, #0x0                   	// #0
  439784:	bl	41a7d0 <EVP_DigestSignInit@plt>
  439788:	cbnz	w0, 4397bc <ASN1_generate_nconf@plt+0x1ae4c>
  43978c:	ldp	x19, x20, [sp, #16]
  439790:	ldp	x21, x22, [sp, #32]
  439794:	mov	w0, #0x0                   	// #0
  439798:	ldp	x29, x30, [sp], #64
  43979c:	ret
  4397a0:	bl	419630 <OPENSSL_sk_value@plt>
  4397a4:	mov	x1, x0
  4397a8:	mov	x20, x0
  4397ac:	ldr	x0, [sp, #56]
  4397b0:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  4397b4:	cmp	w0, #0x0
  4397b8:	b.le	439820 <ASN1_generate_nconf@plt+0x1aeb0>
  4397bc:	mov	x0, x21
  4397c0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4397c4:	mov	w2, w0
  4397c8:	mov	w1, w19
  4397cc:	cmp	w19, w2
  4397d0:	mov	x0, x21
  4397d4:	add	w19, w19, #0x1
  4397d8:	b.lt	4397a0 <ASN1_generate_nconf@plt+0x1ae30>  // b.tstop
  4397dc:	mov	w0, #0x1                   	// #1
  4397e0:	ldp	x19, x20, [sp, #16]
  4397e4:	ldp	x21, x22, [sp, #32]
  4397e8:	ldp	x29, x30, [sp], #64
  4397ec:	ret
  4397f0:	ldr	w0, [sp, #52]
  4397f4:	mov	x4, x20
  4397f8:	add	x1, sp, #0x38
  4397fc:	mov	x3, #0x0                   	// #0
  439800:	cmp	w0, #0x0
  439804:	mov	x0, x19
  439808:	csel	x22, x22, xzr, ne  // ne = any
  43980c:	mov	w19, #0x0                   	// #0
  439810:	mov	x2, x22
  439814:	bl	41a7d0 <EVP_DigestSignInit@plt>
  439818:	cbnz	w0, 4397bc <ASN1_generate_nconf@plt+0x1ae4c>
  43981c:	b	43978c <ASN1_generate_nconf@plt+0x1ae1c>
  439820:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439824:	mov	x2, x20
  439828:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43982c:	add	x1, x1, #0x530
  439830:	ldr	x0, [x19, #152]
  439834:	bl	419740 <BIO_printf@plt>
  439838:	ldr	x0, [x19, #152]
  43983c:	bl	41e7f0 <ERR_print_errors@plt>
  439840:	mov	w0, #0x0                   	// #0
  439844:	ldp	x19, x20, [sp, #16]
  439848:	ldp	x21, x22, [sp, #32]
  43984c:	ldp	x29, x30, [sp], #64
  439850:	ret
  439854:	nop
  439858:	stp	x29, x30, [sp, #-112]!
  43985c:	mov	x29, sp
  439860:	stp	x23, x24, [sp, #48]
  439864:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439868:	mov	x23, x1
  43986c:	ldr	w8, [x24, #2456]
  439870:	stp	x19, x20, [sp, #16]
  439874:	mov	x20, x2
  439878:	mov	x19, x5
  43987c:	stp	x21, x22, [sp, #32]
  439880:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439884:	mov	w22, w4
  439888:	stp	x25, x26, [sp, #64]
  43988c:	mov	x26, x0
  439890:	mov	w25, w3
  439894:	stp	x27, x28, [sp, #80]
  439898:	mov	x27, x6
  43989c:	str	x7, [sp, #104]
  4398a0:	ldr	x0, [x21, #152]
  4398a4:	cbz	w8, 439998 <ASN1_generate_nconf@plt+0x1b028>
  4398a8:	mov	x3, #0x0                   	// #0
  4398ac:	mov	x2, #0x0                   	// #0
  4398b0:	mov	w1, #0xb                   	// #11
  4398b4:	bl	41de90 <BIO_ctrl@plt>
  4398b8:	cbz	x20, 4399c4 <ASN1_generate_nconf@plt+0x1b054>
  4398bc:	mov	x0, x20
  4398c0:	bl	41e440 <strlen@plt>
  4398c4:	mov	x28, x0
  4398c8:	add	x0, x0, #0x2
  4398cc:	cmp	x0, #0x400
  4398d0:	b.hi	439a88 <ASN1_generate_nconf@plt+0x1b118>  // b.pmore
  4398d4:	mov	x2, x28
  4398d8:	mov	x1, x20
  4398dc:	mov	x0, x19
  4398e0:	bl	41a800 <memcpy@plt>
  4398e4:	mov	w0, #0xa                   	// #10
  4398e8:	strh	w0, [x19, x28]
  4398ec:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4398f0:	mov	x2, x20
  4398f4:	ldr	x0, [x21, #152]
  4398f8:	add	x1, x1, #0xa48
  4398fc:	bl	419740 <BIO_printf@plt>
  439900:	ldrb	w0, [x19]
  439904:	cbz	w0, 439ad8 <ASN1_generate_nconf@plt+0x1b168>
  439908:	cmp	w0, #0xa
  43990c:	b.eq	4399d8 <ASN1_generate_nconf@plt+0x1b068>  // b.none
  439910:	cmp	w0, #0x2e
  439914:	b.eq	439a5c <ASN1_generate_nconf@plt+0x1b0ec>  // b.none
  439918:	mov	x0, x19
  43991c:	bl	41e440 <strlen@plt>
  439920:	add	x1, x19, w0, sxtw
  439924:	ldurb	w1, [x1, #-1]
  439928:	cmp	w1, #0xa
  43992c:	b.ne	439a2c <ASN1_generate_nconf@plt+0x1b0bc>  // b.any
  439930:	subs	w1, w0, #0x1
  439934:	csel	w0, w1, wzr, pl  // pl = nfrst
  439938:	cmp	w25, w0
  43993c:	strb	wzr, [x19, w1, sxtw]
  439940:	b.gt	439970 <ASN1_generate_nconf@plt+0x1b000>
  439944:	cmp	w22, #0x0
  439948:	mov	w0, #0x2                   	// #2
  43994c:	ccmp	w1, w22, #0x4, ge  // ge = tcont
  439950:	b.gt	439b00 <ASN1_generate_nconf@plt+0x1b190>
  439954:	ldp	x19, x20, [sp, #16]
  439958:	ldp	x21, x22, [sp, #32]
  43995c:	ldp	x23, x24, [sp, #48]
  439960:	ldp	x25, x26, [sp, #64]
  439964:	ldp	x27, x28, [sp, #80]
  439968:	ldp	x29, x30, [sp], #112
  43996c:	ret
  439970:	ldr	x0, [x21, #152]
  439974:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439978:	mov	w2, w25
  43997c:	add	x1, x1, #0x7a0
  439980:	bl	419740 <BIO_printf@plt>
  439984:	ldr	w0, [x24, #2456]
  439988:	cmp	w0, #0x0
  43998c:	ccmp	x20, #0x0, #0x0, eq  // eq = none
  439990:	b.ne	439ad8 <ASN1_generate_nconf@plt+0x1b168>  // b.any
  439994:	ldr	x0, [x21, #152]
  439998:	mov	x3, x23
  43999c:	mov	x2, x26
  4399a0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4399a4:	add	x1, x1, #0x760
  4399a8:	bl	419740 <BIO_printf@plt>
  4399ac:	ldr	x0, [x21, #152]
  4399b0:	mov	x3, #0x0                   	// #0
  4399b4:	mov	x2, #0x0                   	// #0
  4399b8:	mov	w1, #0xb                   	// #11
  4399bc:	bl	41de90 <BIO_ctrl@plt>
  4399c0:	cbnz	x20, 4398bc <ASN1_generate_nconf@plt+0x1af4c>
  4399c4:	ldr	w0, [x24, #2456]
  4399c8:	strb	wzr, [x19]
  4399cc:	cbz	w0, 439ae0 <ASN1_generate_nconf@plt+0x1b170>
  4399d0:	mov	w0, #0xa                   	// #10
  4399d4:	strh	w0, [x19]
  4399d8:	cbz	x23, 439a68 <ASN1_generate_nconf@plt+0x1b0f8>
  4399dc:	ldrb	w0, [x23]
  4399e0:	cbz	w0, 439a68 <ASN1_generate_nconf@plt+0x1b0f8>
  4399e4:	mov	x0, x23
  4399e8:	bl	41e440 <strlen@plt>
  4399ec:	mov	x28, x0
  4399f0:	add	x0, x0, #0x2
  4399f4:	cmp	x0, #0x400
  4399f8:	b.hi	439ac0 <ASN1_generate_nconf@plt+0x1b150>  // b.pmore
  4399fc:	mov	x1, x23
  439a00:	mov	x2, x28
  439a04:	mov	x0, x19
  439a08:	bl	41a800 <memcpy@plt>
  439a0c:	mov	w0, #0xa                   	// #10
  439a10:	strh	w0, [x19, x28]
  439a14:	mov	x0, x19
  439a18:	bl	41e440 <strlen@plt>
  439a1c:	add	x1, x19, w0, sxtw
  439a20:	ldurb	w1, [x1, #-1]
  439a24:	cmp	w1, #0xa
  439a28:	b.eq	439930 <ASN1_generate_nconf@plt+0x1afc0>  // b.none
  439a2c:	ldr	x0, [x21, #152]
  439a30:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439a34:	add	x1, x1, #0x788
  439a38:	bl	419740 <BIO_printf@plt>
  439a3c:	mov	w0, #0x0                   	// #0
  439a40:	ldp	x19, x20, [sp, #16]
  439a44:	ldp	x21, x22, [sp, #32]
  439a48:	ldp	x23, x24, [sp, #48]
  439a4c:	ldp	x25, x26, [sp, #64]
  439a50:	ldp	x27, x28, [sp, #80]
  439a54:	ldp	x29, x30, [sp], #112
  439a58:	ret
  439a5c:	ldrb	w0, [x19, #1]
  439a60:	cmp	w0, #0xa
  439a64:	b.ne	439918 <ASN1_generate_nconf@plt+0x1afa8>  // b.any
  439a68:	mov	w0, #0x1                   	// #1
  439a6c:	ldp	x19, x20, [sp, #16]
  439a70:	ldp	x21, x22, [sp, #32]
  439a74:	ldp	x23, x24, [sp, #48]
  439a78:	ldp	x25, x26, [sp, #64]
  439a7c:	ldp	x27, x28, [sp, #80]
  439a80:	ldp	x29, x30, [sp], #112
  439a84:	ret
  439a88:	ldr	x0, [x21, #152]
  439a8c:	mov	x3, x20
  439a90:	mov	x2, x27
  439a94:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439a98:	add	x1, x1, #0x770
  439a9c:	bl	419740 <BIO_printf@plt>
  439aa0:	mov	w0, #0x0                   	// #0
  439aa4:	ldp	x19, x20, [sp, #16]
  439aa8:	ldp	x21, x22, [sp, #32]
  439aac:	ldp	x23, x24, [sp, #48]
  439ab0:	ldp	x25, x26, [sp, #64]
  439ab4:	ldp	x27, x28, [sp, #80]
  439ab8:	ldp	x29, x30, [sp], #112
  439abc:	ret
  439ac0:	ldr	x0, [x21, #152]
  439ac4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439ac8:	ldr	x2, [sp, #104]
  439acc:	mov	x3, x23
  439ad0:	add	x1, x1, #0x770
  439ad4:	bl	419740 <BIO_printf@plt>
  439ad8:	mov	w0, #0x0                   	// #0
  439adc:	b	439954 <ASN1_generate_nconf@plt+0x1afe4>
  439ae0:	adrp	x2, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  439ae4:	mov	x0, x19
  439ae8:	mov	w1, #0x400                 	// #1024
  439aec:	ldr	x2, [x2, #4056]
  439af0:	bl	419a80 <fgets@plt>
  439af4:	cbnz	x0, 439900 <ASN1_generate_nconf@plt+0x1af90>
  439af8:	mov	w0, #0x0                   	// #0
  439afc:	b	439954 <ASN1_generate_nconf@plt+0x1afe4>
  439b00:	ldr	x0, [x21, #152]
  439b04:	mov	w2, w22
  439b08:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439b0c:	add	x1, x1, #0x7e0
  439b10:	bl	419740 <BIO_printf@plt>
  439b14:	b	439984 <ASN1_generate_nconf@plt+0x1b014>
  439b18:	stp	x29, x30, [sp, #-48]!
  439b1c:	mov	x29, sp
  439b20:	stp	x19, x20, [sp, #16]
  439b24:	mov	x19, x1
  439b28:	mov	x20, x2
  439b2c:	stp	x21, x22, [sp, #32]
  439b30:	mov	x21, x3
  439b34:	mov	x22, x0
  439b38:	bl	41bea0 <EVP_MD_CTX_new@plt>
  439b3c:	mov	x2, x20
  439b40:	mov	x1, x19
  439b44:	mov	x3, x21
  439b48:	mov	x20, x0
  439b4c:	bl	439730 <ASN1_generate_nconf@plt+0x1adc0>
  439b50:	mov	w19, w0
  439b54:	cmp	w0, #0x0
  439b58:	b.le	439b6c <ASN1_generate_nconf@plt+0x1b1fc>
  439b5c:	mov	x0, x22
  439b60:	mov	x1, x20
  439b64:	bl	41dfa0 <X509_sign_ctx@plt>
  439b68:	mov	w19, w0
  439b6c:	mov	x0, x20
  439b70:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  439b74:	cmp	w19, #0x0
  439b78:	cset	w0, gt
  439b7c:	ldp	x19, x20, [sp, #16]
  439b80:	ldp	x21, x22, [sp, #32]
  439b84:	ldp	x29, x30, [sp], #48
  439b88:	ret
  439b8c:	nop
  439b90:	sub	sp, sp, #0x640
  439b94:	mov	w2, #0xffffffff            	// #-1
  439b98:	stp	x29, x30, [sp]
  439b9c:	mov	x29, sp
  439ba0:	stp	x19, x20, [sp, #16]
  439ba4:	mov	w19, w0
  439ba8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439bac:	stp	x27, x28, [sp, #80]
  439bb0:	mov	x28, x1
  439bb4:	mov	x1, #0xffffffffffffffff    	// #-1
  439bb8:	ldr	x0, [x0, #176]
  439bbc:	str	x0, [sp, #152]
  439bc0:	mov	w0, #0x8005                	// #32773
  439bc4:	str	w0, [sp, #388]
  439bc8:	str	w0, [sp, #392]
  439bcc:	mov	w20, #0x0                   	// #0
  439bd0:	str	w0, [sp, #396]
  439bd4:	mov	x0, #0x1001                	// #4097
  439bd8:	stp	x21, x22, [sp, #32]
  439bdc:	mov	x27, #0x0                   	// #0
  439be0:	mov	w21, #0x0                   	// #0
  439be4:	stp	x23, x24, [sp, #48]
  439be8:	adrp	x23, 473000 <ASN1_generate_nconf@plt+0x54690>
  439bec:	add	x23, x23, #0x668
  439bf0:	stp	x25, x26, [sp, #64]
  439bf4:	adrp	x26, 474000 <ASN1_generate_nconf@plt+0x55690>
  439bf8:	add	x26, x26, #0x550
  439bfc:	str	x0, [sp, #272]
  439c00:	mov	x24, #0x0                   	// #0
  439c04:	str	wzr, [sp, #280]
  439c08:	str	wzr, [sp, #284]
  439c0c:	str	wzr, [sp, #304]
  439c10:	str	wzr, [sp, #312]
  439c14:	str	wzr, [sp, #316]
  439c18:	str	w2, [sp, #384]
  439c1c:	stp	xzr, xzr, [sp, #400]
  439c20:	stp	xzr, xzr, [sp, #416]
  439c24:	stp	xzr, x1, [sp, #432]
  439c28:	str	xzr, [sp, #448]
  439c2c:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  439c30:	mov	x1, x0
  439c34:	mov	w0, w19
  439c38:	adrp	x19, 474000 <ASN1_generate_nconf@plt+0x55690>
  439c3c:	add	x19, x19, #0x4f8
  439c40:	mov	x2, x26
  439c44:	str	x1, [sp, #320]
  439c48:	mov	x1, x28
  439c4c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  439c50:	stp	xzr, xzr, [sp, #104]
  439c54:	stp	xzr, xzr, [sp, #120]
  439c58:	stp	xzr, xzr, [sp, #136]
  439c5c:	str	x0, [sp, #160]
  439c60:	str	wzr, [sp, #168]
  439c64:	str	wzr, [sp, #176]
  439c68:	stp	xzr, xzr, [sp, #184]
  439c6c:	str	xzr, [sp, #200]
  439c70:	str	wzr, [sp, #212]
  439c74:	stp	xzr, xzr, [sp, #216]
  439c78:	stp	xzr, xzr, [sp, #232]
  439c7c:	stp	wzr, wzr, [sp, #248]
  439c80:	stp	xzr, xzr, [sp, #256]
  439c84:	str	xzr, [sp, #288]
  439c88:	str	wzr, [sp, #296]
  439c8c:	str	wzr, [sp, #300]
  439c90:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  439c94:	mov	w1, w0
  439c98:	cbz	w0, 439cd8 <ASN1_generate_nconf@plt+0x1b368>
  439c9c:	cmp	w1, #0x28
  439ca0:	b.gt	43a094 <ASN1_generate_nconf@plt+0x1b724>
  439ca4:	cmn	w1, #0x1
  439ca8:	b.lt	439c90 <ASN1_generate_nconf@plt+0x1b320>  // b.tstop
  439cac:	add	w1, w1, #0x1
  439cb0:	cmp	w1, #0x29
  439cb4:	b.hi	439c90 <ASN1_generate_nconf@plt+0x1b320>  // b.pmore
  439cb8:	ldrh	w0, [x19, w1, uxtw #1]
  439cbc:	adr	x1, 439cc8 <ASN1_generate_nconf@plt+0x1b358>
  439cc0:	add	x0, x1, w0, sxth #2
  439cc4:	br	x0
  439cc8:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  439ccc:	mov	w20, #0x1                   	// #1
  439cd0:	mov	w1, w0
  439cd4:	cbnz	w0, 439c9c <ASN1_generate_nconf@plt+0x1b32c>
  439cd8:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  439cdc:	mov	w28, w0
  439ce0:	cbnz	w0, 439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  439ce4:	ldr	w0, [sp, #176]
  439ce8:	ldr	w1, [sp, #168]
  439cec:	cmp	w0, #0x0
  439cf0:	eor	w0, w1, #0x1
  439cf4:	str	w0, [sp, #328]
  439cf8:	str	w0, [sp, #368]
  439cfc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  439d00:	b.ne	43a7a8 <ASN1_generate_nconf@plt+0x1be38>  // b.any
  439d04:	ldr	x0, [sp, #184]
  439d08:	cmp	x0, #0x0
  439d0c:	ldr	w0, [sp, #168]
  439d10:	str	w0, [sp, #332]
  439d14:	csel	w22, w0, wzr, eq  // eq = none
  439d18:	cbnz	w22, 43a7a0 <ASN1_generate_nconf@plt+0x1be30>
  439d1c:	mov	w22, w20
  439d20:	ldp	x1, x0, [sp, #192]
  439d24:	add	x3, sp, #0x1b0
  439d28:	ldr	x4, [sp, #400]
  439d2c:	add	x2, sp, #0x1a8
  439d30:	str	x4, [sp, #192]
  439d34:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  439d38:	cbz	w0, 43aca0 <ASN1_generate_nconf@plt+0x1c330>
  439d3c:	ldr	w0, [sp, #212]
  439d40:	cbnz	w0, 43ac40 <ASN1_generate_nconf@plt+0x1c2d0>
  439d44:	ldr	x0, [sp, #152]
  439d48:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  439d4c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439d50:	add	x1, x1, #0x998
  439d54:	str	x0, [x1, #8]
  439d58:	ldr	x1, [sp, #128]
  439d5c:	cbz	x1, 439d88 <ASN1_generate_nconf@plt+0x1b418>
  439d60:	ldr	x0, [sp, #128]
  439d64:	mov	x1, #0x0                   	// #0
  439d68:	bl	45a800 <ASN1_generate_nconf@plt+0x3be90>
  439d6c:	mov	x1, x0
  439d70:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439d74:	add	x0, x0, #0x998
  439d78:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439d7c:	add	x2, x2, #0x998
  439d80:	ldr	x0, [x0, #8]
  439d84:	str	x1, [x2, #16]
  439d88:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439d8c:	ldr	x2, [sp, #152]
  439d90:	ldr	x1, [x1, #176]
  439d94:	cmp	x1, x2
  439d98:	b.eq	439db0 <ASN1_generate_nconf@plt+0x1b440>  // b.none
  439d9c:	bl	45e560 <ASN1_generate_nconf@plt+0x3fbf0>
  439da0:	cbz	w0, 43a0a8 <ASN1_generate_nconf@plt+0x1b738>
  439da4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439da8:	add	x0, x0, #0x998
  439dac:	ldr	x0, [x0, #8]
  439db0:	cbz	x0, 439df4 <ASN1_generate_nconf@plt+0x1b484>
  439db4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  439db8:	mov	x1, #0x0                   	// #0
  439dbc:	add	x2, x2, #0x438
  439dc0:	bl	41d030 <NCONF_get_string@plt>
  439dc4:	cbz	x0, 43b07c <ASN1_generate_nconf@plt+0x1c70c>
  439dc8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  439dcc:	add	x1, x1, #0x640
  439dd0:	bl	41b1c0 <BIO_new_file@plt>
  439dd4:	mov	x19, x0
  439dd8:	cbz	x0, 439de8 <ASN1_generate_nconf@plt+0x1b478>
  439ddc:	bl	41ce90 <OBJ_create_objects@plt>
  439de0:	mov	x0, x19
  439de4:	bl	41df00 <BIO_free@plt>
  439de8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439dec:	add	x0, x0, #0x998
  439df0:	ldr	x0, [x0, #8]
  439df4:	bl	45a8f8 <ASN1_generate_nconf@plt+0x3bf88>
  439df8:	cbz	w0, 43a0a8 <ASN1_generate_nconf@plt+0x1b738>
  439dfc:	ldr	x0, [sp, #408]
  439e00:	cbz	x0, 43ad3c <ASN1_generate_nconf@plt+0x1c3cc>
  439e04:	ldr	x0, [sp, #216]
  439e08:	cbz	x0, 43b018 <ASN1_generate_nconf@plt+0x1c6a8>
  439e0c:	mov	x3, #0x0                   	// #0
  439e10:	mov	x2, #0x0                   	// #0
  439e14:	add	x0, sp, #0x240
  439e18:	mov	w5, #0x1                   	// #1
  439e1c:	mov	x4, #0x0                   	// #0
  439e20:	mov	x1, #0x0                   	// #0
  439e24:	bl	41b1f0 <X509V3_set_ctx@plt>
  439e28:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439e2c:	add	x0, x0, #0x998
  439e30:	ldr	x1, [x0, #8]
  439e34:	add	x0, sp, #0x240
  439e38:	bl	419ae0 <X509V3_set_nconf@plt>
  439e3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439e40:	add	x0, x0, #0x998
  439e44:	ldr	x2, [sp, #216]
  439e48:	add	x1, sp, #0x240
  439e4c:	ldr	x0, [x0, #8]
  439e50:	mov	x3, #0x0                   	// #0
  439e54:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  439e58:	cbz	w0, 43a814 <ASN1_generate_nconf@plt+0x1bea4>
  439e5c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439e60:	add	x0, x0, #0x998
  439e64:	ldr	x0, [x0, #16]
  439e68:	cbz	x0, 43a3f8 <ASN1_generate_nconf@plt+0x1ba88>
  439e6c:	mov	x3, #0x0                   	// #0
  439e70:	mov	x2, #0x0                   	// #0
  439e74:	add	x0, sp, #0x240
  439e78:	mov	w5, #0x1                   	// #1
  439e7c:	mov	x4, #0x0                   	// #0
  439e80:	mov	x1, #0x0                   	// #0
  439e84:	bl	41b1f0 <X509V3_set_ctx@plt>
  439e88:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439e8c:	add	x0, x0, #0x998
  439e90:	ldr	x1, [x0, #16]
  439e94:	add	x0, sp, #0x240
  439e98:	bl	419ae0 <X509V3_set_nconf@plt>
  439e9c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439ea0:	add	x0, x0, #0x998
  439ea4:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  439ea8:	add	x1, sp, #0x240
  439eac:	add	x2, x2, #0x2b0
  439eb0:	mov	x3, #0x0                   	// #0
  439eb4:	ldr	x0, [x0, #16]
  439eb8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  439ebc:	cbnz	w0, 43a3f8 <ASN1_generate_nconf@plt+0x1ba88>
  439ec0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  439ec4:	add	x1, x1, #0x8c8
  439ec8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439ecc:	mov	w28, #0x1                   	// #1
  439ed0:	ldr	x0, [x7, #152]
  439ed4:	mov	x26, #0x0                   	// #0
  439ed8:	stp	xzr, xzr, [sp, #152]
  439edc:	str	x7, [sp, #168]
  439ee0:	bl	419740 <BIO_printf@plt>
  439ee4:	mov	x19, #0x0                   	// #0
  439ee8:	mov	x24, #0x0                   	// #0
  439eec:	mov	x22, #0x0                   	// #0
  439ef0:	mov	x25, #0x0                   	// #0
  439ef4:	ldr	x7, [sp, #168]
  439ef8:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  439efc:	mov	w21, #0x1                   	// #1
  439f00:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  439f04:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  439f08:	mov	x25, x0
  439f0c:	cbnz	x27, 439f30 <ASN1_generate_nconf@plt+0x1b5c0>
  439f10:	b	43a74c <ASN1_generate_nconf@plt+0x1bddc>
  439f14:	bl	41a8c0 <__ctype_b_loc@plt>
  439f18:	ubfiz	x22, x22, #1, #8
  439f1c:	ldr	x0, [x0]
  439f20:	ldrh	w0, [x0, x22]
  439f24:	tbz	w0, #13, 439f38 <ASN1_generate_nconf@plt+0x1b5c8>
  439f28:	ldrb	w0, [x25, #1]!
  439f2c:	cbz	w0, 439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  439f30:	ldrb	w22, [x25]
  439f34:	cbnz	w22, 439f14 <ASN1_generate_nconf@plt+0x1b5a4>
  439f38:	mov	x0, x25
  439f3c:	mov	w1, #0x3d                  	// #61
  439f40:	bl	41d830 <strchr@plt>
  439f44:	cbnz	x0, 43a358 <ASN1_generate_nconf@plt+0x1b9e8>
  439f48:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439f4c:	ldr	x0, [x7, #152]
  439f50:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  439f54:	ldr	x2, [sp, #160]
  439f58:	add	x1, x1, #0x238
  439f5c:	str	xzr, [sp, #152]
  439f60:	mov	w28, #0x1                   	// #1
  439f64:	str	x7, [sp, #168]
  439f68:	mov	x26, #0x0                   	// #0
  439f6c:	bl	419740 <BIO_printf@plt>
  439f70:	mov	x19, #0x0                   	// #0
  439f74:	ldr	x7, [sp, #168]
  439f78:	mov	x24, #0x0                   	// #0
  439f7c:	mov	x22, #0x0                   	// #0
  439f80:	mov	x25, #0x0                   	// #0
  439f84:	str	xzr, [sp, #160]
  439f88:	ldr	x0, [x7, #152]
  439f8c:	bl	41e7f0 <ERR_print_errors@plt>
  439f90:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439f94:	add	x0, x0, #0x998
  439f98:	ldr	x0, [x0, #8]
  439f9c:	bl	419f60 <NCONF_free@plt>
  439fa0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  439fa4:	add	x0, x0, #0x998
  439fa8:	ldr	x0, [x0, #16]
  439fac:	bl	419f60 <NCONF_free@plt>
  439fb0:	ldr	x0, [sp, #128]
  439fb4:	bl	41df00 <BIO_free@plt>
  439fb8:	mov	x0, x25
  439fbc:	bl	41df00 <BIO_free@plt>
  439fc0:	mov	x0, x22
  439fc4:	bl	41ce30 <BIO_free_all@plt>
  439fc8:	ldr	x0, [sp, #400]
  439fcc:	bl	41d9c0 <EVP_PKEY_free@plt>
  439fd0:	mov	x0, x24
  439fd4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  439fd8:	ldr	x0, [sp, #104]
  439fdc:	bl	41ddd0 <OPENSSL_sk_free@plt>
  439fe0:	ldr	x0, [sp, #112]
  439fe4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  439fe8:	adrp	x1, 439000 <ASN1_generate_nconf@plt+0x1a690>
  439fec:	add	x1, x1, #0x270
  439ff0:	mov	x0, x27
  439ff4:	bl	41e030 <OPENSSL_LH_doall@plt>
  439ff8:	mov	x0, x27
  439ffc:	bl	41af70 <OPENSSL_LH_free@plt>
  43a000:	ldr	x0, [sp, #136]
  43a004:	bl	41c930 <ENGINE_free@plt>
  43a008:	ldr	x0, [sp, #416]
  43a00c:	mov	x1, x23
  43a010:	mov	w2, #0x3cc                 	// #972
  43a014:	bl	41b1e0 <CRYPTO_free@plt>
  43a018:	mov	x0, x26
  43a01c:	bl	41b8f0 <X509_REQ_free@plt>
  43a020:	mov	x0, x19
  43a024:	bl	41e260 <X509_free@plt>
  43a028:	ldr	x0, [sp, #120]
  43a02c:	bl	41b800 <ASN1_INTEGER_free@plt>
  43a030:	ldr	x0, [sp, #144]
  43a034:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  43a038:	ldr	x1, [sp, #160]
  43a03c:	ldr	x0, [sp, #424]
  43a040:	cmp	x0, x1
  43a044:	b.eq	43a054 <ASN1_generate_nconf@plt+0x1b6e4>  // b.none
  43a048:	mov	x1, x23
  43a04c:	mov	w2, #0x3d2                 	// #978
  43a050:	bl	41b1e0 <CRYPTO_free@plt>
  43a054:	ldr	x1, [sp, #152]
  43a058:	ldr	x0, [sp, #432]
  43a05c:	cmp	x0, x1
  43a060:	b.eq	43a070 <ASN1_generate_nconf@plt+0x1b700>  // b.none
  43a064:	mov	x1, x23
  43a068:	mov	w2, #0x3d4                 	// #980
  43a06c:	bl	41b1e0 <CRYPTO_free@plt>
  43a070:	mov	w0, w28
  43a074:	ldp	x29, x30, [sp]
  43a078:	ldp	x19, x20, [sp, #16]
  43a07c:	ldp	x21, x22, [sp, #32]
  43a080:	ldp	x23, x24, [sp, #48]
  43a084:	ldp	x25, x26, [sp, #64]
  43a088:	ldp	x27, x28, [sp, #80]
  43a08c:	add	sp, sp, #0x640
  43a090:	ret
  43a094:	sub	w1, w1, #0x5dd
  43a098:	cmp	w1, #0x1
  43a09c:	b.hi	439c90 <ASN1_generate_nconf@plt+0x1b320>  // b.pmore
  43a0a0:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  43a0a4:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a0a8:	mov	w28, #0x1                   	// #1
  43a0ac:	b	43a3d8 <ASN1_generate_nconf@plt+0x1ba68>
  43a0b0:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  43a0b4:	add	x1, sp, #0x198
  43a0b8:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  43a0bc:	cbz	w0, 439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a0c0:	ldr	x0, [sp, #408]
  43a0c4:	str	x0, [sp, #264]
  43a0c8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a0cc:	mov	w0, #0x1                   	// #1
  43a0d0:	mov	w20, w0
  43a0d4:	str	w0, [sp, #316]
  43a0d8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a0dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a0e0:	str	x0, [sp, #224]
  43a0e4:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a0e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a0ec:	str	x0, [sp, #216]
  43a0f0:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a0f4:	ldr	x0, [sp, #120]
  43a0f8:	cbnz	x0, 43b100 <ASN1_generate_nconf@plt+0x1c790>
  43a0fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a100:	mov	x1, x0
  43a104:	mov	x0, #0x0                   	// #0
  43a108:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  43a10c:	str	x0, [sp, #120]
  43a110:	cbnz	x0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a114:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a118:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a11c:	mov	w2, #0xa                   	// #10
  43a120:	mov	x1, #0x0                   	// #0
  43a124:	bl	41d2c0 <strtol@plt>
  43a128:	str	w0, [sp, #176]
  43a12c:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a130:	mov	w0, #0x1                   	// #1
  43a134:	str	w0, [sp, #296]
  43a138:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a13c:	mov	w0, #0x1                   	// #1
  43a140:	str	w0, [sp, #168]
  43a144:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a148:	mov	w0, #0x1                   	// #1
  43a14c:	str	w0, [sp, #284]
  43a150:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a154:	mov	w0, #0x1                   	// #1
  43a158:	str	w0, [sp, #280]
  43a15c:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a160:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a164:	str	x0, [sp, #240]
  43a168:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a16c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a170:	mov	x1, x0
  43a174:	add	x0, sp, #0x1c0
  43a178:	bl	45aea8 <ASN1_generate_nconf@plt+0x3c538>
  43a17c:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a180:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a184:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a188:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  43a18c:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a190:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a194:	mov	x0, #0x1000                	// #4096
  43a198:	str	x0, [sp, #272]
  43a19c:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1a0:	mov	w0, #0x1                   	// #1
  43a1a4:	str	w0, [sp, #212]
  43a1a8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1ac:	mov	w0, #0x1                   	// #1
  43a1b0:	str	w0, [sp, #252]
  43a1b4:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1b8:	mov	w0, #0x1                   	// #1
  43a1bc:	str	w0, [sp, #304]
  43a1c0:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1c4:	mov	w0, #0x1                   	// #1
  43a1c8:	str	w0, [sp, #300]
  43a1cc:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1d0:	mov	w0, #0x1                   	// #1
  43a1d4:	str	w0, [sp, #248]
  43a1d8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1dc:	mov	w0, #0x1                   	// #1
  43a1e0:	str	w0, [sp, #312]
  43a1e4:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1e8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a1ec:	add	x0, x0, #0x998
  43a1f0:	mov	w1, #0x1                   	// #1
  43a1f4:	str	w1, [x0]
  43a1f8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a1fc:	ldr	x0, [sp, #112]
  43a200:	cbz	x0, 43a7d0 <ASN1_generate_nconf@plt+0x1be60>
  43a204:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a208:	mov	x1, x0
  43a20c:	ldr	x0, [sp, #112]
  43a210:	bl	41cf70 <OPENSSL_sk_push@plt>
  43a214:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a218:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a21c:	ldr	x0, [sp, #104]
  43a220:	cbz	x0, 43a7c0 <ASN1_generate_nconf@plt+0x1be50>
  43a224:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a228:	mov	x1, x0
  43a22c:	ldr	x0, [sp, #104]
  43a230:	bl	41cf70 <OPENSSL_sk_push@plt>
  43a234:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a238:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a23c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a240:	mov	w20, #0x1                   	// #1
  43a244:	mov	x24, x0
  43a248:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a24c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a250:	str	x0, [sp, #192]
  43a254:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a258:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a25c:	str	x0, [sp, #200]
  43a260:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a264:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a268:	str	x0, [sp, #232]
  43a26c:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a270:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a274:	str	x0, [sp, #288]
  43a278:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a27c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a280:	str	x0, [sp, #184]
  43a284:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a288:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a28c:	add	x2, sp, #0x18c
  43a290:	mov	x1, #0x7be                 	// #1982
  43a294:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43a298:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a29c:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a2a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a2a4:	str	x0, [sp, #152]
  43a2a8:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a2ac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a2b0:	str	x0, [sp, #256]
  43a2b4:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a2b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a2bc:	bl	41d8b0 <ENGINE_by_id@plt>
  43a2c0:	str	x0, [sp, #136]
  43a2c4:	cbnz	x0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a2c8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a2cc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a2d0:	ldr	x2, [x28]
  43a2d4:	add	x1, x1, #0x820
  43a2d8:	ldr	x0, [x7, #152]
  43a2dc:	str	x7, [sp, #152]
  43a2e0:	bl	419740 <BIO_printf@plt>
  43a2e4:	ldr	x7, [sp, #152]
  43a2e8:	b	439f4c <ASN1_generate_nconf@plt+0x1b5dc>
  43a2ec:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a2f0:	mov	w1, #0x0                   	// #0
  43a2f4:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  43a2f8:	str	x0, [sp, #144]
  43a2fc:	b	439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a300:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a304:	add	x2, sp, #0x188
  43a308:	mov	x1, #0x2                   	// #2
  43a30c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43a310:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a314:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a318:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43a31c:	add	x2, sp, #0x184
  43a320:	mov	x1, #0x2                   	// #2
  43a324:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43a328:	cbnz	w0, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43a32c:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a330:	mov	x0, x26
  43a334:	mov	w28, #0x0                   	// #0
  43a338:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  43a33c:	mov	x26, #0x0                   	// #0
  43a340:	mov	x19, #0x0                   	// #0
  43a344:	mov	x24, #0x0                   	// #0
  43a348:	mov	x22, #0x0                   	// #0
  43a34c:	mov	x25, #0x0                   	// #0
  43a350:	stp	xzr, xzr, [sp, #152]
  43a354:	b	439f90 <ASN1_generate_nconf@plt+0x1b620>
  43a358:	sub	x22, x0, x25
  43a35c:	mov	x1, x23
  43a360:	mov	x0, x25
  43a364:	mov	w2, #0xbd                  	// #189
  43a368:	bl	41af90 <CRYPTO_strdup@plt>
  43a36c:	mov	x25, x0
  43a370:	cbz	x0, 43acb4 <ASN1_generate_nconf@plt+0x1c344>
  43a374:	add	x22, x0, x22
  43a378:	cmp	x0, x22
  43a37c:	b.cs	43a3a4 <ASN1_generate_nconf@plt+0x1ba34>  // b.hs, b.nlast
  43a380:	bl	41a8c0 <__ctype_b_loc@plt>
  43a384:	ldr	x0, [x0]
  43a388:	b	43a398 <ASN1_generate_nconf@plt+0x1ba28>
  43a38c:	sub	x22, x22, #0x1
  43a390:	cmp	x25, x22
  43a394:	b.eq	43ad1c <ASN1_generate_nconf@plt+0x1c3ac>  // b.none
  43a398:	ldurb	w1, [x22, #-1]
  43a39c:	ldrh	w1, [x0, x1, lsl #1]
  43a3a0:	tbnz	w1, #13, 43a38c <ASN1_generate_nconf@plt+0x1ba1c>
  43a3a4:	cmp	x25, x22
  43a3a8:	b.eq	43ad1c <ASN1_generate_nconf@plt+0x1c3ac>  // b.none
  43a3ac:	strb	wzr, [x22]
  43a3b0:	mov	x1, x25
  43a3b4:	mov	x0, x27
  43a3b8:	bl	41cc20 <OPENSSL_LH_insert@plt>
  43a3bc:	mov	x22, x0
  43a3c0:	cbz	x0, 43acd4 <ASN1_generate_nconf@plt+0x1c364>
  43a3c4:	mov	x0, x22
  43a3c8:	mov	x1, x23
  43a3cc:	mov	w2, #0xcd                  	// #205
  43a3d0:	mov	w28, #0x1                   	// #1
  43a3d4:	bl	41b1e0 <CRYPTO_free@plt>
  43a3d8:	mov	x26, #0x0                   	// #0
  43a3dc:	mov	x19, #0x0                   	// #0
  43a3e0:	mov	x24, #0x0                   	// #0
  43a3e4:	mov	x22, #0x0                   	// #0
  43a3e8:	mov	x25, #0x0                   	// #0
  43a3ec:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a3f0:	stp	xzr, xzr, [sp, #152]
  43a3f4:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43a3f8:	ldr	x1, [sp, #424]
  43a3fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a400:	add	x0, x0, #0x998
  43a404:	ldr	x0, [x0, #8]
  43a408:	cbz	x1, 43a7e0 <ASN1_generate_nconf@plt+0x1be70>
  43a40c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a410:	add	x19, x1, #0x68
  43a414:	str	xzr, [sp, #160]
  43a418:	ldr	x1, [sp, #432]
  43a41c:	str	xzr, [sp, #152]
  43a420:	cbz	x1, 43b048 <ASN1_generate_nconf@plt+0x1c6d8>
  43a424:	mov	x1, x19
  43a428:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a42c:	add	x2, x2, #0x448
  43a430:	bl	41d030 <NCONF_get_string@plt>
  43a434:	mov	x25, x0
  43a438:	cbz	x0, 43b074 <ASN1_generate_nconf@plt+0x1c704>
  43a43c:	bl	41bac0 <ASN1_STRING_set_default_mask_asc@plt>
  43a440:	cbz	w0, 43b0c4 <ASN1_generate_nconf@plt+0x1c754>
  43a444:	ldr	x0, [sp, #272]
  43a448:	cmp	x0, #0x1, lsl #12
  43a44c:	b.eq	43ac8c <ASN1_generate_nconf@plt+0x1c31c>  // b.none
  43a450:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a454:	add	x0, x0, #0x998
  43a458:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a45c:	mov	x1, x19
  43a460:	add	x2, x2, #0x480
  43a464:	ldr	x0, [x0, #8]
  43a468:	bl	41d030 <NCONF_get_string@plt>
  43a46c:	cbz	x0, 43b1c0 <ASN1_generate_nconf@plt+0x1c850>
  43a470:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a474:	add	x1, x1, #0x488
  43a478:	bl	41d250 <strcmp@plt>
  43a47c:	cbz	w0, 43ac8c <ASN1_generate_nconf@plt+0x1c31c>
  43a480:	mov	w0, #0x1001                	// #4097
  43a484:	str	w0, [sp, #200]
  43a488:	mov	x0, #0x1001                	// #4097
  43a48c:	str	x0, [sp, #272]
  43a490:	ldr	x0, [sp, #224]
  43a494:	cbz	x0, 43b098 <ASN1_generate_nconf@plt+0x1c728>
  43a498:	mov	x3, #0x0                   	// #0
  43a49c:	mov	x2, #0x0                   	// #0
  43a4a0:	add	x0, sp, #0x240
  43a4a4:	mov	w5, #0x1                   	// #1
  43a4a8:	mov	x4, #0x0                   	// #0
  43a4ac:	mov	x1, #0x0                   	// #0
  43a4b0:	bl	41b1f0 <X509V3_set_ctx@plt>
  43a4b4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a4b8:	add	x0, x0, #0x998
  43a4bc:	ldr	x1, [x0, #8]
  43a4c0:	add	x0, sp, #0x240
  43a4c4:	bl	419ae0 <X509V3_set_nconf@plt>
  43a4c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a4cc:	add	x0, x0, #0x998
  43a4d0:	ldr	x2, [sp, #224]
  43a4d4:	add	x1, sp, #0x240
  43a4d8:	ldr	x0, [x0, #8]
  43a4dc:	mov	x3, #0x0                   	// #0
  43a4e0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  43a4e4:	cbz	w0, 43b128 <ASN1_generate_nconf@plt+0x1c7b8>
  43a4e8:	ldr	x0, [sp, #256]
  43a4ec:	cbz	x0, 43a52c <ASN1_generate_nconf@plt+0x1bbbc>
  43a4f0:	ldr	w1, [sp, #396]
  43a4f4:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43a4f8:	ldr	x4, [sp, #144]
  43a4fc:	add	x5, x5, #0xc88
  43a500:	ldr	x3, [sp, #424]
  43a504:	mov	w2, #0x0                   	// #0
  43a508:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  43a50c:	str	x0, [sp, #400]
  43a510:	mov	x25, x0
  43a514:	cbz	x0, 43acb8 <ASN1_generate_nconf@plt+0x1c348>
  43a518:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a51c:	add	x0, x0, #0x998
  43a520:	mov	x1, x19
  43a524:	ldr	x0, [x0, #8]
  43a528:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  43a52c:	ldr	x26, [sp, #400]
  43a530:	cmp	x26, #0x0
  43a534:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  43a538:	b.ne	43ad78 <ASN1_generate_nconf@plt+0x1c408>  // b.any
  43a53c:	cbz	w20, 43a854 <ASN1_generate_nconf@plt+0x1bee4>
  43a540:	cbz	x26, 43b6bc <ASN1_generate_nconf@plt+0x1cd4c>
  43a544:	bl	41dbe0 <X509_REQ_new@plt>
  43a548:	mov	x26, x0
  43a54c:	cbz	x0, 43a784 <ASN1_generate_nconf@plt+0x1be14>
  43a550:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a554:	add	x0, x0, #0x998
  43a558:	ldr	x3, [sp, #400]
  43a55c:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a560:	ldr	x0, [x0, #8]
  43a564:	mov	x1, x19
  43a568:	add	x2, x2, #0xbe8
  43a56c:	str	x3, [sp, #256]
  43a570:	bl	41d030 <NCONF_get_string@plt>
  43a574:	cbz	x0, 43c288 <ASN1_generate_nconf@plt+0x1d918>
  43a578:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a57c:	add	x1, x1, #0x940
  43a580:	bl	41d250 <strcmp@plt>
  43a584:	cmp	w0, #0x0
  43a588:	cset	w20, eq  // eq = none
  43a58c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a590:	add	x0, x0, #0x998
  43a594:	adrp	x22, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a598:	add	x22, x22, #0xbf0
  43a59c:	mov	x1, x19
  43a5a0:	mov	x2, x22
  43a5a4:	ldr	x0, [x0, #8]
  43a5a8:	bl	41d030 <NCONF_get_string@plt>
  43a5ac:	mov	x24, x0
  43a5b0:	cbz	x0, 43c264 <ASN1_generate_nconf@plt+0x1d8f4>
  43a5b4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a5b8:	add	x0, x0, #0x998
  43a5bc:	mov	x1, x24
  43a5c0:	ldr	x0, [x0, #8]
  43a5c4:	bl	41dd40 <NCONF_get_section@plt>
  43a5c8:	str	x0, [sp, #320]
  43a5cc:	mov	x2, x24
  43a5d0:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a5d4:	cbz	x0, 43c29c <ASN1_generate_nconf@plt+0x1d92c>
  43a5d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a5dc:	add	x0, x0, #0x998
  43a5e0:	mov	x1, x19
  43a5e4:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a5e8:	add	x2, x2, #0xc48
  43a5ec:	ldr	x0, [x0, #8]
  43a5f0:	bl	41d030 <NCONF_get_string@plt>
  43a5f4:	str	x0, [sp, #336]
  43a5f8:	cbz	x0, 43c2b8 <ASN1_generate_nconf@plt+0x1d948>
  43a5fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a600:	add	x0, x0, #0x998
  43a604:	ldr	x1, [sp, #336]
  43a608:	ldr	x0, [x0, #8]
  43a60c:	bl	41dd40 <NCONF_get_section@plt>
  43a610:	str	x0, [sp, #304]
  43a614:	cbz	x0, 43c294 <ASN1_generate_nconf@plt+0x1d924>
  43a618:	mov	x0, x26
  43a61c:	mov	x1, #0x0                   	// #0
  43a620:	bl	41d9d0 <X509_REQ_set_version@plt>
  43a624:	cbz	w0, 43c004 <ASN1_generate_nconf@plt+0x1d694>
  43a628:	ldr	x0, [sp, #240]
  43a62c:	cbz	x0, 43b918 <ASN1_generate_nconf@plt+0x1cfa8>
  43a630:	ldr	w2, [sp, #296]
  43a634:	ldr	x1, [sp, #272]
  43a638:	bl	45c470 <ASN1_generate_nconf@plt+0x3db00>
  43a63c:	mov	x19, x0
  43a640:	cbz	x0, 43c004 <ASN1_generate_nconf@plt+0x1d694>
  43a644:	mov	x1, x0
  43a648:	mov	x0, x26
  43a64c:	bl	41c300 <X509_REQ_set_subject_name@plt>
  43a650:	cbz	w0, 43b8ec <ASN1_generate_nconf@plt+0x1cf7c>
  43a654:	mov	x0, x19
  43a658:	bl	41c6e0 <X509_NAME_free@plt>
  43a65c:	ldr	x1, [sp, #256]
  43a660:	mov	x0, x26
  43a664:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43a668:	cbz	w0, 43c004 <ASN1_generate_nconf@plt+0x1d694>
  43a66c:	ldr	w0, [sp, #168]
  43a670:	cbnz	w0, 43b238 <ASN1_generate_nconf@plt+0x1c8c8>
  43a674:	add	x20, sp, #0x240
  43a678:	mov	x2, #0x0                   	// #0
  43a67c:	mov	x0, x20
  43a680:	mov	x3, x26
  43a684:	mov	w5, #0x0                   	// #0
  43a688:	mov	x4, #0x0                   	// #0
  43a68c:	mov	x1, #0x0                   	// #0
  43a690:	bl	41b1f0 <X509V3_set_ctx@plt>
  43a694:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a698:	add	x0, x0, #0x998
  43a69c:	ldr	x1, [x0, #8]
  43a6a0:	mov	x0, x20
  43a6a4:	bl	419ae0 <X509V3_set_nconf@plt>
  43a6a8:	ldr	x2, [sp, #224]
  43a6ac:	cbz	x2, 43a6cc <ASN1_generate_nconf@plt+0x1bd5c>
  43a6b0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a6b4:	add	x0, x0, #0x998
  43a6b8:	mov	x3, x26
  43a6bc:	mov	x1, x20
  43a6c0:	ldr	x0, [x0, #8]
  43a6c4:	bl	41e210 <X509V3_EXT_REQ_add_nconf@plt>
  43a6c8:	cbz	w0, 43b788 <ASN1_generate_nconf@plt+0x1ce18>
  43a6cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a6d0:	add	x0, x0, #0x998
  43a6d4:	ldr	x0, [x0, #16]
  43a6d8:	cbz	x0, 43a6f4 <ASN1_generate_nconf@plt+0x1bd84>
  43a6dc:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  43a6e0:	mov	x1, x20
  43a6e4:	mov	x3, x26
  43a6e8:	add	x2, x2, #0x2b0
  43a6ec:	bl	41e210 <X509V3_EXT_REQ_add_nconf@plt>
  43a6f0:	cbz	w0, 43b720 <ASN1_generate_nconf@plt+0x1cdb0>
  43a6f4:	ldr	x19, [sp, #400]
  43a6f8:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43a6fc:	ldr	x3, [sp, #112]
  43a700:	mov	x1, x19
  43a704:	ldr	x2, [sp, #264]
  43a708:	mov	x19, x0
  43a70c:	bl	439730 <ASN1_generate_nconf@plt+0x1adc0>
  43a710:	cmp	w0, #0x0
  43a714:	b.gt	43b30c <ASN1_generate_nconf@plt+0x1c99c>
  43a718:	mov	x0, x19
  43a71c:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43a720:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a724:	str	x7, [sp, #168]
  43a728:	ldr	x0, [x7, #152]
  43a72c:	bl	41e7f0 <ERR_print_errors@plt>
  43a730:	ldr	x7, [sp, #168]
  43a734:	mov	w28, #0x1                   	// #1
  43a738:	mov	x19, #0x0                   	// #0
  43a73c:	mov	x24, #0x0                   	// #0
  43a740:	mov	x22, #0x0                   	// #0
  43a744:	mov	x25, #0x0                   	// #0
  43a748:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43a74c:	adrp	x1, 439000 <ASN1_generate_nconf@plt+0x1a690>
  43a750:	add	x1, x1, #0x268
  43a754:	adrp	x0, 439000 <ASN1_generate_nconf@plt+0x1a690>
  43a758:	add	x0, x0, #0x330
  43a75c:	bl	41b110 <OPENSSL_LH_new@plt>
  43a760:	mov	x27, x0
  43a764:	bl	41bec0 <BIO_s_mem@plt>
  43a768:	bl	41b620 <BIO_new@plt>
  43a76c:	str	x0, [sp, #128]
  43a770:	cmp	x27, #0x0
  43a774:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  43a778:	b.ne	439f30 <ASN1_generate_nconf@plt+0x1b5c0>  // b.any
  43a77c:	mov	x26, #0x0                   	// #0
  43a780:	stp	xzr, xzr, [sp, #152]
  43a784:	mov	x19, #0x0                   	// #0
  43a788:	mov	x24, #0x0                   	// #0
  43a78c:	mov	x22, #0x0                   	// #0
  43a790:	mov	x25, #0x0                   	// #0
  43a794:	mov	w28, #0x1                   	// #1
  43a798:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a79c:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43a7a0:	mov	w20, #0x1                   	// #1
  43a7a4:	b	439d20 <ASN1_generate_nconf@plt+0x1b3b0>
  43a7a8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a7ac:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a7b0:	add	x1, x1, #0x860
  43a7b4:	ldr	x0, [x7, #152]
  43a7b8:	bl	419740 <BIO_printf@plt>
  43a7bc:	b	439d04 <ASN1_generate_nconf@plt+0x1b394>
  43a7c0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43a7c4:	str	x0, [sp, #104]
  43a7c8:	cbnz	x0, 43a224 <ASN1_generate_nconf@plt+0x1b8b4>
  43a7cc:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a7d0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43a7d4:	str	x0, [sp, #112]
  43a7d8:	cbnz	x0, 43a204 <ASN1_generate_nconf@plt+0x1b894>
  43a7dc:	b	439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43a7e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a7e4:	add	x19, x1, #0x68
  43a7e8:	mov	x1, x19
  43a7ec:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43a7f0:	add	x2, x2, #0x8f0
  43a7f4:	bl	41d030 <NCONF_get_string@plt>
  43a7f8:	str	x0, [sp, #160]
  43a7fc:	str	x0, [sp, #424]
  43a800:	cbz	x0, 43b6f0 <ASN1_generate_nconf@plt+0x1cd80>
  43a804:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a808:	add	x0, x0, #0x998
  43a80c:	ldr	x0, [x0, #8]
  43a810:	b	43a418 <ASN1_generate_nconf@plt+0x1baa8>
  43a814:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a818:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a81c:	ldr	x2, [sp, #216]
  43a820:	add	x1, x1, #0x990
  43a824:	ldr	x0, [x7, #152]
  43a828:	stp	xzr, xzr, [sp, #152]
  43a82c:	mov	w28, #0x1                   	// #1
  43a830:	str	x7, [sp, #168]
  43a834:	mov	x26, #0x0                   	// #0
  43a838:	bl	419740 <BIO_printf@plt>
  43a83c:	mov	x19, #0x0                   	// #0
  43a840:	mov	x24, #0x0                   	// #0
  43a844:	mov	x22, #0x0                   	// #0
  43a848:	mov	x25, #0x0                   	// #0
  43a84c:	ldr	x7, [sp, #168]
  43a850:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43a854:	ldr	w2, [sp, #388]
  43a858:	mov	w1, #0x72                  	// #114
  43a85c:	ldr	x0, [sp, #184]
  43a860:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  43a864:	mov	x25, x0
  43a868:	cbz	x0, 43acb8 <ASN1_generate_nconf@plt+0x1c348>
  43a86c:	ldr	w1, [sp, #388]
  43a870:	cmp	w1, #0x4
  43a874:	b.eq	43b3c8 <ASN1_generate_nconf@plt+0x1ca58>  // b.none
  43a878:	mov	x3, #0x0                   	// #0
  43a87c:	mov	x2, #0x0                   	// #0
  43a880:	mov	x1, #0x0                   	// #0
  43a884:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  43a888:	mov	x26, x0
  43a88c:	cbz	x26, 43b3f4 <ASN1_generate_nconf@plt+0x1ca84>
  43a890:	ldr	w0, [sp, #168]
  43a894:	cbz	w0, 43b374 <ASN1_generate_nconf@plt+0x1ca04>
  43a898:	ldr	x0, [sp, #400]
  43a89c:	cbz	x0, 43b6c0 <ASN1_generate_nconf@plt+0x1cd50>
  43a8a0:	bl	41c110 <X509_new@plt>
  43a8a4:	mov	x19, x0
  43a8a8:	cbz	x0, 43b160 <ASN1_generate_nconf@plt+0x1c7f0>
  43a8ac:	ldr	x0, [sp, #216]
  43a8b0:	cbz	x0, 43b42c <ASN1_generate_nconf@plt+0x1cabc>
  43a8b4:	mov	x0, x19
  43a8b8:	mov	x1, #0x2                   	// #2
  43a8bc:	bl	41caa0 <X509_set_version@plt>
  43a8c0:	cbz	w0, 43b160 <ASN1_generate_nconf@plt+0x1c7f0>
  43a8c4:	ldr	x0, [sp, #120]
  43a8c8:	cbz	x0, 43b148 <ASN1_generate_nconf@plt+0x1c7d8>
  43a8cc:	mov	x1, x0
  43a8d0:	mov	x0, x19
  43a8d4:	bl	41dae0 <X509_set_serialNumber@plt>
  43a8d8:	cbz	w0, 43b160 <ASN1_generate_nconf@plt+0x1c7f0>
  43a8dc:	mov	x0, x26
  43a8e0:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43a8e4:	mov	x1, x0
  43a8e8:	mov	x0, x19
  43a8ec:	bl	41e060 <X509_set_issuer_name@plt>
  43a8f0:	cbz	w0, 43b160 <ASN1_generate_nconf@plt+0x1c7f0>
  43a8f4:	ldr	w0, [sp, #176]
  43a8f8:	mov	w3, #0x1e                  	// #30
  43a8fc:	mov	x2, #0x0                   	// #0
  43a900:	mov	x1, #0x0                   	// #0
  43a904:	cmp	w0, #0x0
  43a908:	csel	w3, w0, w3, ne  // ne = any
  43a90c:	mov	x0, x19
  43a910:	bl	45e970 <ASN1_generate_nconf@plt+0x40000>
  43a914:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a918:	cbz	w0, 43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43a91c:	mov	x0, x26
  43a920:	str	x7, [sp, #176]
  43a924:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43a928:	mov	x1, x0
  43a92c:	mov	x0, x19
  43a930:	bl	41e110 <X509_set_subject_name@plt>
  43a934:	ldr	x7, [sp, #176]
  43a938:	cbz	w0, 43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43a93c:	mov	x0, x26
  43a940:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43a944:	mov	x1, x0
  43a948:	ldr	x7, [sp, #176]
  43a94c:	cbz	x0, 43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43a950:	mov	x0, x19
  43a954:	bl	41c140 <X509_set_pubkey@plt>
  43a958:	ldr	x7, [sp, #176]
  43a95c:	cbz	w0, 43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43a960:	add	x20, sp, #0x240
  43a964:	mov	x2, x19
  43a968:	mov	x0, x20
  43a96c:	mov	x1, x19
  43a970:	mov	w5, #0x0                   	// #0
  43a974:	mov	x4, #0x0                   	// #0
  43a978:	mov	x3, #0x0                   	// #0
  43a97c:	bl	41b1f0 <X509V3_set_ctx@plt>
  43a980:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a984:	add	x0, x0, #0x998
  43a988:	ldr	x1, [x0, #8]
  43a98c:	mov	x0, x20
  43a990:	bl	419ae0 <X509V3_set_nconf@plt>
  43a994:	ldr	x2, [sp, #216]
  43a998:	cbz	x2, 43a9bc <ASN1_generate_nconf@plt+0x1c04c>
  43a99c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a9a0:	add	x0, x0, #0x998
  43a9a4:	mov	x3, x19
  43a9a8:	mov	x1, x20
  43a9ac:	ldr	x0, [x0, #8]
  43a9b0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  43a9b4:	ldr	x7, [sp, #176]
  43a9b8:	cbz	w0, 43b8cc <ASN1_generate_nconf@plt+0x1cf5c>
  43a9bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43a9c0:	add	x0, x0, #0x998
  43a9c4:	ldr	x0, [x0, #16]
  43a9c8:	cbz	x0, 43a9e4 <ASN1_generate_nconf@plt+0x1c074>
  43a9cc:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  43a9d0:	mov	x1, x20
  43a9d4:	mov	x3, x19
  43a9d8:	add	x2, x2, #0x2b0
  43a9dc:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  43a9e0:	cbz	w0, 43b858 <ASN1_generate_nconf@plt+0x1cee8>
  43a9e4:	ldr	w0, [sp, #316]
  43a9e8:	cbz	w0, 43aa0c <ASN1_generate_nconf@plt+0x1c09c>
  43a9ec:	mov	x0, x19
  43a9f0:	mov	x4, #0x0                   	// #0
  43a9f4:	mov	w3, #0x1                   	// #1
  43a9f8:	mov	x2, #0x0                   	// #0
  43a9fc:	mov	w1, #0x3b8                 	// #952
  43aa00:	bl	41c090 <X509_add1_ext_i2d@plt>
  43aa04:	cmp	w0, #0x1
  43aa08:	b.ne	43b768 <ASN1_generate_nconf@plt+0x1cdf8>  // b.any
  43aa0c:	ldr	x3, [sp, #112]
  43aa10:	mov	x0, x19
  43aa14:	ldr	x2, [sp, #264]
  43aa18:	ldr	x1, [sp, #400]
  43aa1c:	bl	439b18 <ASN1_generate_nconf@plt+0x1b1a8>
  43aa20:	cbz	w0, 43b750 <ASN1_generate_nconf@plt+0x1cde0>
  43aa24:	ldr	x0, [sp, #240]
  43aa28:	ldr	w1, [sp, #332]
  43aa2c:	cmp	x0, #0x0
  43aa30:	cset	w0, ne  // ne = any
  43aa34:	cmp	w1, #0x0
  43aa38:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43aa3c:	b.ne	43b1f4 <ASN1_generate_nconf@plt+0x1c884>  // b.any
  43aa40:	ldr	w1, [sp, #328]
  43aa44:	and	w0, w1, w0
  43aa48:	cbz	w0, 43aa8c <ASN1_generate_nconf@plt+0x1c11c>
  43aa4c:	ldr	w0, [sp, #212]
  43aa50:	cbnz	w0, 43b490 <ASN1_generate_nconf@plt+0x1cb20>
  43aa54:	ldr	w2, [sp, #296]
  43aa58:	ldr	x0, [sp, #240]
  43aa5c:	ldr	x1, [sp, #272]
  43aa60:	bl	45c470 <ASN1_generate_nconf@plt+0x3db00>
  43aa64:	mov	x20, x0
  43aa68:	cbz	x0, 43b47c <ASN1_generate_nconf@plt+0x1cb0c>
  43aa6c:	mov	x1, x0
  43aa70:	mov	x0, x26
  43aa74:	bl	41c300 <X509_REQ_set_subject_name@plt>
  43aa78:	cbz	w0, 43b474 <ASN1_generate_nconf@plt+0x1cb04>
  43aa7c:	mov	x0, x20
  43aa80:	bl	41c6e0 <X509_NAME_free@plt>
  43aa84:	ldr	w0, [sp, #212]
  43aa88:	cbnz	w0, 43b440 <ASN1_generate_nconf@plt+0x1cad0>
  43aa8c:	ldr	w0, [sp, #300]
  43aa90:	ldr	w1, [sp, #368]
  43aa94:	ands	w20, w0, w1
  43aa98:	b.eq	43aad8 <ASN1_generate_nconf@plt+0x1c168>  // b.none
  43aa9c:	ldr	x22, [sp, #400]
  43aaa0:	cbz	x22, 43b5b0 <ASN1_generate_nconf@plt+0x1cc40>
  43aaa4:	mov	x1, x22
  43aaa8:	mov	x0, x26
  43aaac:	bl	41d1d0 <X509_REQ_verify@plt>
  43aab0:	cmp	w0, #0x0
  43aab4:	b.lt	43b59c <ASN1_generate_nconf@plt+0x1cc2c>  // b.tstop
  43aab8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43aabc:	ldr	x0, [x20, #152]
  43aac0:	b.ne	43b58c <ASN1_generate_nconf@plt+0x1cc1c>  // b.any
  43aac4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43aac8:	add	x1, x1, #0x370
  43aacc:	bl	419740 <BIO_printf@plt>
  43aad0:	ldr	x0, [x20, #152]
  43aad4:	bl	41e7f0 <ERR_print_errors@plt>
  43aad8:	ldr	w0, [sp, #284]
  43aadc:	ldr	w1, [sp, #252]
  43aae0:	eor	w0, w0, #0x1
  43aae4:	tst	w0, w1
  43aae8:	b.eq	43ab00 <ASN1_generate_nconf@plt+0x1c190>  // b.none
  43aaec:	ldr	w0, [sp, #280]
  43aaf0:	ldr	w1, [sp, #248]
  43aaf4:	orr	w0, w0, w21
  43aaf8:	orr	w0, w0, w1
  43aafc:	cbz	w0, 43b6ac <ASN1_generate_nconf@plt+0x1cd3c>
  43ab00:	ldr	x0, [sp, #232]
  43ab04:	mov	w20, #0x77                  	// #119
  43ab08:	ldr	x1, [sp, #288]
  43ab0c:	cmp	x0, #0x0
  43ab10:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  43ab14:	b.eq	43ab28 <ASN1_generate_nconf@plt+0x1c1b8>  // b.none
  43ab18:	bl	41d250 <strcmp@plt>
  43ab1c:	cmp	w0, #0x0
  43ab20:	mov	w0, #0x61                  	// #97
  43ab24:	csel	w20, w20, w0, ne  // ne = any
  43ab28:	ldr	w2, [sp, #392]
  43ab2c:	mov	w1, w20
  43ab30:	ldr	x0, [sp, #288]
  43ab34:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  43ab38:	mov	x22, x0
  43ab3c:	cbz	x0, 43b548 <ASN1_generate_nconf@plt+0x1cbd8>
  43ab40:	cbnz	w21, 43b2ec <ASN1_generate_nconf@plt+0x1c97c>
  43ab44:	ldr	w0, [sp, #284]
  43ab48:	cbz	w0, 43b244 <ASN1_generate_nconf@plt+0x1c8d4>
  43ab4c:	ldr	w0, [sp, #168]
  43ab50:	cbz	w0, 43b558 <ASN1_generate_nconf@plt+0x1cbe8>
  43ab54:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43ab58:	mov	x2, x0
  43ab5c:	ldr	x3, [sp, #448]
  43ab60:	mov	x1, x19
  43ab64:	mov	x0, x22
  43ab68:	bl	41d140 <X509_print_ex@plt>
  43ab6c:	mov	w20, w0
  43ab70:	cbz	w0, 43b7e4 <ASN1_generate_nconf@plt+0x1ce74>
  43ab74:	ldr	w0, [sp, #280]
  43ab78:	cbnz	w0, 43b25c <ASN1_generate_nconf@plt+0x1c8ec>
  43ab7c:	ldr	w0, [sp, #248]
  43ab80:	cbz	w0, 43b28c <ASN1_generate_nconf@plt+0x1c91c>
  43ab84:	mov	x0, x19
  43ab88:	bl	41c9f0 <X509_get0_pubkey@plt>
  43ab8c:	mov	x24, x0
  43ab90:	adrp	x21, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43ab94:	ldr	x3, [x21, #4048]
  43ab98:	cbz	x24, 43b878 <ASN1_generate_nconf@plt+0x1cf08>
  43ab9c:	mov	x2, #0x8                   	// #8
  43aba0:	mov	x1, #0x1                   	// #1
  43aba4:	adrp	x0, 474000 <ASN1_generate_nconf@plt+0x55690>
  43aba8:	add	x0, x0, #0x68
  43abac:	bl	41e0f0 <fwrite@plt>
  43abb0:	mov	x0, x24
  43abb4:	bl	41aa90 <EVP_PKEY_base_id@plt>
  43abb8:	cmp	w0, #0x6
  43abbc:	b.eq	43b6f8 <ASN1_generate_nconf@plt+0x1cd88>  // b.none
  43abc0:	ldr	x3, [x21, #4048]
  43abc4:	adrp	x0, 474000 <ASN1_generate_nconf@plt+0x55690>
  43abc8:	mov	x2, #0x14                  	// #20
  43abcc:	add	x0, x0, #0x78
  43abd0:	mov	x1, #0x1                   	// #1
  43abd4:	bl	41e0f0 <fwrite@plt>
  43abd8:	ldr	x1, [x21, #4048]
  43abdc:	mov	w0, #0xa                   	// #10
  43abe0:	bl	41b360 <fputc@plt>
  43abe4:	ldr	w0, [sp, #168]
  43abe8:	ldr	w1, [sp, #252]
  43abec:	orr	w0, w0, w1
  43abf0:	cbnz	w0, 43b28c <ASN1_generate_nconf@plt+0x1c91c>
  43abf4:	ldr	w0, [sp, #392]
  43abf8:	cmp	w0, #0x4
  43abfc:	b.eq	43b740 <ASN1_generate_nconf@plt+0x1cdd0>  // b.none
  43ac00:	ldr	w0, [sp, #312]
  43ac04:	mov	x1, x26
  43ac08:	cbz	w0, 43b600 <ASN1_generate_nconf@plt+0x1cc90>
  43ac0c:	mov	x0, x22
  43ac10:	bl	41b880 <PEM_write_bio_X509_REQ_NEW@plt>
  43ac14:	mov	x24, #0x0                   	// #0
  43ac18:	cbnz	w0, 439f90 <ASN1_generate_nconf@plt+0x1b620>
  43ac1c:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ac20:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43ac24:	add	x1, x1, #0x90
  43ac28:	str	x7, [sp, #168]
  43ac2c:	ldr	x0, [x7, #152]
  43ac30:	mov	w28, w20
  43ac34:	bl	419740 <BIO_printf@plt>
  43ac38:	ldr	x7, [sp, #168]
  43ac3c:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43ac40:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ac44:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43ac48:	ldr	x25, [sp, #152]
  43ac4c:	add	x1, x1, #0x408
  43ac50:	ldr	x0, [x19, #152]
  43ac54:	mov	x2, x25
  43ac58:	bl	419740 <BIO_printf@plt>
  43ac5c:	mov	x0, x25
  43ac60:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  43ac64:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ac68:	add	x1, x1, #0x998
  43ac6c:	str	x0, [x1, #8]
  43ac70:	ldr	x1, [sp, #128]
  43ac74:	cbz	x1, 439d88 <ASN1_generate_nconf@plt+0x1b418>
  43ac78:	ldr	x0, [x19, #152]
  43ac7c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43ac80:	add	x1, x1, #0x890
  43ac84:	bl	419740 <BIO_printf@plt>
  43ac88:	b	439d60 <ASN1_generate_nconf@plt+0x1b3f0>
  43ac8c:	mov	w0, #0x1000                	// #4096
  43ac90:	str	w0, [sp, #200]
  43ac94:	mov	x0, #0x1000                	// #4096
  43ac98:	str	x0, [sp, #272]
  43ac9c:	b	43a490 <ASN1_generate_nconf@plt+0x1bb20>
  43aca0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43aca4:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43aca8:	add	x1, x1, #0xc48
  43acac:	mov	w28, #0x1                   	// #1
  43acb0:	b	439ed0 <ASN1_generate_nconf@plt+0x1b560>
  43acb4:	stp	xzr, xzr, [sp, #152]
  43acb8:	mov	x26, #0x0                   	// #0
  43acbc:	mov	x19, #0x0                   	// #0
  43acc0:	mov	x24, #0x0                   	// #0
  43acc4:	mov	x22, #0x0                   	// #0
  43acc8:	mov	w28, #0x1                   	// #1
  43accc:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43acd0:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43acd4:	mov	x0, x27
  43acd8:	bl	41e1f0 <OPENSSL_LH_error@plt>
  43acdc:	cbnz	w0, 43b090 <ASN1_generate_nconf@plt+0x1c720>
  43ace0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43ace4:	mov	x2, x0
  43ace8:	ldr	x0, [sp, #128]
  43acec:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43acf0:	add	x1, x1, #0xa48
  43acf4:	bl	419740 <BIO_printf@plt>
  43acf8:	tbz	w0, #31, 439c90 <ASN1_generate_nconf@plt+0x1b320>
  43acfc:	mov	x26, #0x0                   	// #0
  43ad00:	mov	x19, #0x0                   	// #0
  43ad04:	mov	x24, #0x0                   	// #0
  43ad08:	mov	x25, #0x0                   	// #0
  43ad0c:	mov	w28, #0x1                   	// #1
  43ad10:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ad14:	stp	xzr, xzr, [sp, #152]
  43ad18:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43ad1c:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ad20:	mov	x0, x25
  43ad24:	mov	x1, x23
  43ad28:	mov	w2, #0xc5                  	// #197
  43ad2c:	str	x7, [sp, #152]
  43ad30:	bl	41b1e0 <CRYPTO_free@plt>
  43ad34:	ldr	x7, [sp, #152]
  43ad38:	b	439f4c <ASN1_generate_nconf@plt+0x1b5dc>
  43ad3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ad40:	add	x0, x0, #0x998
  43ad44:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43ad48:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ad4c:	add	x2, x2, #0x908
  43ad50:	add	x1, x1, #0x68
  43ad54:	ldr	x0, [x0, #8]
  43ad58:	bl	41d030 <NCONF_get_string@plt>
  43ad5c:	cbz	x0, 43b174 <ASN1_generate_nconf@plt+0x1c804>
  43ad60:	add	x1, sp, #0x198
  43ad64:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  43ad68:	cbz	w0, 439f48 <ASN1_generate_nconf@plt+0x1b5d8>
  43ad6c:	ldr	x0, [sp, #408]
  43ad70:	str	x0, [sp, #264]
  43ad74:	b	439e04 <ASN1_generate_nconf@plt+0x1b494>
  43ad78:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ad7c:	add	x0, x0, #0x998
  43ad80:	mov	x1, x19
  43ad84:	ldr	x0, [x0, #8]
  43ad88:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  43ad8c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ad90:	add	x0, x0, #0x998
  43ad94:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43ad98:	add	x3, sp, #0x1b8
  43ad9c:	add	x2, x2, #0x950
  43ada0:	mov	x1, x19
  43ada4:	ldr	x0, [x0, #8]
  43ada8:	bl	41b350 <NCONF_get_number_e@plt>
  43adac:	cbnz	w0, 43b120 <ASN1_generate_nconf@plt+0x1c7b0>
  43adb0:	mov	x0, #0x800                 	// #2048
  43adb4:	str	x0, [sp, #440]
  43adb8:	cbz	x24, 43b338 <ASN1_generate_nconf@plt+0x1c9c8>
  43adbc:	ldr	x4, [sp, #136]
  43adc0:	mov	x0, x24
  43adc4:	add	x3, sp, #0x1a0
  43adc8:	add	x2, sp, #0x1b8
  43adcc:	add	x1, sp, #0x180
  43add0:	bl	439338 <ASN1_generate_nconf@plt+0x1a9c8>
  43add4:	mov	x24, x0
  43add8:	cbz	x0, 43b3d8 <ASN1_generate_nconf@plt+0x1ca68>
  43addc:	ldr	w0, [sp, #384]
  43ade0:	ldr	x3, [sp, #440]
  43ade4:	cmp	w0, #0x6
  43ade8:	cset	w1, eq  // eq = none
  43adec:	cmp	x3, #0x1ff
  43adf0:	b.gt	43b38c <ASN1_generate_nconf@plt+0x1ca1c>
  43adf4:	cmp	w0, #0x74
  43adf8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43adfc:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  43ae00:	b.ne	43afcc <ASN1_generate_nconf@plt+0x1c65c>  // b.any
  43ae04:	cbz	x24, 43b60c <ASN1_generate_nconf@plt+0x1cc9c>
  43ae08:	ldr	x0, [sp, #104]
  43ae0c:	mov	x26, x7
  43ae10:	mov	w22, #0x0                   	// #0
  43ae14:	mov	x25, x0
  43ae18:	cbnz	x0, 43ae48 <ASN1_generate_nconf@plt+0x1c4d8>
  43ae1c:	b	43ae5c <ASN1_generate_nconf@plt+0x1c4ec>
  43ae20:	mov	w1, w22
  43ae24:	mov	x0, x25
  43ae28:	bl	419630 <OPENSSL_sk_value@plt>
  43ae2c:	mov	x20, x0
  43ae30:	mov	x1, x20
  43ae34:	mov	x0, x24
  43ae38:	bl	45c888 <ASN1_generate_nconf@plt+0x3df18>
  43ae3c:	cmp	w0, #0x0
  43ae40:	b.le	43b17c <ASN1_generate_nconf@plt+0x1c80c>
  43ae44:	add	w22, w22, #0x1
  43ae48:	mov	x0, x25
  43ae4c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43ae50:	cmp	w22, w0
  43ae54:	b.lt	43ae20 <ASN1_generate_nconf@plt+0x1c4b0>  // b.tstop
  43ae58:	mov	x7, x26
  43ae5c:	ldr	w1, [sp, #384]
  43ae60:	ldr	x0, [x7, #152]
  43ae64:	cmp	w1, #0x198
  43ae68:	b.eq	43b220 <ASN1_generate_nconf@plt+0x1c8b0>  // b.none
  43ae6c:	ldr	x2, [sp, #416]
  43ae70:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43ae74:	add	x1, x1, #0xb08
  43ae78:	str	x7, [sp, #184]
  43ae7c:	bl	419740 <BIO_printf@plt>
  43ae80:	ldr	x7, [sp, #184]
  43ae84:	mov	x0, x24
  43ae88:	adrp	x1, 439000 <ASN1_generate_nconf@plt+0x1a690>
  43ae8c:	add	x1, x1, #0x280
  43ae90:	str	x7, [sp, #184]
  43ae94:	bl	41dc90 <EVP_PKEY_CTX_set_cb@plt>
  43ae98:	ldr	x7, [sp, #184]
  43ae9c:	mov	x0, x24
  43aea0:	ldr	x1, [x7, #152]
  43aea4:	bl	41e1e0 <EVP_PKEY_CTX_set_app_data@plt>
  43aea8:	add	x1, sp, #0x190
  43aeac:	mov	x0, x24
  43aeb0:	bl	41c900 <EVP_PKEY_keygen@plt>
  43aeb4:	cmp	w0, #0x0
  43aeb8:	ldr	x7, [sp, #184]
  43aebc:	b.le	43b5d0 <ASN1_generate_nconf@plt+0x1cc60>
  43aec0:	mov	x0, x24
  43aec4:	str	x7, [sp, #184]
  43aec8:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  43aecc:	ldr	x0, [sp, #232]
  43aed0:	ldr	x7, [sp, #184]
  43aed4:	cbz	x0, 43b664 <ASN1_generate_nconf@plt+0x1ccf4>
  43aed8:	ldr	x0, [x7, #152]
  43aedc:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43aee0:	ldr	x2, [sp, #232]
  43aee4:	add	x1, x1, #0xd8
  43aee8:	str	x7, [sp, #184]
  43aeec:	bl	419740 <BIO_printf@plt>
  43aef0:	ldr	x7, [sp, #184]
  43aef4:	str	x7, [sp, #184]
  43aef8:	ldr	x0, [sp, #192]
  43aefc:	ldr	w1, [sp, #392]
  43af00:	cmp	x0, #0x0
  43af04:	ldr	x0, [sp, #232]
  43af08:	cset	w2, eq  // eq = none
  43af0c:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  43af10:	mov	x22, x0
  43af14:	ldr	x7, [sp, #184]
  43af18:	cbz	x0, 43b64c <ASN1_generate_nconf@plt+0x1ccdc>
  43af1c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43af20:	add	x0, x0, #0x998
  43af24:	mov	x1, x19
  43af28:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43af2c:	add	x2, x2, #0xb78
  43af30:	ldr	x0, [x0, #8]
  43af34:	bl	41d030 <NCONF_get_string@plt>
  43af38:	ldr	x7, [sp, #184]
  43af3c:	cbz	x0, 43b898 <ASN1_generate_nconf@plt+0x1cf28>
  43af40:	ldrb	w1, [x0]
  43af44:	cmp	w1, #0x6e
  43af48:	b.ne	43af6c <ASN1_generate_nconf@plt+0x1c5fc>  // b.any
  43af4c:	ldrb	w1, [x0, #1]
  43af50:	cmp	w1, #0x6f
  43af54:	b.ne	43af6c <ASN1_generate_nconf@plt+0x1c5fc>  // b.any
  43af58:	ldrb	w0, [x0, #2]
  43af5c:	cmp	w0, #0x0
  43af60:	ldr	x0, [sp, #320]
  43af64:	csel	x0, x0, xzr, ne  // ne = any
  43af68:	str	x0, [sp, #320]
  43af6c:	ldr	w0, [sp, #304]
  43af70:	mov	x24, x7
  43af74:	mov	w20, #0x0                   	// #0
  43af78:	cmp	w0, #0x0
  43af7c:	ldr	x0, [sp, #320]
  43af80:	csel	x0, x0, xzr, eq  // eq = none
  43af84:	str	x0, [sp, #320]
  43af88:	ldr	x2, [sp, #320]
  43af8c:	mov	x0, x22
  43af90:	ldr	x1, [sp, #400]
  43af94:	mov	x5, #0x0                   	// #0
  43af98:	ldr	x6, [sp, #432]
  43af9c:	mov	w4, #0x0                   	// #0
  43afa0:	mov	x3, #0x0                   	// #0
  43afa4:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  43afa8:	cbnz	w0, 43b810 <ASN1_generate_nconf@plt+0x1cea0>
  43afac:	bl	41ca60 <ERR_peek_error@plt>
  43afb0:	and	w0, w0, #0xfff
  43afb4:	cmp	w0, #0x6d
  43afb8:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  43afbc:	b.eq	43b1d8 <ASN1_generate_nconf@plt+0x1c868>  // b.none
  43afc0:	add	w20, w20, #0x1
  43afc4:	bl	41a2a0 <ERR_clear_error@plt>
  43afc8:	b	43af88 <ASN1_generate_nconf@plt+0x1c618>
  43afcc:	ldr	x0, [x7, #152]
  43afd0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43afd4:	add	x1, x1, #0x960
  43afd8:	str	x7, [sp, #168]
  43afdc:	mov	w28, #0x1                   	// #1
  43afe0:	mov	x26, #0x0                   	// #0
  43afe4:	bl	419740 <BIO_printf@plt>
  43afe8:	mov	x19, #0x0                   	// #0
  43afec:	ldr	x7, [sp, #168]
  43aff0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43aff4:	ldr	x3, [sp, #440]
  43aff8:	add	x1, x1, #0x988
  43affc:	ldr	x0, [x7, #152]
  43b000:	mov	w2, #0x200                 	// #512
  43b004:	mov	x22, #0x0                   	// #0
  43b008:	mov	x25, #0x0                   	// #0
  43b00c:	bl	419740 <BIO_printf@plt>
  43b010:	ldr	x7, [sp, #168]
  43b014:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b018:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b01c:	add	x0, x0, #0x998
  43b020:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43b024:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b028:	add	x2, x2, #0x980
  43b02c:	add	x1, x1, #0x68
  43b030:	ldr	x0, [x0, #8]
  43b034:	bl	41d030 <NCONF_get_string@plt>
  43b038:	str	x0, [sp, #216]
  43b03c:	cbnz	x0, 439e0c <ASN1_generate_nconf@plt+0x1b49c>
  43b040:	bl	41a2a0 <ERR_clear_error@plt>
  43b044:	b	439e5c <ASN1_generate_nconf@plt+0x1b4ec>
  43b048:	mov	x1, x19
  43b04c:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b050:	add	x2, x2, #0x900
  43b054:	bl	41d030 <NCONF_get_string@plt>
  43b058:	str	x0, [sp, #152]
  43b05c:	str	x0, [sp, #432]
  43b060:	cbz	x0, 43b424 <ASN1_generate_nconf@plt+0x1cab4>
  43b064:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b068:	add	x0, x0, #0x998
  43b06c:	ldr	x0, [x0, #8]
  43b070:	b	43a424 <ASN1_generate_nconf@plt+0x1bab4>
  43b074:	bl	41a2a0 <ERR_clear_error@plt>
  43b078:	b	43a444 <ASN1_generate_nconf@plt+0x1bad4>
  43b07c:	bl	41a2a0 <ERR_clear_error@plt>
  43b080:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b084:	add	x0, x0, #0x998
  43b088:	ldr	x0, [x0, #8]
  43b08c:	b	439df4 <ASN1_generate_nconf@plt+0x1b484>
  43b090:	mov	x22, x25
  43b094:	b	43a3c4 <ASN1_generate_nconf@plt+0x1ba54>
  43b098:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b09c:	add	x0, x0, #0x998
  43b0a0:	mov	x1, x19
  43b0a4:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b0a8:	add	x2, x2, #0x910
  43b0ac:	ldr	x0, [x0, #8]
  43b0b0:	bl	41d030 <NCONF_get_string@plt>
  43b0b4:	str	x0, [sp, #224]
  43b0b8:	cbnz	x0, 43a498 <ASN1_generate_nconf@plt+0x1bb28>
  43b0bc:	bl	41a2a0 <ERR_clear_error@plt>
  43b0c0:	b	43a4e8 <ASN1_generate_nconf@plt+0x1bb78>
  43b0c4:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b0c8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43b0cc:	mov	x2, x25
  43b0d0:	add	x1, x1, #0x458
  43b0d4:	ldr	x0, [x7, #152]
  43b0d8:	mov	w28, #0x1                   	// #1
  43b0dc:	str	x7, [sp, #168]
  43b0e0:	bl	419740 <BIO_printf@plt>
  43b0e4:	mov	x26, #0x0                   	// #0
  43b0e8:	mov	x19, #0x0                   	// #0
  43b0ec:	mov	x24, #0x0                   	// #0
  43b0f0:	mov	x22, #0x0                   	// #0
  43b0f4:	mov	x25, #0x0                   	// #0
  43b0f8:	ldr	x7, [sp, #168]
  43b0fc:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b100:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b104:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b108:	add	x1, x1, #0x840
  43b10c:	str	x7, [sp, #152]
  43b110:	ldr	x0, [x7, #152]
  43b114:	bl	419740 <BIO_printf@plt>
  43b118:	ldr	x7, [sp, #152]
  43b11c:	b	439f4c <ASN1_generate_nconf@plt+0x1b5dc>
  43b120:	cbnz	x24, 43adbc <ASN1_generate_nconf@plt+0x1c44c>
  43b124:	b	43addc <ASN1_generate_nconf@plt+0x1c46c>
  43b128:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b12c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b130:	mov	w28, #0x1                   	// #1
  43b134:	add	x1, x1, #0x920
  43b138:	ldr	x0, [x7, #152]
  43b13c:	str	x7, [sp, #168]
  43b140:	ldr	x2, [sp, #224]
  43b144:	b	43b0e0 <ASN1_generate_nconf@plt+0x1c770>
  43b148:	mov	x0, x19
  43b14c:	bl	41c470 <X509_get_serialNumber@plt>
  43b150:	mov	x1, x0
  43b154:	mov	x0, #0x0                   	// #0
  43b158:	bl	45bbe0 <ASN1_generate_nconf@plt+0x3d270>
  43b15c:	cbnz	w0, 43a8dc <ASN1_generate_nconf@plt+0x1bf6c>
  43b160:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b164:	mov	w28, #0x1                   	// #1
  43b168:	mov	x24, #0x0                   	// #0
  43b16c:	mov	x22, #0x0                   	// #0
  43b170:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b174:	bl	41a2a0 <ERR_clear_error@plt>
  43b178:	b	439e04 <ASN1_generate_nconf@plt+0x1b494>
  43b17c:	ldr	x0, [x26, #152]
  43b180:	mov	x7, x26
  43b184:	mov	x2, x20
  43b188:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43b18c:	add	x1, x1, #0x530
  43b190:	str	x7, [sp, #168]
  43b194:	bl	419740 <BIO_printf@plt>
  43b198:	mov	w28, #0x1                   	// #1
  43b19c:	ldr	x7, [sp, #168]
  43b1a0:	mov	x26, #0x0                   	// #0
  43b1a4:	mov	x19, #0x0                   	// #0
  43b1a8:	mov	x22, #0x0                   	// #0
  43b1ac:	mov	x25, #0x0                   	// #0
  43b1b0:	ldr	x0, [x7, #152]
  43b1b4:	bl	41e7f0 <ERR_print_errors@plt>
  43b1b8:	ldr	x7, [sp, #168]
  43b1bc:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b1c0:	bl	41a2a0 <ERR_clear_error@plt>
  43b1c4:	mov	w0, #0x1001                	// #4097
  43b1c8:	str	w0, [sp, #200]
  43b1cc:	mov	x0, #0x1001                	// #4097
  43b1d0:	str	x0, [sp, #272]
  43b1d4:	b	43a490 <ASN1_generate_nconf@plt+0x1bb20>
  43b1d8:	mov	x7, x24
  43b1dc:	mov	w28, #0x1                   	// #1
  43b1e0:	mov	x26, #0x0                   	// #0
  43b1e4:	mov	x19, #0x0                   	// #0
  43b1e8:	mov	x24, #0x0                   	// #0
  43b1ec:	mov	x25, #0x0                   	// #0
  43b1f0:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b1f4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b1f8:	add	x1, x1, #0xf50
  43b1fc:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b200:	mov	w28, #0x1                   	// #1
  43b204:	ldr	x0, [x7, #152]
  43b208:	str	x7, [sp, #168]
  43b20c:	mov	x24, #0x0                   	// #0
  43b210:	mov	x22, #0x0                   	// #0
  43b214:	bl	419740 <BIO_printf@plt>
  43b218:	ldr	x7, [sp, #168]
  43b21c:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b220:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b224:	add	x1, x1, #0xae8
  43b228:	str	x7, [sp, #184]
  43b22c:	bl	419740 <BIO_printf@plt>
  43b230:	ldr	x7, [sp, #184]
  43b234:	b	43ae84 <ASN1_generate_nconf@plt+0x1c514>
  43b238:	mov	x25, #0x0                   	// #0
  43b23c:	str	xzr, [sp, #240]
  43b240:	b	43a8a0 <ASN1_generate_nconf@plt+0x1bf30>
  43b244:	ldr	w0, [sp, #280]
  43b248:	cbz	w0, 43b520 <ASN1_generate_nconf@plt+0x1cbb0>
  43b24c:	mov	w20, w0
  43b250:	ldr	w0, [sp, #168]
  43b254:	cbz	w0, 43b4dc <ASN1_generate_nconf@plt+0x1cb6c>
  43b258:	mov	w20, w0
  43b25c:	mov	x0, x19
  43b260:	bl	41d620 <X509_get_subject_name@plt>
  43b264:	mov	x21, x0
  43b268:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43b26c:	mov	x2, x21
  43b270:	mov	x3, x0
  43b274:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43b278:	mov	x0, x22
  43b27c:	add	x1, x1, #0x40
  43b280:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  43b284:	ldr	w0, [sp, #248]
  43b288:	cbnz	w0, 43ab84 <ASN1_generate_nconf@plt+0x1c214>
  43b28c:	ldr	w0, [sp, #252]
  43b290:	ldr	w1, [sp, #168]
  43b294:	eor	w0, w0, #0x1
  43b298:	tst	w0, w1
  43b29c:	b.eq	43b514 <ASN1_generate_nconf@plt+0x1cba4>  // b.none
  43b2a0:	mov	x24, #0x0                   	// #0
  43b2a4:	cbz	x19, 439f90 <ASN1_generate_nconf@plt+0x1b620>
  43b2a8:	ldr	w0, [sp, #392]
  43b2ac:	mov	x1, x19
  43b2b0:	cmp	w0, #0x4
  43b2b4:	mov	x0, x22
  43b2b8:	b.eq	43b7dc <ASN1_generate_nconf@plt+0x1ce6c>  // b.none
  43b2bc:	bl	41ab80 <PEM_write_bio_X509@plt>
  43b2c0:	mov	x24, #0x0                   	// #0
  43b2c4:	cbnz	w0, 439f90 <ASN1_generate_nconf@plt+0x1b620>
  43b2c8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b2cc:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43b2d0:	add	x1, x1, #0xb0
  43b2d4:	str	x7, [sp, #168]
  43b2d8:	ldr	x0, [x7, #152]
  43b2dc:	mov	w28, w20
  43b2e0:	bl	419740 <BIO_printf@plt>
  43b2e4:	ldr	x7, [sp, #168]
  43b2e8:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b2ec:	mov	x0, x26
  43b2f0:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43b2f4:	mov	x24, x0
  43b2f8:	cbz	x0, 43b7ac <ASN1_generate_nconf@plt+0x1ce3c>
  43b2fc:	mov	x1, x0
  43b300:	mov	x0, x22
  43b304:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  43b308:	b	43ab44 <ASN1_generate_nconf@plt+0x1c1d4>
  43b30c:	mov	x1, x19
  43b310:	mov	x0, x26
  43b314:	bl	41dac0 <X509_REQ_sign_ctx@plt>
  43b318:	mov	w20, w0
  43b31c:	mov	x0, x19
  43b320:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43b324:	cmp	w20, #0x0
  43b328:	b.le	43a720 <ASN1_generate_nconf@plt+0x1bdb0>
  43b32c:	mov	x25, #0x0                   	// #0
  43b330:	mov	x19, #0x0                   	// #0
  43b334:	b	43aa8c <ASN1_generate_nconf@plt+0x1c11c>
  43b338:	ldr	w0, [sp, #384]
  43b33c:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b340:	cmp	w0, #0x74
  43b344:	b.ne	43b60c <ASN1_generate_nconf@plt+0x1cc9c>  // b.any
  43b348:	ldr	x3, [sp, #440]
  43b34c:	mov	x2, #0x2710                	// #10000
  43b350:	cmp	x3, x2
  43b354:	b.le	43ae04 <ASN1_generate_nconf@plt+0x1c494>
  43b358:	ldr	x0, [x7, #152]
  43b35c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b360:	add	x1, x1, #0xa50
  43b364:	str	x7, [sp, #184]
  43b368:	bl	419740 <BIO_printf@plt>
  43b36c:	ldr	x7, [sp, #184]
  43b370:	b	43ae04 <ASN1_generate_nconf@plt+0x1c494>
  43b374:	ldr	x0, [sp, #240]
  43b378:	mov	x19, #0x0                   	// #0
  43b37c:	cmp	x0, #0x0
  43b380:	ldr	w0, [sp, #328]
  43b384:	csel	w0, w0, wzr, ne  // ne = any
  43b388:	b	43aa48 <ASN1_generate_nconf@plt+0x1c0d8>
  43b38c:	cmp	x3, #0x4, lsl #12
  43b390:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b394:	ccmp	w1, #0x0, #0x4, gt
  43b398:	b.eq	43b3bc <ASN1_generate_nconf@plt+0x1ca4c>  // b.none
  43b39c:	ldr	x0, [x7, #152]
  43b3a0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b3a4:	mov	w2, #0x4000                	// #16384
  43b3a8:	add	x1, x1, #0x9b8
  43b3ac:	str	x7, [sp, #184]
  43b3b0:	bl	419740 <BIO_printf@plt>
  43b3b4:	ldr	w0, [sp, #384]
  43b3b8:	ldr	x7, [sp, #184]
  43b3bc:	cmp	w0, #0x74
  43b3c0:	b.eq	43b348 <ASN1_generate_nconf@plt+0x1c9d8>  // b.none
  43b3c4:	b	43ae04 <ASN1_generate_nconf@plt+0x1c494>
  43b3c8:	mov	x1, #0x0                   	// #0
  43b3cc:	bl	41b330 <d2i_X509_REQ_bio@plt>
  43b3d0:	mov	x26, x0
  43b3d4:	b	43a88c <ASN1_generate_nconf@plt+0x1bf1c>
  43b3d8:	mov	x26, #0x0                   	// #0
  43b3dc:	mov	x19, #0x0                   	// #0
  43b3e0:	mov	x22, #0x0                   	// #0
  43b3e4:	mov	x25, #0x0                   	// #0
  43b3e8:	mov	w28, #0x1                   	// #1
  43b3ec:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b3f0:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b3f4:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b3f8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b3fc:	add	x1, x1, #0xba0
  43b400:	str	x7, [sp, #168]
  43b404:	ldr	x0, [x7, #152]
  43b408:	mov	x19, #0x0                   	// #0
  43b40c:	mov	x24, #0x0                   	// #0
  43b410:	mov	x22, #0x0                   	// #0
  43b414:	mov	w28, #0x1                   	// #1
  43b418:	bl	419740 <BIO_printf@plt>
  43b41c:	ldr	x7, [sp, #168]
  43b420:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b424:	bl	41a2a0 <ERR_clear_error@plt>
  43b428:	b	43b064 <ASN1_generate_nconf@plt+0x1c6f4>
  43b42c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b430:	add	x0, x0, #0x998
  43b434:	ldr	x0, [x0, #16]
  43b438:	cbnz	x0, 43a8b4 <ASN1_generate_nconf@plt+0x1bf44>
  43b43c:	b	43a8c4 <ASN1_generate_nconf@plt+0x1bf54>
  43b440:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b444:	mov	x0, x26
  43b448:	ldr	x22, [x7, #152]
  43b44c:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43b450:	mov	x20, x0
  43b454:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43b458:	mov	x2, x20
  43b45c:	mov	x3, x0
  43b460:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b464:	mov	x0, x22
  43b468:	add	x1, x1, #0xfc8
  43b46c:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  43b470:	b	43aa8c <ASN1_generate_nconf@plt+0x1c11c>
  43b474:	mov	x0, x20
  43b478:	bl	41c6e0 <X509_NAME_free@plt>
  43b47c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b480:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b484:	add	x1, x1, #0xfa8
  43b488:	mov	w28, #0x1                   	// #1
  43b48c:	b	43b204 <ASN1_generate_nconf@plt+0x1c894>
  43b490:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b494:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b498:	add	x1, x1, #0xf78
  43b49c:	str	x7, [sp, #176]
  43b4a0:	ldr	x0, [x7, #152]
  43b4a4:	bl	419740 <BIO_printf@plt>
  43b4a8:	ldr	x7, [sp, #176]
  43b4ac:	mov	x0, x26
  43b4b0:	ldr	x22, [x7, #152]
  43b4b4:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43b4b8:	mov	x20, x0
  43b4bc:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43b4c0:	mov	x2, x20
  43b4c4:	mov	x3, x0
  43b4c8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b4cc:	mov	x0, x22
  43b4d0:	add	x1, x1, #0xf98
  43b4d4:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  43b4d8:	b	43aa54 <ASN1_generate_nconf@plt+0x1c0e4>
  43b4dc:	mov	x0, x26
  43b4e0:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43b4e4:	mov	x21, x0
  43b4e8:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43b4ec:	mov	x2, x21
  43b4f0:	mov	x3, x0
  43b4f4:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43b4f8:	mov	x0, x22
  43b4fc:	add	x1, x1, #0x40
  43b500:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  43b504:	ldr	w0, [sp, #248]
  43b508:	cbnz	w0, 43b538 <ASN1_generate_nconf@plt+0x1cbc8>
  43b50c:	ldr	w0, [sp, #252]
  43b510:	cbz	w0, 43abf4 <ASN1_generate_nconf@plt+0x1c284>
  43b514:	mov	w28, #0x0                   	// #0
  43b518:	mov	x24, #0x0                   	// #0
  43b51c:	b	439f90 <ASN1_generate_nconf@plt+0x1b620>
  43b520:	ldr	w0, [sp, #248]
  43b524:	mov	w20, #0x1                   	// #1
  43b528:	cbz	w0, 43abe4 <ASN1_generate_nconf@plt+0x1c274>
  43b52c:	ldr	w20, [sp, #168]
  43b530:	cbnz	w20, 43ab84 <ASN1_generate_nconf@plt+0x1c214>
  43b534:	ldr	w20, [sp, #248]
  43b538:	mov	x0, x26
  43b53c:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43b540:	mov	x24, x0
  43b544:	b	43ab90 <ASN1_generate_nconf@plt+0x1c220>
  43b548:	mov	x24, #0x0                   	// #0
  43b54c:	mov	w28, #0x1                   	// #1
  43b550:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b554:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b558:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43b55c:	mov	x2, x0
  43b560:	ldr	x3, [sp, #448]
  43b564:	mov	x1, x26
  43b568:	mov	x0, x22
  43b56c:	bl	41ca50 <X509_REQ_print_ex@plt>
  43b570:	mov	w20, w0
  43b574:	cbz	w0, 43b838 <ASN1_generate_nconf@plt+0x1cec8>
  43b578:	ldr	w0, [sp, #280]
  43b57c:	cbnz	w0, 43b4dc <ASN1_generate_nconf@plt+0x1cb6c>
  43b580:	ldr	w0, [sp, #248]
  43b584:	cbnz	w0, 43b538 <ASN1_generate_nconf@plt+0x1cbc8>
  43b588:	b	43abe4 <ASN1_generate_nconf@plt+0x1c274>
  43b58c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43b590:	add	x1, x1, #0x380
  43b594:	bl	419740 <BIO_printf@plt>
  43b598:	b	43aad8 <ASN1_generate_nconf@plt+0x1c168>
  43b59c:	mov	w28, w20
  43b5a0:	mov	x24, #0x0                   	// #0
  43b5a4:	mov	x22, #0x0                   	// #0
  43b5a8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b5ac:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b5b0:	mov	x0, x26
  43b5b4:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43b5b8:	mov	x22, x0
  43b5bc:	cbnz	x0, 43aaa4 <ASN1_generate_nconf@plt+0x1c134>
  43b5c0:	mov	w28, w20
  43b5c4:	mov	x24, #0x0                   	// #0
  43b5c8:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b5cc:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b5d0:	ldr	x0, [x7, #152]
  43b5d4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b5d8:	add	x1, x1, #0xb28
  43b5dc:	str	x7, [sp, #168]
  43b5e0:	mov	w28, #0x1                   	// #1
  43b5e4:	mov	x26, #0x0                   	// #0
  43b5e8:	bl	41a980 <BIO_puts@plt>
  43b5ec:	mov	x19, #0x0                   	// #0
  43b5f0:	mov	x22, #0x0                   	// #0
  43b5f4:	mov	x25, #0x0                   	// #0
  43b5f8:	ldr	x7, [sp, #168]
  43b5fc:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b600:	mov	x0, x22
  43b604:	bl	41e830 <PEM_write_bio_X509_REQ@plt>
  43b608:	b	43ac14 <ASN1_generate_nconf@plt+0x1c2a4>
  43b60c:	ldr	x4, [sp, #136]
  43b610:	add	x2, sp, #0x1b8
  43b614:	add	x3, sp, #0x1a0
  43b618:	add	x1, sp, #0x180
  43b61c:	mov	x0, #0x0                   	// #0
  43b620:	str	x7, [sp, #184]
  43b624:	bl	439338 <ASN1_generate_nconf@plt+0x1a9c8>
  43b628:	mov	x24, x0
  43b62c:	ldr	x7, [sp, #184]
  43b630:	cbnz	x0, 43ae08 <ASN1_generate_nconf@plt+0x1c498>
  43b634:	mov	x26, #0x0                   	// #0
  43b638:	mov	x19, #0x0                   	// #0
  43b63c:	mov	x22, #0x0                   	// #0
  43b640:	mov	x25, #0x0                   	// #0
  43b644:	mov	w28, #0x1                   	// #1
  43b648:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b64c:	mov	x26, #0x0                   	// #0
  43b650:	mov	x19, #0x0                   	// #0
  43b654:	mov	x24, #0x0                   	// #0
  43b658:	mov	x25, #0x0                   	// #0
  43b65c:	mov	w28, #0x1                   	// #1
  43b660:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b664:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b668:	add	x0, x0, #0x998
  43b66c:	mov	x1, x19
  43b670:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b674:	add	x2, x2, #0xb40
  43b678:	ldr	x0, [x0, #8]
  43b67c:	bl	41d030 <NCONF_get_string@plt>
  43b680:	str	x0, [sp, #232]
  43b684:	ldr	x7, [sp, #184]
  43b688:	cbnz	x0, 43aed8 <ASN1_generate_nconf@plt+0x1c568>
  43b68c:	bl	41a2a0 <ERR_clear_error@plt>
  43b690:	ldr	x7, [sp, #184]
  43b694:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b698:	add	x1, x1, #0xb50
  43b69c:	ldr	x0, [x7, #152]
  43b6a0:	bl	419740 <BIO_printf@plt>
  43b6a4:	ldr	x7, [sp, #184]
  43b6a8:	b	43aef4 <ASN1_generate_nconf@plt+0x1c584>
  43b6ac:	mov	w28, #0x0                   	// #0
  43b6b0:	mov	x24, #0x0                   	// #0
  43b6b4:	mov	x22, #0x0                   	// #0
  43b6b8:	b	439f90 <ASN1_generate_nconf@plt+0x1b620>
  43b6bc:	mov	x25, #0x0                   	// #0
  43b6c0:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b6c4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b6c8:	add	x1, x1, #0xbc0
  43b6cc:	str	x7, [sp, #168]
  43b6d0:	ldr	x0, [x7, #152]
  43b6d4:	mov	w28, #0x1                   	// #1
  43b6d8:	mov	x19, #0x0                   	// #0
  43b6dc:	mov	x24, #0x0                   	// #0
  43b6e0:	mov	x22, #0x0                   	// #0
  43b6e4:	bl	419740 <BIO_printf@plt>
  43b6e8:	ldr	x7, [sp, #168]
  43b6ec:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b6f0:	bl	41a2a0 <ERR_clear_error@plt>
  43b6f4:	b	43a804 <ASN1_generate_nconf@plt+0x1be94>
  43b6f8:	mov	x0, x24
  43b6fc:	bl	419990 <EVP_PKEY_get0_RSA@plt>
  43b700:	add	x1, sp, #0x240
  43b704:	mov	x3, #0x0                   	// #0
  43b708:	mov	x2, #0x0                   	// #0
  43b70c:	bl	41e680 <RSA_get0_key@plt>
  43b710:	ldr	x1, [sp, #576]
  43b714:	mov	x0, x22
  43b718:	bl	41d260 <BN_print@plt>
  43b71c:	b	43abd8 <ASN1_generate_nconf@plt+0x1c268>
  43b720:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b724:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b728:	add	x1, x1, #0x8c8
  43b72c:	str	x7, [sp, #168]
  43b730:	ldr	x0, [x7, #152]
  43b734:	bl	419740 <BIO_printf@plt>
  43b738:	ldr	x7, [sp, #168]
  43b73c:	b	43a734 <ASN1_generate_nconf@plt+0x1bdc4>
  43b740:	mov	x1, x26
  43b744:	mov	x0, x22
  43b748:	bl	41a970 <i2d_X509_REQ_bio@plt>
  43b74c:	b	43ac14 <ASN1_generate_nconf@plt+0x1c2a4>
  43b750:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b754:	str	x7, [sp, #168]
  43b758:	ldr	x0, [x7, #152]
  43b75c:	bl	41e7f0 <ERR_print_errors@plt>
  43b760:	ldr	x7, [sp, #168]
  43b764:	b	43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43b768:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b76c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b770:	add	x1, x1, #0xf30
  43b774:	str	x7, [sp, #168]
  43b778:	ldr	x0, [x7, #152]
  43b77c:	bl	419740 <BIO_printf@plt>
  43b780:	ldr	x7, [sp, #168]
  43b784:	b	43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43b788:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b78c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43b790:	ldr	x2, [sp, #224]
  43b794:	add	x1, x1, #0x990
  43b798:	ldr	x0, [x7, #152]
  43b79c:	str	x7, [sp, #168]
  43b7a0:	bl	419740 <BIO_printf@plt>
  43b7a4:	ldr	x7, [sp, #168]
  43b7a8:	b	43a734 <ASN1_generate_nconf@plt+0x1bdc4>
  43b7ac:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b7b0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b7b4:	add	x1, x1, #0xfd8
  43b7b8:	str	x7, [sp, #168]
  43b7bc:	ldr	x0, [x7, #152]
  43b7c0:	mov	w28, w21
  43b7c4:	bl	419740 <BIO_printf@plt>
  43b7c8:	ldr	x7, [sp, #168]
  43b7cc:	ldr	x0, [x7, #152]
  43b7d0:	bl	41e7f0 <ERR_print_errors@plt>
  43b7d4:	ldr	x7, [sp, #168]
  43b7d8:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b7dc:	bl	41d330 <i2d_X509_bio@plt>
  43b7e0:	b	43b2c0 <ASN1_generate_nconf@plt+0x1c950>
  43b7e4:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b7e8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b7ec:	add	x1, x1, #0xff8
  43b7f0:	str	x7, [sp, #168]
  43b7f4:	ldr	x0, [x7, #152]
  43b7f8:	bl	419740 <BIO_printf@plt>
  43b7fc:	ldr	x7, [sp, #168]
  43b800:	mov	x24, #0x0                   	// #0
  43b804:	ldr	x0, [x7, #152]
  43b808:	bl	41e7f0 <ERR_print_errors@plt>
  43b80c:	b	439f90 <ASN1_generate_nconf@plt+0x1b620>
  43b810:	mov	x0, x22
  43b814:	str	x24, [sp, #184]
  43b818:	bl	41df00 <BIO_free@plt>
  43b81c:	ldr	x7, [sp, #184]
  43b820:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b824:	add	x1, x1, #0xb98
  43b828:	ldr	x0, [x7, #152]
  43b82c:	bl	419740 <BIO_printf@plt>
  43b830:	ldr	x26, [sp, #400]
  43b834:	b	43a540 <ASN1_generate_nconf@plt+0x1bbd0>
  43b838:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b83c:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43b840:	add	x1, x1, #0x18
  43b844:	str	x7, [sp, #168]
  43b848:	ldr	x0, [x7, #152]
  43b84c:	bl	419740 <BIO_printf@plt>
  43b850:	ldr	x7, [sp, #168]
  43b854:	b	43b800 <ASN1_generate_nconf@plt+0x1ce90>
  43b858:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b85c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b860:	add	x1, x1, #0x8c8
  43b864:	str	x7, [sp, #168]
  43b868:	ldr	x0, [x7, #152]
  43b86c:	bl	419740 <BIO_printf@plt>
  43b870:	ldr	x7, [sp, #168]
  43b874:	b	43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43b878:	adrp	x0, 474000 <ASN1_generate_nconf@plt+0x55690>
  43b87c:	mov	x2, #0x14                  	// #20
  43b880:	add	x0, x0, #0x50
  43b884:	mov	x1, #0x1                   	// #1
  43b888:	bl	41e0f0 <fwrite@plt>
  43b88c:	mov	w28, w20
  43b890:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b894:	b	439f88 <ASN1_generate_nconf@plt+0x1b618>
  43b898:	bl	41a2a0 <ERR_clear_error@plt>
  43b89c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b8a0:	add	x0, x0, #0x998
  43b8a4:	mov	x1, x19
  43b8a8:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b8ac:	add	x2, x2, #0xb88
  43b8b0:	ldr	x0, [x0, #8]
  43b8b4:	bl	41d030 <NCONF_get_string@plt>
  43b8b8:	ldr	x7, [sp, #184]
  43b8bc:	cbnz	x0, 43af40 <ASN1_generate_nconf@plt+0x1c5d0>
  43b8c0:	bl	41a2a0 <ERR_clear_error@plt>
  43b8c4:	ldr	x7, [sp, #184]
  43b8c8:	b	43af6c <ASN1_generate_nconf@plt+0x1c5fc>
  43b8cc:	ldr	x0, [x7, #152]
  43b8d0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43b8d4:	ldr	x2, [sp, #216]
  43b8d8:	add	x1, x1, #0x990
  43b8dc:	str	x7, [sp, #168]
  43b8e0:	bl	419740 <BIO_printf@plt>
  43b8e4:	ldr	x7, [sp, #168]
  43b8e8:	b	43b164 <ASN1_generate_nconf@plt+0x1c7f4>
  43b8ec:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b8f0:	mov	x0, x19
  43b8f4:	str	x7, [sp, #168]
  43b8f8:	bl	41c6e0 <X509_NAME_free@plt>
  43b8fc:	ldr	x7, [sp, #168]
  43b900:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b904:	ldr	x0, [x7, #152]
  43b908:	add	x1, x1, #0xf08
  43b90c:	mov	w28, #0x1                   	// #1
  43b910:	str	x7, [sp, #168]
  43b914:	b	439ee0 <ASN1_generate_nconf@plt+0x1b570>
  43b918:	mov	x0, x26
  43b91c:	cbz	w20, 43b9c8 <ASN1_generate_nconf@plt+0x1d058>
  43b920:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43b924:	mov	x20, x0
  43b928:	ldr	x22, [sp, #320]
  43b92c:	mov	w19, #0x0                   	// #0
  43b930:	mov	x0, x22
  43b934:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43b938:	cmp	w19, w0
  43b93c:	b.ge	43c204 <ASN1_generate_nconf@plt+0x1d894>  // b.tcont
  43b940:	mov	w1, w19
  43b944:	mov	x0, x22
  43b948:	bl	419630 <OPENSSL_sk_value@plt>
  43b94c:	mov	x2, x0
  43b950:	ldr	x1, [x0, #8]
  43b954:	ldrb	w0, [x1]
  43b958:	cbz	w0, 43c1fc <ASN1_generate_nconf@plt+0x1d88c>
  43b95c:	mov	x3, x1
  43b960:	b	43b968 <ASN1_generate_nconf@plt+0x1cff8>
  43b964:	cbz	w0, 43b98c <ASN1_generate_nconf@plt+0x1d01c>
  43b968:	and	w4, w0, #0xfffffffd
  43b96c:	cmp	w4, #0x2c
  43b970:	cset	w4, eq  // eq = none
  43b974:	cmp	w0, #0x3a
  43b978:	csinc	w4, w4, wzr, ne  // ne = any
  43b97c:	ldrb	w0, [x3, #1]!
  43b980:	cbz	w4, 43b964 <ASN1_generate_nconf@plt+0x1cff4>
  43b984:	cmp	w0, #0x0
  43b988:	csel	x1, x1, x3, eq  // eq = none
  43b98c:	ldrb	w0, [x1]
  43b990:	mov	w6, #0x0                   	// #0
  43b994:	cmp	w0, #0x2b
  43b998:	b.ne	43b9a4 <ASN1_generate_nconf@plt+0x1d034>  // b.any
  43b99c:	add	x1, x1, #0x1
  43b9a0:	mov	w6, #0xffffffff            	// #-1
  43b9a4:	ldr	x3, [x2, #16]
  43b9a8:	mov	w5, #0xffffffff            	// #-1
  43b9ac:	ldr	w2, [sp, #200]
  43b9b0:	mov	w4, w5
  43b9b4:	mov	x0, x20
  43b9b8:	bl	41cb20 <X509_NAME_add_entry_by_txt@plt>
  43b9bc:	cbz	w0, 43c004 <ASN1_generate_nconf@plt+0x1d694>
  43b9c0:	add	w19, w19, #0x1
  43b9c4:	b	43b930 <ASN1_generate_nconf@plt+0x1cfc0>
  43b9c8:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43b9cc:	str	x0, [sp, #344]
  43b9d0:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43b9d4:	ldr	w1, [x1, #2456]
  43b9d8:	cbz	w1, 43c0fc <ASN1_generate_nconf@plt+0x1d78c>
  43b9dc:	ldr	x0, [sp, #320]
  43b9e0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43b9e4:	cbz	w0, 43bd1c <ASN1_generate_nconf@plt+0x1d3ac>
  43b9e8:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b9ec:	add	x0, x0, #0xe10
  43b9f0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43b9f4:	add	x25, sp, #0x1d8
  43b9f8:	add	x1, x1, #0xe00
  43b9fc:	stp	x27, x26, [sp, #184]
  43ba00:	stp	x1, x0, [sp, #352]
  43ba04:	mov	w0, #0xffffffff            	// #-1
  43ba08:	mov	w26, w0
  43ba0c:	str	w21, [sp, #372]
  43ba10:	mov	x21, x24
  43ba14:	ldr	x19, [sp, #320]
  43ba18:	add	w26, w26, #0x1
  43ba1c:	mov	x0, x19
  43ba20:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43ba24:	cmp	w26, w0
  43ba28:	b.ge	43bd3c <ASN1_generate_nconf@plt+0x1d3cc>  // b.tcont
  43ba2c:	mov	w1, w26
  43ba30:	mov	x0, x19
  43ba34:	bl	419630 <OPENSSL_sk_value@plt>
  43ba38:	mov	x19, x0
  43ba3c:	ldr	x20, [x0, #8]
  43ba40:	mov	x0, x20
  43ba44:	bl	41e440 <strlen@plt>
  43ba48:	mov	x22, x0
  43ba4c:	cmp	x0, #0x3
  43ba50:	b.ls	43bab4 <ASN1_generate_nconf@plt+0x1d144>  // b.plast
  43ba54:	sub	x24, x0, #0x4
  43ba58:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43ba5c:	add	x24, x20, x24
  43ba60:	add	x1, x1, #0xdf0
  43ba64:	mov	x0, x24
  43ba68:	bl	41d250 <strcmp@plt>
  43ba6c:	cbz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43ba70:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43ba74:	mov	x0, x24
  43ba78:	add	x1, x1, #0xdf8
  43ba7c:	bl	41d250 <strcmp@plt>
  43ba80:	cbz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43ba84:	cmp	x22, #0x7
  43ba88:	b.ls	43c0c0 <ASN1_generate_nconf@plt+0x1d750>  // b.plast
  43ba8c:	ldr	x1, [sp, #352]
  43ba90:	sub	x0, x22, #0x8
  43ba94:	add	x0, x20, x0
  43ba98:	bl	41d250 <strcmp@plt>
  43ba9c:	cbz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43baa0:	ldr	x1, [sp, #360]
  43baa4:	sub	x0, x22, #0x6
  43baa8:	add	x0, x20, x0
  43baac:	bl	41d250 <strcmp@plt>
  43bab0:	cbz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43bab4:	ldrb	w0, [x20]
  43bab8:	mov	x1, x20
  43babc:	cbnz	w0, 43bac8 <ASN1_generate_nconf@plt+0x1d158>
  43bac0:	b	43baf8 <ASN1_generate_nconf@plt+0x1d188>
  43bac4:	cbz	w0, 43baec <ASN1_generate_nconf@plt+0x1d17c>
  43bac8:	and	w2, w0, #0xfffffffd
  43bacc:	cmp	w2, #0x2c
  43bad0:	cset	w2, eq  // eq = none
  43bad4:	cmp	w0, #0x3a
  43bad8:	csinc	w2, w2, wzr, ne  // ne = any
  43badc:	ldrb	w0, [x1, #1]!
  43bae0:	cbz	w2, 43bac4 <ASN1_generate_nconf@plt+0x1d154>
  43bae4:	cmp	w0, #0x0
  43bae8:	csel	x20, x20, x1, eq  // eq = none
  43baec:	ldrb	w0, [x20]
  43baf0:	cmp	w0, #0x2b
  43baf4:	b.eq	43c190 <ASN1_generate_nconf@plt+0x1d820>  // b.none
  43baf8:	mov	w27, #0x0                   	// #0
  43bafc:	mov	x0, x20
  43bb00:	bl	41bb30 <OBJ_txt2nid@plt>
  43bb04:	mov	w22, w0
  43bb08:	cbz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43bb0c:	ldr	x24, [x19, #8]
  43bb10:	mov	x0, x24
  43bb14:	bl	41e440 <strlen@plt>
  43bb18:	mov	x20, x0
  43bb1c:	add	x0, x0, #0x9
  43bb20:	cmp	x0, #0x64
  43bb24:	b.hi	43c1ec <ASN1_generate_nconf@plt+0x1d87c>  // b.pmore
  43bb28:	mov	x2, x20
  43bb2c:	mov	x1, x24
  43bb30:	mov	x0, x25
  43bb34:	bl	41a800 <memcpy@plt>
  43bb38:	ldr	x3, [sp, #352]
  43bb3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bb40:	add	x0, x0, #0x998
  43bb44:	add	x1, x25, x20
  43bb48:	ldr	x2, [x3]
  43bb4c:	str	x2, [x25, x20]
  43bb50:	ldrb	w3, [x3, #8]
  43bb54:	mov	x2, x25
  43bb58:	ldr	x0, [x0, #8]
  43bb5c:	strb	w3, [x1, #8]
  43bb60:	mov	x1, x21
  43bb64:	bl	41d030 <NCONF_get_string@plt>
  43bb68:	mov	x20, x0
  43bb6c:	cbz	x0, 43c1dc <ASN1_generate_nconf@plt+0x1d86c>
  43bb70:	ldr	x1, [x19, #8]
  43bb74:	str	x1, [sp, #376]
  43bb78:	mov	x0, x1
  43bb7c:	bl	41e440 <strlen@plt>
  43bb80:	mov	x24, x0
  43bb84:	add	x0, x0, #0x7
  43bb88:	cmp	x0, #0x64
  43bb8c:	ldr	x1, [sp, #376]
  43bb90:	b.hi	43c1cc <ASN1_generate_nconf@plt+0x1d85c>  // b.pmore
  43bb94:	mov	x2, x24
  43bb98:	mov	x0, x25
  43bb9c:	bl	41a800 <memcpy@plt>
  43bba0:	ldr	x4, [sp, #360]
  43bba4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bba8:	add	x0, x0, #0x998
  43bbac:	add	x3, x25, x24
  43bbb0:	mov	x2, x25
  43bbb4:	ldr	w1, [x4]
  43bbb8:	ldur	w4, [x4, #3]
  43bbbc:	ldr	x0, [x0, #8]
  43bbc0:	str	w1, [x25, x24]
  43bbc4:	stur	w4, [x3, #3]
  43bbc8:	mov	x1, x21
  43bbcc:	bl	41d030 <NCONF_get_string@plt>
  43bbd0:	mov	x24, x0
  43bbd4:	cbz	x0, 43c1c4 <ASN1_generate_nconf@plt+0x1d854>
  43bbd8:	ldr	x1, [x19, #8]
  43bbdc:	str	x1, [sp, #376]
  43bbe0:	mov	x0, x1
  43bbe4:	bl	41e440 <strlen@plt>
  43bbe8:	mov	x2, x0
  43bbec:	add	x0, x0, #0x5
  43bbf0:	cmp	x0, #0x64
  43bbf4:	ldr	x1, [sp, #376]
  43bbf8:	b.hi	43c1cc <ASN1_generate_nconf@plt+0x1d85c>  // b.pmore
  43bbfc:	mov	x0, x25
  43bc00:	str	x2, [sp, #376]
  43bc04:	bl	41a800 <memcpy@plt>
  43bc08:	ldr	x2, [sp, #376]
  43bc0c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bc10:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bc14:	add	x1, x1, #0xdf0
  43bc18:	add	x0, x0, #0x998
  43bc1c:	add	x4, x25, x2
  43bc20:	ldr	w3, [x1]
  43bc24:	ldr	x0, [x0, #8]
  43bc28:	str	w3, [x25, x2]
  43bc2c:	ldrb	w1, [x1, #4]
  43bc30:	add	x3, sp, #0x1c8
  43bc34:	strb	w1, [x4, #4]
  43bc38:	mov	x2, x25
  43bc3c:	mov	x1, x21
  43bc40:	bl	41b350 <NCONF_get_number_e@plt>
  43bc44:	cbz	w0, 43c1b4 <ASN1_generate_nconf@plt+0x1d844>
  43bc48:	ldr	x1, [x19, #8]
  43bc4c:	str	x1, [sp, #376]
  43bc50:	mov	x0, x1
  43bc54:	bl	41e440 <strlen@plt>
  43bc58:	mov	x2, x0
  43bc5c:	add	x0, x0, #0x5
  43bc60:	cmp	x0, #0x64
  43bc64:	ldr	x1, [sp, #376]
  43bc68:	b.hi	43c1cc <ASN1_generate_nconf@plt+0x1d85c>  // b.pmore
  43bc6c:	mov	x0, x25
  43bc70:	str	x2, [sp, #376]
  43bc74:	bl	41a800 <memcpy@plt>
  43bc78:	ldr	x2, [sp, #376]
  43bc7c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bc80:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bc84:	add	x1, x1, #0xdf8
  43bc88:	add	x0, x0, #0x998
  43bc8c:	add	x4, x25, x2
  43bc90:	ldr	w3, [x1]
  43bc94:	ldr	x0, [x0, #8]
  43bc98:	str	w3, [x25, x2]
  43bc9c:	ldrb	w1, [x1, #4]
  43bca0:	add	x3, sp, #0x1d0
  43bca4:	strb	w1, [x4, #4]
  43bca8:	mov	x2, x25
  43bcac:	mov	x1, x21
  43bcb0:	bl	41b350 <NCONF_get_number_e@plt>
  43bcb4:	cbz	w0, 43c1a4 <ASN1_generate_nconf@plt+0x1d834>
  43bcb8:	ldr	w3, [sp, #456]
  43bcbc:	mov	x2, x24
  43bcc0:	ldr	w4, [sp, #464]
  43bcc4:	mov	x1, x20
  43bcc8:	ldr	x0, [x19, #16]
  43bccc:	add	x5, sp, #0x240
  43bcd0:	adrp	x7, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bcd4:	adrp	x6, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bcd8:	add	x7, x7, #0xe20
  43bcdc:	add	x6, x6, #0xe30
  43bce0:	bl	439858 <ASN1_generate_nconf@plt+0x1aee8>
  43bce4:	cmp	w0, #0x1
  43bce8:	b.ls	43c19c <ASN1_generate_nconf@plt+0x1d82c>  // b.plast
  43bcec:	ldr	w2, [sp, #200]
  43bcf0:	mov	w5, #0xffffffff            	// #-1
  43bcf4:	ldr	x0, [sp, #344]
  43bcf8:	mov	w6, w27
  43bcfc:	add	x3, sp, #0x240
  43bd00:	mov	w1, w22
  43bd04:	mov	w4, w5
  43bd08:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  43bd0c:	cbnz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43bd10:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bd14:	ldp	x27, x26, [sp, #184]
  43bd18:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43bd1c:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bd20:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bd24:	add	x1, x1, #0xee0
  43bd28:	str	x7, [sp, #168]
  43bd2c:	ldr	x0, [x7, #152]
  43bd30:	bl	419740 <BIO_printf@plt>
  43bd34:	ldr	x7, [sp, #168]
  43bd38:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43bd3c:	ldr	x0, [sp, #344]
  43bd40:	ldr	w21, [sp, #372]
  43bd44:	ldp	x27, x26, [sp, #184]
  43bd48:	bl	41ce80 <X509_NAME_entry_count@plt>
  43bd4c:	cbz	w0, 43c0a0 <ASN1_generate_nconf@plt+0x1d730>
  43bd50:	ldr	w0, [sp, #168]
  43bd54:	cbnz	w0, 43c084 <ASN1_generate_nconf@plt+0x1d714>
  43bd58:	ldr	x0, [sp, #304]
  43bd5c:	cbz	x0, 43bff4 <ASN1_generate_nconf@plt+0x1d684>
  43bd60:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43bd64:	cmp	w0, #0x0
  43bd68:	b.le	43bd78 <ASN1_generate_nconf@plt+0x1d408>
  43bd6c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bd70:	ldr	w0, [x0, #2456]
  43bd74:	cbz	w0, 43c0cc <ASN1_generate_nconf@plt+0x1d75c>
  43bd78:	stp	w21, w28, [sp, #212]
  43bd7c:	add	x25, sp, #0x1d8
  43bd80:	ldr	x21, [sp, #336]
  43bd84:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bd88:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bd8c:	add	x1, x1, #0xe00
  43bd90:	add	x0, x0, #0xe10
  43bd94:	mov	w20, #0xffffffff            	// #-1
  43bd98:	stp	x27, x1, [sp, #176]
  43bd9c:	str	x0, [sp, #192]
  43bda0:	ldr	x19, [sp, #304]
  43bda4:	add	w20, w20, #0x1
  43bda8:	mov	x0, x19
  43bdac:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43bdb0:	cmp	w20, w0
  43bdb4:	b.ge	43bfec <ASN1_generate_nconf@plt+0x1d67c>  // b.tcont
  43bdb8:	mov	w1, w20
  43bdbc:	mov	x0, x19
  43bdc0:	bl	419630 <OPENSSL_sk_value@plt>
  43bdc4:	mov	x28, x0
  43bdc8:	ldr	x22, [x0, #8]
  43bdcc:	mov	x0, x22
  43bdd0:	bl	41bb30 <OBJ_txt2nid@plt>
  43bdd4:	mov	w24, w0
  43bdd8:	cbz	w0, 43bda0 <ASN1_generate_nconf@plt+0x1d430>
  43bddc:	mov	x0, x22
  43bde0:	bl	41e440 <strlen@plt>
  43bde4:	mov	x19, x0
  43bde8:	add	x0, x0, #0x9
  43bdec:	cmp	x0, #0x64
  43bdf0:	b.hi	43c054 <ASN1_generate_nconf@plt+0x1d6e4>  // b.pmore
  43bdf4:	mov	x2, x19
  43bdf8:	mov	x1, x22
  43bdfc:	mov	x0, x25
  43be00:	bl	41a800 <memcpy@plt>
  43be04:	ldr	x3, [sp, #184]
  43be08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43be0c:	add	x0, x0, #0x998
  43be10:	add	x1, x25, x19
  43be14:	ldr	x2, [x3]
  43be18:	str	x2, [x25, x19]
  43be1c:	ldrb	w3, [x3, #8]
  43be20:	mov	x2, x25
  43be24:	ldr	x0, [x0, #8]
  43be28:	strb	w3, [x1, #8]
  43be2c:	mov	x1, x21
  43be30:	bl	41d030 <NCONF_get_string@plt>
  43be34:	mov	x19, x0
  43be38:	cbz	x0, 43c044 <ASN1_generate_nconf@plt+0x1d6d4>
  43be3c:	mov	x0, x22
  43be40:	bl	41e440 <strlen@plt>
  43be44:	mov	x27, x0
  43be48:	add	x0, x0, #0x7
  43be4c:	cmp	x0, #0x64
  43be50:	b.hi	43c054 <ASN1_generate_nconf@plt+0x1d6e4>  // b.pmore
  43be54:	mov	x2, x27
  43be58:	mov	x1, x22
  43be5c:	mov	x0, x25
  43be60:	bl	41a800 <memcpy@plt>
  43be64:	ldr	x4, [sp, #192]
  43be68:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43be6c:	add	x0, x0, #0x998
  43be70:	add	x3, x25, x27
  43be74:	mov	x2, x25
  43be78:	ldr	w1, [x4]
  43be7c:	ldur	w4, [x4, #3]
  43be80:	ldr	x0, [x0, #8]
  43be84:	str	w1, [x25, x27]
  43be88:	stur	w4, [x3, #3]
  43be8c:	mov	x1, x21
  43be90:	bl	41d030 <NCONF_get_string@plt>
  43be94:	mov	x27, x0
  43be98:	cbz	x0, 43c03c <ASN1_generate_nconf@plt+0x1d6cc>
  43be9c:	mov	x0, x22
  43bea0:	bl	41e440 <strlen@plt>
  43bea4:	mov	x2, x0
  43bea8:	add	x0, x0, #0x5
  43beac:	cmp	x0, #0x64
  43beb0:	b.hi	43c054 <ASN1_generate_nconf@plt+0x1d6e4>  // b.pmore
  43beb4:	mov	x1, x22
  43beb8:	mov	x0, x25
  43bebc:	str	x2, [sp, #240]
  43bec0:	bl	41a800 <memcpy@plt>
  43bec4:	ldr	x2, [sp, #240]
  43bec8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43becc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bed0:	add	x1, x1, #0xdf0
  43bed4:	add	x0, x0, #0x998
  43bed8:	add	x4, x25, x2
  43bedc:	ldr	w3, [x1]
  43bee0:	ldr	x0, [x0, #8]
  43bee4:	str	w3, [x25, x2]
  43bee8:	ldrb	w1, [x1, #4]
  43beec:	add	x3, sp, #0x1c8
  43bef0:	strb	w1, [x4, #4]
  43bef4:	mov	x2, x25
  43bef8:	mov	x1, x21
  43befc:	bl	41b350 <NCONF_get_number_e@plt>
  43bf00:	cbz	w0, 43c02c <ASN1_generate_nconf@plt+0x1d6bc>
  43bf04:	mov	x0, x22
  43bf08:	bl	41e440 <strlen@plt>
  43bf0c:	mov	x2, x0
  43bf10:	add	x0, x0, #0x5
  43bf14:	cmp	x0, #0x64
  43bf18:	b.hi	43c054 <ASN1_generate_nconf@plt+0x1d6e4>  // b.pmore
  43bf1c:	mov	x1, x22
  43bf20:	mov	x0, x25
  43bf24:	str	x2, [sp, #240]
  43bf28:	bl	41a800 <memcpy@plt>
  43bf2c:	ldr	x2, [sp, #240]
  43bf30:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bf34:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bf38:	add	x1, x1, #0xdf8
  43bf3c:	add	x0, x0, #0x998
  43bf40:	add	x4, x25, x2
  43bf44:	ldr	w3, [x1]
  43bf48:	ldr	x0, [x0, #8]
  43bf4c:	str	w3, [x25, x2]
  43bf50:	ldrb	w1, [x1, #4]
  43bf54:	add	x3, sp, #0x1d0
  43bf58:	strb	w1, [x4, #4]
  43bf5c:	mov	x2, x25
  43bf60:	mov	x1, x21
  43bf64:	bl	41b350 <NCONF_get_number_e@plt>
  43bf68:	cbz	w0, 43c01c <ASN1_generate_nconf@plt+0x1d6ac>
  43bf6c:	ldr	w3, [sp, #456]
  43bf70:	mov	x2, x27
  43bf74:	ldr	w4, [sp, #464]
  43bf78:	mov	x1, x19
  43bf7c:	ldr	x0, [x28, #16]
  43bf80:	add	x5, sp, #0x240
  43bf84:	adrp	x7, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bf88:	adrp	x6, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bf8c:	add	x7, x7, #0xea0
  43bf90:	add	x6, x6, #0xeb8
  43bf94:	bl	439858 <ASN1_generate_nconf@plt+0x1aee8>
  43bf98:	cmp	w0, #0x1
  43bf9c:	b.ls	43c00c <ASN1_generate_nconf@plt+0x1d69c>  // b.plast
  43bfa0:	ldr	w2, [sp, #200]
  43bfa4:	add	x3, sp, #0x240
  43bfa8:	mov	w1, w24
  43bfac:	mov	x0, x26
  43bfb0:	mov	w4, #0xffffffff            	// #-1
  43bfb4:	bl	41ae10 <X509_REQ_add1_attr_by_NID@plt>
  43bfb8:	cbnz	w0, 43bda0 <ASN1_generate_nconf@plt+0x1d430>
  43bfbc:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43bfc0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43bfc4:	add	x1, x1, #0xec8
  43bfc8:	str	x7, [sp, #168]
  43bfcc:	ldr	x0, [x7, #152]
  43bfd0:	ldr	x27, [sp, #176]
  43bfd4:	bl	419740 <BIO_printf@plt>
  43bfd8:	ldr	x7, [sp, #168]
  43bfdc:	ldr	x0, [x7, #152]
  43bfe0:	bl	41e7f0 <ERR_print_errors@plt>
  43bfe4:	ldr	x7, [sp, #168]
  43bfe8:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43bfec:	ldp	w21, w28, [sp, #212]
  43bff0:	ldr	x27, [sp, #176]
  43bff4:	mov	x0, x26
  43bff8:	ldr	x1, [sp, #256]
  43bffc:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43c000:	cbnz	w0, 43a674 <ASN1_generate_nconf@plt+0x1bd04>
  43c004:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c008:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c00c:	cbnz	w0, 43bda0 <ASN1_generate_nconf@plt+0x1d430>
  43c010:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c014:	ldr	x27, [sp, #176]
  43c018:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c01c:	bl	41a2a0 <ERR_clear_error@plt>
  43c020:	mov	x0, #0xffffffffffffffff    	// #-1
  43c024:	str	x0, [sp, #464]
  43c028:	b	43bf6c <ASN1_generate_nconf@plt+0x1d5fc>
  43c02c:	bl	41a2a0 <ERR_clear_error@plt>
  43c030:	mov	x0, #0xffffffffffffffff    	// #-1
  43c034:	str	x0, [sp, #456]
  43c038:	b	43bf04 <ASN1_generate_nconf@plt+0x1d594>
  43c03c:	bl	41a2a0 <ERR_clear_error@plt>
  43c040:	b	43be9c <ASN1_generate_nconf@plt+0x1d52c>
  43c044:	adrp	x19, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  43c048:	bl	41a2a0 <ERR_clear_error@plt>
  43c04c:	add	x19, x19, #0xdc8
  43c050:	b	43be3c <ASN1_generate_nconf@plt+0x1d4cc>
  43c054:	ldr	x27, [sp, #176]
  43c058:	mov	x3, x22
  43c05c:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c060:	ldr	x0, [x7, #152]
  43c064:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c068:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c06c:	add	x2, x2, #0xe18
  43c070:	add	x1, x1, #0x770
  43c074:	str	x7, [sp, #168]
  43c078:	bl	419740 <BIO_printf@plt>
  43c07c:	ldr	x7, [sp, #168]
  43c080:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c084:	ldr	x1, [sp, #256]
  43c088:	mov	x0, x26
  43c08c:	mov	x25, #0x0                   	// #0
  43c090:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43c094:	cbnz	w0, 43a8a0 <ASN1_generate_nconf@plt+0x1bf30>
  43c098:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c09c:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c0a0:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c0a4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c0a8:	add	x1, x1, #0xc58
  43c0ac:	str	x7, [sp, #168]
  43c0b0:	ldr	x0, [x7, #152]
  43c0b4:	bl	419740 <BIO_printf@plt>
  43c0b8:	ldr	x7, [sp, #168]
  43c0bc:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c0c0:	cmp	x22, #0x5
  43c0c4:	b.hi	43baa0 <ASN1_generate_nconf@plt+0x1d130>  // b.pmore
  43c0c8:	b	43bab4 <ASN1_generate_nconf@plt+0x1d144>
  43c0cc:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c0d0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c0d4:	add	x1, x1, #0xe40
  43c0d8:	str	x7, [sp, #176]
  43c0dc:	ldr	x0, [x7, #152]
  43c0e0:	bl	419740 <BIO_printf@plt>
  43c0e4:	ldr	x7, [sp, #176]
  43c0e8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c0ec:	add	x1, x1, #0xe70
  43c0f0:	ldr	x0, [x7, #152]
  43c0f4:	bl	419740 <BIO_printf@plt>
  43c0f8:	b	43bd78 <ASN1_generate_nconf@plt+0x1d408>
  43c0fc:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c100:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c104:	add	x1, x1, #0xc88
  43c108:	str	x7, [sp, #184]
  43c10c:	ldr	x0, [x7, #152]
  43c110:	bl	419740 <BIO_printf@plt>
  43c114:	ldr	x7, [sp, #184]
  43c118:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c11c:	add	x1, x1, #0xcd8
  43c120:	ldr	x0, [x7, #152]
  43c124:	bl	419740 <BIO_printf@plt>
  43c128:	ldr	x7, [sp, #184]
  43c12c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c130:	add	x1, x1, #0xcf8
  43c134:	ldr	x0, [x7, #152]
  43c138:	bl	419740 <BIO_printf@plt>
  43c13c:	ldr	x7, [sp, #184]
  43c140:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c144:	add	x1, x1, #0xd48
  43c148:	ldr	x0, [x7, #152]
  43c14c:	bl	419740 <BIO_printf@plt>
  43c150:	ldr	x7, [sp, #184]
  43c154:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c158:	add	x1, x1, #0xd88
  43c15c:	ldr	x0, [x7, #152]
  43c160:	bl	419740 <BIO_printf@plt>
  43c164:	ldr	x7, [sp, #184]
  43c168:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c16c:	add	x1, x1, #0xdb8
  43c170:	ldr	x0, [x7, #152]
  43c174:	bl	419740 <BIO_printf@plt>
  43c178:	ldr	x7, [sp, #184]
  43c17c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c180:	add	x1, x1, #0xb98
  43c184:	ldr	x0, [x7, #152]
  43c188:	bl	419740 <BIO_printf@plt>
  43c18c:	b	43b9dc <ASN1_generate_nconf@plt+0x1d06c>
  43c190:	add	x20, x20, #0x1
  43c194:	mov	w27, #0xffffffff            	// #-1
  43c198:	b	43bafc <ASN1_generate_nconf@plt+0x1d18c>
  43c19c:	cbnz	w0, 43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43c1a0:	b	43bd10 <ASN1_generate_nconf@plt+0x1d3a0>
  43c1a4:	bl	41a2a0 <ERR_clear_error@plt>
  43c1a8:	mov	x0, #0xffffffffffffffff    	// #-1
  43c1ac:	str	x0, [sp, #464]
  43c1b0:	b	43bcb8 <ASN1_generate_nconf@plt+0x1d348>
  43c1b4:	bl	41a2a0 <ERR_clear_error@plt>
  43c1b8:	mov	x0, #0xffffffffffffffff    	// #-1
  43c1bc:	str	x0, [sp, #456]
  43c1c0:	b	43bc48 <ASN1_generate_nconf@plt+0x1d2d8>
  43c1c4:	bl	41a2a0 <ERR_clear_error@plt>
  43c1c8:	b	43bbd8 <ASN1_generate_nconf@plt+0x1d268>
  43c1cc:	mov	x3, x1
  43c1d0:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c1d4:	ldp	x27, x26, [sp, #184]
  43c1d8:	b	43c060 <ASN1_generate_nconf@plt+0x1d6f0>
  43c1dc:	adrp	x20, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  43c1e0:	bl	41a2a0 <ERR_clear_error@plt>
  43c1e4:	add	x20, x20, #0xdc8
  43c1e8:	b	43bb70 <ASN1_generate_nconf@plt+0x1d200>
  43c1ec:	mov	x3, x24
  43c1f0:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c1f4:	ldp	x27, x26, [sp, #184]
  43c1f8:	b	43c060 <ASN1_generate_nconf@plt+0x1d6f0>
  43c1fc:	mov	w6, #0x0                   	// #0
  43c200:	b	43b9a4 <ASN1_generate_nconf@plt+0x1d034>
  43c204:	mov	x0, x20
  43c208:	bl	41ce80 <X509_NAME_entry_count@plt>
  43c20c:	cbz	w0, 43c0a0 <ASN1_generate_nconf@plt+0x1d730>
  43c210:	ldr	w0, [sp, #168]
  43c214:	cbnz	w0, 43c084 <ASN1_generate_nconf@plt+0x1d714>
  43c218:	mov	w19, #0x0                   	// #0
  43c21c:	ldr	x20, [sp, #304]
  43c220:	b	43c250 <ASN1_generate_nconf@plt+0x1d8e0>
  43c224:	mov	w1, w19
  43c228:	mov	x0, x20
  43c22c:	bl	419630 <OPENSSL_sk_value@plt>
  43c230:	mov	x3, x0
  43c234:	ldr	w2, [sp, #200]
  43c238:	mov	x0, x26
  43c23c:	mov	w4, #0xffffffff            	// #-1
  43c240:	ldp	x1, x3, [x3, #8]
  43c244:	bl	41c4f0 <X509_REQ_add1_attr_by_txt@plt>
  43c248:	cbz	w0, 43c004 <ASN1_generate_nconf@plt+0x1d694>
  43c24c:	add	w19, w19, #0x1
  43c250:	mov	x0, x20
  43c254:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43c258:	cmp	w19, w0
  43c25c:	b.lt	43c224 <ASN1_generate_nconf@plt+0x1d8b4>  // b.tstop
  43c260:	b	43bff4 <ASN1_generate_nconf@plt+0x1d684>
  43c264:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c268:	mov	x2, x22
  43c26c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c270:	add	x1, x1, #0xc08
  43c274:	ldr	x0, [x7, #152]
  43c278:	str	x7, [sp, #168]
  43c27c:	bl	419740 <BIO_printf@plt>
  43c280:	ldr	x7, [sp, #168]
  43c284:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c288:	mov	w20, #0x0                   	// #0
  43c28c:	bl	41a2a0 <ERR_clear_error@plt>
  43c290:	b	43a58c <ASN1_generate_nconf@plt+0x1bc1c>
  43c294:	ldr	x2, [sp, #336]
  43c298:	adrp	x7, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c29c:	ldr	x0, [x7, #152]
  43c2a0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43c2a4:	add	x1, x1, #0xc28
  43c2a8:	str	x7, [sp, #168]
  43c2ac:	bl	419740 <BIO_printf@plt>
  43c2b0:	ldr	x7, [sp, #168]
  43c2b4:	b	43b900 <ASN1_generate_nconf@plt+0x1cf90>
  43c2b8:	bl	41a2a0 <ERR_clear_error@plt>
  43c2bc:	str	xzr, [sp, #304]
  43c2c0:	b	43a618 <ASN1_generate_nconf@plt+0x1bca8>
  43c2c4:	nop
  43c2c8:	stp	x29, x30, [sp, #-48]!
  43c2cc:	mov	x29, sp
  43c2d0:	stp	x19, x20, [sp, #16]
  43c2d4:	mov	x19, x1
  43c2d8:	mov	x20, x2
  43c2dc:	stp	x21, x22, [sp, #32]
  43c2e0:	mov	x21, x3
  43c2e4:	mov	x22, x0
  43c2e8:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43c2ec:	mov	x2, x20
  43c2f0:	mov	x1, x19
  43c2f4:	mov	x3, x21
  43c2f8:	mov	x20, x0
  43c2fc:	bl	439730 <ASN1_generate_nconf@plt+0x1adc0>
  43c300:	mov	w19, w0
  43c304:	cmp	w0, #0x0
  43c308:	b.le	43c31c <ASN1_generate_nconf@plt+0x1d9ac>
  43c30c:	mov	x0, x22
  43c310:	mov	x1, x20
  43c314:	bl	41dac0 <X509_REQ_sign_ctx@plt>
  43c318:	mov	w19, w0
  43c31c:	mov	x0, x20
  43c320:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43c324:	cmp	w19, #0x0
  43c328:	cset	w0, gt
  43c32c:	ldp	x19, x20, [sp, #16]
  43c330:	ldp	x21, x22, [sp, #32]
  43c334:	ldp	x29, x30, [sp], #48
  43c338:	ret
  43c33c:	nop
  43c340:	stp	x29, x30, [sp, #-48]!
  43c344:	mov	x29, sp
  43c348:	stp	x19, x20, [sp, #16]
  43c34c:	mov	x19, x1
  43c350:	mov	x20, x2
  43c354:	stp	x21, x22, [sp, #32]
  43c358:	mov	x21, x3
  43c35c:	mov	x22, x0
  43c360:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43c364:	mov	x2, x20
  43c368:	mov	x1, x19
  43c36c:	mov	x3, x21
  43c370:	mov	x20, x0
  43c374:	bl	439730 <ASN1_generate_nconf@plt+0x1adc0>
  43c378:	mov	w19, w0
  43c37c:	cmp	w0, #0x0
  43c380:	b.le	43c394 <ASN1_generate_nconf@plt+0x1da24>
  43c384:	mov	x0, x22
  43c388:	mov	x1, x20
  43c38c:	bl	41c7a0 <X509_CRL_sign_ctx@plt>
  43c390:	mov	w19, w0
  43c394:	mov	x0, x20
  43c398:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43c39c:	cmp	w19, #0x0
  43c3a0:	cset	w0, gt
  43c3a4:	ldp	x19, x20, [sp, #16]
  43c3a8:	ldp	x21, x22, [sp, #32]
  43c3ac:	ldp	x29, x30, [sp], #48
  43c3b0:	ret
  43c3b4:	nop
  43c3b8:	stp	x29, x30, [sp, #-176]!
  43c3bc:	mov	w3, #0x8005                	// #32773
  43c3c0:	mov	w4, #0x2                   	// #2
  43c3c4:	mov	x29, sp
  43c3c8:	stp	x21, x22, [sp, #32]
  43c3cc:	adrp	x21, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c3d0:	add	x21, x21, #0xb30
  43c3d4:	mov	x2, x21
  43c3d8:	stp	x19, x20, [sp, #16]
  43c3dc:	adrp	x19, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c3e0:	add	x19, x19, #0xb00
  43c3e4:	stp	x23, x24, [sp, #48]
  43c3e8:	mov	w20, #0x0                   	// #0
  43c3ec:	stp	x25, x26, [sp, #64]
  43c3f0:	mov	x24, #0x0                   	// #0
  43c3f4:	mov	w26, #0x0                   	// #0
  43c3f8:	stp	x27, x28, [sp, #80]
  43c3fc:	mov	x25, #0x0                   	// #0
  43c400:	mov	w27, #0x0                   	// #0
  43c404:	stp	wzr, w4, [sp, #120]
  43c408:	mov	w28, #0x0                   	// #0
  43c40c:	stp	w3, w3, [sp, #136]
  43c410:	mov	x23, #0x0                   	// #0
  43c414:	stp	xzr, xzr, [sp, #144]
  43c418:	str	xzr, [sp, #160]
  43c41c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  43c420:	mov	x22, x0
  43c424:	str	wzr, [sp, #100]
  43c428:	stp	xzr, xzr, [sp, #104]
  43c42c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43c430:	cbz	w0, 43c45c <ASN1_generate_nconf@plt+0x1daec>
  43c434:	add	w1, w0, #0x1
  43c438:	cmp	w1, #0x15
  43c43c:	b.hi	43c42c <ASN1_generate_nconf@plt+0x1dabc>  // b.pmore
  43c440:	ldrh	w1, [x19, w1, uxtw #1]
  43c444:	adr	x2, 43c450 <ASN1_generate_nconf@plt+0x1dae0>
  43c448:	add	x1, x2, w1, sxth #2
  43c44c:	br	x1
  43c450:	mov	w20, #0x1                   	// #1
  43c454:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43c458:	cbnz	w0, 43c434 <ASN1_generate_nconf@plt+0x1dac4>
  43c45c:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  43c460:	mov	w19, w0
  43c464:	cbnz	w0, 43c5e4 <ASN1_generate_nconf@plt+0x1dc74>
  43c468:	cmp	w20, #0x0
  43c46c:	csel	w0, w28, wzr, eq  // eq = none
  43c470:	cbnz	w0, 43c73c <ASN1_generate_nconf@plt+0x1ddcc>
  43c474:	ldr	w0, [sp, #100]
  43c478:	mov	x1, x25
  43c47c:	add	x3, sp, #0xa0
  43c480:	add	x2, sp, #0x98
  43c484:	orr	w0, w0, w27
  43c488:	cmp	w0, #0x0
  43c48c:	mov	x0, x24
  43c490:	cset	w21, eq  // eq = none
  43c494:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43c498:	cbz	w0, 43c754 <ASN1_generate_nconf@plt+0x1dde4>
  43c49c:	cmp	w20, #0x0
  43c4a0:	csel	w0, w26, wzr, ne  // ne = any
  43c4a4:	cbnz	w0, 43c7a8 <ASN1_generate_nconf@plt+0x1de38>
  43c4a8:	ldr	w1, [sp, #136]
  43c4ac:	mov	w0, w1
  43c4b0:	cbz	w20, 43c780 <ASN1_generate_nconf@plt+0x1de10>
  43c4b4:	cmp	w20, #0x2
  43c4b8:	b.eq	43c834 <ASN1_generate_nconf@plt+0x1dec4>  // b.none
  43c4bc:	ldr	x0, [sp, #104]
  43c4c0:	mov	x4, x23
  43c4c4:	ldr	x3, [sp, #152]
  43c4c8:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43c4cc:	mov	w2, #0x1                   	// #1
  43c4d0:	add	x5, x5, #0xc78
  43c4d4:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  43c4d8:	mov	x24, x0
  43c4dc:	cbz	x24, 43c810 <ASN1_generate_nconf@plt+0x1dea0>
  43c4e0:	mov	x0, x24
  43c4e4:	bl	41e100 <EVP_PKEY_get1_RSA@plt>
  43c4e8:	mov	x22, x0
  43c4ec:	mov	x0, x24
  43c4f0:	bl	41d9c0 <EVP_PKEY_free@plt>
  43c4f4:	cbz	x22, 43c818 <ASN1_generate_nconf@plt+0x1dea8>
  43c4f8:	ldr	w1, [sp, #140]
  43c4fc:	mov	w2, w21
  43c500:	ldr	x0, [sp, #112]
  43c504:	bl	45e1f8 <ASN1_generate_nconf@plt+0x3f888>
  43c508:	mov	x21, x0
  43c50c:	cbz	x0, 43c8ec <ASN1_generate_nconf@plt+0x1df7c>
  43c510:	cbnz	w28, 43c854 <ASN1_generate_nconf@plt+0x1dee4>
  43c514:	ldr	w0, [sp, #120]
  43c518:	cbnz	w0, 43c7cc <ASN1_generate_nconf@plt+0x1de5c>
  43c51c:	cbnz	w26, 43c880 <ASN1_generate_nconf@plt+0x1df10>
  43c520:	ldr	w0, [sp, #100]
  43c524:	cbnz	w0, 43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c528:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c52c:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c530:	add	x1, x1, #0x9c0
  43c534:	ldr	x0, [x24, #152]
  43c538:	bl	419740 <BIO_printf@plt>
  43c53c:	ldr	w0, [sp, #140]
  43c540:	cmp	w0, #0x4
  43c544:	b.eq	43c8f4 <ASN1_generate_nconf@plt+0x1df84>  // b.none
  43c548:	mov	w1, #0x8005                	// #32773
  43c54c:	cmp	w0, w1
  43c550:	b.eq	43c934 <ASN1_generate_nconf@plt+0x1dfc4>  // b.none
  43c554:	sub	w0, w0, #0xb
  43c558:	cmp	w0, #0x1
  43c55c:	b.hi	43c958 <ASN1_generate_nconf@plt+0x1dfe8>  // b.pmore
  43c560:	bl	41a3f0 <EVP_PKEY_new@plt>
  43c564:	mov	w19, #0x1                   	// #1
  43c568:	mov	x25, x0
  43c56c:	cbz	x0, 43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c570:	mov	x1, x22
  43c574:	bl	41b400 <EVP_PKEY_set1_RSA@plt>
  43c578:	ldr	w0, [sp, #140]
  43c57c:	cmp	w0, #0xc
  43c580:	b.eq	43c9dc <ASN1_generate_nconf@plt+0x1e06c>  // b.none
  43c584:	orr	w20, w20, w27
  43c588:	mov	x1, x25
  43c58c:	mov	x0, x21
  43c590:	cbz	w20, 43c9d0 <ASN1_generate_nconf@plt+0x1e060>
  43c594:	bl	41a740 <i2b_PublicKey_bio@plt>
  43c598:	mov	w19, w0
  43c59c:	mov	x0, x25
  43c5a0:	bl	41d9c0 <EVP_PKEY_free@plt>
  43c5a4:	cmp	w19, #0x0
  43c5a8:	mov	w19, #0x0                   	// #0
  43c5ac:	b.gt	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c5b0:	ldr	x0, [x24, #152]
  43c5b4:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c5b8:	add	x1, x1, #0x9d8
  43c5bc:	mov	w19, #0x1                   	// #1
  43c5c0:	bl	419740 <BIO_printf@plt>
  43c5c4:	ldr	x0, [x24, #152]
  43c5c8:	bl	41e7f0 <ERR_print_errors@plt>
  43c5cc:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c5d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c5d4:	add	x2, sp, #0x88
  43c5d8:	mov	x1, #0x7be                 	// #1982
  43c5dc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43c5e0:	cbnz	w0, 43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c5e4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c5e8:	mov	x2, x22
  43c5ec:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  43c5f0:	mov	w19, #0x1                   	// #1
  43c5f4:	ldr	x0, [x0, #152]
  43c5f8:	add	x1, x1, #0x238
  43c5fc:	mov	x22, #0x0                   	// #0
  43c600:	mov	x21, #0x0                   	// #0
  43c604:	bl	419740 <BIO_printf@plt>
  43c608:	mov	x0, x23
  43c60c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  43c610:	mov	x0, x21
  43c614:	bl	41ce30 <BIO_free_all@plt>
  43c618:	mov	x0, x22
  43c61c:	bl	41dd00 <RSA_free@plt>
  43c620:	ldr	x0, [sp, #152]
  43c624:	adrp	x20, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c628:	add	x20, x20, #0x9f0
  43c62c:	mov	w2, #0x138                 	// #312
  43c630:	mov	x1, x20
  43c634:	bl	41b1e0 <CRYPTO_free@plt>
  43c638:	ldr	x0, [sp, #160]
  43c63c:	mov	x1, x20
  43c640:	mov	w2, #0x139                 	// #313
  43c644:	bl	41b1e0 <CRYPTO_free@plt>
  43c648:	mov	w0, w19
  43c64c:	ldp	x19, x20, [sp, #16]
  43c650:	ldp	x21, x22, [sp, #32]
  43c654:	ldp	x23, x24, [sp, #48]
  43c658:	ldp	x25, x26, [sp, #64]
  43c65c:	ldp	x27, x28, [sp, #80]
  43c660:	ldp	x29, x30, [sp], #176
  43c664:	ret
  43c668:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  43c66c:	add	x1, sp, #0x90
  43c670:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  43c674:	cbnz	w0, 43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c678:	b	43c5e4 <ASN1_generate_nconf@plt+0x1dc74>
  43c67c:	mov	w26, #0x1                   	// #1
  43c680:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c684:	mov	w0, #0x1                   	// #1
  43c688:	str	w0, [sp, #120]
  43c68c:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c690:	mov	w28, #0x1                   	// #1
  43c694:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c698:	mov	w0, #0x1                   	// #1
  43c69c:	str	w0, [sp, #100]
  43c6a0:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6a4:	sub	w0, w0, #0xd
  43c6a8:	str	w0, [sp, #124]
  43c6ac:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6b0:	mov	w27, #0x2                   	// #2
  43c6b4:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6b8:	mov	w20, #0x2                   	// #2
  43c6bc:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6c0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c6c4:	mov	x24, x0
  43c6c8:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c6d0:	mov	x25, x0
  43c6d4:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6d8:	mov	w27, #0x1                   	// #1
  43c6dc:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6e0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c6e4:	str	x0, [sp, #112]
  43c6e8:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6ec:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c6f0:	str	x0, [sp, #104]
  43c6f4:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c6f8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c6fc:	mov	w1, #0x0                   	// #0
  43c700:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  43c704:	mov	x23, x0
  43c708:	b	43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c70c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43c710:	add	x2, sp, #0x8c
  43c714:	mov	x1, #0x7be                 	// #1982
  43c718:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43c71c:	cbnz	w0, 43c42c <ASN1_generate_nconf@plt+0x1dabc>
  43c720:	b	43c5e4 <ASN1_generate_nconf@plt+0x1dc74>
  43c724:	mov	x0, x21
  43c728:	mov	w19, #0x0                   	// #0
  43c72c:	mov	x22, #0x0                   	// #0
  43c730:	mov	x21, #0x0                   	// #0
  43c734:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  43c738:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c73c:	mov	x1, x25
  43c740:	mov	x0, x24
  43c744:	add	x3, sp, #0xa0
  43c748:	add	x2, sp, #0x98
  43c74c:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43c750:	cbnz	w0, 43c778 <ASN1_generate_nconf@plt+0x1de08>
  43c754:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c758:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43c75c:	mov	w19, #0x1                   	// #1
  43c760:	add	x1, x1, #0xc48
  43c764:	ldr	x0, [x0, #152]
  43c768:	mov	x22, #0x0                   	// #0
  43c76c:	mov	x21, #0x0                   	// #0
  43c770:	bl	419740 <BIO_printf@plt>
  43c774:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c778:	ldr	w0, [sp, #136]
  43c77c:	mov	w21, #0x1                   	// #1
  43c780:	mov	w1, w0
  43c784:	mov	x4, x23
  43c788:	ldr	x0, [sp, #104]
  43c78c:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43c790:	ldr	x3, [sp, #152]
  43c794:	add	x5, x5, #0xc88
  43c798:	mov	w2, #0x1                   	// #1
  43c79c:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  43c7a0:	mov	x24, x0
  43c7a4:	b	43c4dc <ASN1_generate_nconf@plt+0x1db6c>
  43c7a8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c7ac:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c7b0:	mov	w19, #0x1                   	// #1
  43c7b4:	add	x1, x1, #0x970
  43c7b8:	ldr	x0, [x0, #152]
  43c7bc:	mov	x22, #0x0                   	// #0
  43c7c0:	mov	x21, #0x0                   	// #0
  43c7c4:	bl	419740 <BIO_printf@plt>
  43c7c8:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c7cc:	mov	x3, #0x0                   	// #0
  43c7d0:	mov	x2, #0x0                   	// #0
  43c7d4:	add	x1, sp, #0xa8
  43c7d8:	mov	x0, x22
  43c7dc:	bl	41e680 <RSA_get0_key@plt>
  43c7e0:	mov	x0, x21
  43c7e4:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c7e8:	add	x1, x1, #0x68
  43c7ec:	bl	419740 <BIO_printf@plt>
  43c7f0:	ldr	x1, [sp, #168]
  43c7f4:	mov	x0, x21
  43c7f8:	bl	41d260 <BN_print@plt>
  43c7fc:	mov	x0, x21
  43c800:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43c804:	add	x1, x1, #0xf30
  43c808:	bl	419740 <BIO_printf@plt>
  43c80c:	b	43c51c <ASN1_generate_nconf@plt+0x1dbac>
  43c810:	mov	x0, #0x0                   	// #0
  43c814:	bl	41d9c0 <EVP_PKEY_free@plt>
  43c818:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c81c:	mov	w19, #0x1                   	// #1
  43c820:	mov	x22, #0x0                   	// #0
  43c824:	mov	x21, #0x0                   	// #0
  43c828:	ldr	x0, [x0, #152]
  43c82c:	bl	41e7f0 <ERR_print_errors@plt>
  43c830:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c834:	mov	w2, #0x8005                	// #32773
  43c838:	mov	w1, #0x8009                	// #32777
  43c83c:	cmp	w0, w2
  43c840:	b.eq	43c4bc <ASN1_generate_nconf@plt+0x1db4c>  // b.none
  43c844:	cmp	w0, #0x4
  43c848:	mov	w1, #0xa                   	// #10
  43c84c:	csinv	w1, w1, wzr, eq  // eq = none
  43c850:	b	43c4bc <ASN1_generate_nconf@plt+0x1db4c>
  43c854:	mov	x1, x22
  43c858:	mov	w2, #0x0                   	// #0
  43c85c:	bl	41e940 <RSA_print@plt>
  43c860:	cbnz	w0, 43c514 <ASN1_generate_nconf@plt+0x1dba4>
  43c864:	ldr	x0, [sp, #112]
  43c868:	mov	w19, w28
  43c86c:	bl	41be90 <perror@plt>
  43c870:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c874:	ldr	x0, [x0, #152]
  43c878:	bl	41e7f0 <ERR_print_errors@plt>
  43c87c:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c880:	mov	x0, x22
  43c884:	mov	x1, #0x0                   	// #0
  43c888:	bl	41c9c0 <RSA_check_key_ex@plt>
  43c88c:	cmp	w0, #0x1
  43c890:	b.eq	43c970 <ASN1_generate_nconf@plt+0x1e000>  // b.none
  43c894:	cbnz	w0, 43c918 <ASN1_generate_nconf@plt+0x1dfa8>
  43c898:	adrp	x24, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c89c:	add	x24, x24, #0x9a8
  43c8a0:	b	43c8e0 <ASN1_generate_nconf@plt+0x1df70>
  43c8a4:	lsr	w2, w0, #24
  43c8a8:	cmp	w2, #0x4
  43c8ac:	b.ne	43c520 <ASN1_generate_nconf@plt+0x1dbb0>  // b.any
  43c8b0:	ubfx	w2, w0, #12, #12
  43c8b4:	cmp	w2, #0xa0
  43c8b8:	b.ne	43c520 <ASN1_generate_nconf@plt+0x1dbb0>  // b.any
  43c8bc:	and	w1, w0, #0xfff
  43c8c0:	cmp	w1, #0x41
  43c8c4:	b.eq	43c520 <ASN1_generate_nconf@plt+0x1dbb0>  // b.none
  43c8c8:	bl	4196f0 <ERR_reason_error_string@plt>
  43c8cc:	mov	x2, x0
  43c8d0:	mov	x1, x24
  43c8d4:	mov	x0, x21
  43c8d8:	bl	419740 <BIO_printf@plt>
  43c8dc:	bl	419a70 <ERR_get_error@plt>
  43c8e0:	bl	41ca60 <ERR_peek_error@plt>
  43c8e4:	cbnz	x0, 43c8a4 <ASN1_generate_nconf@plt+0x1df34>
  43c8e8:	b	43c520 <ASN1_generate_nconf@plt+0x1dbb0>
  43c8ec:	mov	w19, #0x1                   	// #1
  43c8f0:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c8f4:	orr	w20, w20, w27
  43c8f8:	mov	x1, x22
  43c8fc:	mov	x0, x21
  43c900:	cbz	w20, 43c984 <ASN1_generate_nconf@plt+0x1e014>
  43c904:	cmp	w27, #0x2
  43c908:	b.eq	43c990 <ASN1_generate_nconf@plt+0x1e020>  // b.none
  43c90c:	bl	41c210 <i2d_RSA_PUBKEY_bio@plt>
  43c910:	mov	w19, w0
  43c914:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c918:	cmn	w0, #0x1
  43c91c:	b.ne	43c520 <ASN1_generate_nconf@plt+0x1dbb0>  // b.any
  43c920:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43c924:	mov	w19, w26
  43c928:	ldr	x0, [x0, #152]
  43c92c:	bl	41e7f0 <ERR_print_errors@plt>
  43c930:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c934:	orr	w20, w20, w27
  43c938:	cbz	w20, 43c99c <ASN1_generate_nconf@plt+0x1e02c>
  43c93c:	mov	x1, x22
  43c940:	mov	x0, x21
  43c944:	cmp	w27, #0x2
  43c948:	b.eq	43c9c4 <ASN1_generate_nconf@plt+0x1e054>  // b.none
  43c94c:	bl	41aee0 <PEM_write_bio_RSA_PUBKEY@plt>
  43c950:	mov	w19, w0
  43c954:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c958:	ldr	x0, [x24, #152]
  43c95c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43c960:	mov	w19, #0x1                   	// #1
  43c964:	add	x1, x1, #0xd08
  43c968:	bl	419740 <BIO_printf@plt>
  43c96c:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43c970:	mov	x0, x21
  43c974:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43c978:	add	x1, x1, #0x998
  43c97c:	bl	419740 <BIO_printf@plt>
  43c980:	b	43c520 <ASN1_generate_nconf@plt+0x1dbb0>
  43c984:	bl	41d990 <i2d_RSAPrivateKey_bio@plt>
  43c988:	mov	w19, w0
  43c98c:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c990:	bl	41c510 <i2d_RSAPublicKey_bio@plt>
  43c994:	mov	w19, w0
  43c998:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c99c:	ldr	x2, [sp, #144]
  43c9a0:	mov	x1, x22
  43c9a4:	ldr	x6, [sp, #160]
  43c9a8:	mov	x0, x21
  43c9ac:	mov	x5, #0x0                   	// #0
  43c9b0:	mov	w4, #0x0                   	// #0
  43c9b4:	mov	x3, #0x0                   	// #0
  43c9b8:	bl	41cfd0 <PEM_write_bio_RSAPrivateKey@plt>
  43c9bc:	mov	w19, w0
  43c9c0:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c9c4:	bl	41c0d0 <PEM_write_bio_RSAPublicKey@plt>
  43c9c8:	mov	w19, w0
  43c9cc:	b	43c5a4 <ASN1_generate_nconf@plt+0x1dc34>
  43c9d0:	bl	41df80 <i2b_PrivateKey_bio@plt>
  43c9d4:	mov	w19, w0
  43c9d8:	b	43c59c <ASN1_generate_nconf@plt+0x1dc2c>
  43c9dc:	cbnz	w20, 43ca00 <ASN1_generate_nconf@plt+0x1e090>
  43c9e0:	ldr	w2, [sp, #124]
  43c9e4:	mov	x1, x25
  43c9e8:	ldr	x4, [sp, #160]
  43c9ec:	mov	x0, x21
  43c9f0:	mov	x3, #0x0                   	// #0
  43c9f4:	bl	41a300 <i2b_PVK_bio@plt>
  43c9f8:	mov	w19, w0
  43c9fc:	b	43c59c <ASN1_generate_nconf@plt+0x1dc2c>
  43ca00:	ldr	x0, [x24, #152]
  43ca04:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43ca08:	add	x1, x1, #0xcd8
  43ca0c:	bl	419740 <BIO_printf@plt>
  43ca10:	mov	x0, x25
  43ca14:	bl	41d9c0 <EVP_PKEY_free@plt>
  43ca18:	b	43c608 <ASN1_generate_nconf@plt+0x1dc98>
  43ca1c:	nop
  43ca20:	stp	x29, x30, [sp, #-160]!
  43ca24:	mov	w3, #0x8005                	// #32773
  43ca28:	mov	x29, sp
  43ca2c:	stp	x21, x22, [sp, #32]
  43ca30:	adrp	x22, 474000 <ASN1_generate_nconf@plt+0x55690>
  43ca34:	add	x22, x22, #0xf28
  43ca38:	mov	x2, x22
  43ca3c:	stp	x19, x20, [sp, #16]
  43ca40:	adrp	x19, 474000 <ASN1_generate_nconf@plt+0x55690>
  43ca44:	add	x19, x19, #0xef8
  43ca48:	stp	x23, x24, [sp, #48]
  43ca4c:	mov	w23, #0x1                   	// #1
  43ca50:	stp	x25, x26, [sp, #64]
  43ca54:	mov	w21, #0x0                   	// #0
  43ca58:	mov	w20, #0x0                   	// #0
  43ca5c:	stp	x27, x28, [sp, #80]
  43ca60:	mov	w28, w23
  43ca64:	mov	w27, #0x0                   	// #0
  43ca68:	str	w3, [sp, #148]
  43ca6c:	mov	w26, #0x2                   	// #2
  43ca70:	str	xzr, [sp, #152]
  43ca74:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  43ca78:	mov	x24, x0
  43ca7c:	mov	x25, #0x0                   	// #0
  43ca80:	stp	xzr, xzr, [sp, #104]
  43ca84:	stp	xzr, xzr, [sp, #120]
  43ca88:	str	wzr, [sp, #140]
  43ca8c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43ca90:	mov	w1, w0
  43ca94:	cbz	w0, 43cad4 <ASN1_generate_nconf@plt+0x1e164>
  43ca98:	cmp	w1, #0x15
  43ca9c:	b.gt	43ceb4 <ASN1_generate_nconf@plt+0x1e544>
  43caa0:	cmn	w1, #0x1
  43caa4:	b.lt	43ca8c <ASN1_generate_nconf@plt+0x1e11c>  // b.tstop
  43caa8:	add	w1, w1, #0x1
  43caac:	cmp	w1, #0x16
  43cab0:	b.hi	43ca8c <ASN1_generate_nconf@plt+0x1e11c>  // b.pmore
  43cab4:	ldrh	w0, [x19, w1, uxtw #1]
  43cab8:	adr	x1, 43cac4 <ASN1_generate_nconf@plt+0x1e154>
  43cabc:	add	x0, x1, w0, sxth #2
  43cac0:	br	x0
  43cac4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43cac8:	mov	w20, #0x1                   	// #1
  43cacc:	mov	w1, w0
  43cad0:	cbnz	w0, 43ca98 <ASN1_generate_nconf@plt+0x1e128>
  43cad4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  43cad8:	mov	w19, w0
  43cadc:	cbnz	w0, 43cee4 <ASN1_generate_nconf@plt+0x1e574>
  43cae0:	cmp	w28, #0x1
  43cae4:	csel	w27, w27, wzr, ne  // ne = any
  43cae8:	cbnz	w27, 43d0b0 <ASN1_generate_nconf@plt+0x1e740>
  43caec:	ldr	x0, [sp, #104]
  43caf0:	add	x2, sp, #0x98
  43caf4:	mov	x3, #0x0                   	// #0
  43caf8:	mov	x1, #0x0                   	// #0
  43cafc:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43cb00:	cbz	w0, 43d0f0 <ASN1_generate_nconf@plt+0x1e780>
  43cb04:	ldr	w1, [sp, #148]
  43cb08:	cmp	w28, #0x2
  43cb0c:	b.eq	43d08c <ASN1_generate_nconf@plt+0x1e71c>  // b.none
  43cb10:	cmp	w28, #0x3
  43cb14:	b.ne	43d068 <ASN1_generate_nconf@plt+0x1e6f8>  // b.any
  43cb18:	ldr	x0, [sp, #112]
  43cb1c:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  43cb20:	add	x2, x2, #0x658
  43cb24:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  43cb28:	mov	x24, x0
  43cb2c:	cbz	x0, 43d0e8 <ASN1_generate_nconf@plt+0x1e778>
  43cb30:	bl	41a4c0 <X509_get_pubkey@plt>
  43cb34:	mov	x22, x0
  43cb38:	mov	x0, x24
  43cb3c:	bl	41e260 <X509_free@plt>
  43cb40:	cbz	x22, 43d0e8 <ASN1_generate_nconf@plt+0x1e778>
  43cb44:	mov	x0, x22
  43cb48:	bl	41e100 <EVP_PKEY_get1_RSA@plt>
  43cb4c:	mov	x28, x0
  43cb50:	mov	x0, x22
  43cb54:	bl	41d9c0 <EVP_PKEY_free@plt>
  43cb58:	cbz	x28, 43d118 <ASN1_generate_nconf@plt+0x1e7a8>
  43cb5c:	ldr	x0, [sp, #120]
  43cb60:	mov	w2, #0x2                   	// #2
  43cb64:	mov	w1, #0x72                  	// #114
  43cb68:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  43cb6c:	mov	x5, x0
  43cb70:	cbz	x0, 43d104 <ASN1_generate_nconf@plt+0x1e794>
  43cb74:	ldr	x0, [sp, #128]
  43cb78:	mov	w2, #0x2                   	// #2
  43cb7c:	mov	w1, #0x77                  	// #119
  43cb80:	str	x5, [sp, #104]
  43cb84:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  43cb88:	mov	x27, x0
  43cb8c:	ldr	x5, [sp, #104]
  43cb90:	cbz	x0, 43d154 <ASN1_generate_nconf@plt+0x1e7e4>
  43cb94:	mov	x0, x28
  43cb98:	str	x5, [sp, #112]
  43cb9c:	bl	41b310 <RSA_size@plt>
  43cba0:	lsl	w2, w0, #1
  43cba4:	mov	w22, w0
  43cba8:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43cbac:	mov	w0, w2
  43cbb0:	add	x1, x1, #0xd40
  43cbb4:	str	w2, [sp, #104]
  43cbb8:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43cbbc:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43cbc0:	mov	x24, x0
  43cbc4:	add	x1, x1, #0xd50
  43cbc8:	mov	w0, w22
  43cbcc:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43cbd0:	mov	x22, x0
  43cbd4:	ldr	w2, [sp, #104]
  43cbd8:	mov	x1, x24
  43cbdc:	ldr	x5, [sp, #112]
  43cbe0:	str	x5, [sp, #104]
  43cbe4:	mov	x0, x5
  43cbe8:	bl	41cf00 <BIO_read@plt>
  43cbec:	ldr	x5, [sp, #104]
  43cbf0:	tbnz	w0, #31, 43d1a4 <ASN1_generate_nconf@plt+0x1e834>
  43cbf4:	ldr	w1, [sp, #140]
  43cbf8:	cbz	w1, 43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cbfc:	cmp	wzr, w0, asr #1
  43cc00:	asr	w3, w0, #1
  43cc04:	b.eq	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>  // b.none
  43cc08:	sxtw	x1, w3
  43cc0c:	sxtw	x2, w0
  43cc10:	sub	x6, x2, x1
  43cc14:	sub	w4, w3, #0x1
  43cc18:	cmp	x1, x6
  43cc1c:	sub	w1, w0, #0x1
  43cc20:	ccmp	w4, #0xe, #0x0, le
  43cc24:	b.ls	43d230 <ASN1_generate_nconf@plt+0x1e8c0>  // b.plast
  43cc28:	lsr	w7, w3, #4
  43cc2c:	adrp	x4, 475000 <ASN1_generate_nconf@plt+0x56690>
  43cc30:	sub	x2, x2, #0x10
  43cc34:	mov	x6, x24
  43cc38:	neg	x7, x7, lsl #4
  43cc3c:	ldr	q2, [x4, #368]
  43cc40:	add	x4, x24, x2
  43cc44:	mov	x2, #0x0                   	// #0
  43cc48:	ldr	q1, [x4, x2]
  43cc4c:	ldr	q0, [x6]
  43cc50:	tbl	v1.16b, {v1.16b}, v2.16b
  43cc54:	tbl	v0.16b, {v0.16b}, v2.16b
  43cc58:	str	q1, [x6], #16
  43cc5c:	str	q0, [x4, x2]
  43cc60:	sub	x2, x2, #0x10
  43cc64:	cmp	x2, x7
  43cc68:	b.ne	43cc48 <ASN1_generate_nconf@plt+0x1e2d8>  // b.any
  43cc6c:	tst	x3, #0xf
  43cc70:	and	w2, w3, #0xfffffff0
  43cc74:	b.eq	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>  // b.none
  43cc78:	sub	w6, w1, w2
  43cc7c:	ldrb	w7, [x24, w2, uxtw]
  43cc80:	add	w4, w2, #0x1
  43cc84:	cmp	w3, w4
  43cc88:	ldrb	w8, [x24, w6, sxtw]
  43cc8c:	strb	w8, [x24, w2, uxtw]
  43cc90:	strb	w7, [x24, w6, sxtw]
  43cc94:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cc98:	sub	w7, w1, w4
  43cc9c:	ldrb	w8, [x24, w4, sxtw]
  43cca0:	add	w6, w2, #0x2
  43cca4:	cmp	w3, w6
  43cca8:	ldrb	w9, [x24, w7, sxtw]
  43ccac:	strb	w9, [x24, w4, sxtw]
  43ccb0:	strb	w8, [x24, w7, sxtw]
  43ccb4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43ccb8:	sub	w7, w1, w6
  43ccbc:	ldrb	w8, [x24, w6, sxtw]
  43ccc0:	add	w4, w2, #0x3
  43ccc4:	cmp	w3, w4
  43ccc8:	ldrb	w9, [x24, w7, sxtw]
  43cccc:	strb	w9, [x24, w6, sxtw]
  43ccd0:	strb	w8, [x24, w7, sxtw]
  43ccd4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43ccd8:	sub	w7, w1, w4
  43ccdc:	ldrb	w8, [x24, w4, sxtw]
  43cce0:	add	w6, w2, #0x4
  43cce4:	cmp	w3, w6
  43cce8:	ldrb	w9, [x24, w7, sxtw]
  43ccec:	strb	w9, [x24, w4, sxtw]
  43ccf0:	strb	w8, [x24, w7, sxtw]
  43ccf4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43ccf8:	sub	w7, w1, w6
  43ccfc:	ldrb	w8, [x24, w6, sxtw]
  43cd00:	add	w4, w2, #0x5
  43cd04:	cmp	w3, w4
  43cd08:	ldrb	w9, [x24, w7, sxtw]
  43cd0c:	strb	w9, [x24, w6, sxtw]
  43cd10:	strb	w8, [x24, w7, sxtw]
  43cd14:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cd18:	sub	w7, w1, w4
  43cd1c:	ldrb	w8, [x24, w4, sxtw]
  43cd20:	add	w6, w2, #0x6
  43cd24:	cmp	w3, w6
  43cd28:	ldrb	w9, [x24, w7, sxtw]
  43cd2c:	strb	w9, [x24, w4, sxtw]
  43cd30:	strb	w8, [x24, w7, sxtw]
  43cd34:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cd38:	sub	w7, w1, w6
  43cd3c:	ldrb	w8, [x24, w6, sxtw]
  43cd40:	add	w4, w2, #0x7
  43cd44:	cmp	w3, w4
  43cd48:	ldrb	w9, [x24, w7, sxtw]
  43cd4c:	strb	w9, [x24, w6, sxtw]
  43cd50:	strb	w8, [x24, w7, sxtw]
  43cd54:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cd58:	sub	w7, w1, w4
  43cd5c:	ldrb	w8, [x24, w4, sxtw]
  43cd60:	add	w6, w2, #0x8
  43cd64:	cmp	w3, w6
  43cd68:	ldrb	w9, [x24, w7, sxtw]
  43cd6c:	strb	w9, [x24, w4, sxtw]
  43cd70:	strb	w8, [x24, w7, sxtw]
  43cd74:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cd78:	sub	w7, w1, w6
  43cd7c:	ldrb	w8, [x24, w6, sxtw]
  43cd80:	add	w4, w2, #0x9
  43cd84:	cmp	w3, w4
  43cd88:	ldrb	w9, [x24, w7, sxtw]
  43cd8c:	strb	w9, [x24, w6, sxtw]
  43cd90:	strb	w8, [x24, w7, sxtw]
  43cd94:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cd98:	sub	w7, w1, w4
  43cd9c:	ldrb	w8, [x24, w4, sxtw]
  43cda0:	add	w6, w2, #0xa
  43cda4:	cmp	w3, w6
  43cda8:	ldrb	w9, [x24, w7, sxtw]
  43cdac:	strb	w9, [x24, w4, sxtw]
  43cdb0:	strb	w8, [x24, w7, sxtw]
  43cdb4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cdb8:	sub	w7, w1, w6
  43cdbc:	ldrb	w8, [x24, w6, sxtw]
  43cdc0:	add	w4, w2, #0xb
  43cdc4:	cmp	w3, w4
  43cdc8:	ldrb	w9, [x24, w7, sxtw]
  43cdcc:	strb	w9, [x24, w6, sxtw]
  43cdd0:	strb	w8, [x24, w7, sxtw]
  43cdd4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cdd8:	sub	w7, w1, w4
  43cddc:	ldrb	w8, [x24, w4, sxtw]
  43cde0:	add	w6, w2, #0xc
  43cde4:	cmp	w3, w6
  43cde8:	ldrb	w9, [x24, w7, sxtw]
  43cdec:	strb	w9, [x24, w4, sxtw]
  43cdf0:	strb	w8, [x24, w7, sxtw]
  43cdf4:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43cdf8:	sub	w7, w1, w6
  43cdfc:	ldrb	w8, [x24, w6, sxtw]
  43ce00:	add	w4, w2, #0xd
  43ce04:	cmp	w3, w4
  43ce08:	ldrb	w9, [x24, w7, sxtw]
  43ce0c:	strb	w9, [x24, w6, sxtw]
  43ce10:	strb	w8, [x24, w7, sxtw]
  43ce14:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43ce18:	sub	w6, w1, w4
  43ce1c:	add	w2, w2, #0xe
  43ce20:	cmp	w3, w2
  43ce24:	ldrb	w7, [x24, w4, sxtw]
  43ce28:	ldrb	w3, [x24, w6, sxtw]
  43ce2c:	strb	w3, [x24, w4, sxtw]
  43ce30:	strb	w7, [x24, w6, sxtw]
  43ce34:	b.le	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43ce38:	sub	w1, w1, w2
  43ce3c:	ldrb	w3, [x24, w2, sxtw]
  43ce40:	ldrb	w4, [x24, w1, sxtw]
  43ce44:	strb	w4, [x24, w2, sxtw]
  43ce48:	strb	w3, [x24, w1, sxtw]
  43ce4c:	cmp	w26, #0x3
  43ce50:	b.eq	43d20c <ASN1_generate_nconf@plt+0x1e89c>  // b.none
  43ce54:	cmp	w26, #0x4
  43ce58:	b.eq	43d1e8 <ASN1_generate_nconf@plt+0x1e878>  // b.none
  43ce5c:	cmp	w26, #0x2
  43ce60:	b.eq	43d1c4 <ASN1_generate_nconf@plt+0x1e854>  // b.none
  43ce64:	mov	x2, x22
  43ce68:	mov	w4, w23
  43ce6c:	mov	x3, x28
  43ce70:	mov	x1, x24
  43ce74:	str	x5, [sp, #104]
  43ce78:	bl	41a080 <RSA_private_encrypt@plt>
  43ce7c:	ldr	x5, [sp, #104]
  43ce80:	sxtw	x2, w0
  43ce84:	str	x5, [sp, #104]
  43ce88:	tbnz	w2, #31, 43d25c <ASN1_generate_nconf@plt+0x1e8ec>
  43ce8c:	cbnz	w21, 43d170 <ASN1_generate_nconf@plt+0x1e800>
  43ce90:	mov	x1, x22
  43ce94:	mov	x0, x27
  43ce98:	mov	w19, #0x0                   	// #0
  43ce9c:	cbz	w20, 43d164 <ASN1_generate_nconf@plt+0x1e7f4>
  43cea0:	bl	41a020 <BIO_dump@plt>
  43cea4:	ldr	x5, [sp, #104]
  43cea8:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43ceac:	mov	w21, #0x1                   	// #1
  43ceb0:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43ceb4:	sub	w1, w1, #0x5dd
  43ceb8:	cmp	w1, #0x1
  43cebc:	b.hi	43ca8c <ASN1_generate_nconf@plt+0x1e11c>  // b.pmore
  43cec0:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  43cec4:	cbnz	w0, 43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cec8:	mov	w19, #0x1                   	// #1
  43cecc:	b	43d050 <ASN1_generate_nconf@plt+0x1e6e0>
  43ced0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43ced4:	add	x2, sp, #0x94
  43ced8:	mov	x1, #0x12                  	// #18
  43cedc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43cee0:	cbnz	w0, 43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cee4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43cee8:	mov	x2, x24
  43ceec:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  43cef0:	add	x1, x1, #0x238
  43cef4:	ldr	x0, [x0, #152]
  43cef8:	mov	w19, #0x1                   	// #1
  43cefc:	mov	x22, #0x0                   	// #0
  43cf00:	mov	x24, #0x0                   	// #0
  43cf04:	mov	x28, #0x0                   	// #0
  43cf08:	mov	x27, #0x0                   	// #0
  43cf0c:	bl	419740 <BIO_printf@plt>
  43cf10:	mov	x5, #0x0                   	// #0
  43cf14:	mov	x0, x28
  43cf18:	str	x5, [sp, #104]
  43cf1c:	bl	41dd00 <RSA_free@plt>
  43cf20:	adrp	x20, 474000 <ASN1_generate_nconf@plt+0x55690>
  43cf24:	mov	x0, x25
  43cf28:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  43cf2c:	ldr	x5, [sp, #104]
  43cf30:	add	x20, x20, #0xd78
  43cf34:	mov	x0, x5
  43cf38:	bl	41df00 <BIO_free@plt>
  43cf3c:	mov	x0, x27
  43cf40:	bl	41ce30 <BIO_free_all@plt>
  43cf44:	mov	x0, x24
  43cf48:	mov	x1, x20
  43cf4c:	mov	w2, #0x115                 	// #277
  43cf50:	bl	41b1e0 <CRYPTO_free@plt>
  43cf54:	mov	x0, x22
  43cf58:	mov	x1, x20
  43cf5c:	mov	w2, #0x116                 	// #278
  43cf60:	bl	41b1e0 <CRYPTO_free@plt>
  43cf64:	ldr	x0, [sp, #152]
  43cf68:	mov	x1, x20
  43cf6c:	mov	w2, #0x117                 	// #279
  43cf70:	bl	41b1e0 <CRYPTO_free@plt>
  43cf74:	mov	w0, w19
  43cf78:	ldp	x19, x20, [sp, #16]
  43cf7c:	ldp	x21, x22, [sp, #32]
  43cf80:	ldp	x23, x24, [sp, #48]
  43cf84:	ldp	x25, x26, [sp, #64]
  43cf88:	ldp	x27, x28, [sp, #80]
  43cf8c:	ldp	x29, x30, [sp], #160
  43cf90:	ret
  43cf94:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43cf98:	str	x0, [sp, #104]
  43cf9c:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfa0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43cfa4:	str	x0, [sp, #112]
  43cfa8:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfac:	mov	w28, #0x3                   	// #3
  43cfb0:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfb4:	mov	w28, #0x2                   	// #2
  43cfb8:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfbc:	mov	w27, #0x1                   	// #1
  43cfc0:	mov	w26, #0x4                   	// #4
  43cfc4:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfc8:	mov	w26, #0x3                   	// #3
  43cfcc:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfd0:	mov	w0, #0x1                   	// #1
  43cfd4:	str	w0, [sp, #140]
  43cfd8:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfdc:	mov	w26, #0x2                   	// #2
  43cfe0:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cfe4:	mov	w27, #0x1                   	// #1
  43cfe8:	mov	w26, w27
  43cfec:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cff0:	mov	w23, #0x5                   	// #5
  43cff4:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43cff8:	mov	w23, #0x1                   	// #1
  43cffc:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d000:	mov	w23, #0x2                   	// #2
  43d004:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d008:	mov	w23, #0x4                   	// #4
  43d00c:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d010:	mov	w23, #0x3                   	// #3
  43d014:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d018:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43d01c:	str	x0, [sp, #128]
  43d020:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d024:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43d028:	str	x0, [sp, #120]
  43d02c:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d030:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43d034:	mov	w1, #0x0                   	// #0
  43d038:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  43d03c:	mov	x25, x0
  43d040:	b	43ca8c <ASN1_generate_nconf@plt+0x1e11c>
  43d044:	mov	x0, x22
  43d048:	mov	w19, #0x0                   	// #0
  43d04c:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  43d050:	mov	x22, #0x0                   	// #0
  43d054:	mov	x24, #0x0                   	// #0
  43d058:	mov	x28, #0x0                   	// #0
  43d05c:	mov	x27, #0x0                   	// #0
  43d060:	mov	x5, #0x0                   	// #0
  43d064:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d068:	ldr	x0, [sp, #112]
  43d06c:	mov	x4, x25
  43d070:	ldr	x3, [sp, #152]
  43d074:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43d078:	mov	w2, #0x0                   	// #0
  43d07c:	add	x5, x5, #0xc88
  43d080:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  43d084:	mov	x22, x0
  43d088:	b	43cb40 <ASN1_generate_nconf@plt+0x1e1d0>
  43d08c:	ldr	x0, [sp, #112]
  43d090:	mov	x4, x25
  43d094:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43d098:	mov	x3, #0x0                   	// #0
  43d09c:	add	x5, x5, #0xc78
  43d0a0:	mov	w2, #0x0                   	// #0
  43d0a4:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  43d0a8:	mov	x22, x0
  43d0ac:	b	43cb40 <ASN1_generate_nconf@plt+0x1e1d0>
  43d0b0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d0b4:	add	x1, x1, #0x618
  43d0b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d0bc:	mov	w19, #0x1                   	// #1
  43d0c0:	ldr	x0, [x0, #152]
  43d0c4:	mov	x5, #0x0                   	// #0
  43d0c8:	str	x5, [sp, #104]
  43d0cc:	mov	x22, #0x0                   	// #0
  43d0d0:	mov	x24, #0x0                   	// #0
  43d0d4:	mov	x28, #0x0                   	// #0
  43d0d8:	bl	419740 <BIO_printf@plt>
  43d0dc:	mov	x27, #0x0                   	// #0
  43d0e0:	ldr	x5, [sp, #104]
  43d0e4:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d0e8:	mov	w19, #0x1                   	// #1
  43d0ec:	b	43cf74 <ASN1_generate_nconf@plt+0x1e604>
  43d0f0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43d0f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d0f8:	add	x1, x1, #0x580
  43d0fc:	mov	w19, #0x1                   	// #1
  43d100:	b	43d0c0 <ASN1_generate_nconf@plt+0x1e750>
  43d104:	mov	x22, #0x0                   	// #0
  43d108:	mov	x24, #0x0                   	// #0
  43d10c:	mov	x27, #0x0                   	// #0
  43d110:	mov	w19, #0x1                   	// #1
  43d114:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d118:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d11c:	mov	x5, #0x0                   	// #0
  43d120:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43d124:	add	x1, x1, #0xd28
  43d128:	ldr	x0, [x20, #152]
  43d12c:	str	x5, [sp, #104]
  43d130:	mov	x22, #0x0                   	// #0
  43d134:	mov	x24, #0x0                   	// #0
  43d138:	mov	x27, #0x0                   	// #0
  43d13c:	mov	w19, #0x1                   	// #1
  43d140:	bl	419740 <BIO_printf@plt>
  43d144:	ldr	x0, [x20, #152]
  43d148:	bl	41e7f0 <ERR_print_errors@plt>
  43d14c:	ldr	x5, [sp, #104]
  43d150:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d154:	mov	x22, #0x0                   	// #0
  43d158:	mov	x24, #0x0                   	// #0
  43d15c:	mov	w19, #0x1                   	// #1
  43d160:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d164:	bl	41cb90 <BIO_write@plt>
  43d168:	ldr	x5, [sp, #104]
  43d16c:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d170:	mov	x1, x22
  43d174:	mov	x0, x27
  43d178:	mov	w4, #0xffffffff            	// #-1
  43d17c:	mov	w3, #0x1                   	// #1
  43d180:	bl	41b5d0 <ASN1_parse_dump@plt>
  43d184:	ldr	x5, [sp, #104]
  43d188:	cbnz	w0, 43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d18c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d190:	mov	w19, #0x0                   	// #0
  43d194:	ldr	x0, [x0, #152]
  43d198:	bl	41e7f0 <ERR_print_errors@plt>
  43d19c:	ldr	x5, [sp, #104]
  43d1a0:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d1a4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d1a8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d1ac:	add	x1, x1, #0x7b8
  43d1b0:	mov	w19, #0x1                   	// #1
  43d1b4:	ldr	x0, [x0, #152]
  43d1b8:	bl	419740 <BIO_printf@plt>
  43d1bc:	ldr	x5, [sp, #104]
  43d1c0:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d1c4:	mov	x2, x22
  43d1c8:	mov	w4, w23
  43d1cc:	mov	x3, x28
  43d1d0:	mov	x1, x24
  43d1d4:	str	x5, [sp, #104]
  43d1d8:	bl	41c000 <RSA_public_decrypt@plt>
  43d1dc:	sxtw	x2, w0
  43d1e0:	ldr	x5, [sp, #104]
  43d1e4:	b	43ce84 <ASN1_generate_nconf@plt+0x1e514>
  43d1e8:	mov	x2, x22
  43d1ec:	mov	w4, w23
  43d1f0:	mov	x3, x28
  43d1f4:	mov	x1, x24
  43d1f8:	str	x5, [sp, #104]
  43d1fc:	bl	41ba10 <RSA_private_decrypt@plt>
  43d200:	sxtw	x2, w0
  43d204:	ldr	x5, [sp, #104]
  43d208:	b	43ce84 <ASN1_generate_nconf@plt+0x1e514>
  43d20c:	mov	x2, x22
  43d210:	mov	w4, w23
  43d214:	mov	x3, x28
  43d218:	mov	x1, x24
  43d21c:	str	x5, [sp, #104]
  43d220:	bl	41d960 <RSA_public_encrypt@plt>
  43d224:	sxtw	x2, w0
  43d228:	ldr	x5, [sp, #104]
  43d22c:	b	43ce84 <ASN1_generate_nconf@plt+0x1e514>
  43d230:	add	x2, x24, #0x1
  43d234:	add	x1, x24, w1, sxtw
  43d238:	add	x4, x2, w4, uxtw
  43d23c:	mov	x2, x24
  43d240:	ldrb	w6, [x1]
  43d244:	ldrb	w3, [x2]
  43d248:	strb	w6, [x2], #1
  43d24c:	strb	w3, [x1], #-1
  43d250:	cmp	x2, x4
  43d254:	b.ne	43d240 <ASN1_generate_nconf@plt+0x1e8d0>  // b.any
  43d258:	b	43ce4c <ASN1_generate_nconf@plt+0x1e4dc>
  43d25c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d260:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  43d264:	add	x1, x1, #0xd60
  43d268:	mov	w19, #0x1                   	// #1
  43d26c:	ldr	x0, [x20, #152]
  43d270:	bl	419740 <BIO_printf@plt>
  43d274:	ldr	x0, [x20, #152]
  43d278:	bl	41e7f0 <ERR_print_errors@plt>
  43d27c:	ldr	x5, [sp, #104]
  43d280:	b	43cf14 <ASN1_generate_nconf@plt+0x1e5a4>
  43d284:	nop
  43d288:	stp	x29, x30, [sp, #-64]!
  43d28c:	mov	x2, #0x0                   	// #0
  43d290:	add	x3, sp, #0x38
  43d294:	mov	x29, sp
  43d298:	stp	x19, x20, [sp, #16]
  43d29c:	mov	x19, x1
  43d2a0:	mov	w1, #0x46                  	// #70
  43d2a4:	str	x21, [sp, #32]
  43d2a8:	bl	41dad0 <SSL_ctrl@plt>
  43d2ac:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d2b0:	mov	x21, x0
  43d2b4:	add	x1, x1, #0x180
  43d2b8:	mov	x0, x19
  43d2bc:	bl	41a980 <BIO_puts@plt>
  43d2c0:	ldr	x0, [sp, #56]
  43d2c4:	cbz	x0, 43d32c <ASN1_generate_nconf@plt+0x1e9bc>
  43d2c8:	add	x1, sp, #0x38
  43d2cc:	sxtw	x2, w21
  43d2d0:	mov	x0, #0x0                   	// #0
  43d2d4:	bl	41bd40 <d2i_OCSP_RESPONSE@plt>
  43d2d8:	mov	x20, x0
  43d2dc:	cbz	x0, 43d350 <ASN1_generate_nconf@plt+0x1e9e0>
  43d2e0:	mov	x0, x19
  43d2e4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d2e8:	add	x1, x1, #0x1c0
  43d2ec:	bl	41a980 <BIO_puts@plt>
  43d2f0:	mov	x2, #0x0                   	// #0
  43d2f4:	mov	x1, x20
  43d2f8:	mov	x0, x19
  43d2fc:	bl	41b460 <OCSP_RESPONSE_print@plt>
  43d300:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d304:	add	x1, x1, #0x1f0
  43d308:	mov	x0, x19
  43d30c:	bl	41a980 <BIO_puts@plt>
  43d310:	mov	x0, x20
  43d314:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  43d318:	mov	w0, #0x1                   	// #1
  43d31c:	ldp	x19, x20, [sp, #16]
  43d320:	ldr	x21, [sp, #32]
  43d324:	ldp	x29, x30, [sp], #64
  43d328:	ret
  43d32c:	mov	x0, x19
  43d330:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d334:	add	x1, x1, #0x190
  43d338:	bl	41a980 <BIO_puts@plt>
  43d33c:	mov	w0, #0x1                   	// #1
  43d340:	ldp	x19, x20, [sp, #16]
  43d344:	ldr	x21, [sp, #32]
  43d348:	ldp	x29, x30, [sp], #64
  43d34c:	ret
  43d350:	mov	x0, x19
  43d354:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d358:	add	x1, x1, #0x1a8
  43d35c:	bl	41a980 <BIO_puts@plt>
  43d360:	ldr	x1, [sp, #56]
  43d364:	mov	w2, w21
  43d368:	mov	x0, x19
  43d36c:	mov	w3, #0x4                   	// #4
  43d370:	bl	4199d0 <BIO_dump_indent@plt>
  43d374:	mov	w0, #0x0                   	// #0
  43d378:	ldp	x19, x20, [sp, #16]
  43d37c:	ldr	x21, [sp, #32]
  43d380:	ldp	x29, x30, [sp], #64
  43d384:	ret
  43d388:	stp	x29, x30, [sp, #-64]!
  43d38c:	mov	x29, sp
  43d390:	stp	x19, x20, [sp, #16]
  43d394:	mov	x20, x0
  43d398:	stp	x21, x22, [sp, #32]
  43d39c:	mov	x22, x1
  43d3a0:	bl	41de60 <SSL_get_srp_N@plt>
  43d3a4:	cbz	x0, 43d4b8 <ASN1_generate_nconf@plt+0x1eb48>
  43d3a8:	mov	x19, x0
  43d3ac:	mov	x0, x20
  43d3b0:	bl	41d670 <SSL_get_srp_g@plt>
  43d3b4:	mov	x20, x0
  43d3b8:	cbz	x0, 43d4b8 <ASN1_generate_nconf@plt+0x1eb48>
  43d3bc:	ldr	x0, [x22, #16]
  43d3c0:	cbnz	x0, 43d3f8 <ASN1_generate_nconf@plt+0x1ea88>
  43d3c4:	ldr	w0, [x22, #24]
  43d3c8:	cmp	w0, #0x1
  43d3cc:	b.eq	43d3f8 <ASN1_generate_nconf@plt+0x1ea88>  // b.none
  43d3d0:	mov	x1, x19
  43d3d4:	mov	x0, x20
  43d3d8:	mov	w21, #0x1                   	// #1
  43d3dc:	bl	41b540 <SRP_check_known_gN_param@plt>
  43d3e0:	cbz	x0, 43d468 <ASN1_generate_nconf@plt+0x1eaf8>
  43d3e4:	mov	w0, w21
  43d3e8:	ldp	x19, x20, [sp, #16]
  43d3ec:	ldp	x21, x22, [sp, #32]
  43d3f0:	ldp	x29, x30, [sp], #64
  43d3f4:	ret
  43d3f8:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d3fc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d400:	add	x1, x1, #0x218
  43d404:	ldr	x0, [x21, #152]
  43d408:	bl	419740 <BIO_printf@plt>
  43d40c:	ldr	x0, [x21, #152]
  43d410:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d414:	add	x1, x1, #0x230
  43d418:	bl	419740 <BIO_printf@plt>
  43d41c:	ldr	x0, [x21, #152]
  43d420:	mov	x1, x19
  43d424:	bl	41d260 <BN_print@plt>
  43d428:	ldr	x0, [x21, #152]
  43d42c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d430:	add	x1, x1, #0x238
  43d434:	bl	419740 <BIO_printf@plt>
  43d438:	ldr	x0, [x21, #152]
  43d43c:	mov	x1, x20
  43d440:	bl	41d260 <BN_print@plt>
  43d444:	ldr	x0, [x21, #152]
  43d448:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43d44c:	add	x1, x1, #0xf30
  43d450:	mov	w21, #0x1                   	// #1
  43d454:	bl	419740 <BIO_printf@plt>
  43d458:	mov	x1, x19
  43d45c:	mov	x0, x20
  43d460:	bl	41b540 <SRP_check_known_gN_param@plt>
  43d464:	cbnz	x0, 43d3e4 <ASN1_generate_nconf@plt+0x1ea74>
  43d468:	ldr	w0, [x22, #24]
  43d46c:	cmp	w0, w21
  43d470:	b.ne	43d48c <ASN1_generate_nconf@plt+0x1eb1c>  // b.any
  43d474:	ldr	w0, [x22, #20]
  43d478:	cbnz	w0, 43d5cc <ASN1_generate_nconf@plt+0x1ec5c>
  43d47c:	mov	x0, x20
  43d480:	bl	41acb0 <BN_num_bits@plt>
  43d484:	cmp	w0, #0x80
  43d488:	b.le	43d4d0 <ASN1_generate_nconf@plt+0x1eb60>
  43d48c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d490:	mov	w21, #0x0                   	// #0
  43d494:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d498:	add	x1, x1, #0x280
  43d49c:	ldr	x0, [x0, #152]
  43d4a0:	bl	419740 <BIO_printf@plt>
  43d4a4:	mov	w0, w21
  43d4a8:	ldp	x19, x20, [sp, #16]
  43d4ac:	ldp	x21, x22, [sp, #32]
  43d4b0:	ldp	x29, x30, [sp], #64
  43d4b4:	ret
  43d4b8:	mov	w21, #0x0                   	// #0
  43d4bc:	mov	w0, w21
  43d4c0:	ldp	x19, x20, [sp, #16]
  43d4c4:	ldp	x21, x22, [sp, #32]
  43d4c8:	ldp	x29, x30, [sp], #64
  43d4cc:	ret
  43d4d0:	stp	x23, x24, [sp, #48]
  43d4d4:	bl	41c5a0 <BN_CTX_new@plt>
  43d4d8:	mov	x22, x0
  43d4dc:	bl	41c240 <BN_new@plt>
  43d4e0:	mov	x24, x0
  43d4e4:	bl	41c240 <BN_new@plt>
  43d4e8:	mov	x23, x0
  43d4ec:	cbz	x22, 43d5e4 <ASN1_generate_nconf@plt+0x1ec74>
  43d4f0:	mov	x0, x19
  43d4f4:	bl	419bd0 <BN_is_odd@plt>
  43d4f8:	cbnz	w0, 43d51c <ASN1_generate_nconf@plt+0x1ebac>
  43d4fc:	mov	x0, x23
  43d500:	bl	41e870 <BN_free@plt>
  43d504:	mov	x0, x24
  43d508:	bl	41e870 <BN_free@plt>
  43d50c:	mov	x0, x22
  43d510:	bl	419cc0 <BN_CTX_free@plt>
  43d514:	ldp	x23, x24, [sp, #48]
  43d518:	b	43d48c <ASN1_generate_nconf@plt+0x1eb1c>
  43d51c:	mov	x2, x22
  43d520:	mov	x0, x19
  43d524:	mov	x3, #0x0                   	// #0
  43d528:	mov	w1, #0x40                  	// #64
  43d52c:	bl	41ba90 <BN_is_prime_ex@plt>
  43d530:	cmp	w0, #0x1
  43d534:	b.ne	43d4fc <ASN1_generate_nconf@plt+0x1eb8c>  // b.any
  43d538:	cbz	x24, 43d600 <ASN1_generate_nconf@plt+0x1ec90>
  43d53c:	mov	x1, x19
  43d540:	mov	x0, x24
  43d544:	bl	41dde0 <BN_rshift1@plt>
  43d548:	cbz	w0, 43d4fc <ASN1_generate_nconf@plt+0x1eb8c>
  43d54c:	mov	x2, x22
  43d550:	mov	x0, x24
  43d554:	mov	x3, #0x0                   	// #0
  43d558:	mov	w1, #0x40                  	// #64
  43d55c:	bl	41ba90 <BN_is_prime_ex@plt>
  43d560:	mov	w21, w0
  43d564:	cmp	w0, #0x1
  43d568:	b.ne	43d4fc <ASN1_generate_nconf@plt+0x1eb8c>  // b.any
  43d56c:	cbz	x23, 43d620 <ASN1_generate_nconf@plt+0x1ecb0>
  43d570:	mov	x1, x20
  43d574:	mov	x4, x22
  43d578:	mov	x3, x19
  43d57c:	mov	x2, x24
  43d580:	mov	x0, x23
  43d584:	bl	41dd50 <BN_mod_exp@plt>
  43d588:	cbz	w0, 43d4fc <ASN1_generate_nconf@plt+0x1eb8c>
  43d58c:	mov	x0, x23
  43d590:	mov	x1, #0x1                   	// #1
  43d594:	bl	41b260 <BN_add_word@plt>
  43d598:	cbz	w0, 43d4fc <ASN1_generate_nconf@plt+0x1eb8c>
  43d59c:	mov	x1, x19
  43d5a0:	mov	x0, x23
  43d5a4:	bl	41b180 <BN_cmp@plt>
  43d5a8:	cbnz	w0, 43d4fc <ASN1_generate_nconf@plt+0x1eb8c>
  43d5ac:	mov	x0, x23
  43d5b0:	bl	41e870 <BN_free@plt>
  43d5b4:	mov	x0, x24
  43d5b8:	bl	41e870 <BN_free@plt>
  43d5bc:	mov	x0, x22
  43d5c0:	bl	419cc0 <BN_CTX_free@plt>
  43d5c4:	ldp	x23, x24, [sp, #48]
  43d5c8:	b	43d3e4 <ASN1_generate_nconf@plt+0x1ea74>
  43d5cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d5d0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d5d4:	add	x1, x1, #0x240
  43d5d8:	ldr	x0, [x0, #152]
  43d5dc:	bl	419740 <BIO_printf@plt>
  43d5e0:	b	43d47c <ASN1_generate_nconf@plt+0x1eb0c>
  43d5e4:	bl	41e870 <BN_free@plt>
  43d5e8:	mov	x0, x24
  43d5ec:	bl	41e870 <BN_free@plt>
  43d5f0:	mov	x0, #0x0                   	// #0
  43d5f4:	bl	419cc0 <BN_CTX_free@plt>
  43d5f8:	ldp	x23, x24, [sp, #48]
  43d5fc:	b	43d48c <ASN1_generate_nconf@plt+0x1eb1c>
  43d600:	mov	x0, x23
  43d604:	bl	41e870 <BN_free@plt>
  43d608:	mov	x0, #0x0                   	// #0
  43d60c:	bl	41e870 <BN_free@plt>
  43d610:	mov	x0, x22
  43d614:	bl	419cc0 <BN_CTX_free@plt>
  43d618:	ldp	x23, x24, [sp, #48]
  43d61c:	b	43d48c <ASN1_generate_nconf@plt+0x1eb1c>
  43d620:	mov	x0, #0x0                   	// #0
  43d624:	b	43d500 <ASN1_generate_nconf@plt+0x1eb90>
  43d628:	stp	x29, x30, [sp, #-48]!
  43d62c:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d630:	mov	x29, sp
  43d634:	str	x19, [sp, #16]
  43d638:	mov	x19, x1
  43d63c:	add	x1, x0, #0x2a0
  43d640:	mov	w0, #0x401                 	// #1025
  43d644:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43d648:	ldr	x5, [x19]
  43d64c:	adrp	x4, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d650:	add	x4, x4, #0x2b8
  43d654:	add	x3, sp, #0x20
  43d658:	mov	x19, x0
  43d65c:	mov	w2, #0x0                   	// #0
  43d660:	mov	w1, #0x400                 	// #1024
  43d664:	stp	x5, x4, [sp, #32]
  43d668:	bl	45ac40 <ASN1_generate_nconf@plt+0x3c2d0>
  43d66c:	tbnz	w0, #31, 43d684 <ASN1_generate_nconf@plt+0x1ed14>
  43d670:	strb	wzr, [x19, w0, sxtw]
  43d674:	mov	x0, x19
  43d678:	ldr	x19, [sp, #16]
  43d67c:	ldp	x29, x30, [sp], #48
  43d680:	ret
  43d684:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d688:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43d68c:	add	x1, x1, #0xee0
  43d690:	ldr	x0, [x0, #152]
  43d694:	bl	419740 <BIO_printf@plt>
  43d698:	mov	x0, x19
  43d69c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d6a0:	mov	w2, #0x16a                 	// #362
  43d6a4:	add	x1, x1, #0x2c8
  43d6a8:	mov	x19, #0x0                   	// #0
  43d6ac:	bl	41b1e0 <CRYPTO_free@plt>
  43d6b0:	b	43d674 <ASN1_generate_nconf@plt+0x1ed04>
  43d6b4:	nop
  43d6b8:	sub	sp, sp, #0x90
  43d6bc:	rev16	w5, w3
  43d6c0:	sub	sp, sp, #0x10, lsl #12
  43d6c4:	add	x0, sp, #0x8c
  43d6c8:	stp	x29, x30, [sp]
  43d6cc:	mov	x29, sp
  43d6d0:	stp	x19, x20, [sp, #16]
  43d6d4:	mov	w19, w1
  43d6d8:	and	x20, x3, #0xffff
  43d6dc:	rev16	w3, w19
  43d6e0:	mov	x1, x2
  43d6e4:	mov	x2, x20
  43d6e8:	strh	w3, [sp, #136]
  43d6ec:	strh	w5, [sp, #138]
  43d6f0:	bl	41a800 <memcpy@plt>
  43d6f4:	mov	w3, w19
  43d6f8:	add	x0, sp, #0x20
  43d6fc:	mov	x1, #0x64                  	// #100
  43d700:	adrp	x2, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d704:	add	x2, x2, #0x2d8
  43d708:	bl	41d1c0 <BIO_snprintf@plt>
  43d70c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d710:	add	x4, x20, #0x4
  43d714:	add	x3, sp, #0x88
  43d718:	add	x1, sp, #0x20
  43d71c:	ldr	x0, [x0, #2480]
  43d720:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  43d724:	add	x2, x2, #0xdc8
  43d728:	bl	41d970 <PEM_write_bio@plt>
  43d72c:	ldp	x29, x30, [sp]
  43d730:	mov	w0, #0x1                   	// #1
  43d734:	ldp	x19, x20, [sp, #16]
  43d738:	add	sp, sp, #0x90
  43d73c:	add	sp, sp, #0x10, lsl #12
  43d740:	ret
  43d744:	nop
  43d748:	stp	x29, x30, [sp, #-96]!
  43d74c:	mov	x29, sp
  43d750:	stp	x23, x24, [sp, #48]
  43d754:	mov	x24, x1
  43d758:	stp	x25, x26, [sp, #64]
  43d75c:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d760:	add	x23, x26, #0x9b0
  43d764:	stp	x19, x20, [sp, #16]
  43d768:	mov	x25, x2
  43d76c:	mov	x20, x3
  43d770:	ldr	w0, [x23, #8]
  43d774:	stp	x21, x22, [sp, #32]
  43d778:	mov	w21, w4
  43d77c:	mov	x22, x5
  43d780:	cbz	w0, 43d7c4 <ASN1_generate_nconf@plt+0x1ee54>
  43d784:	ldr	w5, [x22, #8]
  43d788:	mov	x1, x25
  43d78c:	ldr	x4, [x22]
  43d790:	mov	w3, w21
  43d794:	mov	x2, x20
  43d798:	mov	x0, x24
  43d79c:	bl	41b170 <SSL_select_next_proto@plt>
  43d7a0:	mov	w1, w0
  43d7a4:	ldp	x19, x20, [sp, #16]
  43d7a8:	mov	w0, #0x0                   	// #0
  43d7ac:	ldp	x23, x24, [sp, #48]
  43d7b0:	ldp	x25, x26, [sp, #64]
  43d7b4:	str	w1, [x22, #16]
  43d7b8:	ldp	x21, x22, [sp, #32]
  43d7bc:	ldp	x29, x30, [sp], #96
  43d7c0:	ret
  43d7c4:	ldr	x0, [x26, #2480]
  43d7c8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d7cc:	add	x1, x1, #0x2f8
  43d7d0:	bl	419740 <BIO_printf@plt>
  43d7d4:	cbz	w21, 43d834 <ASN1_generate_nconf@plt+0x1eec4>
  43d7d8:	ldr	x0, [x26, #2480]
  43d7dc:	str	x27, [sp, #80]
  43d7e0:	adrp	x27, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43d7e4:	add	x27, x27, #0xa0
  43d7e8:	mov	w19, #0x0                   	// #0
  43d7ec:	nop
  43d7f0:	ldrb	w2, [x20, w19, uxtw]
  43d7f4:	add	w1, w19, #0x1
  43d7f8:	add	x1, x20, x1
  43d7fc:	bl	41cb90 <BIO_write@plt>
  43d800:	ldrb	w0, [x20, w19, uxtw]
  43d804:	add	w0, w0, #0x1
  43d808:	add	w19, w19, w0
  43d80c:	cmp	w21, w19
  43d810:	b.ls	43d830 <ASN1_generate_nconf@plt+0x1eec0>  // b.plast
  43d814:	ldr	x0, [x23]
  43d818:	cbz	w19, 43d7f0 <ASN1_generate_nconf@plt+0x1ee80>
  43d81c:	mov	x1, x27
  43d820:	mov	w2, #0x2                   	// #2
  43d824:	bl	41cb90 <BIO_write@plt>
  43d828:	ldr	x0, [x23]
  43d82c:	b	43d7f0 <ASN1_generate_nconf@plt+0x1ee80>
  43d830:	ldr	x27, [sp, #80]
  43d834:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43d838:	ldr	x0, [x26, #2480]
  43d83c:	add	x1, x1, #0xf30
  43d840:	mov	w2, #0x1                   	// #1
  43d844:	bl	41cb90 <BIO_write@plt>
  43d848:	b	43d784 <ASN1_generate_nconf@plt+0x1ee14>
  43d84c:	nop
  43d850:	stp	x29, x30, [sp, #-96]!
  43d854:	mov	x29, sp
  43d858:	stp	x21, x22, [sp, #32]
  43d85c:	mov	x21, x2
  43d860:	stp	x23, x24, [sp, #48]
  43d864:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d868:	add	x22, x24, #0x9b0
  43d86c:	stp	x19, x20, [sp, #16]
  43d870:	mov	w19, w3
  43d874:	mov	w20, w5
  43d878:	ldr	w0, [x22, #12]
  43d87c:	str	x25, [sp, #64]
  43d880:	mov	x25, x4
  43d884:	cbnz	w0, 43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43d888:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43d88c:	mov	w1, w19
  43d890:	adrp	x2, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d894:	add	x2, x2, #0x500
  43d898:	ldr	x3, [x0, #3696]
  43d89c:	mov	x0, x21
  43d8a0:	bl	41d1c0 <BIO_snprintf@plt>
  43d8a4:	cmp	w0, #0x0
  43d8a8:	mov	w3, w0
  43d8ac:	ccmp	w0, w19, #0x2, ge  // ge = tcont
  43d8b0:	ldr	w0, [x22, #12]
  43d8b4:	b.hi	43d98c <ASN1_generate_nconf@plt+0x1f01c>  // b.pmore
  43d8b8:	cbnz	w0, 43d974 <ASN1_generate_nconf@plt+0x1f004>
  43d8bc:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d8c0:	add	x1, sp, #0x58
  43d8c4:	ldr	x0, [x21, #2736]
  43d8c8:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  43d8cc:	mov	x19, x0
  43d8d0:	cbz	x0, 43da2c <ASN1_generate_nconf@plt+0x1f0bc>
  43d8d4:	ldr	x3, [sp, #88]
  43d8d8:	tbnz	w20, #31, 43d8e4 <ASN1_generate_nconf@plt+0x1ef74>
  43d8dc:	cmp	x3, w20, uxtw
  43d8e0:	b.le	43d92c <ASN1_generate_nconf@plt+0x1efbc>
  43d8e4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d8e8:	mov	w2, w20
  43d8ec:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d8f0:	add	x1, x1, #0x3e0
  43d8f4:	ldr	x0, [x0, #152]
  43d8f8:	bl	419740 <BIO_printf@plt>
  43d8fc:	mov	x0, x19
  43d900:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d904:	mov	w2, #0xa0                  	// #160
  43d908:	add	x1, x1, #0x2c8
  43d90c:	bl	41b1e0 <CRYPTO_free@plt>
  43d910:	mov	w0, #0x0                   	// #0
  43d914:	ldp	x19, x20, [sp, #16]
  43d918:	ldp	x21, x22, [sp, #32]
  43d91c:	ldp	x23, x24, [sp, #48]
  43d920:	ldr	x25, [sp, #64]
  43d924:	ldp	x29, x30, [sp], #96
  43d928:	ret
  43d92c:	mov	x2, x3
  43d930:	mov	x1, x19
  43d934:	mov	x0, x25
  43d938:	bl	41a800 <memcpy@plt>
  43d93c:	mov	x0, x19
  43d940:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d944:	mov	w2, #0xa5                  	// #165
  43d948:	add	x1, x1, #0x2c8
  43d94c:	bl	41b1e0 <CRYPTO_free@plt>
  43d950:	ldr	w0, [x22, #12]
  43d954:	cbnz	w0, 43d9f8 <ASN1_generate_nconf@plt+0x1f088>
  43d958:	ldr	w0, [sp, #88]
  43d95c:	ldp	x19, x20, [sp, #16]
  43d960:	ldp	x21, x22, [sp, #32]
  43d964:	ldp	x23, x24, [sp, #48]
  43d968:	ldr	x25, [sp, #64]
  43d96c:	ldp	x29, x30, [sp], #96
  43d970:	ret
  43d974:	ldr	x0, [x24, #2480]
  43d978:	mov	x2, x21
  43d97c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d980:	add	x1, x1, #0x390
  43d984:	bl	419740 <BIO_printf@plt>
  43d988:	b	43d8bc <ASN1_generate_nconf@plt+0x1ef4c>
  43d98c:	cbz	w0, 43d914 <ASN1_generate_nconf@plt+0x1efa4>
  43d990:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43d994:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d998:	add	x1, x1, #0x430
  43d99c:	ldr	x0, [x0, #152]
  43d9a0:	bl	419740 <BIO_printf@plt>
  43d9a4:	mov	w0, #0x0                   	// #0
  43d9a8:	ldp	x19, x20, [sp, #16]
  43d9ac:	ldp	x21, x22, [sp, #32]
  43d9b0:	ldp	x23, x24, [sp, #48]
  43d9b4:	ldr	x25, [sp, #64]
  43d9b8:	ldp	x29, x30, [sp], #96
  43d9bc:	ret
  43d9c0:	ldr	x0, [x24, #2480]
  43d9c4:	mov	x23, x1
  43d9c8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d9cc:	add	x1, x1, #0x320
  43d9d0:	bl	419740 <BIO_printf@plt>
  43d9d4:	ldr	w0, [x22, #12]
  43d9d8:	cbz	x23, 43da14 <ASN1_generate_nconf@plt+0x1f0a4>
  43d9dc:	cbz	w0, 43d888 <ASN1_generate_nconf@plt+0x1ef18>
  43d9e0:	ldr	x0, [x24, #2480]
  43d9e4:	mov	x2, x23
  43d9e8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43d9ec:	add	x1, x1, #0x368
  43d9f0:	bl	419740 <BIO_printf@plt>
  43d9f4:	b	43d888 <ASN1_generate_nconf@plt+0x1ef18>
  43d9f8:	ldr	x0, [x24, #2480]
  43d9fc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43da00:	ldr	x2, [sp, #88]
  43da04:	add	x1, x1, #0x418
  43da08:	bl	419740 <BIO_printf@plt>
  43da0c:	ldr	w0, [sp, #88]
  43da10:	b	43d95c <ASN1_generate_nconf@plt+0x1efec>
  43da14:	cbz	w0, 43d888 <ASN1_generate_nconf@plt+0x1ef18>
  43da18:	ldr	x0, [x24, #2480]
  43da1c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43da20:	add	x1, x1, #0x330
  43da24:	bl	419740 <BIO_printf@plt>
  43da28:	b	43d888 <ASN1_generate_nconf@plt+0x1ef18>
  43da2c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43da30:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43da34:	ldr	x2, [x21, #2736]
  43da38:	add	x1, x1, #0x3b0
  43da3c:	ldr	x0, [x0, #152]
  43da40:	bl	419740 <BIO_printf@plt>
  43da44:	mov	w0, #0x0                   	// #0
  43da48:	b	43d914 <ASN1_generate_nconf@plt+0x1efa4>
  43da4c:	nop
  43da50:	stp	x29, x30, [sp, #-96]!
  43da54:	mov	x29, sp
  43da58:	stp	x19, x20, [sp, #16]
  43da5c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43da60:	add	x19, x19, #0x9b0
  43da64:	stp	x21, x22, [sp, #32]
  43da68:	mov	x20, x1
  43da6c:	mov	x22, x4
  43da70:	ldr	x5, [x19, #16]
  43da74:	stp	x23, x24, [sp, #48]
  43da78:	mov	x23, x2
  43da7c:	mov	x24, x3
  43da80:	cbz	x5, 43db0c <ASN1_generate_nconf@plt+0x1f19c>
  43da84:	mov	x0, x5
  43da88:	bl	41af10 <SSL_SESSION_up_ref@plt>
  43da8c:	ldr	x19, [x19, #16]
  43da90:	mov	x0, x19
  43da94:	bl	41bdf0 <SSL_SESSION_get0_cipher@plt>
  43da98:	cbz	x0, 43db88 <ASN1_generate_nconf@plt+0x1f218>
  43da9c:	cbz	x20, 43dad8 <ASN1_generate_nconf@plt+0x1f168>
  43daa0:	bl	41d320 <SSL_CIPHER_get_handshake_digest@plt>
  43daa4:	cmp	x20, x0
  43daa8:	b.eq	43dad8 <ASN1_generate_nconf@plt+0x1f168>  // b.none
  43daac:	str	xzr, [x23]
  43dab0:	mov	x0, x19
  43dab4:	str	xzr, [x24]
  43dab8:	str	xzr, [x22]
  43dabc:	bl	419800 <SSL_SESSION_free@plt>
  43dac0:	mov	w0, #0x1                   	// #1
  43dac4:	ldp	x19, x20, [sp, #16]
  43dac8:	ldp	x21, x22, [sp, #32]
  43dacc:	ldp	x23, x24, [sp, #48]
  43dad0:	ldp	x29, x30, [sp], #96
  43dad4:	ret
  43dad8:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43dadc:	str	x19, [x22]
  43dae0:	ldr	x0, [x0, #3696]
  43dae4:	str	x0, [x23]
  43dae8:	bl	41e440 <strlen@plt>
  43daec:	mov	x1, x0
  43daf0:	mov	w0, #0x1                   	// #1
  43daf4:	str	x1, [x24]
  43daf8:	ldp	x19, x20, [sp, #16]
  43dafc:	ldp	x21, x22, [sp, #32]
  43db00:	ldp	x23, x24, [sp, #48]
  43db04:	ldp	x29, x30, [sp], #96
  43db08:	ret
  43db0c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43db10:	mov	x21, x0
  43db14:	add	x1, sp, #0x58
  43db18:	str	x25, [sp, #64]
  43db1c:	ldr	x0, [x19, #2736]
  43db20:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  43db24:	mov	x25, x0
  43db28:	cbz	x0, 43dba8 <ASN1_generate_nconf@plt+0x1f238>
  43db2c:	mov	x0, x21
  43db30:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59690>
  43db34:	add	x1, x1, #0x650
  43db38:	bl	41a6d0 <SSL_CIPHER_find@plt>
  43db3c:	mov	x21, x0
  43db40:	cbz	x0, 43dbf8 <ASN1_generate_nconf@plt+0x1f288>
  43db44:	bl	41a2e0 <SSL_SESSION_new@plt>
  43db48:	mov	x19, x0
  43db4c:	cbz	x0, 43db70 <ASN1_generate_nconf@plt+0x1f200>
  43db50:	ldr	x2, [sp, #88]
  43db54:	mov	x1, x25
  43db58:	bl	41e000 <SSL_SESSION_set1_master_key@plt>
  43db5c:	cbz	w0, 43db70 <ASN1_generate_nconf@plt+0x1f200>
  43db60:	mov	x1, x21
  43db64:	mov	x0, x19
  43db68:	bl	41dd90 <SSL_SESSION_set_cipher@plt>
  43db6c:	cbnz	w0, 43dbcc <ASN1_generate_nconf@plt+0x1f25c>
  43db70:	mov	x0, x25
  43db74:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43db78:	mov	w2, #0xd6                  	// #214
  43db7c:	add	x1, x1, #0x2c8
  43db80:	bl	41b1e0 <CRYPTO_free@plt>
  43db84:	ldr	x25, [sp, #64]
  43db88:	mov	x0, x19
  43db8c:	bl	419800 <SSL_SESSION_free@plt>
  43db90:	mov	w0, #0x0                   	// #0
  43db94:	ldp	x19, x20, [sp, #16]
  43db98:	ldp	x21, x22, [sp, #32]
  43db9c:	ldp	x23, x24, [sp, #48]
  43dba0:	ldp	x29, x30, [sp], #96
  43dba4:	ret
  43dba8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43dbac:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dbb0:	ldr	x2, [x19, #2736]
  43dbb4:	add	x1, x1, #0x3b0
  43dbb8:	ldr	x0, [x0, #152]
  43dbbc:	bl	419740 <BIO_printf@plt>
  43dbc0:	mov	w0, #0x0                   	// #0
  43dbc4:	ldr	x25, [sp, #64]
  43dbc8:	b	43daf8 <ASN1_generate_nconf@plt+0x1f188>
  43dbcc:	mov	x0, x19
  43dbd0:	mov	w1, #0x304                 	// #772
  43dbd4:	bl	41e020 <SSL_SESSION_set_protocol_version@plt>
  43dbd8:	cbz	w0, 43db70 <ASN1_generate_nconf@plt+0x1f200>
  43dbdc:	mov	x0, x25
  43dbe0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dbe4:	mov	w2, #0xd9                  	// #217
  43dbe8:	add	x1, x1, #0x2c8
  43dbec:	bl	41b1e0 <CRYPTO_free@plt>
  43dbf0:	ldr	x25, [sp, #64]
  43dbf4:	b	43da90 <ASN1_generate_nconf@plt+0x1f120>
  43dbf8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43dbfc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dc00:	add	x1, x1, #0x450
  43dc04:	ldr	x0, [x0, #152]
  43dc08:	bl	419740 <BIO_printf@plt>
  43dc0c:	mov	x0, x25
  43dc10:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dc14:	mov	w2, #0xcd                  	// #205
  43dc18:	add	x1, x1, #0x2c8
  43dc1c:	bl	41b1e0 <CRYPTO_free@plt>
  43dc20:	b	43dbc0 <ASN1_generate_nconf@plt+0x1f250>
  43dc24:	nop
  43dc28:	stp	x29, x30, [sp, #-80]!
  43dc2c:	mov	x29, sp
  43dc30:	stp	x21, x22, [sp, #32]
  43dc34:	mov	x21, x0
  43dc38:	mov	x22, x1
  43dc3c:	stp	x19, x20, [sp, #16]
  43dc40:	stp	x23, x24, [sp, #48]
  43dc44:	bl	41bcb0 <__errno_location@plt>
  43dc48:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43dc4c:	ldr	x24, [x21]
  43dc50:	mov	x19, x0
  43dc54:	ldr	w23, [x0]
  43dc58:	add	x1, sp, #0x48
  43dc5c:	str	wzr, [x0]
  43dc60:	mov	w2, #0xa                   	// #10
  43dc64:	mov	x0, x24
  43dc68:	str	w23, [x3, #2504]
  43dc6c:	bl	41d2c0 <strtol@plt>
  43dc70:	mov	x20, x0
  43dc74:	ldr	w1, [x19]
  43dc78:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43dc7c:	str	w23, [x19]
  43dc80:	add	x0, x20, x0
  43dc84:	cmp	w1, #0x22
  43dc88:	ccmn	x0, #0x3, #0x0, eq  // eq = none
  43dc8c:	b.hi	43dce8 <ASN1_generate_nconf@plt+0x1f378>  // b.pmore
  43dc90:	ldr	x19, [sp, #72]
  43dc94:	cmp	x19, x24
  43dc98:	b.eq	43dce8 <ASN1_generate_nconf@plt+0x1f378>  // b.none
  43dc9c:	bl	41a8c0 <__ctype_b_loc@plt>
  43dca0:	ldrb	w2, [x19]
  43dca4:	ldr	x1, [x0]
  43dca8:	ldrh	w1, [x1, x2, lsl #1]
  43dcac:	tbz	w1, #13, 43dce8 <ASN1_generate_nconf@plt+0x1f378>
  43dcb0:	strb	w20, [x22]
  43dcb4:	tst	x20, #0xffffffffffffff00
  43dcb8:	b.ne	43dce8 <ASN1_generate_nconf@plt+0x1f378>  // b.any
  43dcbc:	ldrb	w1, [x19]
  43dcc0:	ldr	x0, [x0]
  43dcc4:	ldrh	w1, [x0, x1, lsl #1]
  43dcc8:	tbnz	w1, #13, 43dd00 <ASN1_generate_nconf@plt+0x1f390>
  43dccc:	str	x19, [x21]
  43dcd0:	mov	x0, #0x1                   	// #1
  43dcd4:	ldp	x19, x20, [sp, #16]
  43dcd8:	ldp	x21, x22, [sp, #32]
  43dcdc:	ldp	x23, x24, [sp, #48]
  43dce0:	ldp	x29, x30, [sp], #80
  43dce4:	ret
  43dce8:	mov	x0, #0xffffffffffffffff    	// #-1
  43dcec:	ldp	x19, x20, [sp, #16]
  43dcf0:	ldp	x21, x22, [sp, #32]
  43dcf4:	ldp	x23, x24, [sp, #48]
  43dcf8:	ldp	x29, x30, [sp], #80
  43dcfc:	ret
  43dd00:	ldrb	w1, [x19, #1]!
  43dd04:	ldrh	w1, [x0, x1, lsl #1]
  43dd08:	tbz	w1, #13, 43dccc <ASN1_generate_nconf@plt+0x1f35c>
  43dd0c:	b	43dd00 <ASN1_generate_nconf@plt+0x1f390>
  43dd10:	stp	x29, x30, [sp, #-96]!
  43dd14:	mov	x29, sp
  43dd18:	stp	x19, x20, [sp, #16]
  43dd1c:	ldr	x20, [x0]
  43dd20:	stp	x23, x24, [sp, #48]
  43dd24:	mov	x24, x1
  43dd28:	mov	x23, x0
  43dd2c:	mov	x0, x20
  43dd30:	bl	41e440 <strlen@plt>
  43dd34:	ubfx	x0, x0, #1, #32
  43dd38:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dd3c:	add	x1, x1, #0x478
  43dd40:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43dd44:	cbz	x0, 43de40 <ASN1_generate_nconf@plt+0x1f4d0>
  43dd48:	stp	x21, x22, [sp, #32]
  43dd4c:	mov	x22, x0
  43dd50:	ldrb	w19, [x20]
  43dd54:	cbz	w19, 43de38 <ASN1_generate_nconf@plt+0x1f4c8>
  43dd58:	mov	x21, x0
  43dd5c:	stp	x25, x26, [sp, #64]
  43dd60:	mov	w25, #0x0                   	// #0
  43dd64:	str	x27, [sp, #80]
  43dd68:	bl	41a8c0 <__ctype_b_loc@plt>
  43dd6c:	mov	w27, #0x0                   	// #0
  43dd70:	mov	x26, x0
  43dd74:	b	43dd88 <ASN1_generate_nconf@plt+0x1f418>
  43dd78:	ubfiz	w25, w0, #4, #4
  43dd7c:	mov	w27, #0x1                   	// #1
  43dd80:	ldrb	w19, [x20, #1]!
  43dd84:	cbz	w19, 43ddc8 <ASN1_generate_nconf@plt+0x1f458>
  43dd88:	ldr	x1, [x26]
  43dd8c:	ubfiz	x2, x19, #1, #8
  43dd90:	mov	w0, w19
  43dd94:	ldrh	w2, [x1, x2]
  43dd98:	tbnz	w2, #13, 43dd80 <ASN1_generate_nconf@plt+0x1f410>
  43dd9c:	bl	41d800 <OPENSSL_hexchar2int@plt>
  43dda0:	tbnz	w0, #31, 43ddf4 <ASN1_generate_nconf@plt+0x1f484>
  43dda4:	orr	w0, w25, w0
  43dda8:	and	w0, w0, #0xff
  43ddac:	cbz	w27, 43dd78 <ASN1_generate_nconf@plt+0x1f408>
  43ddb0:	strb	w0, [x21], #1
  43ddb4:	mov	w27, #0x0                   	// #0
  43ddb8:	mov	w25, #0x0                   	// #0
  43ddbc:	ldrb	w19, [x20, #1]!
  43ddc0:	cbnz	w19, 43dd88 <ASN1_generate_nconf@plt+0x1f418>
  43ddc4:	nop
  43ddc8:	cbnz	w27, 43de28 <ASN1_generate_nconf@plt+0x1f4b8>
  43ddcc:	ldp	x25, x26, [sp, #64]
  43ddd0:	sub	x0, x21, x22
  43ddd4:	ldr	x27, [sp, #80]
  43ddd8:	str	x20, [x23]
  43dddc:	str	x22, [x24]
  43dde0:	ldp	x21, x22, [sp, #32]
  43dde4:	ldp	x19, x20, [sp, #16]
  43dde8:	ldp	x23, x24, [sp, #48]
  43ddec:	ldp	x29, x30, [sp], #96
  43ddf0:	ret
  43ddf4:	mov	x0, x22
  43ddf8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ddfc:	mov	w2, #0x1c3                 	// #451
  43de00:	add	x1, x1, #0x2c8
  43de04:	bl	41b1e0 <CRYPTO_free@plt>
  43de08:	mov	x0, #0x0                   	// #0
  43de0c:	ldp	x19, x20, [sp, #16]
  43de10:	ldp	x21, x22, [sp, #32]
  43de14:	ldp	x23, x24, [sp, #48]
  43de18:	ldp	x25, x26, [sp, #64]
  43de1c:	ldr	x27, [sp, #80]
  43de20:	ldp	x29, x30, [sp], #96
  43de24:	ret
  43de28:	mov	x0, x22
  43de2c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43de30:	mov	w2, #0x1cf                 	// #463
  43de34:	b	43de00 <ASN1_generate_nconf@plt+0x1f490>
  43de38:	mov	x0, #0x0                   	// #0
  43de3c:	b	43ddd8 <ASN1_generate_nconf@plt+0x1f468>
  43de40:	mov	x0, #0xffffffffffffffff    	// #-1
  43de44:	b	43dde4 <ASN1_generate_nconf@plt+0x1f474>
  43de48:	stp	x29, x30, [sp, #-32]!
  43de4c:	mov	x29, sp
  43de50:	str	x19, [sp, #16]
  43de54:	mov	x19, x0
  43de58:	mov	x0, x19
  43de5c:	bl	41d380 <SSL_shutdown@plt>
  43de60:	tbnz	w0, #31, 43de70 <ASN1_generate_nconf@plt+0x1f500>
  43de64:	ldr	x19, [sp, #16]
  43de68:	ldp	x29, x30, [sp], #32
  43de6c:	ret
  43de70:	mov	w1, w0
  43de74:	mov	x0, x19
  43de78:	bl	41e3e0 <SSL_get_error@plt>
  43de7c:	sub	w1, w0, #0x9
  43de80:	cmp	w0, #0x3
  43de84:	b.gt	43de9c <ASN1_generate_nconf@plt+0x1f52c>
  43de88:	cmp	w0, #0x1
  43de8c:	b.gt	43de58 <ASN1_generate_nconf@plt+0x1f4e8>
  43de90:	ldr	x19, [sp, #16]
  43de94:	ldp	x29, x30, [sp], #32
  43de98:	ret
  43de9c:	cmp	w1, #0x1
  43dea0:	b.ls	43de58 <ASN1_generate_nconf@plt+0x1f4e8>  // b.plast
  43dea4:	ldr	x19, [sp, #16]
  43dea8:	ldp	x29, x30, [sp], #32
  43deac:	ret
  43deb0:	stp	x29, x30, [sp, #-144]!
  43deb4:	mov	x29, sp
  43deb8:	stp	x19, x20, [sp, #16]
  43debc:	mov	x20, x1
  43dec0:	mov	x19, x0
  43dec4:	mov	x0, x1
  43dec8:	stp	x21, x22, [sp, #32]
  43decc:	mov	w21, w2
  43ded0:	stp	x23, x24, [sp, #48]
  43ded4:	stp	x25, x26, [sp, #64]
  43ded8:	stp	x27, x28, [sp, #80]
  43dedc:	bl	41a0c0 <SSL_version@plt>
  43dee0:	mov	w22, w0
  43dee4:	mov	x0, x20
  43dee8:	bl	41da20 <SSL_get_SSL_CTX@plt>
  43deec:	str	x0, [sp, #104]
  43def0:	cbnz	w21, 43e254 <ASN1_generate_nconf@plt+0x1f8e4>
  43def4:	mov	x1, x19
  43def8:	mov	x0, x20
  43defc:	bl	462880 <ASN1_generate_nconf@plt+0x43f10>
  43df00:	mov	x0, x20
  43df04:	bl	41a830 <SSL_session_reused@plt>
  43df08:	cbz	w0, 43e3a0 <ASN1_generate_nconf@plt+0x1fa30>
  43df0c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43df10:	add	x1, x1, #0x780
  43df14:	mov	x0, x19
  43df18:	bl	419740 <BIO_printf@plt>
  43df1c:	mov	x0, x20
  43df20:	bl	41a050 <SSL_get_current_cipher@plt>
  43df24:	mov	x23, x0
  43df28:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43df2c:	mov	x21, x0
  43df30:	mov	x0, x23
  43df34:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43df38:	adrp	x23, 475000 <ASN1_generate_nconf@plt+0x56690>
  43df3c:	mov	x2, x21
  43df40:	add	x23, x23, #0x4b8
  43df44:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43df48:	add	x21, x21, #0x9b0
  43df4c:	mov	x24, #0x0                   	// #0
  43df50:	mov	x3, x0
  43df54:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43df58:	mov	x0, x19
  43df5c:	add	x1, x1, #0x588
  43df60:	bl	419740 <BIO_printf@plt>
  43df64:	mov	x3, #0x0                   	// #0
  43df68:	mov	x2, #0x0                   	// #0
  43df6c:	mov	w1, #0x4c                  	// #76
  43df70:	mov	x0, x20
  43df74:	bl	41dad0 <SSL_ctrl@plt>
  43df78:	cmp	x0, #0x0
  43df7c:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  43df80:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  43df84:	add	x2, x2, #0xdc8
  43df88:	add	x0, x0, #0x488
  43df8c:	csel	x2, x2, x0, ne  // ne = any
  43df90:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43df94:	add	x1, x1, #0x5c0
  43df98:	mov	x0, x19
  43df9c:	bl	419740 <BIO_printf@plt>
  43dfa0:	mov	x0, x20
  43dfa4:	bl	41bef0 <SSL_get_current_compression@plt>
  43dfa8:	mov	x26, x0
  43dfac:	mov	x0, x20
  43dfb0:	bl	41e330 <SSL_get_current_expansion@plt>
  43dfb4:	mov	x25, x0
  43dfb8:	cbz	x26, 43e204 <ASN1_generate_nconf@plt+0x1f894>
  43dfbc:	mov	x0, x26
  43dfc0:	bl	41be00 <SSL_COMP_get_name@plt>
  43dfc4:	mov	x2, x0
  43dfc8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dfcc:	mov	x0, x19
  43dfd0:	add	x1, x1, #0x5e8
  43dfd4:	bl	419740 <BIO_printf@plt>
  43dfd8:	cbz	x25, 43e1f8 <ASN1_generate_nconf@plt+0x1f888>
  43dfdc:	mov	x0, x25
  43dfe0:	bl	41be00 <SSL_COMP_get_name@plt>
  43dfe4:	mov	x2, x0
  43dfe8:	add	x27, x21, #0x20
  43dfec:	mov	x0, x19
  43dff0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dff4:	add	x1, x1, #0x600
  43dff8:	bl	419740 <BIO_printf@plt>
  43dffc:	add	x26, sp, #0x84
  43e000:	ldr	w0, [x27, #16]
  43e004:	add	x25, sp, #0x88
  43e008:	cmn	w0, #0x1
  43e00c:	b.eq	43e058 <ASN1_generate_nconf@plt+0x1f6e8>  // b.none
  43e010:	mov	x2, x26
  43e014:	mov	x1, x25
  43e018:	mov	x0, x20
  43e01c:	bl	41aea0 <SSL_get0_next_proto_negotiated@plt>
  43e020:	ldr	w2, [x27, #16]
  43e024:	mov	x0, x19
  43e028:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e02c:	add	x1, x1, #0x610
  43e030:	bl	419740 <BIO_printf@plt>
  43e034:	ldr	w2, [sp, #132]
  43e038:	mov	x0, x19
  43e03c:	ldr	x1, [sp, #136]
  43e040:	bl	41cb90 <BIO_write@plt>
  43e044:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e048:	mov	x0, x19
  43e04c:	add	x1, x1, #0xf30
  43e050:	mov	w2, #0x1                   	// #1
  43e054:	bl	41cb90 <BIO_write@plt>
  43e058:	mov	x0, x20
  43e05c:	mov	x2, x26
  43e060:	mov	x1, x25
  43e064:	bl	41abe0 <SSL_get0_alpn_selected@plt>
  43e068:	ldr	w0, [sp, #132]
  43e06c:	cbz	w0, 43e1e4 <ASN1_generate_nconf@plt+0x1f874>
  43e070:	mov	x0, x19
  43e074:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e078:	add	x1, x1, #0x628
  43e07c:	bl	419740 <BIO_printf@plt>
  43e080:	ldr	w2, [sp, #132]
  43e084:	mov	x0, x19
  43e088:	ldr	x1, [sp, #136]
  43e08c:	bl	41cb90 <BIO_write@plt>
  43e090:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e094:	mov	x0, x19
  43e098:	add	x1, x1, #0xf30
  43e09c:	mov	w2, #0x1                   	// #1
  43e0a0:	bl	41cb90 <BIO_write@plt>
  43e0a4:	mov	x0, x20
  43e0a8:	bl	41cf50 <SSL_get_selected_srtp_profile@plt>
  43e0ac:	cbz	x0, 43e0c4 <ASN1_generate_nconf@plt+0x1f754>
  43e0b0:	ldr	x2, [x0]
  43e0b4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e0b8:	mov	x0, x19
  43e0bc:	add	x1, x1, #0x650
  43e0c0:	bl	419740 <BIO_printf@plt>
  43e0c4:	mov	x0, x20
  43e0c8:	cmp	w22, #0x304
  43e0cc:	b.eq	43e210 <ASN1_generate_nconf@plt+0x1f8a0>  // b.none
  43e0d0:	bl	41a620 <SSL_get_session@plt>
  43e0d4:	mov	x1, x0
  43e0d8:	mov	x0, x19
  43e0dc:	bl	41ae00 <SSL_SESSION_print@plt>
  43e0e0:	mov	x0, x20
  43e0e4:	bl	41a620 <SSL_get_session@plt>
  43e0e8:	cbz	x0, 43e1a0 <ASN1_generate_nconf@plt+0x1f830>
  43e0ec:	ldr	x0, [x21, #56]
  43e0f0:	cbz	x0, 43e1a0 <ASN1_generate_nconf@plt+0x1f830>
  43e0f4:	mov	x0, x19
  43e0f8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e0fc:	add	x1, x1, #0x6f8
  43e100:	bl	419740 <BIO_printf@plt>
  43e104:	ldr	x2, [x21, #56]
  43e108:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43e10c:	add	x22, x22, #0xe70
  43e110:	mov	x0, x19
  43e114:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e118:	add	x1, x1, #0x718
  43e11c:	bl	419740 <BIO_printf@plt>
  43e120:	ldr	w2, [x22, #8]
  43e124:	mov	x0, x19
  43e128:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e12c:	add	x1, x1, #0x730
  43e130:	bl	419740 <BIO_printf@plt>
  43e134:	ldr	w0, [x22, #8]
  43e138:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e13c:	add	x1, x1, #0x748
  43e140:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43e144:	ldr	x25, [x21, #56]
  43e148:	mov	x21, x0
  43e14c:	mov	x0, x25
  43e150:	bl	41e440 <strlen@plt>
  43e154:	ldrsw	x2, [x22, #8]
  43e158:	mov	x4, x0
  43e15c:	mov	x3, x25
  43e160:	mov	x0, x20
  43e164:	mov	x1, x21
  43e168:	mov	w7, #0x0                   	// #0
  43e16c:	mov	x6, #0x0                   	// #0
  43e170:	mov	x5, #0x0                   	// #0
  43e174:	bl	41bf90 <SSL_export_keying_material@plt>
  43e178:	cbnz	w0, 43e3ac <ASN1_generate_nconf@plt+0x1fa3c>
  43e17c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e180:	mov	x0, x19
  43e184:	add	x1, x1, #0x758
  43e188:	bl	419740 <BIO_printf@plt>
  43e18c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e190:	mov	x0, x21
  43e194:	add	x1, x1, #0x2c8
  43e198:	mov	w2, #0xd21                 	// #3361
  43e19c:	bl	41b1e0 <CRYPTO_free@plt>
  43e1a0:	mov	x1, x23
  43e1a4:	mov	x0, x19
  43e1a8:	bl	419740 <BIO_printf@plt>
  43e1ac:	mov	x0, x24
  43e1b0:	bl	41e260 <X509_free@plt>
  43e1b4:	mov	x0, x19
  43e1b8:	mov	x3, #0x0                   	// #0
  43e1bc:	mov	x2, #0x0                   	// #0
  43e1c0:	mov	w1, #0xb                   	// #11
  43e1c4:	bl	41de90 <BIO_ctrl@plt>
  43e1c8:	ldp	x19, x20, [sp, #16]
  43e1cc:	ldp	x21, x22, [sp, #32]
  43e1d0:	ldp	x23, x24, [sp, #48]
  43e1d4:	ldp	x25, x26, [sp, #64]
  43e1d8:	ldp	x27, x28, [sp, #80]
  43e1dc:	ldp	x29, x30, [sp], #144
  43e1e0:	ret
  43e1e4:	mov	x0, x19
  43e1e8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e1ec:	add	x1, x1, #0x638
  43e1f0:	bl	419740 <BIO_printf@plt>
  43e1f4:	b	43e0a4 <ASN1_generate_nconf@plt+0x1f734>
  43e1f8:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43e1fc:	add	x2, x2, #0x428
  43e200:	b	43dfe8 <ASN1_generate_nconf@plt+0x1f678>
  43e204:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43e208:	add	x2, x2, #0x428
  43e20c:	b	43dfc8 <ASN1_generate_nconf@plt+0x1f658>
  43e210:	bl	41c490 <SSL_get_early_data_status@plt>
  43e214:	cmp	w0, #0x1
  43e218:	b.eq	43e66c <ASN1_generate_nconf@plt+0x1fcfc>  // b.none
  43e21c:	cmp	w0, #0x2
  43e220:	b.eq	43e658 <ASN1_generate_nconf@plt+0x1fce8>  // b.none
  43e224:	cbz	w0, 43e644 <ASN1_generate_nconf@plt+0x1fcd4>
  43e228:	mov	x0, x20
  43e22c:	bl	41cfb0 <SSL_get_verify_result@plt>
  43e230:	mov	x22, x0
  43e234:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  43e238:	mov	x2, x22
  43e23c:	mov	x3, x0
  43e240:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e244:	mov	x0, x19
  43e248:	add	x1, x1, #0x6d8
  43e24c:	bl	419740 <BIO_printf@plt>
  43e250:	b	43e0e0 <ASN1_generate_nconf@plt+0x1f770>
  43e254:	mov	x0, x20
  43e258:	bl	41ca40 <SSL_get_peer_cert_chain@plt>
  43e25c:	mov	x24, x0
  43e260:	cbz	x0, 43e42c <ASN1_generate_nconf@plt+0x1fabc>
  43e264:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e268:	add	x1, x1, #0x490
  43e26c:	mov	x0, x19
  43e270:	bl	419740 <BIO_printf@plt>
  43e274:	mov	x0, x24
  43e278:	adrp	x27, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e27c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43e280:	add	x27, x27, #0x4a8
  43e284:	mov	w3, w0
  43e288:	mov	w23, #0x0                   	// #0
  43e28c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e290:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e294:	add	x21, x21, #0x9b0
  43e298:	add	x25, x25, #0xf30
  43e29c:	mov	w2, w23
  43e2a0:	mov	x1, x27
  43e2a4:	mov	x0, x19
  43e2a8:	cmp	w23, w3
  43e2ac:	adrp	x28, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e2b0:	b.ge	43e364 <ASN1_generate_nconf@plt+0x1f9f4>  // b.tcont
  43e2b4:	nop
  43e2b8:	bl	419740 <BIO_printf@plt>
  43e2bc:	mov	w1, w23
  43e2c0:	mov	x0, x24
  43e2c4:	bl	419630 <OPENSSL_sk_value@plt>
  43e2c8:	bl	41d620 <X509_get_subject_name@plt>
  43e2cc:	mov	x26, x0
  43e2d0:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43e2d4:	mov	x3, x0
  43e2d8:	mov	w2, #0x0                   	// #0
  43e2dc:	mov	x1, x26
  43e2e0:	mov	x0, x19
  43e2e4:	bl	41e120 <X509_NAME_print_ex@plt>
  43e2e8:	mov	x1, x25
  43e2ec:	mov	x0, x19
  43e2f0:	bl	41a980 <BIO_puts@plt>
  43e2f4:	add	x1, x28, #0x4b0
  43e2f8:	mov	x0, x19
  43e2fc:	bl	419740 <BIO_printf@plt>
  43e300:	mov	w1, w23
  43e304:	mov	x0, x24
  43e308:	bl	419630 <OPENSSL_sk_value@plt>
  43e30c:	bl	419cf0 <X509_get_issuer_name@plt>
  43e310:	mov	x26, x0
  43e314:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  43e318:	mov	x3, x0
  43e31c:	mov	w2, #0x0                   	// #0
  43e320:	mov	x1, x26
  43e324:	mov	x0, x19
  43e328:	bl	41e120 <X509_NAME_print_ex@plt>
  43e32c:	mov	x1, x25
  43e330:	mov	x0, x19
  43e334:	bl	41a980 <BIO_puts@plt>
  43e338:	ldr	w0, [x21, #28]
  43e33c:	cbnz	w0, 43e40c <ASN1_generate_nconf@plt+0x1fa9c>
  43e340:	add	w23, w23, #0x1
  43e344:	mov	x0, x24
  43e348:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43e34c:	mov	w3, w0
  43e350:	mov	w2, w23
  43e354:	mov	x1, x27
  43e358:	mov	x0, x19
  43e35c:	cmp	w23, w3
  43e360:	b.lt	43e2b8 <ASN1_generate_nconf@plt+0x1f948>  // b.tstop
  43e364:	adrp	x23, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e368:	add	x23, x23, #0x4b8
  43e36c:	mov	x1, x23
  43e370:	bl	419740 <BIO_printf@plt>
  43e374:	mov	x0, x20
  43e378:	bl	41ced0 <SSL_get_peer_certificate@plt>
  43e37c:	mov	x24, x0
  43e380:	cbz	x0, 43e578 <ASN1_generate_nconf@plt+0x1fc08>
  43e384:	mov	x0, x19
  43e388:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e38c:	add	x1, x1, #0x4c0
  43e390:	bl	419740 <BIO_printf@plt>
  43e394:	ldr	w0, [x21, #28]
  43e398:	cbnz	w0, 43e47c <ASN1_generate_nconf@plt+0x1fb0c>
  43e39c:	b	43e470 <ASN1_generate_nconf@plt+0x1fb00>
  43e3a0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e3a4:	add	x1, x1, #0x578
  43e3a8:	b	43df14 <ASN1_generate_nconf@plt+0x1f5a4>
  43e3ac:	mov	x0, x19
  43e3b0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e3b4:	add	x1, x1, #0x768
  43e3b8:	bl	419740 <BIO_printf@plt>
  43e3bc:	ldr	w0, [x22, #8]
  43e3c0:	adrp	x25, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43e3c4:	mov	x20, #0x0                   	// #0
  43e3c8:	add	x25, x25, #0x820
  43e3cc:	cmp	w0, #0x0
  43e3d0:	b.le	43e3f8 <ASN1_generate_nconf@plt+0x1fa88>
  43e3d4:	nop
  43e3d8:	ldrb	w2, [x21, x20]
  43e3dc:	mov	x1, x25
  43e3e0:	mov	x0, x19
  43e3e4:	add	x20, x20, #0x1
  43e3e8:	bl	419740 <BIO_printf@plt>
  43e3ec:	ldr	w0, [x22, #8]
  43e3f0:	cmp	w0, w20
  43e3f4:	b.gt	43e3d8 <ASN1_generate_nconf@plt+0x1fa68>
  43e3f8:	mov	x0, x19
  43e3fc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e400:	add	x1, x1, #0xf30
  43e404:	bl	419740 <BIO_printf@plt>
  43e408:	b	43e18c <ASN1_generate_nconf@plt+0x1f81c>
  43e40c:	mov	w1, w23
  43e410:	mov	x0, x24
  43e414:	bl	419630 <OPENSSL_sk_value@plt>
  43e418:	add	w23, w23, #0x1
  43e41c:	mov	x1, x0
  43e420:	mov	x0, x19
  43e424:	bl	41ab80 <PEM_write_bio_X509@plt>
  43e428:	b	43e344 <ASN1_generate_nconf@plt+0x1f9d4>
  43e42c:	adrp	x23, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e430:	add	x23, x23, #0x4b8
  43e434:	mov	x1, x23
  43e438:	mov	x0, x19
  43e43c:	bl	419740 <BIO_printf@plt>
  43e440:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e444:	mov	x0, x20
  43e448:	add	x21, x21, #0x9b0
  43e44c:	bl	41ced0 <SSL_get_peer_certificate@plt>
  43e450:	mov	x24, x0
  43e454:	cbz	x0, 43e578 <ASN1_generate_nconf@plt+0x1fc08>
  43e458:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e45c:	add	x21, x21, #0x9b0
  43e460:	mov	x0, x19
  43e464:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e468:	add	x1, x1, #0x4c0
  43e46c:	bl	419740 <BIO_printf@plt>
  43e470:	mov	x1, x24
  43e474:	mov	x0, x19
  43e478:	bl	41ab80 <PEM_write_bio_X509@plt>
  43e47c:	mov	x1, x24
  43e480:	mov	x0, x19
  43e484:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  43e488:	mov	x1, x20
  43e48c:	mov	x0, x19
  43e490:	bl	463640 <ASN1_generate_nconf@plt+0x44cd0>
  43e494:	mov	x1, x20
  43e498:	mov	x0, x19
  43e49c:	bl	461418 <ASN1_generate_nconf@plt+0x42aa8>
  43e4a0:	mov	x1, x20
  43e4a4:	mov	x0, x19
  43e4a8:	bl	461a08 <ASN1_generate_nconf@plt+0x43098>
  43e4ac:	mov	x0, x20
  43e4b0:	bl	41a830 <SSL_session_reused@plt>
  43e4b4:	mov	w27, w0
  43e4b8:	cbz	w0, 43e680 <ASN1_generate_nconf@plt+0x1fd10>
  43e4bc:	mov	x0, x20
  43e4c0:	bl	419870 <SSL_get_rbio@plt>
  43e4c4:	bl	41c700 <BIO_number_read@plt>
  43e4c8:	mov	x25, x0
  43e4cc:	mov	x0, x20
  43e4d0:	bl	41c180 <SSL_get_wbio@plt>
  43e4d4:	bl	41a280 <BIO_number_written@plt>
  43e4d8:	mov	x3, x0
  43e4dc:	mov	x2, x25
  43e4e0:	mov	x0, x19
  43e4e4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e4e8:	add	x1, x1, #0x4f8
  43e4ec:	bl	419740 <BIO_printf@plt>
  43e4f0:	mov	x1, x19
  43e4f4:	mov	x0, x20
  43e4f8:	bl	462880 <ASN1_generate_nconf@plt+0x43f10>
  43e4fc:	mov	x0, x20
  43e500:	bl	41a830 <SSL_session_reused@plt>
  43e504:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e508:	add	x1, x1, #0x780
  43e50c:	cbnz	w0, 43e518 <ASN1_generate_nconf@plt+0x1fba8>
  43e510:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e514:	add	x1, x1, #0x578
  43e518:	mov	x0, x19
  43e51c:	bl	419740 <BIO_printf@plt>
  43e520:	mov	x0, x20
  43e524:	bl	41a050 <SSL_get_current_cipher@plt>
  43e528:	mov	x26, x0
  43e52c:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43e530:	mov	x25, x0
  43e534:	mov	x0, x26
  43e538:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43e53c:	mov	x3, x0
  43e540:	mov	x2, x25
  43e544:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e548:	add	x1, x1, #0x588
  43e54c:	mov	x0, x19
  43e550:	bl	419740 <BIO_printf@plt>
  43e554:	mov	x0, x24
  43e558:	bl	41c9f0 <X509_get0_pubkey@plt>
  43e55c:	bl	4199c0 <EVP_PKEY_bits@plt>
  43e560:	mov	w2, w0
  43e564:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e568:	mov	x0, x19
  43e56c:	add	x1, x1, #0x5a0
  43e570:	bl	419740 <BIO_printf@plt>
  43e574:	b	43df64 <ASN1_generate_nconf@plt+0x1f5f4>
  43e578:	mov	x0, x19
  43e57c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e580:	add	x1, x1, #0x4d8
  43e584:	bl	419740 <BIO_printf@plt>
  43e588:	mov	x1, x20
  43e58c:	mov	x0, x19
  43e590:	bl	463640 <ASN1_generate_nconf@plt+0x44cd0>
  43e594:	mov	x1, x20
  43e598:	mov	x0, x19
  43e59c:	bl	461418 <ASN1_generate_nconf@plt+0x42aa8>
  43e5a0:	mov	x1, x20
  43e5a4:	mov	x0, x19
  43e5a8:	bl	461a08 <ASN1_generate_nconf@plt+0x43098>
  43e5ac:	mov	x0, x20
  43e5b0:	bl	419870 <SSL_get_rbio@plt>
  43e5b4:	bl	41c700 <BIO_number_read@plt>
  43e5b8:	mov	x24, x0
  43e5bc:	mov	x0, x20
  43e5c0:	bl	41c180 <SSL_get_wbio@plt>
  43e5c4:	bl	41a280 <BIO_number_written@plt>
  43e5c8:	mov	x3, x0
  43e5cc:	mov	x2, x24
  43e5d0:	mov	x0, x19
  43e5d4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e5d8:	add	x1, x1, #0x4f8
  43e5dc:	bl	419740 <BIO_printf@plt>
  43e5e0:	mov	x1, x19
  43e5e4:	mov	x0, x20
  43e5e8:	bl	462880 <ASN1_generate_nconf@plt+0x43f10>
  43e5ec:	mov	x0, x20
  43e5f0:	bl	41a830 <SSL_session_reused@plt>
  43e5f4:	cbnz	w0, 43e7e4 <ASN1_generate_nconf@plt+0x1fe74>
  43e5f8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e5fc:	add	x1, x1, #0x578
  43e600:	mov	x0, x19
  43e604:	bl	419740 <BIO_printf@plt>
  43e608:	mov	x0, x20
  43e60c:	bl	41a050 <SSL_get_current_cipher@plt>
  43e610:	mov	x26, x0
  43e614:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43e618:	mov	x25, x0
  43e61c:	mov	x0, x26
  43e620:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43e624:	mov	x24, #0x0                   	// #0
  43e628:	mov	x3, x0
  43e62c:	mov	x2, x25
  43e630:	mov	x0, x19
  43e634:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e638:	add	x1, x1, #0x588
  43e63c:	bl	419740 <BIO_printf@plt>
  43e640:	b	43df64 <ASN1_generate_nconf@plt+0x1f5f4>
  43e644:	mov	x0, x19
  43e648:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e64c:	add	x1, x1, #0x678
  43e650:	bl	419740 <BIO_printf@plt>
  43e654:	b	43e228 <ASN1_generate_nconf@plt+0x1f8b8>
  43e658:	mov	x0, x19
  43e65c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e660:	add	x1, x1, #0x6b8
  43e664:	bl	419740 <BIO_printf@plt>
  43e668:	b	43e228 <ASN1_generate_nconf@plt+0x1f8b8>
  43e66c:	mov	x0, x19
  43e670:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e674:	add	x1, x1, #0x698
  43e678:	bl	419740 <BIO_printf@plt>
  43e67c:	b	43e228 <ASN1_generate_nconf@plt+0x1f8b8>
  43e680:	mov	x0, x20
  43e684:	bl	41a2d0 <SSL_ct_is_enabled@plt>
  43e688:	cbz	w0, 43e4bc <ASN1_generate_nconf@plt+0x1fb4c>
  43e68c:	mov	x0, x20
  43e690:	bl	41c350 <SSL_get0_peer_scts@plt>
  43e694:	mov	x25, x0
  43e698:	cbz	x0, 43e7c4 <ASN1_generate_nconf@plt+0x1fe54>
  43e69c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43e6a0:	mov	w26, w0
  43e6a4:	mov	w2, w0
  43e6a8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e6ac:	mov	x0, x19
  43e6b0:	add	x1, x1, #0x538
  43e6b4:	str	w26, [sp, #112]
  43e6b8:	bl	419740 <BIO_printf@plt>
  43e6bc:	cmp	w26, #0x0
  43e6c0:	b.le	43e4bc <ASN1_generate_nconf@plt+0x1fb4c>
  43e6c4:	ldr	x0, [sp, #104]
  43e6c8:	bl	41b890 <SSL_CTX_get0_ctlog_store@plt>
  43e6cc:	str	x0, [sp, #104]
  43e6d0:	sub	w2, w26, #0x1
  43e6d4:	mov	x1, x23
  43e6d8:	mov	w26, w2
  43e6dc:	mov	x0, x19
  43e6e0:	str	w2, [sp, #116]
  43e6e4:	bl	419740 <BIO_printf@plt>
  43e6e8:	mov	w2, w26
  43e6ec:	adrp	x26, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e6f0:	cmp	w2, #0x0
  43e6f4:	b.le	43e7dc <ASN1_generate_nconf@plt+0x1fe6c>
  43e6f8:	add	x26, x26, #0x550
  43e6fc:	adrp	x28, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e700:	add	x0, x28, #0x570
  43e704:	str	x0, [sp, #120]
  43e708:	mov	w1, w27
  43e70c:	mov	x0, x25
  43e710:	bl	419630 <OPENSSL_sk_value@plt>
  43e714:	mov	x28, x0
  43e718:	add	w27, w27, #0x1
  43e71c:	bl	419b90 <SCT_validation_status_string@plt>
  43e720:	mov	x2, x0
  43e724:	mov	x1, x26
  43e728:	mov	x0, x19
  43e72c:	bl	419740 <BIO_printf@plt>
  43e730:	ldr	x3, [sp, #104]
  43e734:	mov	x0, x28
  43e738:	mov	x1, x19
  43e73c:	mov	w2, #0x0                   	// #0
  43e740:	bl	41d4e0 <SCT_print@plt>
  43e744:	ldr	x1, [sp, #120]
  43e748:	mov	x0, x19
  43e74c:	bl	419740 <BIO_printf@plt>
  43e750:	ldr	w0, [sp, #116]
  43e754:	cmp	w27, w0
  43e758:	b.lt	43e708 <ASN1_generate_nconf@plt+0x1fd98>  // b.tstop
  43e75c:	ldr	w0, [sp, #112]
  43e760:	cmp	w27, w0
  43e764:	b.ge	43e7b0 <ASN1_generate_nconf@plt+0x1fe40>  // b.tcont
  43e768:	mov	w1, w27
  43e76c:	mov	x0, x25
  43e770:	bl	419630 <OPENSSL_sk_value@plt>
  43e774:	mov	x28, x0
  43e778:	add	w27, w27, #0x1
  43e77c:	bl	419b90 <SCT_validation_status_string@plt>
  43e780:	mov	x2, x0
  43e784:	mov	x1, x26
  43e788:	mov	x0, x19
  43e78c:	bl	419740 <BIO_printf@plt>
  43e790:	ldr	x3, [sp, #104]
  43e794:	mov	x0, x28
  43e798:	mov	x1, x19
  43e79c:	mov	w2, #0x0                   	// #0
  43e7a0:	bl	41d4e0 <SCT_print@plt>
  43e7a4:	ldr	w0, [sp, #112]
  43e7a8:	cmp	w27, w0
  43e7ac:	b.lt	43e768 <ASN1_generate_nconf@plt+0x1fdf8>  // b.tstop
  43e7b0:	mov	x0, x19
  43e7b4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e7b8:	add	x1, x1, #0xf30
  43e7bc:	bl	419740 <BIO_printf@plt>
  43e7c0:	b	43e4bc <ASN1_generate_nconf@plt+0x1fb4c>
  43e7c4:	mov	x0, x19
  43e7c8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e7cc:	mov	w2, #0x0                   	// #0
  43e7d0:	add	x1, x1, #0x538
  43e7d4:	bl	419740 <BIO_printf@plt>
  43e7d8:	b	43e4bc <ASN1_generate_nconf@plt+0x1fb4c>
  43e7dc:	add	x26, x26, #0x550
  43e7e0:	b	43e768 <ASN1_generate_nconf@plt+0x1fdf8>
  43e7e4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e7e8:	add	x1, x1, #0x780
  43e7ec:	b	43e600 <ASN1_generate_nconf@plt+0x1fc90>
  43e7f0:	stp	x29, x30, [sp, #-64]!
  43e7f4:	mov	x29, sp
  43e7f8:	stp	x21, x22, [sp, #32]
  43e7fc:	mov	x22, x1
  43e800:	str	x23, [sp, #48]
  43e804:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e808:	add	x21, x23, #0x9b0
  43e80c:	stp	x19, x20, [sp, #16]
  43e810:	mov	x19, x0
  43e814:	ldr	x0, [x21, #64]
  43e818:	cbz	x0, 43e840 <ASN1_generate_nconf@plt+0x1fed0>
  43e81c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43e820:	add	x1, x1, #0xdd8
  43e824:	bl	41b1c0 <BIO_new_file@plt>
  43e828:	mov	x20, x0
  43e82c:	cbz	x0, 43e8ac <ASN1_generate_nconf@plt+0x1ff3c>
  43e830:	mov	x1, x22
  43e834:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  43e838:	mov	x0, x20
  43e83c:	bl	41df00 <BIO_free@plt>
  43e840:	mov	x0, x19
  43e844:	bl	41a0c0 <SSL_version@plt>
  43e848:	cmp	w0, #0x304
  43e84c:	b.eq	43e868 <ASN1_generate_nconf@plt+0x1fef8>  // b.none
  43e850:	mov	w0, #0x0                   	// #0
  43e854:	ldp	x19, x20, [sp, #16]
  43e858:	ldp	x21, x22, [sp, #32]
  43e85c:	ldr	x23, [sp, #48]
  43e860:	ldp	x29, x30, [sp], #64
  43e864:	ret
  43e868:	ldr	x0, [x23, #2480]
  43e86c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e870:	add	x1, x1, #0x7b0
  43e874:	bl	419740 <BIO_printf@plt>
  43e878:	ldr	x0, [x23, #2480]
  43e87c:	mov	x1, x22
  43e880:	bl	41ae00 <SSL_SESSION_print@plt>
  43e884:	ldr	x0, [x23, #2480]
  43e888:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e88c:	add	x1, x1, #0x4b8
  43e890:	bl	419740 <BIO_printf@plt>
  43e894:	mov	w0, #0x0                   	// #0
  43e898:	ldp	x19, x20, [sp, #16]
  43e89c:	ldp	x21, x22, [sp, #32]
  43e8a0:	ldr	x23, [sp, #48]
  43e8a4:	ldp	x29, x30, [sp], #64
  43e8a8:	ret
  43e8ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e8b0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e8b4:	ldr	x2, [x21, #64]
  43e8b8:	add	x1, x1, #0x790
  43e8bc:	ldr	x0, [x0, #152]
  43e8c0:	bl	419740 <BIO_printf@plt>
  43e8c4:	b	43e840 <ASN1_generate_nconf@plt+0x1fed0>
  43e8c8:	stp	x29, x30, [sp, #-48]!
  43e8cc:	mov	w1, #0x0                   	// #0
  43e8d0:	mov	x29, sp
  43e8d4:	stp	x19, x20, [sp, #16]
  43e8d8:	mov	x20, x2
  43e8dc:	mov	x19, x0
  43e8e0:	str	x21, [sp, #32]
  43e8e4:	bl	419600 <SSL_get_servername@plt>
  43e8e8:	mov	x21, x0
  43e8ec:	mov	x0, x19
  43e8f0:	bl	41b4c0 <SSL_get_servername_type@plt>
  43e8f4:	cmn	w0, #0x1
  43e8f8:	b.eq	43e928 <ASN1_generate_nconf@plt+0x1ffb8>  // b.none
  43e8fc:	mov	x0, x19
  43e900:	bl	41a830 <SSL_session_reused@plt>
  43e904:	cmp	x21, #0x0
  43e908:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43e90c:	cset	w0, eq  // eq = none
  43e910:	str	w0, [x20, #8]
  43e914:	mov	w0, #0x0                   	// #0
  43e918:	ldp	x19, x20, [sp, #16]
  43e91c:	ldr	x21, [sp, #32]
  43e920:	ldp	x29, x30, [sp], #48
  43e924:	ret
  43e928:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e92c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e930:	add	x1, x1, #0x7e0
  43e934:	ldr	x0, [x0, #152]
  43e938:	bl	419740 <BIO_printf@plt>
  43e93c:	mov	w0, #0x0                   	// #0
  43e940:	ldp	x19, x20, [sp, #16]
  43e944:	ldr	x21, [sp, #32]
  43e948:	ldp	x29, x30, [sp], #48
  43e94c:	ret
  43e950:	sub	sp, sp, #0x500
  43e954:	stp	x29, x30, [sp]
  43e958:	mov	x29, sp
  43e95c:	stp	x19, x20, [sp, #16]
  43e960:	mov	x19, x1
  43e964:	mov	w20, w0
  43e968:	stp	x21, x22, [sp, #32]
  43e96c:	stp	x23, x24, [sp, #48]
  43e970:	stp	x25, x26, [sp, #64]
  43e974:	stp	x27, x28, [sp, #80]
  43e978:	str	xzr, [sp, #672]
  43e97c:	str	xzr, [sp, #680]
  43e980:	bl	419a10 <TLS_client_method@plt>
  43e984:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e988:	add	x24, x1, #0x2c8
  43e98c:	mov	x1, x24
  43e990:	mov	w2, #0x388                 	// #904
  43e994:	str	x0, [sp, #240]
  43e998:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  43e99c:	add	x0, x0, #0x830
  43e9a0:	str	xzr, [sp, #688]
  43e9a4:	bl	41af90 <CRYPTO_strdup@plt>
  43e9a8:	mov	x2, x0
  43e9ac:	add	x11, sp, #0x28c
  43e9b0:	mov	w1, #0x8005                	// #32773
  43e9b4:	str	w1, [sp, #660]
  43e9b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43e9bc:	add	x23, x0, #0x9b0
  43e9c0:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  43e9c4:	stp	w1, w1, [x11, #-8]
  43e9c8:	add	x1, sp, #0x310
  43e9cc:	ldr	q0, [x0, #1920]
  43e9d0:	add	x12, sp, #0x2b8
  43e9d4:	stp	xzr, xzr, [x1]
  43e9d8:	add	x1, sp, #0x420
  43e9dc:	mov	w3, #0xffffffff            	// #-1
  43e9e0:	ldr	x0, [x19]
  43e9e4:	stp	xzr, xzr, [x1, #-232]
  43e9e8:	stp	xzr, xzr, [x1, #-216]
  43e9ec:	stp	xzr, xzr, [x1, #-200]
  43e9f0:	stp	xzr, xzr, [x1, #-184]
  43e9f4:	stp	xzr, xzr, [x1, #-168]
  43e9f8:	stp	xzr, xzr, [x1, #-152]
  43e9fc:	stp	xzr, xzr, [x1, #-136]
  43ea00:	stp	xzr, xzr, [x1, #-120]
  43ea04:	stp	xzr, xzr, [x1, #-104]
  43ea08:	stp	xzr, xzr, [x1, #-88]
  43ea0c:	stp	xzr, xzr, [x1, #-72]
  43ea10:	stp	xzr, xzr, [x1, #-56]
  43ea14:	stp	xzr, xzr, [x1, #-40]
  43ea18:	stp	xzr, xzr, [x1, #-24]
  43ea1c:	stp	xzr, xzr, [x1, #-8]
  43ea20:	stp	xzr, xzr, [x1, #8]
  43ea24:	stp	w3, wzr, [x11]
  43ea28:	stp	x2, xzr, [x12]
  43ea2c:	stp	xzr, xzr, [x12, #16]
  43ea30:	str	xzr, [sp, #768]
  43ea34:	str	wzr, [sp, #776]
  43ea38:	str	q0, [sp, #800]
  43ea3c:	bl	45f050 <ASN1_generate_nconf@plt+0x406e0>
  43ea40:	stp	wzr, wzr, [x23, #8]
  43ea44:	str	wzr, [x23, #28]
  43ea48:	str	x0, [x23, #72]
  43ea4c:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  43ea50:	mov	x21, x0
  43ea54:	str	x0, [sp, #216]
  43ea58:	bl	41aaf0 <SSL_CONF_CTX_new@plt>
  43ea5c:	mov	x26, x0
  43ea60:	cmp	x21, #0x0
  43ea64:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  43ea68:	b.eq	43f044 <ASN1_generate_nconf@plt+0x206d4>  // b.none
  43ea6c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ea70:	mov	w0, #0x2000                	// #8192
  43ea74:	add	x1, x1, #0x850
  43ea78:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43ea7c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ea80:	add	x1, x1, #0x858
  43ea84:	str	x0, [sp, #208]
  43ea88:	mov	w0, #0x2000                	// #8192
  43ea8c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43ea90:	str	x0, [sp, #152]
  43ea94:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ea98:	mov	w0, #0x2000                	// #8192
  43ea9c:	add	x1, x1, #0x860
  43eaa0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  43eaa4:	mov	w1, #0x5                   	// #5
  43eaa8:	str	x0, [sp, #144]
  43eaac:	mov	x0, x26
  43eab0:	bl	41a000 <SSL_CONF_CTX_set_flags@plt>
  43eab4:	mov	w3, #0x1                   	// #1
  43eab8:	adrp	x28, 478000 <ASN1_generate_nconf@plt+0x59690>
  43eabc:	add	x0, x28, #0x650
  43eac0:	mov	x1, x19
  43eac4:	mov	x2, x0
  43eac8:	mov	w19, w3
  43eacc:	mov	w0, w20
  43ead0:	str	w3, [sp, #296]
  43ead4:	str	x2, [sp, #464]
  43ead8:	add	x2, x2, #0x8
  43eadc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  43eae0:	str	wzr, [sp, #96]
  43eae4:	add	x9, sp, #0x250
  43eae8:	add	x10, sp, #0x210
  43eaec:	mov	w3, w19
  43eaf0:	str	w3, [sp, #116]
  43eaf4:	str	xzr, [sp, #160]
  43eaf8:	adrp	x4, 478000 <ASN1_generate_nconf@plt+0x59690>
  43eafc:	stp	wzr, wzr, [x9, #-8]
  43eb00:	add	x25, x4, #0x590
  43eb04:	stp	wzr, wzr, [x9]
  43eb08:	mov	w21, #0x0                   	// #0
  43eb0c:	stp	xzr, xzr, [sp, #184]
  43eb10:	mov	w22, #0x2                   	// #2
  43eb14:	mov	w27, #0x0                   	// #0
  43eb18:	str	wzr, [sp, #232]
  43eb1c:	mov	w20, #0x0                   	// #0
  43eb20:	str	wzr, [sp, #248]
  43eb24:	mov	w28, #0x0                   	// #0
  43eb28:	str	wzr, [sp, #256]
  43eb2c:	mov	w19, #0x0                   	// #0
  43eb30:	str	wzr, [sp, #272]
  43eb34:	str	wzr, [sp, #276]
  43eb38:	str	wzr, [sp, #288]
  43eb3c:	str	wzr, [sp, #300]
  43eb40:	str	xzr, [sp, #312]
  43eb44:	str	wzr, [sp, #328]
  43eb48:	str	wzr, [sp, #360]
  43eb4c:	str	wzr, [sp, #368]
  43eb50:	str	wzr, [sp, #376]
  43eb54:	str	wzr, [sp, #388]
  43eb58:	stp	xzr, xzr, [sp, #392]
  43eb5c:	stp	xzr, xzr, [sp, #440]
  43eb60:	str	wzr, [sp, #456]
  43eb64:	str	wzr, [sp, #460]
  43eb68:	str	xzr, [sp, #480]
  43eb6c:	str	xzr, [sp, #568]
  43eb70:	str	xzr, [sp, #576]
  43eb74:	str	xzr, [sp, #600]
  43eb78:	str	xzr, [sp, #264]
  43eb7c:	stp	wzr, wzr, [x10, #-8]
  43eb80:	stp	wzr, wzr, [x10]
  43eb84:	str	xzr, [sp, #120]
  43eb88:	stp	xzr, xzr, [sp, #128]
  43eb8c:	str	xzr, [sp, #200]
  43eb90:	str	wzr, [sp, #224]
  43eb94:	str	wzr, [sp, #292]
  43eb98:	str	xzr, [sp, #304]
  43eb9c:	str	wzr, [sp, #320]
  43eba0:	str	wzr, [sp, #324]
  43eba4:	str	wzr, [sp, #336]
  43eba8:	stp	xzr, xzr, [sp, #344]
  43ebac:	str	wzr, [sp, #384]
  43ebb0:	stp	xzr, xzr, [sp, #408]
  43ebb4:	stp	xzr, xzr, [sp, #424]
  43ebb8:	str	xzr, [sp, #472]
  43ebbc:	str	xzr, [sp, #488]
  43ebc0:	str	wzr, [sp, #496]
  43ebc4:	str	wzr, [sp, #500]
  43ebc8:	stp	xzr, xzr, [sp, #504]
  43ebcc:	str	xzr, [sp, #536]
  43ebd0:	str	xzr, [sp, #544]
  43ebd4:	str	xzr, [sp, #552]
  43ebd8:	str	wzr, [sp, #560]
  43ebdc:	str	wzr, [sp, #564]
  43ebe0:	str	wzr, [sp, #104]
  43ebe4:	str	x0, [x23, #72]
  43ebe8:	stp	xzr, xzr, [sp, #168]
  43ebec:	str	xzr, [sp, #280]
  43ebf0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43ebf4:	cbz	w0, 43ee98 <ASN1_generate_nconf@plt+0x20528>
  43ebf8:	cmp	w22, #0x1
  43ebfc:	b.eq	43f008 <ASN1_generate_nconf@plt+0x20698>  // b.none
  43ec00:	cmp	w22, #0x0
  43ec04:	ccmp	w0, #0x8, #0x0, eq  // eq = none
  43ec08:	b.eq	43f088 <ASN1_generate_nconf@plt+0x20718>  // b.none
  43ec0c:	cmp	w0, #0x32
  43ec10:	mov	w1, #0x37                  	// #55
  43ec14:	ccmp	w0, w1, #0x4, ne  // ne = any
  43ec18:	b.eq	43ee0c <ASN1_generate_nconf@plt+0x2049c>  // b.none
  43ec1c:	sub	w1, w0, #0x34
  43ec20:	and	w1, w1, #0xfffffffb
  43ec24:	cmp	w1, #0x2
  43ec28:	b.ls	43ee0c <ASN1_generate_nconf@plt+0x2049c>  // b.plast
  43ec2c:	sub	w1, w0, #0xbb9
  43ec30:	and	w2, w27, #0x1
  43ec34:	cmp	w1, #0x4
  43ec38:	b.hi	43ee50 <ASN1_generate_nconf@plt+0x204e0>  // b.pmore
  43ec3c:	cbnz	w27, 43ee20 <ASN1_generate_nconf@plt+0x204b0>
  43ec40:	ldr	w0, [sp, #96]
  43ec44:	add	w0, w0, #0x1
  43ec48:	str	w0, [sp, #96]
  43ec4c:	ldr	x0, [sp, #176]
  43ec50:	cbz	x0, 43feb0 <ASN1_generate_nconf@plt+0x21540>
  43ec54:	bl	4600b8 <ASN1_generate_nconf@plt+0x41748>
  43ec58:	mov	x1, x0
  43ec5c:	ldr	x0, [sp, #176]
  43ec60:	bl	41cf70 <OPENSSL_sk_push@plt>
  43ec64:	cbz	w0, 43ec7c <ASN1_generate_nconf@plt+0x2030c>
  43ec68:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43ec6c:	mov	x1, x0
  43ec70:	ldr	x0, [sp, #176]
  43ec74:	bl	41cf70 <OPENSSL_sk_push@plt>
  43ec78:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43ec7c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ec80:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  43ec84:	ldr	x2, [x23, #72]
  43ec88:	add	x1, x1, #0x218
  43ec8c:	ldr	x0, [x0, #152]
  43ec90:	mov	w27, #0x1                   	// #1
  43ec94:	str	xzr, [sp, #96]
  43ec98:	stp	xzr, xzr, [sp, #120]
  43ec9c:	bl	419740 <BIO_printf@plt>
  43eca0:	str	xzr, [sp, #136]
  43eca4:	ldr	x0, [x23, #16]
  43eca8:	bl	419800 <SSL_SESSION_free@plt>
  43ecac:	ldr	x0, [x23, #32]
  43ecb0:	mov	w2, #0xc30                 	// #3120
  43ecb4:	mov	x1, x24
  43ecb8:	bl	41b1e0 <CRYPTO_free@plt>
  43ecbc:	ldr	x0, [sp, #96]
  43ecc0:	bl	419ba0 <SSL_CTX_free@plt>
  43ecc4:	mov	x1, #0x0                   	// #0
  43ecc8:	mov	x0, #0x0                   	// #0
  43eccc:	bl	463558 <ASN1_generate_nconf@plt+0x44be8>
  43ecd0:	ldr	x0, [sp, #128]
  43ecd4:	bl	41e260 <X509_free@plt>
  43ecd8:	ldr	x0, [sp, #120]
  43ecdc:	adrp	x1, 41d000 <BIO_test_flags@plt>
  43ece0:	add	x1, x1, #0x10
  43ece4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43ece8:	ldr	x0, [sp, #136]
  43ecec:	bl	41d9c0 <EVP_PKEY_free@plt>
  43ecf0:	ldr	x0, [sp, #672]
  43ecf4:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  43ecf8:	add	x1, x1, #0x260
  43ecfc:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43ed00:	ldr	x0, [sp, #720]
  43ed04:	mov	x1, x24
  43ed08:	mov	w2, #0xc38                 	// #3128
  43ed0c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed10:	ldr	x0, [sp, #784]
  43ed14:	mov	x1, x24
  43ed18:	mov	w2, #0xc3a                 	// #3130
  43ed1c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed20:	ldr	x0, [sp, #160]
  43ed24:	mov	x1, x24
  43ed28:	mov	w2, #0xc3c                 	// #3132
  43ed2c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed30:	ldr	x0, [sp, #192]
  43ed34:	mov	x1, x24
  43ed38:	mov	w2, #0xc3d                 	// #3133
  43ed3c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed40:	ldr	x0, [sp, #688]
  43ed44:	mov	x1, x24
  43ed48:	mov	w2, #0xc3e                 	// #3134
  43ed4c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed50:	ldr	x0, [sp, #696]
  43ed54:	mov	x1, x24
  43ed58:	mov	w2, #0xc3f                 	// #3135
  43ed5c:	bl	41b1e0 <CRYPTO_free@plt>
  43ed60:	ldr	x0, [sp, #216]
  43ed64:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  43ed68:	ldr	x0, [sp, #680]
  43ed6c:	bl	462468 <ASN1_generate_nconf@plt+0x43af8>
  43ed70:	ldr	x0, [sp, #176]
  43ed74:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43ed78:	ldr	x0, [sp, #168]
  43ed7c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43ed80:	mov	x0, x26
  43ed84:	bl	41b220 <SSL_CONF_CTX_free@plt>
  43ed88:	ldr	x0, [sp, #208]
  43ed8c:	mov	x2, x24
  43ed90:	mov	w3, #0xc45                 	// #3141
  43ed94:	mov	x1, #0x2000                	// #8192
  43ed98:	bl	41e930 <CRYPTO_clear_free@plt>
  43ed9c:	ldr	x0, [sp, #152]
  43eda0:	mov	x2, x24
  43eda4:	mov	w3, #0xc46                 	// #3142
  43eda8:	mov	x1, #0x2000                	// #8192
  43edac:	bl	41e930 <CRYPTO_clear_free@plt>
  43edb0:	ldr	x0, [sp, #144]
  43edb4:	mov	x2, x24
  43edb8:	mov	w3, #0xc47                 	// #3143
  43edbc:	mov	x1, #0x2000                	// #8192
  43edc0:	bl	41e930 <CRYPTO_clear_free@plt>
  43edc4:	ldr	x0, [sp, #200]
  43edc8:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  43edcc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43edd0:	ldr	x0, [x0, #2480]
  43edd4:	bl	41df00 <BIO_free@plt>
  43edd8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43eddc:	str	xzr, [x0, #2480]
  43ede0:	ldr	x0, [sp, #184]
  43ede4:	bl	41df00 <BIO_free@plt>
  43ede8:	mov	w0, w27
  43edec:	ldp	x29, x30, [sp]
  43edf0:	ldp	x19, x20, [sp, #16]
  43edf4:	ldp	x21, x22, [sp, #32]
  43edf8:	ldp	x23, x24, [sp, #48]
  43edfc:	ldp	x25, x26, [sp, #64]
  43ee00:	ldp	x27, x28, [sp, #80]
  43ee04:	add	sp, sp, #0x500
  43ee08:	ret
  43ee0c:	cmp	w27, #0x1
  43ee10:	b.eq	43f0a0 <ASN1_generate_nconf@plt+0x20730>  // b.none
  43ee14:	sub	w1, w0, #0xbb9
  43ee18:	cmp	w1, #0x4
  43ee1c:	b.hi	43ee48 <ASN1_generate_nconf@plt+0x204d8>  // b.pmore
  43ee20:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ee24:	add	x1, x1, #0x910
  43ee28:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ee2c:	mov	w27, #0x1                   	// #1
  43ee30:	ldr	x0, [x0, #152]
  43ee34:	str	xzr, [sp, #96]
  43ee38:	stp	xzr, xzr, [sp, #120]
  43ee3c:	str	xzr, [sp, #136]
  43ee40:	bl	419740 <BIO_printf@plt>
  43ee44:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43ee48:	mov	w27, #0x1                   	// #1
  43ee4c:	mov	w2, w27
  43ee50:	ldr	w3, [sp, #96]
  43ee54:	cmp	w3, #0x0
  43ee58:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43ee5c:	b.ne	43ee20 <ASN1_generate_nconf@plt+0x204b0>  // b.any
  43ee60:	cmp	w0, #0x5e
  43ee64:	b.gt	43ef0c <ASN1_generate_nconf@plt+0x2059c>
  43ee68:	cmn	w0, #0x1
  43ee6c:	b.lt	43ebf0 <ASN1_generate_nconf@plt+0x20280>  // b.tstop
  43ee70:	add	w1, w0, #0x1
  43ee74:	cmp	w1, #0x5f
  43ee78:	b.hi	43ebf0 <ASN1_generate_nconf@plt+0x20280>  // b.pmore
  43ee7c:	ldrh	w1, [x25, w1, uxtw #1]
  43ee80:	adr	x2, 43ee8c <ASN1_generate_nconf@plt+0x2051c>
  43ee84:	add	x1, x2, w1, sxth #2
  43ee88:	br	x1
  43ee8c:	mov	w28, #0x1                   	// #1
  43ee90:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  43ee94:	cbnz	w0, 43ebf8 <ASN1_generate_nconf@plt+0x20288>
  43ee98:	ldr	w0, [sp, #256]
  43ee9c:	cmp	w0, #0x1
  43eea0:	b.gt	43fe30 <ASN1_generate_nconf@plt+0x214c0>
  43eea4:	ldr	w0, [sp, #272]
  43eea8:	cbz	w0, 43f0c4 <ASN1_generate_nconf@plt+0x20754>
  43eeac:	ldr	x0, [sp, #264]
  43eeb0:	cbnz	x0, 43fd74 <ASN1_generate_nconf@plt+0x21404>
  43eeb4:	ldr	x0, [sp, #280]
  43eeb8:	cbz	x0, 43f0c4 <ASN1_generate_nconf@plt+0x20754>
  43eebc:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43eec0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43eec4:	ldr	x2, [x23, #72]
  43eec8:	add	x1, x1, #0xa50
  43eecc:	ldr	x0, [x19, #152]
  43eed0:	bl	419740 <BIO_printf@plt>
  43eed4:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43eed8:	mov	w19, #0x1                   	// #1
  43eedc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43eee0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43eee4:	add	x2, sp, #0x294
  43eee8:	mov	x1, #0x2                   	// #2
  43eeec:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43eef0:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43eef4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43eef8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  43eefc:	add	x1, x1, #0x238
  43ef00:	ldr	x0, [x19, #152]
  43ef04:	ldr	x2, [x23, #72]
  43ef08:	b	43ec90 <ASN1_generate_nconf@plt+0x20320>
  43ef0c:	cmp	w0, #0xbdb
  43ef10:	b.eq	43fde8 <ASN1_generate_nconf@plt+0x21478>  // b.none
  43ef14:	b.le	43ef38 <ASN1_generate_nconf@plt+0x205c8>
  43ef18:	cmp	w0, #0xbdf
  43ef1c:	b.eq	43fdc8 <ASN1_generate_nconf@plt+0x21458>  // b.none
  43ef20:	b.le	43ef68 <ASN1_generate_nconf@plt+0x205f8>
  43ef24:	cmp	w0, #0xbe0
  43ef28:	b.eq	43eff4 <ASN1_generate_nconf@plt+0x20684>  // b.none
  43ef2c:	cmp	w0, #0xbe1
  43ef30:	csinc	w21, w21, wzr, ne  // ne = any
  43ef34:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43ef38:	cmp	w0, #0xbd8
  43ef3c:	b.eq	43f038 <ASN1_generate_nconf@plt+0x206c8>  // b.none
  43ef40:	b.le	43ef84 <ASN1_generate_nconf@plt+0x20614>
  43ef44:	cmp	w0, #0xbd9
  43ef48:	b.eq	43f000 <ASN1_generate_nconf@plt+0x20690>  // b.none
  43ef4c:	cmp	w0, #0xbda
  43ef50:	b.ne	43ebf0 <ASN1_generate_nconf@plt+0x20280>  // b.any
  43ef54:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43ef58:	str	x0, [sp, #136]
  43ef5c:	mov	w0, #0x8                   	// #8
  43ef60:	str	w0, [sp, #656]
  43ef64:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43ef68:	cmp	w0, #0xbdd
  43ef6c:	b.eq	43f030 <ASN1_generate_nconf@plt+0x206c0>  // b.none
  43ef70:	cmp	w0, #0xbde
  43ef74:	b.ne	43efb0 <ASN1_generate_nconf@plt+0x20640>  // b.any
  43ef78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43ef7c:	str	x0, [sp, #448]
  43ef80:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43ef84:	cmp	w0, #0x5de
  43ef88:	b.gt	43efbc <ASN1_generate_nconf@plt+0x2064c>
  43ef8c:	cmp	w0, #0x5dc
  43ef90:	b.gt	43fdf4 <ASN1_generate_nconf@plt+0x21484>
  43ef94:	sub	w1, w0, #0x3e9
  43ef98:	cmp	w1, #0x5
  43ef9c:	b.hi	43ebf0 <ASN1_generate_nconf@plt+0x20280>  // b.pmore
  43efa0:	add	x1, sp, #0x2a8
  43efa4:	bl	462628 <ASN1_generate_nconf@plt+0x43cb8>
  43efa8:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43efac:	b	43f6c8 <ASN1_generate_nconf@plt+0x20d58>
  43efb0:	cmp	w0, #0xbdc
  43efb4:	csinc	w20, w20, wzr, ne  // ne = any
  43efb8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43efbc:	cmp	w0, #0x7ee
  43efc0:	b.gt	43efe8 <ASN1_generate_nconf@plt+0x20678>
  43efc4:	cmp	w0, #0x7d0
  43efc8:	b.le	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43efcc:	ldr	x1, [sp, #216]
  43efd0:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  43efd4:	cbz	w0, 43f6c8 <ASN1_generate_nconf@plt+0x20d58>
  43efd8:	ldr	w0, [sp, #336]
  43efdc:	add	w0, w0, #0x1
  43efe0:	str	w0, [sp, #336]
  43efe4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43efe8:	cmp	w1, #0x1d
  43efec:	b.hi	43ebf0 <ASN1_generate_nconf@plt+0x20280>  // b.pmore
  43eff0:	b	43ec4c <ASN1_generate_nconf@plt+0x202dc>
  43eff4:	mov	w0, #0x1                   	// #1
  43eff8:	str	w0, [sp, #104]
  43effc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f000:	str	wzr, [sp, #116]
  43f004:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f008:	sub	w1, w0, #0x2
  43f00c:	cmp	w1, #0x4
  43f010:	b.hi	43ec0c <ASN1_generate_nconf@plt+0x2029c>  // b.pmore
  43f014:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f018:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f01c:	mov	w27, w22
  43f020:	add	x1, x1, #0x868
  43f024:	ldr	x0, [x0, #152]
  43f028:	ldr	x2, [x23, #72]
  43f02c:	b	43ec94 <ASN1_generate_nconf@plt+0x20324>
  43f030:	mov	w20, #0x0                   	// #0
  43f034:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f038:	mov	w0, #0x1                   	// #1
  43f03c:	str	w0, [sp, #224]
  43f040:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f044:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f048:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f04c:	ldr	x2, [x23, #72]
  43f050:	add	x1, x1, #0x838
  43f054:	ldr	x0, [x0, #152]
  43f058:	mov	w27, #0x1                   	// #1
  43f05c:	str	xzr, [sp, #160]
  43f060:	stp	xzr, xzr, [sp, #184]
  43f064:	str	xzr, [sp, #200]
  43f068:	bl	419740 <BIO_printf@plt>
  43f06c:	str	xzr, [sp, #96]
  43f070:	stp	xzr, xzr, [sp, #120]
  43f074:	stp	xzr, xzr, [sp, #136]
  43f078:	str	xzr, [sp, #152]
  43f07c:	stp	xzr, xzr, [sp, #168]
  43f080:	str	xzr, [sp, #208]
  43f084:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43f088:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f08c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f090:	add	x1, x1, #0x8a8
  43f094:	ldr	x0, [x0, #152]
  43f098:	ldr	x2, [x23, #72]
  43f09c:	b	43ec90 <ASN1_generate_nconf@plt+0x20320>
  43f0a0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f0a4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f0a8:	add	x1, x1, #0x8e8
  43f0ac:	str	xzr, [sp, #96]
  43f0b0:	ldr	x0, [x0, #152]
  43f0b4:	stp	xzr, xzr, [sp, #120]
  43f0b8:	str	xzr, [sp, #136]
  43f0bc:	bl	419740 <BIO_printf@plt>
  43f0c0:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43f0c4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  43f0c8:	cmp	w0, #0x1
  43f0cc:	b.eq	43fd90 <ASN1_generate_nconf@plt+0x21420>  // b.none
  43f0d0:	cbnz	w0, 43eef4 <ASN1_generate_nconf@plt+0x20584>
  43f0d4:	ldr	w0, [sp, #232]
  43f0d8:	cmp	w0, #0x304
  43f0dc:	ldr	x0, [sp, #400]
  43f0e0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  43f0e4:	b.ne	43ff10 <ASN1_generate_nconf@plt+0x215a0>  // b.any
  43f0e8:	ldr	x0, [sp, #136]
  43f0ec:	ldr	x27, [sp, #688]
  43f0f0:	ldr	x22, [sp, #696]
  43f0f4:	cbz	x0, 43ff28 <ASN1_generate_nconf@plt+0x215b8>
  43f0f8:	ldr	x0, [sp, #160]
  43f0fc:	cbz	x0, 43ffc4 <ASN1_generate_nconf@plt+0x21654>
  43f100:	ldr	x0, [sp, #136]
  43f104:	add	x1, sp, #0x2b0
  43f108:	add	x2, sp, #0x2b8
  43f10c:	mov	w3, #0x0                   	// #0
  43f110:	bl	419a60 <BIO_parse_hostserv@plt>
  43f114:	mov	w25, w0
  43f118:	ldr	x1, [sp, #688]
  43f11c:	cmp	x1, x27
  43f120:	b.eq	43f134 <ASN1_generate_nconf@plt+0x207c4>  // b.none
  43f124:	mov	x0, x27
  43f128:	mov	x1, x24
  43f12c:	mov	w2, #0x61b                 	// #1563
  43f130:	bl	41b1e0 <CRYPTO_free@plt>
  43f134:	ldr	x0, [sp, #696]
  43f138:	cmp	x22, x0
  43f13c:	b.eq	43f150 <ASN1_generate_nconf@plt+0x207e0>  // b.none
  43f140:	mov	x0, x22
  43f144:	mov	x1, x24
  43f148:	mov	w2, #0x61d                 	// #1565
  43f14c:	bl	41b1e0 <CRYPTO_free@plt>
  43f150:	cbz	w25, 43ffe0 <ASN1_generate_nconf@plt+0x21670>
  43f154:	ldr	x0, [sp, #192]
  43f158:	cbz	x0, 43f170 <ASN1_generate_nconf@plt+0x20800>
  43f15c:	add	x2, sp, #0x2c8
  43f160:	add	x1, sp, #0x2c0
  43f164:	mov	w3, #0x0                   	// #0
  43f168:	bl	419a60 <BIO_parse_hostserv@plt>
  43f16c:	cbz	w0, 44002c <ASN1_generate_nconf@plt+0x216bc>
  43f170:	ldr	w0, [sp, #292]
  43f174:	cmp	w0, #0x1
  43f178:	ldr	w0, [sp, #296]
  43f17c:	ccmp	w0, #0x1, #0x4, eq  // eq = none
  43f180:	b.ne	43ffb0 <ASN1_generate_nconf@plt+0x21640>  // b.any
  43f184:	ldr	x1, [sp, #400]
  43f188:	mov	w0, #0xffffffff            	// #-1
  43f18c:	str	w0, [x23, #48]
  43f190:	cbz	x1, 43ffa8 <ASN1_generate_nconf@plt+0x21638>
  43f194:	add	x0, x23, #0x28
  43f198:	bl	45ca88 <ASN1_generate_nconf@plt+0x3e118>
  43f19c:	str	x0, [x23, #32]
  43f1a0:	str	x0, [sp, #136]
  43f1a4:	cbz	x0, 440134 <ASN1_generate_nconf@plt+0x217c4>
  43f1a8:	ldr	x0, [sp, #488]
  43f1ac:	add	x2, sp, #0x2d0
  43f1b0:	mov	x3, #0x0                   	// #0
  43f1b4:	mov	x1, #0x0                   	// #0
  43f1b8:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43f1bc:	cbz	w0, 440008 <ASN1_generate_nconf@plt+0x21698>
  43f1c0:	ldr	x0, [sp, #416]
  43f1c4:	cbz	x0, 43fff8 <ASN1_generate_nconf@plt+0x21688>
  43f1c8:	ldr	w1, [sp, #648]
  43f1cc:	adrp	x5, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f1d0:	ldr	x4, [sp, #200]
  43f1d4:	add	x5, x5, #0xc48
  43f1d8:	ldr	x3, [sp, #720]
  43f1dc:	mov	w2, #0x0                   	// #0
  43f1e0:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  43f1e4:	str	x0, [sp, #136]
  43f1e8:	cbz	x0, 440114 <ASN1_generate_nconf@plt+0x217a4>
  43f1ec:	ldr	x0, [sp, #128]
  43f1f0:	cbz	x0, 43f210 <ASN1_generate_nconf@plt+0x208a0>
  43f1f4:	ldr	w1, [sp, #644]
  43f1f8:	adrp	x2, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f1fc:	ldr	x0, [sp, #128]
  43f200:	add	x2, x2, #0xc70
  43f204:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  43f208:	str	x0, [sp, #128]
  43f20c:	cbz	x0, 440158 <ASN1_generate_nconf@plt+0x217e8>
  43f210:	ldr	x0, [sp, #408]
  43f214:	cbz	x0, 43f234 <ASN1_generate_nconf@plt+0x208c4>
  43f218:	adrp	x4, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f21c:	add	x1, sp, #0x2a0
  43f220:	add	x4, x4, #0xc88
  43f224:	mov	x3, #0x0                   	// #0
  43f228:	mov	w2, #0x8005                	// #32773
  43f22c:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  43f230:	cbz	w0, 44001c <ASN1_generate_nconf@plt+0x216ac>
  43f234:	ldr	x0, [sp, #120]
  43f238:	cbz	x0, 43f264 <ASN1_generate_nconf@plt+0x208f4>
  43f23c:	ldr	w1, [sp, #660]
  43f240:	bl	45d6e0 <ASN1_generate_nconf@plt+0x3ed70>
  43f244:	mov	x22, x0
  43f248:	cbz	x0, 441960 <ASN1_generate_nconf@plt+0x22ff0>
  43f24c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43f250:	str	x0, [sp, #120]
  43f254:	cbz	x0, 440050 <ASN1_generate_nconf@plt+0x216e0>
  43f258:	mov	x1, x22
  43f25c:	bl	41cf70 <OPENSSL_sk_push@plt>
  43f260:	cbz	w0, 440050 <ASN1_generate_nconf@plt+0x216e0>
  43f264:	add	x0, sp, #0x2a8
  43f268:	bl	4624d8 <ASN1_generate_nconf@plt+0x43b68>
  43f26c:	cbz	w0, 440044 <ASN1_generate_nconf@plt+0x216d4>
  43f270:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f274:	ldr	x0, [x0, #2480]
  43f278:	cbz	x0, 44198c <ASN1_generate_nconf@plt+0x2301c>
  43f27c:	ldr	x0, [sp, #480]
  43f280:	add	x2, sp, #0x310
  43f284:	mov	x3, #0x0                   	// #0
  43f288:	mov	x1, #0x0                   	// #0
  43f28c:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  43f290:	cbz	w0, 440080 <ASN1_generate_nconf@plt+0x21710>
  43f294:	ldr	x0, [sp, #240]
  43f298:	bl	41db50 <SSL_CTX_new@plt>
  43f29c:	str	x0, [sp, #96]
  43f2a0:	cbz	x0, 4419f4 <ASN1_generate_nconf@plt+0x23084>
  43f2a4:	mov	x3, #0x0                   	// #0
  43f2a8:	mov	x2, #0x4                   	// #4
  43f2ac:	mov	w1, #0x4e                  	// #78
  43f2b0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f2b4:	ldr	w0, [sp, #320]
  43f2b8:	cbnz	w0, 4419e4 <ASN1_generate_nconf@plt+0x23074>
  43f2bc:	ldr	x1, [sp, #176]
  43f2c0:	mov	x0, x26
  43f2c4:	ldr	x22, [sp, #96]
  43f2c8:	mov	w27, #0x1                   	// #1
  43f2cc:	mov	x2, x22
  43f2d0:	bl	4631f8 <ASN1_generate_nconf@plt+0x44888>
  43f2d4:	cbz	w0, 43eca4 <ASN1_generate_nconf@plt+0x20334>
  43f2d8:	ldr	x1, [sp, #440]
  43f2dc:	cbz	x1, 43f2ec <ASN1_generate_nconf@plt+0x2097c>
  43f2e0:	mov	x0, x22
  43f2e4:	bl	41e080 <SSL_CTX_config@plt>
  43f2e8:	cbz	w0, 4400c8 <ASN1_generate_nconf@plt+0x21758>
  43f2ec:	ldr	w0, [sp, #232]
  43f2f0:	cbnz	w0, 441a74 <ASN1_generate_nconf@plt+0x23104>
  43f2f4:	ldr	w0, [sp, #248]
  43f2f8:	cbnz	w0, 441a54 <ASN1_generate_nconf@plt+0x230e4>
  43f2fc:	ldr	w0, [sp, #336]
  43f300:	cbnz	w0, 441a20 <ASN1_generate_nconf@plt+0x230b0>
  43f304:	ldr	w0, [sp, #588]
  43f308:	cbnz	w0, 441a08 <ASN1_generate_nconf@plt+0x23098>
  43f30c:	ldr	w0, [sp, #360]
  43f310:	cbnz	w0, 441ad0 <ASN1_generate_nconf@plt+0x23160>
  43f314:	ldr	w0, [sp, #368]
  43f318:	cbnz	w0, 441a94 <ASN1_generate_nconf@plt+0x23124>
  43f31c:	ldr	w0, [sp, #376]
  43f320:	cbnz	w0, 441b0c <ASN1_generate_nconf@plt+0x2319c>
  43f324:	ldr	w0, [sp, #496]
  43f328:	cmp	w0, #0x0
  43f32c:	b.le	43f33c <ASN1_generate_nconf@plt+0x209cc>
  43f330:	sxtw	x1, w0
  43f334:	ldr	x0, [sp, #96]
  43f338:	bl	41ae30 <SSL_CTX_set_default_read_buffer_len@plt>
  43f33c:	ldr	w0, [sp, #300]
  43f340:	cbz	w0, 43f354 <ASN1_generate_nconf@plt+0x209e4>
  43f344:	mov	w1, w0
  43f348:	ldr	x0, [sp, #96]
  43f34c:	bl	41e7c0 <SSL_CTX_set_tlsext_max_fragment_length@plt>
  43f350:	cbz	w0, 441b48 <ASN1_generate_nconf@plt+0x231d8>
  43f354:	ldp	x2, x1, [sp, #504]
  43f358:	mov	w6, w19
  43f35c:	ldr	x0, [sp, #96]
  43f360:	ldr	x5, [sp, #120]
  43f364:	ldr	x4, [sp, #536]
  43f368:	ldr	x3, [sp, #544]
  43f36c:	bl	4633c0 <ASN1_generate_nconf@plt+0x44a50>
  43f370:	cbz	w0, 441b6c <ASN1_generate_nconf@plt+0x231fc>
  43f374:	ldr	x0, [sp, #424]
  43f378:	cbz	x0, 43f3a0 <ASN1_generate_nconf@plt+0x20a30>
  43f37c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43f380:	mov	x22, x0
  43f384:	cbz	x0, 441b7c <ASN1_generate_nconf@plt+0x2320c>
  43f388:	ldr	x1, [sp, #424]
  43f38c:	bl	41e5b0 <SSL_add_file_cert_subjects_to_stack@plt>
  43f390:	cbz	w0, 441b7c <ASN1_generate_nconf@plt+0x2320c>
  43f394:	ldr	x0, [sp, #96]
  43f398:	mov	x1, x22
  43f39c:	bl	41d360 <SSL_CTX_set0_CA_list@plt>
  43f3a0:	ldr	x0, [sp, #352]
  43f3a4:	cbz	x0, 43f3c0 <ASN1_generate_nconf@plt+0x20a50>
  43f3a8:	mov	x1, x0
  43f3ac:	ldr	x0, [sp, #96]
  43f3b0:	bl	41d200 <SSL_CTX_set_client_cert_engine@plt>
  43f3b4:	cbz	w0, 441bb0 <ASN1_generate_nconf@plt+0x23240>
  43f3b8:	ldr	x0, [sp, #352]
  43f3bc:	bl	41c930 <ENGINE_free@plt>
  43f3c0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f3c4:	ldr	x0, [x22, #2736]
  43f3c8:	cbz	x0, 4418d4 <ASN1_generate_nconf@plt+0x22f64>
  43f3cc:	ldr	w0, [x23, #12]
  43f3d0:	cbnz	w0, 4418bc <ASN1_generate_nconf@plt+0x22f4c>
  43f3d4:	ldr	x0, [sp, #96]
  43f3d8:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  43f3dc:	add	x1, x1, #0x850
  43f3e0:	bl	41d9e0 <SSL_CTX_set_psk_client_callback@plt>
  43f3e4:	ldr	x0, [sp, #312]
  43f3e8:	cbz	x0, 4418a8 <ASN1_generate_nconf@plt+0x22f38>
  43f3ec:	ldr	x0, [sp, #312]
  43f3f0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  43f3f4:	add	x1, x1, #0x640
  43f3f8:	bl	41b1c0 <BIO_new_file@plt>
  43f3fc:	mov	x22, x0
  43f400:	cbz	x0, 441894 <ASN1_generate_nconf@plt+0x22f24>
  43f404:	mov	x1, #0x0                   	// #0
  43f408:	mov	x3, #0x0                   	// #0
  43f40c:	mov	x2, #0x0                   	// #0
  43f410:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  43f414:	mov	x1, x0
  43f418:	mov	x0, x22
  43f41c:	str	x1, [x23, #16]
  43f420:	bl	41df00 <BIO_free@plt>
  43f424:	ldr	x22, [x23, #16]
  43f428:	cbz	x22, 4400a0 <ASN1_generate_nconf@plt+0x21730>
  43f42c:	ldr	x0, [sp, #96]
  43f430:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  43f434:	add	x1, x1, #0xa50
  43f438:	bl	41bae0 <SSL_CTX_set_psk_use_session_callback@plt>
  43f43c:	ldr	x0, [sp, #576]
  43f440:	cbz	x0, 43f454 <ASN1_generate_nconf@plt+0x20ae4>
  43f444:	mov	x1, x0
  43f448:	ldr	x0, [sp, #96]
  43f44c:	bl	41a750 <SSL_CTX_set_tlsext_use_srtp@plt>
  43f450:	cbnz	w0, 441bdc <ASN1_generate_nconf@plt+0x2326c>
  43f454:	ldr	x1, [sp, #680]
  43f458:	cbz	x1, 43f464 <ASN1_generate_nconf@plt+0x20af4>
  43f45c:	ldr	x0, [sp, #96]
  43f460:	bl	462458 <ASN1_generate_nconf@plt+0x43ae8>
  43f464:	ldr	x0, [x23, #32]
  43f468:	add	x2, x23, #0x20
  43f46c:	cbz	x0, 43f480 <ASN1_generate_nconf@plt+0x20b10>
  43f470:	ldr	x0, [sp, #96]
  43f474:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  43f478:	add	x1, x1, #0x748
  43f47c:	bl	41c560 <SSL_CTX_set_next_proto_select_cb@plt>
  43f480:	ldr	x0, [sp, #568]
  43f484:	cbz	x0, 43f4c0 <ASN1_generate_nconf@plt+0x20b50>
  43f488:	mov	x1, x0
  43f48c:	add	x0, sp, #0x2f0
  43f490:	bl	45ca88 <ASN1_generate_nconf@plt+0x3e118>
  43f494:	mov	x22, x0
  43f498:	cbz	x0, 4401d0 <ASN1_generate_nconf@plt+0x21860>
  43f49c:	mov	x1, x0
  43f4a0:	ldr	w2, [sp, #752]
  43f4a4:	ldr	x0, [sp, #96]
  43f4a8:	bl	41d7e0 <SSL_CTX_set_alpn_protos@plt>
  43f4ac:	cbnz	w0, 4401b4 <ASN1_generate_nconf@plt+0x21844>
  43f4b0:	mov	x0, x22
  43f4b4:	mov	x1, x24
  43f4b8:	mov	w2, #0x747                 	// #1863
  43f4bc:	bl	41b1e0 <CRYPTO_free@plt>
  43f4c0:	ldr	w0, [sp, #328]
  43f4c4:	cbz	w0, 440174 <ASN1_generate_nconf@plt+0x21804>
  43f4c8:	adrp	x0, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  43f4cc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f4d0:	add	x0, x0, #0x6b8
  43f4d4:	add	x27, x1, #0xf28
  43f4d8:	mov	x22, #0x0                   	// #0
  43f4dc:	str	x0, [sp, #232]
  43f4e0:	b	43f4f4 <ASN1_generate_nconf@plt+0x20b84>
  43f4e4:	ldr	w0, [sp, #328]
  43f4e8:	add	x22, x22, #0x1
  43f4ec:	cmp	w0, w22
  43f4f0:	b.le	440174 <ASN1_generate_nconf@plt+0x21804>
  43f4f4:	add	x0, sp, #0x438
  43f4f8:	mov	x6, #0x0                   	// #0
  43f4fc:	ldr	x5, [sp, #232]
  43f500:	mov	x4, #0x0                   	// #0
  43f504:	ldrh	w25, [x0, x22, lsl #1]
  43f508:	mov	x3, #0x0                   	// #0
  43f50c:	ldr	x0, [sp, #96]
  43f510:	mov	w1, w25
  43f514:	mov	x2, #0x0                   	// #0
  43f518:	bl	41afe0 <SSL_CTX_add_client_custom_ext@plt>
  43f51c:	cbnz	w0, 43f4e4 <ASN1_generate_nconf@plt+0x20b74>
  43f520:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f524:	mov	w2, w25
  43f528:	mov	x1, x27
  43f52c:	ldr	x0, [x0, #152]
  43f530:	bl	419740 <BIO_printf@plt>
  43f534:	b	43f4e4 <ASN1_generate_nconf@plt+0x20b74>
  43f538:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f53c:	str	x0, [sp, #424]
  43f540:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f544:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f548:	str	x0, [sp, #392]
  43f54c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f550:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f554:	str	x0, [sp, #600]
  43f558:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f55c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f560:	mov	w2, #0xa                   	// #10
  43f564:	mov	x1, #0x0                   	// #0
  43f568:	bl	41d2c0 <strtol@plt>
  43f56c:	str	w0, [sp, #496]
  43f570:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f574:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f578:	mov	w2, #0xa                   	// #10
  43f57c:	mov	x1, #0x0                   	// #0
  43f580:	bl	41d2c0 <strtol@plt>
  43f584:	str	w0, [sp, #376]
  43f588:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f58c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f590:	mov	w2, #0xa                   	// #10
  43f594:	mov	x1, #0x0                   	// #0
  43f598:	bl	41d2c0 <strtol@plt>
  43f59c:	str	w0, [sp, #368]
  43f5a0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f5a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f5a8:	mov	w2, #0xa                   	// #10
  43f5ac:	mov	x1, #0x0                   	// #0
  43f5b0:	bl	41d2c0 <strtol@plt>
  43f5b4:	str	w0, [sp, #360]
  43f5b8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f5bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f5c0:	mov	w2, #0xa                   	// #10
  43f5c4:	mov	x1, #0x0                   	// #0
  43f5c8:	bl	41d2c0 <strtol@plt>
  43f5cc:	cmp	w0, #0x800
  43f5d0:	mov	w3, w0
  43f5d4:	b.eq	43fea4 <ASN1_generate_nconf@plt+0x21534>  // b.none
  43f5d8:	b.gt	43fdb4 <ASN1_generate_nconf@plt+0x21444>
  43f5dc:	cmp	w0, #0x200
  43f5e0:	b.eq	43fe64 <ASN1_generate_nconf@plt+0x214f4>  // b.none
  43f5e4:	cmp	w0, #0x400
  43f5e8:	b.ne	43fe88 <ASN1_generate_nconf@plt+0x21518>  // b.any
  43f5ec:	mov	w0, #0x2                   	// #2
  43f5f0:	str	w0, [sp, #300]
  43f5f4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f5f8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f5fc:	mov	x1, #0x0                   	// #0
  43f600:	mov	w2, #0xa                   	// #10
  43f604:	bl	41d2c0 <strtol@plt>
  43f608:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43f60c:	str	w0, [x1, #3704]
  43f610:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f614:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f618:	str	x0, [x23, #56]
  43f61c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f620:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f624:	str	x0, [sp, #576]
  43f628:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f62c:	mov	w0, #0x1                   	// #1
  43f630:	str	w0, [sp, #588]
  43f634:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f638:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f63c:	str	x0, [sp, #568]
  43f640:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f644:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f648:	str	x0, [sp, #400]
  43f64c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f650:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f654:	str	x0, [sp, #504]
  43f658:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f65c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f660:	str	x0, [sp, #536]
  43f664:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f668:	mov	w0, #0x1                   	// #1
  43f66c:	str	w0, [sp, #528]
  43f670:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f674:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f678:	str	x0, [sp, #552]
  43f67c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f680:	mov	w0, #0x1                   	// #1
  43f684:	str	w0, [sp, #532]
  43f688:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f68c:	mov	w0, #0x5                   	// #5
  43f690:	str	w0, [sp, #324]
  43f694:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f698:	mov	w0, #0x1                   	// #1
  43f69c:	str	w0, [sp, #272]
  43f6a0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f6a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f6a8:	str	x0, [sp, #264]
  43f6ac:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f6b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f6b4:	ldr	x1, [sp, #464]
  43f6b8:	add	x2, sp, #0x290
  43f6bc:	add	x1, x1, #0xfe0
  43f6c0:	bl	45f550 <ASN1_generate_nconf@plt+0x40be0>
  43f6c4:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f6c8:	mov	w27, #0x1                   	// #1
  43f6cc:	str	xzr, [sp, #96]
  43f6d0:	stp	xzr, xzr, [sp, #120]
  43f6d4:	str	xzr, [sp, #136]
  43f6d8:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43f6dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f6e0:	str	x0, [sp, #632]
  43f6e4:	bl	41e440 <strlen@plt>
  43f6e8:	mov	w4, w0
  43f6ec:	tbnz	w0, #31, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f6f0:	ldr	x5, [sp, #632]
  43f6f4:	mov	x3, #0x0                   	// #0
  43f6f8:	mov	w0, #0x0                   	// #0
  43f6fc:	str	w19, [sp, #608]
  43f700:	ldr	w19, [sp, #328]
  43f704:	str	w20, [sp, #616]
  43f708:	mov	x20, x5
  43f70c:	str	w22, [sp, #624]
  43f710:	mov	x22, x3
  43f714:	str	w21, [sp, #628]
  43f718:	mov	w21, w4
  43f71c:	b	43f730 <ASN1_generate_nconf@plt+0x20dc0>
  43f720:	add	w1, w22, #0x1
  43f724:	add	x22, x22, #0x1
  43f728:	cmp	w1, w21
  43f72c:	b.gt	43fe18 <ASN1_generate_nconf@plt+0x214a8>
  43f730:	cmp	w21, w22
  43f734:	b.eq	43f744 <ASN1_generate_nconf@plt+0x20dd4>  // b.none
  43f738:	ldrb	w1, [x20, x22]
  43f73c:	cmp	w1, #0x2c
  43f740:	b.ne	43f720 <ASN1_generate_nconf@plt+0x20db0>  // b.any
  43f744:	mov	x1, #0x0                   	// #0
  43f748:	add	x0, x20, w0, sxtw
  43f74c:	mov	w2, #0xa                   	// #10
  43f750:	bl	41d2c0 <strtol@plt>
  43f754:	add	x1, sp, #0x438
  43f758:	strh	w0, [x1, w19, sxtw #1]
  43f75c:	add	w19, w19, #0x1
  43f760:	cmp	w19, #0x64
  43f764:	b.eq	43fe70 <ASN1_generate_nconf@plt+0x21500>  // b.none
  43f768:	add	w0, w22, #0x1
  43f76c:	mov	w1, w0
  43f770:	b	43f724 <ASN1_generate_nconf@plt+0x20db4>
  43f774:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f778:	str	x0, [sp, #416]
  43f77c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f780:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f784:	str	x0, [sp, #512]
  43f788:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f78c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f790:	mov	w1, #0x1                   	// #1
  43f794:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  43f798:	str	x0, [sp, #200]
  43f79c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f7a4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43f7a8:	add	x1, x1, #0xdd8
  43f7ac:	bl	41b1c0 <BIO_new_file@plt>
  43f7b0:	str	x0, [sp, #184]
  43f7b4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7b8:	mov	w0, #0x1                   	// #1
  43f7bc:	str	w0, [sp, #388]
  43f7c0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7c4:	mov	w0, #0x1                   	// #1
  43f7c8:	str	w0, [sp, #596]
  43f7cc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7d0:	mov	w0, #0x1                   	// #1
  43f7d4:	str	w0, [sp, #592]
  43f7d8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7dc:	mov	w0, #0x1                   	// #1
  43f7e0:	str	w0, [x23, #12]
  43f7e4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7e8:	str	wzr, [sp, #276]
  43f7ec:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7f0:	mov	w0, #0x1                   	// #1
  43f7f4:	str	w0, [sp, #276]
  43f7f8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f7fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f800:	bl	41d8b0 <ENGINE_by_id@plt>
  43f804:	str	x0, [sp, #352]
  43f808:	cbnz	x0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f80c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f810:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f814:	add	x1, x1, #0x960
  43f818:	ldr	x0, [x19, #152]
  43f81c:	bl	419740 <BIO_printf@plt>
  43f820:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43f824:	mov	w0, #0x1                   	// #1
  43f828:	str	w0, [sp, #456]
  43f82c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f830:	mov	w0, #0x1                   	// #1
  43f834:	str	w0, [x23, #8]
  43f838:	str	w0, [sp, #276]
  43f83c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f840:	mov	w0, #0x1                   	// #1
  43f844:	str	w0, [sp, #500]
  43f848:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f84c:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43f850:	mov	w0, #0x1                   	// #1
  43f854:	str	w0, [x23, #8]
  43f858:	str	w0, [x1, #1372]
  43f85c:	str	w0, [sp, #460]
  43f860:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f864:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43f868:	mov	w1, #0x1                   	// #1
  43f86c:	str	w1, [x0, #1372]
  43f870:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f874:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43f878:	mov	w0, #0x1                   	// #1
  43f87c:	str	w0, [sp, #384]
  43f880:	str	w0, [x1, #1380]
  43f884:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f888:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f88c:	add	x2, sp, #0x284
  43f890:	mov	x1, #0x2                   	// #2
  43f894:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43f898:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f89c:	b	43eef4 <ASN1_generate_nconf@plt+0x20584>
  43f8a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8a4:	str	x0, [sp, #344]
  43f8a8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f8ac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8b0:	str	x0, [x23, #64]
  43f8b4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f8b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8bc:	str	x0, [sp, #120]
  43f8c0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f8c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8c8:	str	x0, [sp, #128]
  43f8cc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f8d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8d4:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  43f8d8:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f8dc:	b	43f6c8 <ASN1_generate_nconf@plt+0x20d58>
  43f8e0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f8e4:	mov	w1, #0x1                   	// #1
  43f8e8:	mov	w2, #0xa                   	// #10
  43f8ec:	str	w1, [sp, #384]
  43f8f0:	mov	x1, #0x0                   	// #0
  43f8f4:	bl	41d2c0 <strtol@plt>
  43f8f8:	adrp	x3, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43f8fc:	ldr	w1, [x23, #8]
  43f900:	str	w0, [x3, #1368]
  43f904:	cbnz	w1, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f908:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43f90c:	mov	w2, w0
  43f910:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43f914:	add	x1, x1, #0x948
  43f918:	ldr	x0, [x3, #152]
  43f91c:	bl	419740 <BIO_printf@plt>
  43f920:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f924:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f928:	str	x0, [sp, #304]
  43f92c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f930:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f934:	mov	x22, x0
  43f938:	ldr	x0, [sp, #688]
  43f93c:	mov	x1, x24
  43f940:	mov	w2, #0x34c                 	// #844
  43f944:	bl	41b1e0 <CRYPTO_free@plt>
  43f948:	str	xzr, [sp, #688]
  43f94c:	cbz	x22, 43fe4c <ASN1_generate_nconf@plt+0x214dc>
  43f950:	mov	x0, x22
  43f954:	mov	x1, x24
  43f958:	mov	w2, #0x34f                 	// #847
  43f95c:	mov	w22, #0x1                   	// #1
  43f960:	bl	41af90 <CRYPTO_strdup@plt>
  43f964:	str	w22, [sp, #292]
  43f968:	str	x0, [sp, #688]
  43f96c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f970:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f974:	mov	x3, x0
  43f978:	ldr	x0, [sp, #192]
  43f97c:	mov	x1, x24
  43f980:	mov	w2, #0x34c                 	// #844
  43f984:	str	x3, [sp, #608]
  43f988:	bl	41b1e0 <CRYPTO_free@plt>
  43f98c:	str	xzr, [sp, #192]
  43f990:	ldr	x3, [sp, #608]
  43f994:	cbz	x3, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f998:	mov	x0, x3
  43f99c:	mov	x1, x24
  43f9a0:	mov	w2, #0x34f                 	// #847
  43f9a4:	bl	41af90 <CRYPTO_strdup@plt>
  43f9a8:	str	x0, [sp, #192]
  43f9ac:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f9b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f9b4:	mov	x22, x0
  43f9b8:	ldr	x0, [sp, #160]
  43f9bc:	mov	x1, x24
  43f9c0:	mov	w2, #0x34c                 	// #844
  43f9c4:	bl	41b1e0 <CRYPTO_free@plt>
  43f9c8:	cbz	x22, 43fe58 <ASN1_generate_nconf@plt+0x214e8>
  43f9cc:	mov	x0, x22
  43f9d0:	mov	x1, x24
  43f9d4:	mov	w2, #0x34f                 	// #847
  43f9d8:	mov	w22, #0x0                   	// #0
  43f9dc:	bl	41af90 <CRYPTO_strdup@plt>
  43f9e0:	str	x0, [sp, #160]
  43f9e4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43f9e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43f9ec:	mov	x3, x0
  43f9f0:	ldr	x0, [sp, #696]
  43f9f4:	mov	x1, x24
  43f9f8:	mov	w2, #0x34c                 	// #844
  43f9fc:	str	x3, [sp, #608]
  43fa00:	mov	w22, #0x0                   	// #0
  43fa04:	bl	41b1e0 <CRYPTO_free@plt>
  43fa08:	str	xzr, [sp, #696]
  43fa0c:	ldr	x3, [sp, #608]
  43fa10:	cbz	x3, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fa14:	mov	x0, x3
  43fa18:	mov	x1, x24
  43fa1c:	mov	w2, #0x34f                 	// #847
  43fa20:	bl	41af90 <CRYPTO_strdup@plt>
  43fa24:	str	x0, [sp, #696]
  43fa28:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fa2c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fa30:	mov	x3, x0
  43fa34:	ldr	x0, [sp, #688]
  43fa38:	mov	x1, x24
  43fa3c:	mov	w2, #0x34c                 	// #844
  43fa40:	str	x3, [sp, #608]
  43fa44:	mov	w22, #0x0                   	// #0
  43fa48:	bl	41b1e0 <CRYPTO_free@plt>
  43fa4c:	str	xzr, [sp, #688]
  43fa50:	ldr	x3, [sp, #608]
  43fa54:	cbz	x3, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fa58:	mov	x0, x3
  43fa5c:	mov	x1, x24
  43fa60:	mov	w2, #0x34f                 	// #847
  43fa64:	bl	41af90 <CRYPTO_strdup@plt>
  43fa68:	str	x0, [sp, #688]
  43fa6c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fa70:	ldr	w0, [sp, #256]
  43fa74:	mov	w22, #0x0                   	// #0
  43fa78:	add	w0, w0, #0x1
  43fa7c:	str	w0, [sp, #256]
  43fa80:	mov	w0, #0xa                   	// #10
  43fa84:	str	w0, [sp, #292]
  43fa88:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fa8c:	ldr	w1, [sp, #256]
  43fa90:	mov	w22, #0x0                   	// #0
  43fa94:	str	w0, [sp, #292]
  43fa98:	add	w1, w1, #0x1
  43fa9c:	str	w1, [sp, #256]
  43faa0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43faa4:	ldr	x0, [sp, #464]
  43faa8:	mov	w27, #0x0                   	// #0
  43faac:	add	x0, x0, #0x8
  43fab0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  43fab4:	str	xzr, [sp, #96]
  43fab8:	stp	xzr, xzr, [sp, #120]
  43fabc:	str	xzr, [sp, #136]
  43fac0:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43fac4:	mov	w0, #0x304                 	// #772
  43fac8:	str	w0, [sp, #232]
  43facc:	str	w0, [sp, #248]
  43fad0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fad4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fad8:	str	x0, [sp, #440]
  43fadc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fae0:	mov	w0, #0x300                 	// #768
  43fae4:	str	w0, [sp, #232]
  43fae8:	str	w0, [sp, #248]
  43faec:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43faf0:	ldr	w1, [sp, #232]
  43faf4:	mov	w0, #0x301                 	// #769
  43faf8:	cmp	w1, #0x301
  43fafc:	csel	w0, w1, w0, ge  // ge = tcont
  43fb00:	str	w0, [sp, #232]
  43fb04:	mov	w0, #0x1                   	// #1
  43fb08:	str	w0, [sp, #808]
  43fb0c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fb10:	ldr	w1, [sp, #232]
  43fb14:	mov	w0, #0x301                 	// #769
  43fb18:	cmp	w1, #0x301
  43fb1c:	csel	w0, w1, w0, ge  // ge = tcont
  43fb20:	str	w0, [sp, #232]
  43fb24:	mov	w0, #0x1                   	// #1
  43fb28:	str	w0, [sp, #584]
  43fb2c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fb30:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fb34:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fb38:	mov	w2, #0xa                   	// #10
  43fb3c:	mov	x1, #0x0                   	// #0
  43fb40:	str	x3, [sp, #608]
  43fb44:	bl	41d2c0 <strtol@plt>
  43fb48:	mov	x1, x0
  43fb4c:	ldr	x3, [sp, #608]
  43fb50:	mov	w2, w0
  43fb54:	str	w1, [sp, #812]
  43fb58:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fb5c:	add	x1, x1, #0x9a0
  43fb60:	ldr	x0, [x3, #152]
  43fb64:	bl	419740 <BIO_printf@plt>
  43fb68:	ldr	w1, [sp, #232]
  43fb6c:	mov	w0, #0x301                 	// #769
  43fb70:	cmp	w1, w0
  43fb74:	csel	w0, w1, w0, ge  // ge = tcont
  43fb78:	str	w0, [sp, #232]
  43fb7c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fb80:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fb84:	str	x0, [sp, #480]
  43fb88:	ldr	w1, [sp, #232]
  43fb8c:	mov	w0, #0x301                 	// #769
  43fb90:	cmp	w1, #0x301
  43fb94:	csel	w0, w1, w0, ge  // ge = tcont
  43fb98:	str	w0, [sp, #232]
  43fb9c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fba0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fba4:	str	x0, [sp, #792]
  43fba8:	ldr	w1, [sp, #232]
  43fbac:	mov	w0, #0x301                 	// #769
  43fbb0:	cmp	w1, #0x301
  43fbb4:	csel	w0, w1, w0, ge  // ge = tcont
  43fbb8:	str	w0, [sp, #232]
  43fbbc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fbc0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fbc4:	str	x0, [sp, #312]
  43fbc8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fbcc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fbd0:	str	x0, [sp, #616]
  43fbd4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fbd8:	str	x0, [x1, #2736]
  43fbdc:	ldrb	w1, [x0]
  43fbe0:	str	w1, [sp, #608]
  43fbe4:	cbz	w1, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fbe8:	bl	41a8c0 <__ctype_b_loc@plt>
  43fbec:	ldr	x2, [sp, #616]
  43fbf0:	ldr	w1, [sp, #608]
  43fbf4:	ldr	x4, [x0]
  43fbf8:	mov	x3, x2
  43fbfc:	ubfiz	x1, x1, #1, #8
  43fc00:	ldrh	w0, [x4, x1]
  43fc04:	tbz	w0, #12, 43fe00 <ASN1_generate_nconf@plt+0x21490>
  43fc08:	ldrb	w1, [x3, #1]!
  43fc0c:	cbnz	w1, 43fbfc <ASN1_generate_nconf@plt+0x2128c>
  43fc10:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc14:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fc18:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43fc1c:	str	x0, [x1, #3696]
  43fc20:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc24:	mov	w0, #0x1                   	// #1
  43fc28:	str	w0, [sp, #520]
  43fc2c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc30:	mov	w0, #0x1                   	// #1
  43fc34:	str	w0, [sp, #524]
  43fc38:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc3c:	mov	w0, #0x1                   	// #1
  43fc40:	str	w0, [x23, #28]
  43fc44:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc48:	mov	w0, #0x2                   	// #2
  43fc4c:	str	w0, [sp, #320]
  43fc50:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc54:	mov	w0, #0x1                   	// #1
  43fc58:	str	w0, [sp, #320]
  43fc5c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc60:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fc64:	mov	w2, #0xa                   	// #10
  43fc68:	mov	x1, #0x0                   	// #0
  43fc6c:	bl	41d2c0 <strtol@plt>
  43fc70:	str	x0, [sp, #432]
  43fc74:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc78:	mov	w0, #0x1                   	// #1
  43fc7c:	str	w0, [sp, #564]
  43fc80:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fc84:	bl	41e900 <DTLS_client_method@plt>
  43fc88:	str	x0, [sp, #240]
  43fc8c:	mov	w0, #0xfefd                	// #65277
  43fc90:	mov	w1, #0x1                   	// #1
  43fc94:	str	w0, [sp, #232]
  43fc98:	str	w0, [sp, #248]
  43fc9c:	mov	w0, #0x2                   	// #2
  43fca0:	str	w1, [sp, #288]
  43fca4:	str	w0, [sp, #296]
  43fca8:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fcac:	bl	41e900 <DTLS_client_method@plt>
  43fcb0:	str	x0, [sp, #240]
  43fcb4:	mov	w0, #0xfeff                	// #65279
  43fcb8:	mov	w1, #0x1                   	// #1
  43fcbc:	str	w0, [sp, #232]
  43fcc0:	str	w0, [sp, #248]
  43fcc4:	mov	w0, #0x2                   	// #2
  43fcc8:	str	w1, [sp, #288]
  43fccc:	str	w0, [sp, #296]
  43fcd0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fcd4:	bl	41e900 <DTLS_client_method@plt>
  43fcd8:	str	x0, [sp, #240]
  43fcdc:	mov	w0, #0x1                   	// #1
  43fce0:	str	w0, [sp, #288]
  43fce4:	mov	w0, #0x2                   	// #2
  43fce8:	str	w0, [sp, #296]
  43fcec:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fcf0:	mov	w0, #0x301                 	// #769
  43fcf4:	str	w0, [sp, #232]
  43fcf8:	str	w0, [sp, #248]
  43fcfc:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd00:	mov	w0, #0x302                 	// #770
  43fd04:	str	w0, [sp, #232]
  43fd08:	str	w0, [sp, #248]
  43fd0c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd10:	mov	w0, #0x303                 	// #771
  43fd14:	str	w0, [sp, #232]
  43fd18:	str	w0, [sp, #248]
  43fd1c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd20:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fd24:	str	x0, [sp, #472]
  43fd28:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd2c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fd30:	str	x0, [sp, #408]
  43fd34:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd38:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fd3c:	str	x0, [sp, #488]
  43fd40:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd44:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fd48:	add	x2, sp, #0x288
  43fd4c:	mov	x1, #0x12                  	// #18
  43fd50:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  43fd54:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd58:	b	43eef4 <ASN1_generate_nconf@plt+0x20584>
  43fd5c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fd60:	str	x0, [sp, #544]
  43fd64:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd68:	mov	w0, #0x1                   	// #1
  43fd6c:	str	w0, [sp, #560]
  43fd70:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fd74:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fd78:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fd7c:	ldr	x2, [x23, #72]
  43fd80:	add	x1, x1, #0xa18
  43fd84:	ldr	x0, [x19, #152]
  43fd88:	bl	419740 <BIO_printf@plt>
  43fd8c:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43fd90:	ldr	x0, [sp, #160]
  43fd94:	cbz	x0, 43fed0 <ASN1_generate_nconf@plt+0x21560>
  43fd98:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fd9c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fda0:	ldr	x2, [x23, #72]
  43fda4:	add	x1, x1, #0xa90
  43fda8:	ldr	x0, [x19, #152]
  43fdac:	bl	419740 <BIO_printf@plt>
  43fdb0:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43fdb4:	cmp	w0, #0x1, lsl #12
  43fdb8:	b.ne	43fe88 <ASN1_generate_nconf@plt+0x21518>  // b.any
  43fdbc:	mov	w0, #0x4                   	// #4
  43fdc0:	str	w0, [sp, #300]
  43fdc4:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fdc8:	ldr	x0, [sp, #168]
  43fdcc:	cbz	x0, 43fec0 <ASN1_generate_nconf@plt+0x21550>
  43fdd0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fdd4:	mov	x1, x0
  43fdd8:	ldr	x0, [sp, #168]
  43fddc:	bl	41cf70 <OPENSSL_sk_push@plt>
  43fde0:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fde4:	b	43ec7c <ASN1_generate_nconf@plt+0x2030c>
  43fde8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  43fdec:	str	x0, [sp, #280]
  43fdf0:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fdf4:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  43fdf8:	cbnz	w0, 43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fdfc:	b	43f6c8 <ASN1_generate_nconf@plt+0x20d58>
  43fe00:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fe04:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fe08:	mov	w27, #0x1                   	// #1
  43fe0c:	add	x1, x1, #0x988
  43fe10:	ldr	x0, [x0, #152]
  43fe14:	b	43ec94 <ASN1_generate_nconf@plt+0x20324>
  43fe18:	ldr	w20, [sp, #616]
  43fe1c:	ldr	w22, [sp, #624]
  43fe20:	ldr	w21, [sp, #628]
  43fe24:	str	w19, [sp, #328]
  43fe28:	ldr	w19, [sp, #608]
  43fe2c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fe30:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fe34:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fe38:	ldr	x2, [x23, #72]
  43fe3c:	add	x1, x1, #0x9f8
  43fe40:	ldr	x0, [x19, #152]
  43fe44:	bl	419740 <BIO_printf@plt>
  43fe48:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43fe4c:	mov	w22, #0x1                   	// #1
  43fe50:	str	w22, [sp, #292]
  43fe54:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fe58:	mov	w22, #0x0                   	// #0
  43fe5c:	str	xzr, [sp, #160]
  43fe60:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fe64:	mov	w0, #0x1                   	// #1
  43fe68:	str	w0, [sp, #300]
  43fe6c:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fe70:	ldr	w20, [sp, #616]
  43fe74:	ldr	w22, [sp, #624]
  43fe78:	ldr	w21, [sp, #628]
  43fe7c:	str	w19, [sp, #328]
  43fe80:	ldr	w19, [sp, #608]
  43fe84:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43fe88:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43fe8c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43fe90:	ldr	x2, [x23, #72]
  43fe94:	add	x1, x1, #0x9c0
  43fe98:	ldr	x0, [x19, #152]
  43fe9c:	bl	419740 <BIO_printf@plt>
  43fea0:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43fea4:	mov	w0, #0x3                   	// #3
  43fea8:	str	w0, [sp, #300]
  43feac:	b	43ebf0 <ASN1_generate_nconf@plt+0x20280>
  43feb0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43feb4:	str	x0, [sp, #176]
  43feb8:	cbnz	x0, 43ec54 <ASN1_generate_nconf@plt+0x202e4>
  43febc:	b	43ec7c <ASN1_generate_nconf@plt+0x2030c>
  43fec0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43fec4:	str	x0, [sp, #168]
  43fec8:	cbnz	x0, 43fdd0 <ASN1_generate_nconf@plt+0x21460>
  43fecc:	b	43ec7c <ASN1_generate_nconf@plt+0x2030c>
  43fed0:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  43fed4:	mov	x3, x0
  43fed8:	mov	x1, x24
  43fedc:	mov	w2, #0x34c                 	// #844
  43fee0:	mov	x0, #0x0                   	// #0
  43fee4:	ldr	x3, [x3]
  43fee8:	str	x3, [sp, #160]
  43feec:	mov	x22, x3
  43fef0:	bl	41b1e0 <CRYPTO_free@plt>
  43fef4:	cbz	x22, 43f0d4 <ASN1_generate_nconf@plt+0x20764>
  43fef8:	mov	x0, x22
  43fefc:	mov	x1, x24
  43ff00:	mov	w2, #0x34f                 	// #847
  43ff04:	bl	41af90 <CRYPTO_strdup@plt>
  43ff08:	str	x0, [sp, #160]
  43ff0c:	b	43f0d4 <ASN1_generate_nconf@plt+0x20764>
  43ff10:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ff14:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ff18:	add	x1, x1, #0xad0
  43ff1c:	ldr	x0, [x19, #152]
  43ff20:	bl	419740 <BIO_printf@plt>
  43ff24:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43ff28:	ldr	x0, [sp, #160]
  43ff2c:	cbz	x0, 43f154 <ASN1_generate_nconf@plt+0x207e4>
  43ff30:	add	x1, sp, #0x2b0
  43ff34:	add	x2, sp, #0x2b8
  43ff38:	mov	w3, #0x0                   	// #0
  43ff3c:	bl	419a60 <BIO_parse_hostserv@plt>
  43ff40:	ldr	x1, [sp, #688]
  43ff44:	mov	w25, w0
  43ff48:	cmp	x1, x27
  43ff4c:	b.eq	43ff60 <ASN1_generate_nconf@plt+0x215f0>  // b.none
  43ff50:	mov	x0, x27
  43ff54:	mov	x1, x24
  43ff58:	mov	w2, #0x62a                 	// #1578
  43ff5c:	bl	41b1e0 <CRYPTO_free@plt>
  43ff60:	ldr	x0, [sp, #696]
  43ff64:	cmp	x22, x0
  43ff68:	b.eq	43ff7c <ASN1_generate_nconf@plt+0x2160c>  // b.none
  43ff6c:	mov	x0, x22
  43ff70:	mov	x1, x24
  43ff74:	mov	w2, #0x62c                 	// #1580
  43ff78:	bl	41b1e0 <CRYPTO_free@plt>
  43ff7c:	cbnz	w25, 43f154 <ASN1_generate_nconf@plt+0x207e4>
  43ff80:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ff84:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ff88:	ldr	x2, [x23, #72]
  43ff8c:	add	x1, x1, #0xb70
  43ff90:	ldr	x0, [x0, #152]
  43ff94:	mov	w27, #0x1                   	// #1
  43ff98:	str	xzr, [sp, #96]
  43ff9c:	stp	xzr, xzr, [sp, #120]
  43ffa0:	bl	419740 <BIO_printf@plt>
  43ffa4:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  43ffa8:	str	xzr, [x23, #32]
  43ffac:	b	43f1a8 <ASN1_generate_nconf@plt+0x20838>
  43ffb0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ffb4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ffb8:	add	x1, x1, #0xbf0
  43ffbc:	mov	w27, #0x1                   	// #1
  43ffc0:	b	43ee30 <ASN1_generate_nconf@plt+0x204c0>
  43ffc4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ffc8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ffcc:	ldr	x2, [x23, #72]
  43ffd0:	add	x1, x1, #0xb00
  43ffd4:	ldr	x0, [x19, #152]
  43ffd8:	bl	419740 <BIO_printf@plt>
  43ffdc:	b	43eef8 <ASN1_generate_nconf@plt+0x20588>
  43ffe0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  43ffe4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43ffe8:	add	x1, x1, #0xb40
  43ffec:	ldr	x0, [x0, #152]
  43fff0:	ldr	x2, [x23, #72]
  43fff4:	b	43ec90 <ASN1_generate_nconf@plt+0x20320>
  43fff8:	ldr	x0, [sp, #128]
  43fffc:	cbnz	x0, 4400ec <ASN1_generate_nconf@plt+0x2177c>
  440000:	str	xzr, [sp, #136]
  440004:	b	43f210 <ASN1_generate_nconf@plt+0x208a0>
  440008:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  44000c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440010:	add	x1, x1, #0x580
  440014:	mov	w27, #0x1                   	// #1
  440018:	b	43ee30 <ASN1_generate_nconf@plt+0x204c0>
  44001c:	mov	w27, #0x1                   	// #1
  440020:	str	xzr, [sp, #96]
  440024:	str	xzr, [sp, #120]
  440028:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  44002c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440030:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  440034:	add	x1, x1, #0xbb8
  440038:	ldr	x0, [x0, #152]
  44003c:	ldr	x2, [x23, #72]
  440040:	b	43ec90 <ASN1_generate_nconf@plt+0x20320>
  440044:	mov	w27, #0x1                   	// #1
  440048:	str	xzr, [sp, #96]
  44004c:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440050:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440054:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  440058:	add	x1, x1, #0xcc0
  44005c:	str	xzr, [sp, #96]
  440060:	ldr	x0, [x19, #152]
  440064:	mov	w27, #0x1                   	// #1
  440068:	bl	41a980 <BIO_puts@plt>
  44006c:	ldr	x0, [x19, #152]
  440070:	bl	41e7f0 <ERR_print_errors@plt>
  440074:	mov	x0, x22
  440078:	bl	41d010 <X509_CRL_free@plt>
  44007c:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440080:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440084:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  440088:	mov	w27, #0x1                   	// #1
  44008c:	add	x1, x1, #0x580
  440090:	ldr	x0, [x0, #152]
  440094:	str	xzr, [sp, #96]
  440098:	bl	419740 <BIO_printf@plt>
  44009c:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4400a0:	ldr	x2, [sp, #312]
  4400a4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4400a8:	add	x1, x1, #0xeb0
  4400ac:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4400b0:	ldr	x0, [x19, #152]
  4400b4:	mov	w27, #0x1                   	// #1
  4400b8:	bl	419740 <BIO_printf@plt>
  4400bc:	ldr	x0, [x19, #152]
  4400c0:	bl	41e7f0 <ERR_print_errors@plt>
  4400c4:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4400c8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4400cc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4400d0:	ldr	x2, [sp, #440]
  4400d4:	add	x1, x1, #0xcd8
  4400d8:	ldr	x0, [x19, #152]
  4400dc:	bl	419740 <BIO_printf@plt>
  4400e0:	ldr	x0, [x19, #152]
  4400e4:	bl	41e7f0 <ERR_print_errors@plt>
  4400e8:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4400ec:	ldr	w1, [sp, #648]
  4400f0:	adrp	x5, 475000 <ASN1_generate_nconf@plt+0x56690>
  4400f4:	ldr	x0, [sp, #128]
  4400f8:	add	x5, x5, #0xc48
  4400fc:	ldr	x4, [sp, #200]
  440100:	mov	w2, #0x0                   	// #0
  440104:	ldr	x3, [sp, #720]
  440108:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  44010c:	str	x0, [sp, #136]
  440110:	cbnz	x0, 43f1f4 <ASN1_generate_nconf@plt+0x20884>
  440114:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440118:	mov	w27, #0x1                   	// #1
  44011c:	str	xzr, [sp, #96]
  440120:	ldr	x0, [x0, #152]
  440124:	stp	xzr, xzr, [sp, #120]
  440128:	str	xzr, [sp, #136]
  44012c:	bl	41e7f0 <ERR_print_errors@plt>
  440130:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440134:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440138:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  44013c:	mov	w27, #0x1                   	// #1
  440140:	add	x1, x1, #0xc20
  440144:	ldr	x0, [x0, #152]
  440148:	str	xzr, [sp, #96]
  44014c:	stp	xzr, xzr, [sp, #120]
  440150:	bl	419740 <BIO_printf@plt>
  440154:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440158:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44015c:	mov	w27, #0x1                   	// #1
  440160:	str	xzr, [sp, #96]
  440164:	ldr	x0, [x0, #152]
  440168:	str	xzr, [sp, #120]
  44016c:	bl	41e7f0 <ERR_print_errors@plt>
  440170:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440174:	ldr	w0, [sp, #520]
  440178:	cbnz	w0, 4418e0 <ASN1_generate_nconf@plt+0x22f70>
  44017c:	cbz	w20, 4401ec <ASN1_generate_nconf@plt+0x2187c>
  440180:	ldr	x0, [sp, #96]
  440184:	mov	w1, #0x0                   	// #0
  440188:	bl	41b4d0 <SSL_CTX_enable_ct@plt>
  44018c:	cbz	w0, 4401a0 <ASN1_generate_nconf@plt+0x21830>
  440190:	ldr	x0, [sp, #96]
  440194:	ldr	x1, [sp, #448]
  440198:	bl	45a708 <ASN1_generate_nconf@plt+0x3bd98>
  44019c:	cbnz	w0, 440200 <ASN1_generate_nconf@plt+0x21890>
  4401a0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4401a4:	mov	w27, w20
  4401a8:	ldr	x0, [x0, #152]
  4401ac:	bl	41e7f0 <ERR_print_errors@plt>
  4401b0:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4401b4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4401b8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4401bc:	add	x1, x1, #0xf10
  4401c0:	ldr	x0, [x0, #152]
  4401c4:	bl	419740 <BIO_printf@plt>
  4401c8:	mov	w27, #0x1                   	// #1
  4401cc:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4401d0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4401d4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4401d8:	mov	w27, #0x1                   	// #1
  4401dc:	add	x1, x1, #0xef0
  4401e0:	ldr	x0, [x0, #152]
  4401e4:	bl	419740 <BIO_printf@plt>
  4401e8:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  4401ec:	ldr	x0, [sp, #96]
  4401f0:	ldr	x1, [sp, #448]
  4401f4:	bl	45a708 <ASN1_generate_nconf@plt+0x3bd98>
  4401f8:	cbnz	w0, 440200 <ASN1_generate_nconf@plt+0x21890>
  4401fc:	bl	41a2a0 <ERR_clear_error@plt>
  440200:	ldr	w1, [sp, #384]
  440204:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  440208:	ldr	x20, [sp, #96]
  44020c:	add	x2, x2, #0xeb8
  440210:	mov	x0, x20
  440214:	bl	41e790 <SSL_CTX_set_verify@plt>
  440218:	ldr	w3, [sp, #528]
  44021c:	mov	x0, x20
  440220:	ldr	w4, [sp, #560]
  440224:	ldr	x2, [sp, #472]
  440228:	ldr	x1, [sp, #552]
  44022c:	bl	45a698 <ASN1_generate_nconf@plt+0x3bd28>
  440230:	cbz	w0, 4419f4 <ASN1_generate_nconf@plt+0x23084>
  440234:	ldr	x1, [sp, #120]
  440238:	mov	w2, w19
  44023c:	ldr	x19, [sp, #96]
  440240:	mov	x0, x19
  440244:	bl	463338 <ASN1_generate_nconf@plt+0x449c8>
  440248:	ldp	x1, x2, [sp, #128]
  44024c:	mov	x0, x19
  440250:	ldr	w4, [sp, #532]
  440254:	ldr	x3, [sp, #672]
  440258:	bl	4612d0 <ASN1_generate_nconf@plt+0x42960>
  44025c:	cbz	w0, 4401c8 <ASN1_generate_nconf@plt+0x21858>
  440260:	ldr	w0, [sp, #272]
  440264:	cbz	w0, 441910 <ASN1_generate_nconf@plt+0x22fa0>
  440268:	ldr	x1, [sp, #792]
  44026c:	cbz	x1, 4402e4 <ASN1_generate_nconf@plt+0x21974>
  440270:	ldr	w0, [sp, #584]
  440274:	cbnz	w0, 440284 <ASN1_generate_nconf@plt+0x21914>
  440278:	ldr	x0, [sp, #96]
  44027c:	bl	4195a0 <SSL_CTX_set_srp_username@plt>
  440280:	cbz	w0, 4418f4 <ASN1_generate_nconf@plt+0x22f84>
  440284:	ldr	w2, [x23, #12]
  440288:	add	x1, sp, #0x310
  44028c:	ldr	x19, [sp, #96]
  440290:	str	w2, [sp, #804]
  440294:	ldr	w20, [sp, #388]
  440298:	mov	x0, x19
  44029c:	str	w20, [sp, #800]
  4402a0:	bl	41cfa0 <SSL_CTX_set_srp_cb_arg@plt>
  4402a4:	mov	x0, x19
  4402a8:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  4402ac:	add	x1, x1, #0x628
  4402b0:	bl	41a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>
  4402b4:	ldr	w1, [sp, #812]
  4402b8:	mov	x0, x19
  4402bc:	bl	41b760 <SSL_CTX_set_srp_strength@plt>
  4402c0:	ldr	w0, [x23, #12]
  4402c4:	orr	w0, w20, w0
  4402c8:	cbnz	w0, 4402d4 <ASN1_generate_nconf@plt+0x21964>
  4402cc:	ldr	w0, [sp, #808]
  4402d0:	cbnz	w0, 4402e4 <ASN1_generate_nconf@plt+0x21974>
  4402d4:	ldr	x0, [sp, #96]
  4402d8:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  4402dc:	add	x1, x1, #0x388
  4402e0:	bl	41a500 <SSL_CTX_set_srp_verify_param_callback@plt>
  4402e4:	ldr	x0, [sp, #280]
  4402e8:	cbz	x0, 4402fc <ASN1_generate_nconf@plt+0x2198c>
  4402ec:	ldr	x0, [sp, #96]
  4402f0:	bl	41da80 <SSL_CTX_dane_enable@plt>
  4402f4:	cmp	w0, #0x0
  4402f8:	b.le	44194c <ASN1_generate_nconf@plt+0x22fdc>
  4402fc:	ldr	x19, [sp, #96]
  440300:	mov	x3, #0x0                   	// #0
  440304:	mov	x2, #0x201                 	// #513
  440308:	mov	w1, #0x2c                  	// #44
  44030c:	mov	x0, x19
  440310:	bl	41ad80 <SSL_CTX_ctrl@plt>
  440314:	mov	x0, x19
  440318:	adrp	x1, 43e000 <ASN1_generate_nconf@plt+0x1f690>
  44031c:	add	x1, x1, #0x7f0
  440320:	bl	419ee0 <SSL_CTX_sess_set_new_cb@plt>
  440324:	ldr	x1, [sp, #600]
  440328:	mov	x0, x19
  44032c:	bl	463558 <ASN1_generate_nconf@plt+0x44be8>
  440330:	mov	w27, w0
  440334:	cbnz	w0, 4401c8 <ASN1_generate_nconf@plt+0x21858>
  440338:	mov	x0, x19
  44033c:	bl	41b2f0 <SSL_new@plt>
  440340:	mov	x22, x0
  440344:	cbz	x0, 4401c8 <ASN1_generate_nconf@plt+0x21858>
  440348:	cbnz	w21, 4415b8 <ASN1_generate_nconf@plt+0x22c48>
  44034c:	ldr	x0, [sp, #344]
  440350:	cbz	x0, 4403a0 <ASN1_generate_nconf@plt+0x21a30>
  440354:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  440358:	add	x1, x1, #0x640
  44035c:	bl	41b1c0 <BIO_new_file@plt>
  440360:	mov	x20, x0
  440364:	cbz	x0, 441590 <ASN1_generate_nconf@plt+0x22c20>
  440368:	mov	x3, #0x0                   	// #0
  44036c:	mov	x2, #0x0                   	// #0
  440370:	mov	x1, #0x0                   	// #0
  440374:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  440378:	mov	x19, x0
  44037c:	mov	x0, x20
  440380:	bl	41df00 <BIO_free@plt>
  440384:	cbz	x19, 441590 <ASN1_generate_nconf@plt+0x22c20>
  440388:	mov	x1, x19
  44038c:	mov	x0, x22
  440390:	bl	41bbb0 <SSL_set_session@plt>
  440394:	cbz	w0, 44156c <ASN1_generate_nconf@plt+0x22bfc>
  440398:	mov	x0, x19
  44039c:	bl	419800 <SSL_SESSION_free@plt>
  4403a0:	ldr	w0, [sp, #224]
  4403a4:	cbnz	w0, 4407cc <ASN1_generate_nconf@plt+0x21e5c>
  4403a8:	ldr	w0, [sp, #272]
  4403ac:	cbnz	w0, 4403e4 <ASN1_generate_nconf@plt+0x21a74>
  4403b0:	ldr	x0, [sp, #264]
  4403b4:	cmp	x0, #0x0
  4403b8:	ldr	x0, [sp, #280]
  4403bc:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4403c0:	b.ne	44168c <ASN1_generate_nconf@plt+0x22d1c>  // b.any
  4403c4:	ldr	x0, [sp, #264]
  4403c8:	cbz	x0, 4415d4 <ASN1_generate_nconf@plt+0x22c64>
  4403cc:	ldr	x3, [sp, #264]
  4403d0:	mov	x0, x22
  4403d4:	mov	x2, #0x0                   	// #0
  4403d8:	mov	w1, #0x37                  	// #55
  4403dc:	bl	41dad0 <SSL_ctrl@plt>
  4403e0:	cbz	x0, 4415c4 <ASN1_generate_nconf@plt+0x22c54>
  4403e4:	ldr	x0, [sp, #280]
  4403e8:	cbnz	x0, 44168c <ASN1_generate_nconf@plt+0x22d1c>
  4403ec:	ldr	x0, [sp, #168]
  4403f0:	cbnz	x0, 44154c <ASN1_generate_nconf@plt+0x22bdc>
  4403f4:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4403f8:	add	x0, x0, #0x750
  4403fc:	str	w27, [sp, #320]
  440400:	mov	w1, #0x0                   	// #0
  440404:	str	x0, [sp, #328]
  440408:	sub	x0, x0, #0x28
  44040c:	ldr	x25, [sp, #144]
  440410:	str	x26, [sp, #224]
  440414:	ldr	x27, [sp, #152]
  440418:	mov	w26, w1
  44041c:	str	x0, [sp, #368]
  440420:	add	x0, x0, #0x8
  440424:	str	w28, [sp, #104]
  440428:	str	x0, [sp, #376]
  44042c:	mov	w0, #0x1                   	// #1
  440430:	str	w0, [sp, #240]
  440434:	str	wzr, [sp, #384]
  440438:	add	x8, sp, #0x2b0
  44043c:	ldr	w5, [sp, #292]
  440440:	ldr	w6, [sp, #296]
  440444:	add	x0, sp, #0x28c
  440448:	mov	w7, #0x0                   	// #0
  44044c:	ldp	x1, x2, [x8]
  440450:	ldp	x3, x4, [x8, #16]
  440454:	bl	463758 <ASN1_generate_nconf@plt+0x44de8>
  440458:	cbz	w0, 441510 <ASN1_generate_nconf@plt+0x22ba0>
  44045c:	ldr	w2, [sp, #652]
  440460:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440464:	ldr	x0, [x23]
  440468:	add	x1, x1, #0x170
  44046c:	bl	419740 <BIO_printf@plt>
  440470:	ldr	w0, [sp, #456]
  440474:	cbnz	w0, 442960 <ASN1_generate_nconf@plt+0x23ff0>
  440478:	ldr	w1, [sp, #288]
  44047c:	ldr	w0, [sp, #652]
  440480:	cbz	w1, 442950 <ASN1_generate_nconf@plt+0x23fe0>
  440484:	mov	w1, #0x0                   	// #0
  440488:	bl	41a390 <BIO_new_dgram@plt>
  44048c:	mov	x21, x0
  440490:	bl	41b6d0 <BIO_ADDR_new@plt>
  440494:	str	x0, [sp, #744]
  440498:	cbz	x0, 442924 <ASN1_generate_nconf@plt+0x23fb4>
  44049c:	ldr	w0, [sp, #652]
  4404a0:	add	x2, sp, #0x2e8
  4404a4:	mov	w1, #0x0                   	// #0
  4404a8:	bl	41b790 <BIO_sock_info@plt>
  4404ac:	cbz	w0, 4428e0 <ASN1_generate_nconf@plt+0x23f70>
  4404b0:	ldr	x3, [sp, #744]
  4404b4:	mov	x2, #0x0                   	// #0
  4404b8:	mov	w1, #0x20                  	// #32
  4404bc:	mov	x0, x21
  4404c0:	bl	41de90 <BIO_ctrl@plt>
  4404c4:	ldr	x0, [sp, #744]
  4404c8:	bl	419d10 <BIO_ADDR_free@plt>
  4404cc:	str	xzr, [sp, #744]
  4404d0:	ldr	w0, [sp, #564]
  4404d4:	cbnz	w0, 442898 <ASN1_generate_nconf@plt+0x23f28>
  4404d8:	ldr	x19, [sp, #432]
  4404dc:	mov	x3, #0x0                   	// #0
  4404e0:	mov	x2, #0x0                   	// #0
  4404e4:	cbz	x19, 442888 <ASN1_generate_nconf@plt+0x23f18>
  4404e8:	mov	x0, x22
  4404ec:	mov	w1, #0x79                  	// #121
  4404f0:	bl	41dad0 <SSL_ctrl@plt>
  4404f4:	cmp	x0, x19
  4404f8:	b.gt	442844 <ASN1_generate_nconf@plt+0x23ed4>
  4404fc:	mov	x1, #0x1000                	// #4096
  440500:	mov	x0, x22
  440504:	bl	41e420 <SSL_set_options@plt>
  440508:	ldr	x2, [sp, #432]
  44050c:	mov	x0, x22
  440510:	mov	x3, #0x0                   	// #0
  440514:	mov	w1, #0x78                  	// #120
  440518:	bl	41dad0 <SSL_ctrl@plt>
  44051c:	cbz	x0, 44280c <ASN1_generate_nconf@plt+0x23e9c>
  440520:	ldr	w0, [sp, #524]
  440524:	cbnz	w0, 4427ec <ASN1_generate_nconf@plt+0x23e7c>
  440528:	ldr	w0, [x23, #12]
  44052c:	cbnz	w0, 4427cc <ASN1_generate_nconf@plt+0x23e5c>
  440530:	ldr	w0, [sp, #388]
  440534:	cbnz	w0, 44279c <ASN1_generate_nconf@plt+0x23e2c>
  440538:	ldr	w0, [sp, #592]
  44053c:	cbnz	w0, 442770 <ASN1_generate_nconf@plt+0x23e00>
  440540:	ldr	w0, [sp, #596]
  440544:	cbnz	w0, 44272c <ASN1_generate_nconf@plt+0x23dbc>
  440548:	mov	x2, x21
  44054c:	mov	x1, x21
  440550:	mov	x0, x22
  440554:	bl	41d4c0 <SSL_set_bio@plt>
  440558:	mov	x0, x22
  44055c:	bl	41dc70 <SSL_set_connect_state@plt>
  440560:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  440564:	mov	w19, w0
  440568:	mov	x0, x22
  44056c:	bl	41e310 <SSL_get_fd@plt>
  440570:	cmp	w19, w0
  440574:	b.le	442718 <ASN1_generate_nconf@plt+0x23da8>
  440578:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  44057c:	add	w0, w0, #0x1
  440580:	str	w0, [sp, #280]
  440584:	ldr	w19, [sp, #656]
  440588:	cmp	w19, #0x9
  44058c:	b.eq	441e30 <ASN1_generate_nconf@plt+0x234c0>  // b.none
  440590:	b.gt	441bec <ASN1_generate_nconf@plt+0x2327c>
  440594:	cmp	w19, #0x4
  440598:	b.eq	440d94 <ASN1_generate_nconf@plt+0x22424>  // b.none
  44059c:	b.le	440c8c <ASN1_generate_nconf@plt+0x2231c>
  4405a0:	cmp	w19, #0x8
  4405a4:	b.eq	440af4 <ASN1_generate_nconf@plt+0x22184>  // b.none
  4405a8:	cmp	w19, #0x5
  4405ac:	b.ne	440a0c <ASN1_generate_nconf@plt+0x2209c>  // b.any
  4405b0:	mov	x1, x25
  4405b4:	mov	x0, x21
  4405b8:	mov	w2, #0x2000                	// #8192
  4405bc:	bl	41cf00 <BIO_read@plt>
  4405c0:	mov	w19, w0
  4405c4:	cmp	w0, #0x3
  4405c8:	b.ne	440858 <ASN1_generate_nconf@plt+0x21ee8>  // b.any
  4405cc:	ldr	x0, [sp, #328]
  4405d0:	mov	x2, #0x3                   	// #3
  4405d4:	sub	x1, x0, #0x30
  4405d8:	mov	x0, x25
  4405dc:	bl	41c880 <memcmp@plt>
  4405e0:	cbnz	w0, 440858 <ASN1_generate_nconf@plt+0x21ee8>
  4405e4:	ldr	x1, [sp, #368]
  4405e8:	mov	w2, w19
  4405ec:	mov	x0, x21
  4405f0:	bl	41cb90 <BIO_write@plt>
  4405f4:	ldr	x19, [sp, #376]
  4405f8:	mov	w2, #0x6                   	// #6
  4405fc:	mov	x0, x21
  440600:	mov	x1, x19
  440604:	bl	41cb90 <BIO_write@plt>
  440608:	mov	x3, #0x0                   	// #0
  44060c:	mov	x2, #0x0                   	// #0
  440610:	mov	w1, #0xb                   	// #11
  440614:	mov	x0, x21
  440618:	bl	41de90 <BIO_ctrl@plt>
  44061c:	mov	x1, x25
  440620:	mov	x0, x21
  440624:	mov	w2, #0x2000                	// #8192
  440628:	bl	41cf00 <BIO_read@plt>
  44062c:	cmp	w0, #0x6
  440630:	b.ne	440858 <ASN1_generate_nconf@plt+0x21ee8>  // b.any
  440634:	mov	x1, x19
  440638:	mov	x0, x25
  44063c:	mov	x2, #0x6                   	// #6
  440640:	bl	41c880 <memcmp@plt>
  440644:	cbnz	w0, 440858 <ASN1_generate_nconf@plt+0x21ee8>
  440648:	add	x19, sp, #0x338
  44064c:	ldr	x0, [sp, #392]
  440650:	cbz	x0, 440680 <ASN1_generate_nconf@plt+0x21d10>
  440654:	mov	x0, x22
  440658:	bl	41a620 <SSL_get_session@plt>
  44065c:	cbz	x0, 440670 <ASN1_generate_nconf@plt+0x21d00>
  440660:	mov	x0, x22
  440664:	bl	41a620 <SSL_get_session@plt>
  440668:	bl	41c270 <SSL_SESSION_get_max_early_data@plt>
  44066c:	cbnz	w0, 440944 <ASN1_generate_nconf@plt+0x21fd4>
  440670:	ldr	x0, [x23, #16]
  440674:	cbz	x0, 440680 <ASN1_generate_nconf@plt+0x21d10>
  440678:	bl	41c270 <SSL_SESSION_get_max_early_data@plt>
  44067c:	cbnz	w0, 440944 <ASN1_generate_nconf@plt+0x21fd4>
  440680:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  440684:	add	x0, x0, #0x950
  440688:	stp	x27, x25, [sp, #248]
  44068c:	mov	w1, #0x1                   	// #1
  440690:	mov	w25, w1
  440694:	str	x0, [sp, #344]
  440698:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  44069c:	add	x0, x0, #0x8e8
  4406a0:	str	x21, [sp, #264]
  4406a4:	ldr	x27, [sp, #208]
  4406a8:	mov	w21, w1
  4406ac:	str	w26, [sp, #352]
  4406b0:	mov	w26, w1
  4406b4:	str	x0, [sp, #360]
  4406b8:	mov	w28, #0x0                   	// #0
  4406bc:	ldr	w0, [sp, #240]
  4406c0:	mov	w20, #0x0                   	// #0
  4406c4:	str	w0, [sp, #232]
  4406c8:	str	wzr, [sp, #272]
  4406cc:	str	wzr, [sp, #300]
  4406d0:	str	wzr, [sp, #312]
  4406d4:	mov	x0, #0x0                   	// #0
  4406d8:	str	xzr, [x19, x0, lsl #3]
  4406dc:	add	x0, x0, #0x1
  4406e0:	cmp	x0, #0x10
  4406e4:	b.ne	4406d8 <ASN1_generate_nconf@plt+0x21d68>  // b.any
  4406e8:	mov	x0, #0x0                   	// #0
  4406ec:	add	x1, sp, #0x3b8
  4406f0:	str	xzr, [x1, x0, lsl #3]
  4406f4:	add	x0, x0, #0x1
  4406f8:	cmp	x0, #0x10
  4406fc:	b.ne	4406ec <ASN1_generate_nconf@plt+0x21d7c>  // b.any
  440700:	mov	x0, x22
  440704:	bl	41d3c0 <SSL_is_dtls@plt>
  440708:	cbnz	w0, 440f64 <ASN1_generate_nconf@plt+0x225f4>
  44070c:	str	xzr, [sp, #336]
  440710:	mov	x0, x22
  440714:	bl	419d60 <SSL_is_init_finished@plt>
  440718:	cbz	w0, 441018 <ASN1_generate_nconf@plt+0x226a8>
  44071c:	ldr	w0, [sp, #232]
  440720:	cbz	w0, 440750 <ASN1_generate_nconf@plt+0x21de0>
  440724:	ldr	w0, [sp, #460]
  440728:	cbnz	w0, 440ff8 <ASN1_generate_nconf@plt+0x22688>
  44072c:	ldr	w2, [sp, #240]
  440730:	mov	x1, x22
  440734:	ldr	x0, [x23]
  440738:	bl	43deb0 <ASN1_generate_nconf@plt+0x1f540>
  44073c:	ldr	w0, [sp, #656]
  440740:	cbnz	w0, 440fd0 <ASN1_generate_nconf@plt+0x22660>
  440744:	ldr	w0, [sp, #324]
  440748:	cbnz	w0, 440f88 <ASN1_generate_nconf@plt+0x22618>
  44074c:	str	wzr, [sp, #240]
  440750:	cbz	w26, 442d28 <ASN1_generate_nconf@plt+0x243b8>
  440754:	mov	x0, x22
  440758:	bl	41b390 <SSL_has_pending@plt>
  44075c:	cbz	w0, 442d28 <ASN1_generate_nconf@plt+0x243b8>
  440760:	str	wzr, [sp, #232]
  440764:	mov	x0, x22
  440768:	bl	41d3c0 <SSL_is_dtls@plt>
  44076c:	cbnz	w0, 442984 <ASN1_generate_nconf@plt+0x24014>
  440770:	ldr	x1, [sp, #248]
  440774:	mov	w2, #0x400                 	// #1024
  440778:	mov	x0, x22
  44077c:	bl	41b5f0 <SSL_read@plt>
  440780:	mov	w1, w0
  440784:	mov	x0, x22
  440788:	str	w1, [sp, #336]
  44078c:	bl	41e3e0 <SSL_get_error@plt>
  440790:	cmp	w0, #0x4
  440794:	b.eq	441310 <ASN1_generate_nconf@plt+0x229a0>  // b.none
  440798:	b.gt	4412cc <ASN1_generate_nconf@plt+0x2295c>
  44079c:	cmp	w0, #0x2
  4407a0:	b.eq	441250 <ASN1_generate_nconf@plt+0x228e0>  // b.none
  4407a4:	ldr	w1, [sp, #336]
  4407a8:	cmp	w0, #0x3
  4407ac:	b.ne	441230 <ASN1_generate_nconf@plt+0x228c0>  // b.any
  4407b0:	ldr	x0, [x23]
  4407b4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4407b8:	mov	w25, #0x0                   	// #0
  4407bc:	add	x1, x1, #0x8c8
  4407c0:	mov	w21, #0x1                   	// #1
  4407c4:	bl	419740 <BIO_printf@plt>
  4407c8:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  4407cc:	mov	x0, x22
  4407d0:	mov	x3, #0x0                   	// #0
  4407d4:	mov	x2, #0x80                  	// #128
  4407d8:	mov	w1, #0x21                  	// #33
  4407dc:	bl	41dad0 <SSL_ctrl@plt>
  4407e0:	b	4403a8 <ASN1_generate_nconf@plt+0x21a38>
  4407e4:	ldrb	w0, [x25, #9]
  4407e8:	cmp	w0, #0x32
  4407ec:	b.eq	442d20 <ASN1_generate_nconf@plt+0x243b0>  // b.none
  4407f0:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4407f4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4407f8:	ldr	x2, [x23, #72]
  4407fc:	add	x1, x1, #0x490
  440800:	ldr	x0, [x28, #152]
  440804:	add	x3, x25, #0x9
  440808:	mov	w19, #0x1                   	// #1
  44080c:	bl	419740 <BIO_printf@plt>
  440810:	mov	x1, x25
  440814:	mov	x0, x20
  440818:	mov	w2, #0x2000                	// #8192
  44081c:	bl	41b120 <BIO_gets@plt>
  440820:	mov	w26, w0
  440824:	cmp	w0, #0x2
  440828:	b.gt	440810 <ASN1_generate_nconf@plt+0x21ea0>
  44082c:	mov	x3, #0x0                   	// #0
  440830:	mov	x2, #0x0                   	// #0
  440834:	mov	w1, #0xb                   	// #11
  440838:	mov	x0, x20
  44083c:	bl	41de90 <BIO_ctrl@plt>
  440840:	mov	x0, x20
  440844:	bl	41c280 <BIO_pop@plt>
  440848:	mov	x0, x20
  44084c:	bl	41df00 <BIO_free@plt>
  440850:	cmp	w19, #0x2
  440854:	b.eq	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.none
  440858:	ldr	w28, [sp, #104]
  44085c:	ldr	x26, [sp, #224]
  440860:	add	x19, sp, #0x338
  440864:	ldr	w0, [sp, #240]
  440868:	mov	w27, #0x1                   	// #1
  44086c:	str	w0, [sp, #232]
  440870:	ldr	w0, [sp, #232]
  440874:	cbnz	w0, 440c54 <ASN1_generate_nconf@plt+0x222e4>
  440878:	mov	x0, x22
  44087c:	bl	43de48 <ASN1_generate_nconf@plt+0x1f4d8>
  440880:	mov	x0, x22
  440884:	bl	41e310 <SSL_get_fd@plt>
  440888:	mov	w1, #0x1                   	// #1
  44088c:	bl	41af60 <shutdown@plt>
  440890:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  440894:	mov	w20, #0x40                  	// #64
  440898:	mov	x25, #0x1                   	// #1
  44089c:	ldr	q0, [x0, #1968]
  4408a0:	add	x0, sp, #0x2f0
  4408a4:	str	x0, [sp, #104]
  4408a8:	str	q0, [sp, #752]
  4408ac:	mov	x0, #0x0                   	// #0
  4408b0:	str	xzr, [x19, x0, lsl #3]
  4408b4:	add	x0, x0, #0x1
  4408b8:	cmp	x0, #0x10
  4408bc:	b.ne	4408b0 <ASN1_generate_nconf@plt+0x21f40>  // b.any
  4408c0:	ldr	w1, [sp, #652]
  4408c4:	mov	x3, #0x0                   	// #0
  4408c8:	ldr	x4, [sp, #104]
  4408cc:	negs	w6, w1
  4408d0:	and	w2, w1, #0x3f
  4408d4:	add	w0, w1, #0x1
  4408d8:	sdiv	w1, w1, w20
  4408dc:	and	w6, w6, #0x3f
  4408e0:	csneg	w6, w2, w6, mi  // mi = first
  4408e4:	mov	x2, #0x0                   	// #0
  4408e8:	lsl	x6, x25, x6
  4408ec:	sbfiz	x5, x1, #3, #32
  4408f0:	mov	x1, x19
  4408f4:	ldr	x7, [x19, x5]
  4408f8:	orr	x6, x6, x7
  4408fc:	str	x6, [x19, x5]
  440900:	bl	41ae70 <select@plt>
  440904:	cmp	w0, #0x0
  440908:	b.le	440924 <ASN1_generate_nconf@plt+0x21fb4>
  44090c:	ldr	x1, [sp, #152]
  440910:	mov	x0, x21
  440914:	mov	w2, #0x2000                	// #8192
  440918:	bl	41cf00 <BIO_read@plt>
  44091c:	cmp	w0, #0x0
  440920:	b.gt	4408ac <ASN1_generate_nconf@plt+0x21f3c>
  440924:	mov	x0, x22
  440928:	bl	41e310 <SSL_get_fd@plt>
  44092c:	bl	41c050 <BIO_closesocket@plt>
  440930:	cbz	x22, 43eca4 <ASN1_generate_nconf@plt+0x20334>
  440934:	cbnz	w28, 440c0c <ASN1_generate_nconf@plt+0x2229c>
  440938:	mov	x0, x22
  44093c:	bl	41c800 <SSL_free@plt>
  440940:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  440944:	ldr	x0, [sp, #392]
  440948:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  44094c:	add	x1, x1, #0x640
  440950:	bl	41b1c0 <BIO_new_file@plt>
  440954:	mov	x28, x0
  440958:	cbz	x0, 440c6c <ASN1_generate_nconf@plt+0x222fc>
  44095c:	add	x20, sp, #0x2e0
  440960:	ldr	x1, [sp, #208]
  440964:	mov	x3, x20
  440968:	mov	x0, x28
  44096c:	mov	x2, #0x2000                	// #8192
  440970:	bl	41da10 <BIO_read_ex@plt>
  440974:	str	w0, [sp, #232]
  440978:	ldr	x1, [sp, #208]
  44097c:	add	x3, sp, #0x2e8
  440980:	ldr	x2, [sp, #736]
  440984:	mov	x0, x22
  440988:	bl	41dce0 <SSL_write_early_data@plt>
  44098c:	cbnz	w0, 4409f8 <ASN1_generate_nconf@plt+0x22088>
  440990:	mov	x0, x22
  440994:	mov	w1, #0x0                   	// #0
  440998:	bl	41e3e0 <SSL_get_error@plt>
  44099c:	cmp	w0, #0x3
  4409a0:	b.gt	4409ec <ASN1_generate_nconf@plt+0x2207c>
  4409a4:	cmp	w0, #0x1
  4409a8:	b.gt	440978 <ASN1_generate_nconf@plt+0x22008>
  4409ac:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4409b0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4409b4:	add	x1, x1, #0x7e0
  4409b8:	mov	x25, x28
  4409bc:	ldr	x0, [x20, #152]
  4409c0:	ldr	w28, [sp, #104]
  4409c4:	ldr	x26, [sp, #224]
  4409c8:	bl	419740 <BIO_printf@plt>
  4409cc:	mov	x0, x25
  4409d0:	bl	41df00 <BIO_free@plt>
  4409d4:	ldr	x0, [x20, #152]
  4409d8:	bl	41e7f0 <ERR_print_errors@plt>
  4409dc:	ldr	w0, [sp, #240]
  4409e0:	mov	w27, #0x1                   	// #1
  4409e4:	str	w0, [sp, #232]
  4409e8:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  4409ec:	cmp	w0, #0x9
  4409f0:	b.eq	440978 <ASN1_generate_nconf@plt+0x22008>  // b.none
  4409f4:	b	4409ac <ASN1_generate_nconf@plt+0x2203c>
  4409f8:	ldr	w0, [sp, #232]
  4409fc:	cbnz	w0, 440960 <ASN1_generate_nconf@plt+0x21ff0>
  440a00:	mov	x0, x28
  440a04:	bl	41df00 <BIO_free@plt>
  440a08:	b	440680 <ASN1_generate_nconf@plt+0x21d10>
  440a0c:	cmp	w19, #0x6
  440a10:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58690>
  440a14:	adrp	x2, 475000 <ASN1_generate_nconf@plt+0x56690>
  440a18:	add	x0, x0, #0x6c8
  440a1c:	add	x2, x2, #0x818
  440a20:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440a24:	csel	x2, x2, x0, eq  // eq = none
  440a28:	add	x1, x1, #0x2d0
  440a2c:	ldr	x0, [sp, #304]
  440a30:	ldr	x3, [sp, #688]
  440a34:	cmp	x0, #0x0
  440a38:	csel	x3, x3, x0, eq  // eq = none
  440a3c:	mov	x0, x21
  440a40:	bl	419740 <BIO_printf@plt>
  440a44:	mov	x1, x25
  440a48:	mov	x0, x21
  440a4c:	mov	w2, #0x2000                	// #8192
  440a50:	bl	41cf00 <BIO_read@plt>
  440a54:	tbnz	w0, #31, 440be8 <ASN1_generate_nconf@plt+0x22278>
  440a58:	adrp	x19, 476000 <ASN1_generate_nconf@plt+0x57690>
  440a5c:	adrp	x20, 476000 <ASN1_generate_nconf@plt+0x57690>
  440a60:	add	x19, x19, #0x338
  440a64:	add	x20, x20, #0x370
  440a68:	strb	wzr, [x25, w0, sxtw]
  440a6c:	b	440a9c <ASN1_generate_nconf@plt+0x2212c>
  440a70:	mov	x1, x20
  440a74:	mov	x0, x25
  440a78:	bl	41b000 <strstr@plt>
  440a7c:	cbnz	x0, 440aac <ASN1_generate_nconf@plt+0x2213c>
  440a80:	mov	x1, x25
  440a84:	mov	x0, x21
  440a88:	mov	w2, #0x2000                	// #8192
  440a8c:	bl	41cf00 <BIO_read@plt>
  440a90:	cmp	w0, #0x0
  440a94:	b.le	440858 <ASN1_generate_nconf@plt+0x21ee8>
  440a98:	strb	wzr, [x25, w0, sxtw]
  440a9c:	mov	x1, x19
  440aa0:	mov	x0, x25
  440aa4:	bl	41b000 <strstr@plt>
  440aa8:	cbz	x0, 440a70 <ASN1_generate_nconf@plt+0x22100>
  440aac:	mov	x0, x21
  440ab0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ab4:	add	x1, x1, #0x3a8
  440ab8:	bl	419740 <BIO_printf@plt>
  440abc:	mov	x1, x27
  440ac0:	mov	x0, x21
  440ac4:	mov	w2, #0x2000                	// #8192
  440ac8:	bl	41cf00 <BIO_read@plt>
  440acc:	tbnz	w0, #31, 440c24 <ASN1_generate_nconf@plt+0x222b4>
  440ad0:	strb	wzr, [x27, w0, sxtw]
  440ad4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ad8:	mov	x0, x27
  440adc:	add	x1, x1, #0x3e0
  440ae0:	bl	41b000 <strstr@plt>
  440ae4:	cbz	x0, 440858 <ASN1_generate_nconf@plt+0x21ee8>
  440ae8:	add	x19, sp, #0x338
  440aec:	strb	wzr, [x25]
  440af0:	b	44064c <ASN1_generate_nconf@plt+0x21cdc>
  440af4:	bl	41d230 <BIO_f_buffer@plt>
  440af8:	bl	41b620 <BIO_new@plt>
  440afc:	mov	x20, x0
  440b00:	mov	x1, x21
  440b04:	bl	41aae0 <BIO_push@plt>
  440b08:	ldr	x2, [sp, #160]
  440b0c:	mov	x0, x20
  440b10:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440b14:	add	x1, x1, #0x3f0
  440b18:	bl	419740 <BIO_printf@plt>
  440b1c:	mov	x3, #0x0                   	// #0
  440b20:	mov	x2, #0x0                   	// #0
  440b24:	mov	w1, #0xb                   	// #11
  440b28:	mov	x0, x20
  440b2c:	bl	41de90 <BIO_ctrl@plt>
  440b30:	mov	x0, x20
  440b34:	mov	x1, x25
  440b38:	mov	w2, #0x2000                	// #8192
  440b3c:	bl	41b120 <BIO_gets@plt>
  440b40:	mov	w3, w0
  440b44:	cmp	w0, #0xb
  440b48:	b.le	442cc8 <ASN1_generate_nconf@plt+0x24358>
  440b4c:	ldrb	w0, [x25, #8]
  440b50:	cmp	w0, #0x20
  440b54:	b.eq	4407e4 <ASN1_generate_nconf@plt+0x21e74>  // b.none
  440b58:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440b5c:	ldr	w3, [sp, #240]
  440b60:	ldr	x2, [x23, #72]
  440b64:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440b68:	ldr	x0, [x0, #152]
  440b6c:	add	x1, x1, #0x458
  440b70:	ldr	w28, [sp, #104]
  440b74:	mov	w27, #0x1                   	// #1
  440b78:	str	w3, [sp, #232]
  440b7c:	ldr	x26, [sp, #224]
  440b80:	bl	419740 <BIO_printf@plt>
  440b84:	mov	x3, #0x0                   	// #0
  440b88:	mov	x2, #0x0                   	// #0
  440b8c:	mov	w1, #0xb                   	// #11
  440b90:	mov	x0, x20
  440b94:	bl	41de90 <BIO_ctrl@plt>
  440b98:	add	x19, sp, #0x338
  440b9c:	mov	x0, x20
  440ba0:	bl	41c280 <BIO_pop@plt>
  440ba4:	mov	x0, x20
  440ba8:	bl	41df00 <BIO_free@plt>
  440bac:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  440bb0:	mov	w2, #0x2000                	// #8192
  440bb4:	mov	x1, x25
  440bb8:	mov	x0, x21
  440bbc:	bl	41cf00 <BIO_read@plt>
  440bc0:	mov	x0, x21
  440bc4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440bc8:	add	x1, x1, #0x280
  440bcc:	bl	419740 <BIO_printf@plt>
  440bd0:	mov	x1, x27
  440bd4:	mov	x0, x21
  440bd8:	mov	w2, #0x2000                	// #8192
  440bdc:	bl	41cf00 <BIO_read@plt>
  440be0:	mov	w26, w0
  440be4:	tbz	w0, #31, 440648 <ASN1_generate_nconf@plt+0x21cd8>
  440be8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440bec:	ldr	w28, [sp, #104]
  440bf0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440bf4:	mov	w27, #0x1                   	// #1
  440bf8:	ldr	x0, [x0, #152]
  440bfc:	add	x1, x1, #0x288
  440c00:	ldr	x26, [sp, #224]
  440c04:	bl	419740 <BIO_printf@plt>
  440c08:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  440c0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440c10:	mov	x1, x22
  440c14:	mov	w2, #0x1                   	// #1
  440c18:	ldr	x0, [x0, #2480]
  440c1c:	bl	43deb0 <ASN1_generate_nconf@plt+0x1f540>
  440c20:	b	440938 <ASN1_generate_nconf@plt+0x21fc8>
  440c24:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440c28:	ldr	w2, [sp, #240]
  440c2c:	ldr	w28, [sp, #104]
  440c30:	add	x19, sp, #0x338
  440c34:	ldr	x0, [x0, #152]
  440c38:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440c3c:	mov	w27, #0x1                   	// #1
  440c40:	add	x1, x1, #0x288
  440c44:	str	w2, [sp, #232]
  440c48:	ldr	x26, [sp, #224]
  440c4c:	bl	419740 <BIO_printf@plt>
  440c50:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  440c54:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440c58:	ldr	w2, [sp, #240]
  440c5c:	mov	x1, x22
  440c60:	ldr	x0, [x0, #2480]
  440c64:	bl	43deb0 <ASN1_generate_nconf@plt+0x1f540>
  440c68:	b	440878 <ASN1_generate_nconf@plt+0x21f08>
  440c6c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440c70:	ldr	w28, [sp, #104]
  440c74:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440c78:	add	x1, x1, #0x7c0
  440c7c:	ldr	x0, [x0, #152]
  440c80:	ldr	x26, [sp, #224]
  440c84:	bl	419740 <BIO_printf@plt>
  440c88:	b	4409dc <ASN1_generate_nconf@plt+0x2206c>
  440c8c:	cmp	w19, #0x2
  440c90:	b.eq	440bb0 <ASN1_generate_nconf@plt+0x22240>  // b.none
  440c94:	cmp	w19, #0x3
  440c98:	b.ne	440e48 <ASN1_generate_nconf@plt+0x224d8>  // b.any
  440c9c:	bl	41d230 <BIO_f_buffer@plt>
  440ca0:	adrp	x19, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ca4:	bl	41b620 <BIO_new@plt>
  440ca8:	mov	x20, x0
  440cac:	mov	x1, x21
  440cb0:	bl	41aae0 <BIO_push@plt>
  440cb4:	mov	w2, #0x2000                	// #8192
  440cb8:	mov	x1, x25
  440cbc:	mov	x0, x20
  440cc0:	bl	41b120 <BIO_gets@plt>
  440cc4:	mov	x0, x20
  440cc8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ccc:	add	x1, x1, #0x2a0
  440cd0:	bl	419740 <BIO_printf@plt>
  440cd4:	mov	x0, x20
  440cd8:	mov	x3, #0x0                   	// #0
  440cdc:	mov	x2, #0x0                   	// #0
  440ce0:	mov	w1, #0xb                   	// #11
  440ce4:	add	x19, x19, #0x220
  440ce8:	mov	w28, #0x0                   	// #0
  440cec:	bl	41de90 <BIO_ctrl@plt>
  440cf0:	b	440d00 <ASN1_generate_nconf@plt+0x22390>
  440cf4:	ldrb	w0, [x25]
  440cf8:	cmp	w0, #0x2e
  440cfc:	b.eq	440d34 <ASN1_generate_nconf@plt+0x223c4>  // b.none
  440d00:	mov	w2, #0x2000                	// #8192
  440d04:	mov	x1, x25
  440d08:	mov	x0, x20
  440d0c:	bl	41b120 <BIO_gets@plt>
  440d10:	mov	x1, x19
  440d14:	mov	w26, w0
  440d18:	mov	x0, x25
  440d1c:	bl	41b000 <strstr@plt>
  440d20:	cmp	x0, #0x0
  440d24:	mov	w3, #0x1                   	// #1
  440d28:	csel	w28, w28, w3, eq  // eq = none
  440d2c:	cmp	w26, #0x3
  440d30:	b.gt	440cf4 <ASN1_generate_nconf@plt+0x22384>
  440d34:	mov	x3, #0x0                   	// #0
  440d38:	mov	x2, #0x0                   	// #0
  440d3c:	mov	w1, #0xb                   	// #11
  440d40:	mov	x0, x20
  440d44:	bl	41de90 <BIO_ctrl@plt>
  440d48:	mov	x0, x20
  440d4c:	bl	41c280 <BIO_pop@plt>
  440d50:	mov	x0, x20
  440d54:	bl	41df00 <BIO_free@plt>
  440d58:	cbnz	w28, 440d70 <ASN1_generate_nconf@plt+0x22400>
  440d5c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440d60:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440d64:	add	x1, x1, #0x230
  440d68:	ldr	x0, [x28, #152]
  440d6c:	bl	419740 <BIO_printf@plt>
  440d70:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440d74:	mov	x0, x21
  440d78:	add	x1, x1, #0x2b0
  440d7c:	bl	419740 <BIO_printf@plt>
  440d80:	mov	x1, x27
  440d84:	mov	x0, x21
  440d88:	mov	w2, #0x2000                	// #8192
  440d8c:	bl	41cf00 <BIO_read@plt>
  440d90:	b	440648 <ASN1_generate_nconf@plt+0x21cd8>
  440d94:	bl	41d230 <BIO_f_buffer@plt>
  440d98:	bl	41b620 <BIO_new@plt>
  440d9c:	mov	x19, x0
  440da0:	mov	x1, x21
  440da4:	bl	41aae0 <BIO_push@plt>
  440da8:	mov	x1, x25
  440dac:	mov	x0, x19
  440db0:	mov	w2, #0x2000                	// #8192
  440db4:	bl	41b120 <BIO_gets@plt>
  440db8:	mov	w26, w0
  440dbc:	cmp	w0, #0x3
  440dc0:	b.le	440dfc <ASN1_generate_nconf@plt+0x2248c>
  440dc4:	bl	41a8c0 <__ctype_b_loc@plt>
  440dc8:	ldrb	w1, [x25]
  440dcc:	ldr	x0, [x0]
  440dd0:	ldrh	w1, [x0, x1, lsl #1]
  440dd4:	tbz	w1, #11, 440da8 <ASN1_generate_nconf@plt+0x22438>
  440dd8:	ldrb	w1, [x25, #1]
  440ddc:	ldrh	w1, [x0, x1, lsl #1]
  440de0:	tbz	w1, #11, 440da8 <ASN1_generate_nconf@plt+0x22438>
  440de4:	ldrb	w1, [x25, #2]
  440de8:	ldrh	w0, [x0, x1, lsl #1]
  440dec:	tbz	w0, #11, 440da8 <ASN1_generate_nconf@plt+0x22438>
  440df0:	ldrb	w0, [x25, #3]
  440df4:	cmp	w0, #0x20
  440df8:	b.ne	440da8 <ASN1_generate_nconf@plt+0x22438>  // b.any
  440dfc:	mov	x3, #0x0                   	// #0
  440e00:	mov	x2, #0x0                   	// #0
  440e04:	mov	w1, #0xb                   	// #11
  440e08:	mov	x0, x19
  440e0c:	bl	41de90 <BIO_ctrl@plt>
  440e10:	mov	x0, x19
  440e14:	bl	41c280 <BIO_pop@plt>
  440e18:	mov	x0, x19
  440e1c:	bl	41df00 <BIO_free@plt>
  440e20:	mov	x0, x21
  440e24:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440e28:	add	x1, x1, #0x2c0
  440e2c:	bl	419740 <BIO_printf@plt>
  440e30:	add	x19, sp, #0x338
  440e34:	mov	x1, x27
  440e38:	mov	x0, x21
  440e3c:	mov	w2, #0x2000                	// #8192
  440e40:	bl	41cf00 <BIO_read@plt>
  440e44:	b	44064c <ASN1_generate_nconf@plt+0x21cdc>
  440e48:	cmp	w19, #0x1
  440e4c:	b.ne	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.any
  440e50:	bl	41d230 <BIO_f_buffer@plt>
  440e54:	bl	41b620 <BIO_new@plt>
  440e58:	mov	x20, x0
  440e5c:	mov	x1, x21
  440e60:	bl	41aae0 <BIO_push@plt>
  440e64:	b	440e74 <ASN1_generate_nconf@plt+0x22504>
  440e68:	ldrb	w0, [x25, #3]
  440e6c:	cmp	w0, #0x2d
  440e70:	b.ne	440e8c <ASN1_generate_nconf@plt+0x2251c>  // b.any
  440e74:	mov	x1, x25
  440e78:	mov	x0, x20
  440e7c:	mov	w2, #0x2000                	// #8192
  440e80:	bl	41b120 <BIO_gets@plt>
  440e84:	cmp	w0, #0x3
  440e88:	b.gt	440e68 <ASN1_generate_nconf@plt+0x224f8>
  440e8c:	ldr	x0, [sp, #304]
  440e90:	cbz	x0, 442d10 <ASN1_generate_nconf@plt+0x243a0>
  440e94:	ldr	w0, [sp, #656]
  440e98:	cmp	w0, #0xc
  440e9c:	b.eq	442cf8 <ASN1_generate_nconf@plt+0x24388>  // b.none
  440ea0:	ldr	x2, [sp, #304]
  440ea4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ea8:	mov	x0, x20
  440eac:	add	x1, x1, #0x210
  440eb0:	bl	419740 <BIO_printf@plt>
  440eb4:	mov	x0, x20
  440eb8:	mov	x3, #0x0                   	// #0
  440ebc:	mov	x2, #0x0                   	// #0
  440ec0:	mov	w1, #0xb                   	// #11
  440ec4:	adrp	x19, 476000 <ASN1_generate_nconf@plt+0x57690>
  440ec8:	mov	w28, #0x0                   	// #0
  440ecc:	add	x19, x19, #0x220
  440ed0:	bl	41de90 <BIO_ctrl@plt>
  440ed4:	b	440ee4 <ASN1_generate_nconf@plt+0x22574>
  440ed8:	ldrb	w0, [x25, #3]
  440edc:	cmp	w0, #0x2d
  440ee0:	b.ne	440f18 <ASN1_generate_nconf@plt+0x225a8>  // b.any
  440ee4:	mov	w2, #0x2000                	// #8192
  440ee8:	mov	x1, x25
  440eec:	mov	x0, x20
  440ef0:	bl	41b120 <BIO_gets@plt>
  440ef4:	mov	x1, x19
  440ef8:	mov	w26, w0
  440efc:	mov	x0, x25
  440f00:	bl	41b000 <strstr@plt>
  440f04:	cmp	x0, #0x0
  440f08:	mov	w3, #0x1                   	// #1
  440f0c:	csel	w28, w28, w3, eq  // eq = none
  440f10:	cmp	w26, #0x3
  440f14:	b.gt	440ed8 <ASN1_generate_nconf@plt+0x22568>
  440f18:	mov	x3, #0x0                   	// #0
  440f1c:	mov	x2, #0x0                   	// #0
  440f20:	mov	w1, #0xb                   	// #11
  440f24:	mov	x0, x20
  440f28:	bl	41de90 <BIO_ctrl@plt>
  440f2c:	mov	x0, x20
  440f30:	bl	41c280 <BIO_pop@plt>
  440f34:	mov	x0, x20
  440f38:	bl	41df00 <BIO_free@plt>
  440f3c:	cbnz	w28, 440f54 <ASN1_generate_nconf@plt+0x225e4>
  440f40:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440f44:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440f48:	add	x1, x1, #0x230
  440f4c:	ldr	x0, [x28, #152]
  440f50:	bl	419740 <BIO_printf@plt>
  440f54:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440f58:	mov	x0, x21
  440f5c:	add	x1, x1, #0x270
  440f60:	b	440d7c <ASN1_generate_nconf@plt+0x2240c>
  440f64:	add	x3, sp, #0x2f0
  440f68:	mov	x0, x22
  440f6c:	mov	x2, #0x0                   	// #0
  440f70:	mov	w1, #0x49                  	// #73
  440f74:	bl	41dad0 <SSL_ctrl@plt>
  440f78:	cbz	x0, 44070c <ASN1_generate_nconf@plt+0x21d9c>
  440f7c:	add	x0, sp, #0x2f0
  440f80:	str	x0, [sp, #336]
  440f84:	b	440710 <ASN1_generate_nconf@plt+0x21da0>
  440f88:	ldr	w2, [sp, #324]
  440f8c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  440f90:	ldr	x0, [x23]
  440f94:	sub	w2, w2, #0x1
  440f98:	add	x1, x1, #0x818
  440f9c:	ldr	w26, [sp, #352]
  440fa0:	str	wzr, [sp, #240]
  440fa4:	str	w2, [sp, #324]
  440fa8:	ldp	x27, x25, [sp, #248]
  440fac:	bl	419740 <BIO_printf@plt>
  440fb0:	mov	x0, x22
  440fb4:	bl	43de48 <ASN1_generate_nconf@plt+0x1f4d8>
  440fb8:	mov	x0, x22
  440fbc:	bl	41dc70 <SSL_set_connect_state@plt>
  440fc0:	mov	x0, x22
  440fc4:	bl	41e310 <SSL_get_fd@plt>
  440fc8:	bl	41c050 <BIO_closesocket@plt>
  440fcc:	b	440438 <ASN1_generate_nconf@plt+0x21ac8>
  440fd0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440fd4:	ldr	w2, [sp, #352]
  440fd8:	ldr	x1, [sp, #256]
  440fdc:	ldr	x0, [x0, #152]
  440fe0:	bl	41cb90 <BIO_write@plt>
  440fe4:	ldr	w0, [sp, #324]
  440fe8:	cbnz	w0, 440f88 <ASN1_generate_nconf@plt+0x22618>
  440fec:	str	wzr, [sp, #240]
  440ff0:	str	wzr, [sp, #656]
  440ff4:	b	440750 <ASN1_generate_nconf@plt+0x21de0>
  440ff8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  440ffc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441000:	add	x1, x1, #0x800
  441004:	ldr	x0, [x0, #152]
  441008:	bl	41a980 <BIO_puts@plt>
  44100c:	mov	x0, x22
  441010:	bl	462dd0 <ASN1_generate_nconf@plt+0x44460>
  441014:	b	44072c <ASN1_generate_nconf@plt+0x21dbc>
  441018:	mov	x0, x22
  44101c:	mov	x3, #0x0                   	// #0
  441020:	mov	x2, #0x0                   	// #0
  441024:	mov	w1, #0xc                   	// #12
  441028:	bl	41dad0 <SSL_ctrl@plt>
  44102c:	cbnz	x0, 44071c <ASN1_generate_nconf@plt+0x21dac>
  441030:	mov	x0, x22
  441034:	bl	419d50 <SSL_get_key_update_type@plt>
  441038:	cmn	w0, #0x1
  44103c:	b.ne	44071c <ASN1_generate_nconf@plt+0x21dac>  // b.any
  441040:	cbnz	w26, 442c28 <ASN1_generate_nconf@plt+0x242b8>
  441044:	mov	w0, #0x1                   	// #1
  441048:	str	w0, [sp, #232]
  44104c:	cbnz	w21, 442bd0 <ASN1_generate_nconf@plt+0x24260>
  441050:	ldr	w0, [sp, #280]
  441054:	add	x2, sp, #0x3b8
  441058:	ldr	x4, [sp, #336]
  44105c:	mov	x1, x19
  441060:	mov	x3, #0x0                   	// #0
  441064:	bl	41ae70 <select@plt>
  441068:	tbnz	w0, #31, 4413c8 <ASN1_generate_nconf@plt+0x22a58>
  44106c:	mov	x0, x22
  441070:	bl	41d3c0 <SSL_is_dtls@plt>
  441074:	cbz	w0, 4410a4 <ASN1_generate_nconf@plt+0x22734>
  441078:	mov	x0, x22
  44107c:	mov	x3, #0x0                   	// #0
  441080:	mov	x2, #0x0                   	// #0
  441084:	mov	w1, #0x4a                  	// #74
  441088:	bl	41dad0 <SSL_ctrl@plt>
  44108c:	cmp	x0, #0x0
  441090:	b.le	4410a4 <ASN1_generate_nconf@plt+0x22734>
  441094:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441098:	ldr	x1, [sp, #344]
  44109c:	ldr	x0, [x0, #152]
  4410a0:	bl	419740 <BIO_printf@plt>
  4410a4:	mov	x0, x22
  4410a8:	bl	41e310 <SSL_get_fd@plt>
  4410ac:	mov	w1, w0
  4410b0:	mov	w2, #0x40                  	// #64
  4410b4:	mov	x0, x22
  4410b8:	sdiv	w1, w1, w2
  4410bc:	add	x2, sp, #0x3b8
  4410c0:	ldr	x2, [x2, w1, sxtw #3]
  4410c4:	str	x2, [sp, #336]
  4410c8:	bl	41e310 <SSL_get_fd@plt>
  4410cc:	mov	w1, w0
  4410d0:	negs	w0, w0
  4410d4:	and	w1, w1, #0x3f
  4410d8:	and	w0, w0, #0x3f
  4410dc:	mov	x3, #0x1                   	// #1
  4410e0:	ldr	x2, [sp, #336]
  4410e4:	csneg	w0, w1, w0, mi  // mi = first
  4410e8:	lsl	x0, x3, x0
  4410ec:	tst	x0, x2
  4410f0:	b.ne	4429fc <ASN1_generate_nconf@plt+0x2408c>  // b.any
  4410f4:	bl	45cd80 <ASN1_generate_nconf@plt+0x3e410>
  4410f8:	mov	w1, #0x40                  	// #64
  4410fc:	sdiv	w0, w0, w1
  441100:	add	x1, sp, #0x3b8
  441104:	ldr	x2, [x1, w0, sxtw #3]
  441108:	str	x2, [sp, #336]
  44110c:	bl	45cd80 <ASN1_generate_nconf@plt+0x3e410>
  441110:	mov	w1, w0
  441114:	negs	w0, w0
  441118:	and	w1, w1, #0x3f
  44111c:	and	w0, w0, #0x3f
  441120:	mov	x3, #0x1                   	// #1
  441124:	ldr	x2, [sp, #336]
  441128:	csneg	w0, w1, w0, mi  // mi = first
  44112c:	lsl	x0, x3, x0
  441130:	tst	x0, x2
  441134:	b.ne	4429b4 <ASN1_generate_nconf@plt+0x24044>  // b.any
  441138:	mov	x0, x22
  44113c:	bl	41e310 <SSL_get_fd@plt>
  441140:	mov	w1, w0
  441144:	mov	w2, #0x40                  	// #64
  441148:	mov	x0, x22
  44114c:	sdiv	w1, w1, w2
  441150:	ldr	x2, [x19, w1, sxtw #3]
  441154:	str	x2, [sp, #336]
  441158:	bl	41e310 <SSL_get_fd@plt>
  44115c:	mov	w1, w0
  441160:	negs	w0, w0
  441164:	and	w1, w1, #0x3f
  441168:	and	w0, w0, #0x3f
  44116c:	mov	x3, #0x1                   	// #1
  441170:	ldr	x2, [sp, #336]
  441174:	csneg	w0, w1, w0, mi  // mi = first
  441178:	lsl	x0, x3, x0
  44117c:	tst	x0, x2
  441180:	b.ne	440770 <ASN1_generate_nconf@plt+0x21e00>  // b.any
  441184:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  441188:	mov	w1, #0x40                  	// #64
  44118c:	sdiv	w0, w0, w1
  441190:	ldr	x2, [x19, w0, sxtw #3]
  441194:	str	x2, [sp, #336]
  441198:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  44119c:	mov	w1, w0
  4411a0:	negs	w0, w0
  4411a4:	and	w1, w1, #0x3f
  4411a8:	and	w0, w0, #0x3f
  4411ac:	mov	x3, #0x1                   	// #1
  4411b0:	ldr	x2, [sp, #336]
  4411b4:	csneg	w0, w1, w0, mi  // mi = first
  4411b8:	lsl	x0, x3, x0
  4411bc:	tst	x0, x2
  4411c0:	b.eq	4406d4 <ASN1_generate_nconf@plt+0x21d64>  // b.none
  4411c4:	ldr	w0, [sp, #500]
  4411c8:	cbnz	w0, 441410 <ASN1_generate_nconf@plt+0x22aa0>
  4411cc:	mov	x0, x27
  4411d0:	mov	w1, #0x2000                	// #8192
  4411d4:	bl	45cd90 <ASN1_generate_nconf@plt+0x3e420>
  4411d8:	mov	w20, w0
  4411dc:	cbz	w20, 442c98 <ASN1_generate_nconf@plt+0x24328>
  4411e0:	ldr	w0, [sp, #276]
  4411e4:	cbnz	w0, 442c88 <ASN1_generate_nconf@plt+0x24318>
  4411e8:	cmp	w20, #0x0
  4411ec:	b.le	4414d8 <ASN1_generate_nconf@plt+0x22b68>
  4411f0:	ldrb	w0, [x27]
  4411f4:	ldr	w1, [sp, #116]
  4411f8:	cmp	w0, #0x51
  4411fc:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  441200:	b.ne	4414d8 <ASN1_generate_nconf@plt+0x22b68>  // b.any
  441204:	cmp	w0, #0x52
  441208:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  44120c:	b.ne	4414ac <ASN1_generate_nconf@plt+0x22b3c>  // b.any
  441210:	and	w0, w0, #0xffffffdf
  441214:	cmp	w0, #0x4b
  441218:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  44121c:	b.ne	441474 <ASN1_generate_nconf@plt+0x22b04>  // b.any
  441220:	mov	w25, #0x0                   	// #0
  441224:	mov	w21, #0x1                   	// #1
  441228:	str	wzr, [sp, #272]
  44122c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  441230:	cbnz	w0, 441294 <ASN1_generate_nconf@plt+0x22924>
  441234:	cmp	w1, #0x0
  441238:	b.le	441274 <ASN1_generate_nconf@plt+0x22904>
  44123c:	mov	w26, #0x0                   	// #0
  441240:	mov	w28, #0x1                   	// #1
  441244:	str	w1, [sp, #300]
  441248:	str	wzr, [sp, #312]
  44124c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  441250:	ldr	x0, [x23]
  441254:	orr	w28, w25, w21
  441258:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44125c:	add	x1, x1, #0x8d8
  441260:	bl	419740 <BIO_printf@plt>
  441264:	cbz	w28, 441300 <ASN1_generate_nconf@plt+0x22990>
  441268:	mov	w26, w28
  44126c:	mov	w28, #0x0                   	// #0
  441270:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  441274:	ldr	x0, [sp, #248]
  441278:	str	x0, [sp, #152]
  44127c:	ldr	x0, [sp, #256]
  441280:	mov	w27, #0x1                   	// #1
  441284:	ldr	w28, [sp, #104]
  441288:	str	x0, [sp, #144]
  44128c:	ldr	x26, [sp, #224]
  441290:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  441294:	cmp	w0, #0x1
  441298:	b.ne	4406d4 <ASN1_generate_nconf@plt+0x21d64>  // b.any
  44129c:	ldr	x0, [sp, #248]
  4412a0:	str	x0, [sp, #152]
  4412a4:	ldr	x0, [sp, #256]
  4412a8:	str	x0, [sp, #144]
  4412ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4412b0:	ldr	w28, [sp, #104]
  4412b4:	mov	w27, #0x1                   	// #1
  4412b8:	ldr	x0, [x0, #152]
  4412bc:	ldr	x26, [sp, #224]
  4412c0:	ldr	x21, [sp, #264]
  4412c4:	bl	41e7f0 <ERR_print_errors@plt>
  4412c8:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  4412cc:	cmp	w0, #0x6
  4412d0:	b.eq	44137c <ASN1_generate_nconf@plt+0x22a0c>  // b.none
  4412d4:	b.le	44132c <ASN1_generate_nconf@plt+0x229bc>
  4412d8:	cmp	w0, #0x9
  4412dc:	b.ne	441320 <ASN1_generate_nconf@plt+0x229b0>  // b.any
  4412e0:	ldr	x0, [x23]
  4412e4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4412e8:	add	x1, x1, #0x8b8
  4412ec:	orr	w28, w25, w21
  4412f0:	bl	419740 <BIO_printf@plt>
  4412f4:	mov	x0, x22
  4412f8:	bl	45e810 <ASN1_generate_nconf@plt+0x3fea0>
  4412fc:	cbnz	w28, 441268 <ASN1_generate_nconf@plt+0x228f8>
  441300:	mov	w26, #0x1                   	// #1
  441304:	mov	w25, #0x0                   	// #0
  441308:	mov	w21, w26
  44130c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  441310:	ldr	x0, [x23]
  441314:	ldr	x1, [sp, #360]
  441318:	bl	419740 <BIO_printf@plt>
  44131c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  441320:	cmp	w0, #0xa
  441324:	b.eq	44129c <ASN1_generate_nconf@plt+0x2292c>  // b.none
  441328:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  44132c:	cmp	w0, #0x5
  441330:	b.ne	4406d4 <ASN1_generate_nconf@plt+0x21d64>  // b.any
  441334:	ldr	x0, [sp, #248]
  441338:	str	x0, [sp, #152]
  44133c:	ldr	x0, [sp, #256]
  441340:	str	x0, [sp, #144]
  441344:	ldr	w28, [sp, #104]
  441348:	ldr	x26, [sp, #224]
  44134c:	bl	41bcb0 <__errno_location@plt>
  441350:	mov	x1, x0
  441354:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441358:	ldr	x21, [sp, #264]
  44135c:	ldr	w27, [x1]
  441360:	ldr	w1, [sp, #460]
  441364:	ldr	x0, [x0, #152]
  441368:	cbz	w1, 4413b4 <ASN1_generate_nconf@plt+0x22a44>
  44136c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441370:	add	x1, x1, #0x8f8
  441374:	bl	41a980 <BIO_puts@plt>
  441378:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  44137c:	ldr	x0, [sp, #248]
  441380:	str	x0, [sp, #152]
  441384:	ldr	x0, [sp, #256]
  441388:	str	x0, [sp, #144]
  44138c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441390:	ldr	w28, [sp, #104]
  441394:	ldr	w27, [sp, #320]
  441398:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44139c:	ldr	x0, [x0, #2480]
  4413a0:	add	x1, x1, #0x928
  4413a4:	ldr	x26, [sp, #224]
  4413a8:	ldr	x21, [sp, #264]
  4413ac:	bl	419740 <BIO_printf@plt>
  4413b0:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  4413b4:	mov	w2, w27
  4413b8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4413bc:	add	x1, x1, #0x918
  4413c0:	bl	419740 <BIO_printf@plt>
  4413c4:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  4413c8:	ldr	x0, [sp, #248]
  4413cc:	str	x0, [sp, #152]
  4413d0:	ldr	x0, [sp, #256]
  4413d4:	str	x0, [sp, #144]
  4413d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4413dc:	ldr	w28, [sp, #104]
  4413e0:	mov	w27, #0x1                   	// #1
  4413e4:	ldr	x20, [x0, #152]
  4413e8:	bl	41bcb0 <__errno_location@plt>
  4413ec:	mov	x2, x0
  4413f0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4413f4:	mov	x0, x20
  4413f8:	add	x1, x1, #0x840
  4413fc:	ldr	x26, [sp, #224]
  441400:	ldr	w2, [x2]
  441404:	ldr	x21, [sp, #264]
  441408:	bl	419740 <BIO_printf@plt>
  44140c:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  441410:	mov	w1, #0x1000                	// #4096
  441414:	mov	x0, x27
  441418:	bl	45cd90 <ASN1_generate_nconf@plt+0x3e420>
  44141c:	mov	w20, w0
  441420:	mov	w1, #0x0                   	// #0
  441424:	mov	x0, #0x0                   	// #0
  441428:	b	44143c <ASN1_generate_nconf@plt+0x22acc>
  44142c:	ldrb	w2, [x27, x0]
  441430:	add	x0, x0, #0x1
  441434:	cmp	w2, #0xa
  441438:	cinc	w1, w1, eq  // eq = none
  44143c:	cmp	w20, w0
  441440:	b.gt	44142c <ASN1_generate_nconf@plt+0x22abc>
  441444:	sub	w0, w20, #0x1
  441448:	mov	w5, #0xd                   	// #13
  44144c:	sxtw	x0, w0
  441450:	mov	w2, w0
  441454:	tbnz	w0, #31, 4411dc <ASN1_generate_nconf@plt+0x2286c>
  441458:	add	w3, w1, w0
  44145c:	ldrb	w4, [x27, x0]
  441460:	cmp	w4, #0xa
  441464:	strb	w4, [x27, w3, sxtw]
  441468:	b.eq	442cb0 <ASN1_generate_nconf@plt+0x24340>  // b.none
  44146c:	sub	x0, x0, #0x1
  441470:	b	441450 <ASN1_generate_nconf@plt+0x22ae0>
  441474:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441478:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44147c:	add	x1, x1, #0x940
  441480:	mov	w25, #0x0                   	// #0
  441484:	ldr	x0, [x0, #152]
  441488:	mov	w20, #0x0                   	// #0
  44148c:	mov	w21, #0x1                   	// #1
  441490:	bl	419740 <BIO_printf@plt>
  441494:	ldrb	w1, [x27]
  441498:	mov	x0, x22
  44149c:	cmp	w1, #0x4b
  4414a0:	cset	w1, eq  // eq = none
  4414a4:	bl	41acc0 <SSL_key_update@plt>
  4414a8:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  4414ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4414b0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4414b4:	add	x1, x1, #0x930
  4414b8:	mov	w25, #0x0                   	// #0
  4414bc:	ldr	x0, [x0, #152]
  4414c0:	mov	w20, #0x0                   	// #0
  4414c4:	mov	w21, #0x1                   	// #1
  4414c8:	bl	419740 <BIO_printf@plt>
  4414cc:	mov	x0, x22
  4414d0:	bl	41c400 <SSL_renegotiate@plt>
  4414d4:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  4414d8:	ldr	x0, [sp, #248]
  4414dc:	str	x0, [sp, #152]
  4414e0:	ldr	x0, [sp, #256]
  4414e4:	str	x0, [sp, #144]
  4414e8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4414ec:	ldr	w28, [sp, #104]
  4414f0:	ldr	w27, [sp, #320]
  4414f4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4414f8:	ldr	x0, [x0, #152]
  4414fc:	add	x1, x1, #0x8b0
  441500:	ldr	x26, [sp, #224]
  441504:	ldr	x21, [sp, #264]
  441508:	bl	419740 <BIO_printf@plt>
  44150c:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  441510:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441514:	mov	w27, #0x1                   	// #1
  441518:	ldr	x19, [x0, #152]
  44151c:	bl	41bcb0 <__errno_location@plt>
  441520:	mov	x2, x0
  441524:	ldr	w28, [sp, #104]
  441528:	mov	x0, x19
  44152c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441530:	add	x1, x1, #0x158
  441534:	ldr	w2, [x2]
  441538:	ldr	x26, [sp, #224]
  44153c:	bl	419740 <BIO_printf@plt>
  441540:	ldr	w0, [sp, #652]
  441544:	bl	41c050 <BIO_closesocket@plt>
  441548:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  44154c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441550:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441554:	ldr	x2, [x23, #72]
  441558:	add	x1, x1, #0x110
  44155c:	ldr	x0, [x0, #152]
  441560:	mov	w27, #0x1                   	// #1
  441564:	bl	419740 <BIO_printf@plt>
  441568:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  44156c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441570:	add	x1, x1, #0xfd0
  441574:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441578:	ldr	x0, [x19, #152]
  44157c:	mov	w27, #0x1                   	// #1
  441580:	bl	419740 <BIO_printf@plt>
  441584:	ldr	x0, [x19, #152]
  441588:	bl	41e7f0 <ERR_print_errors@plt>
  44158c:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  441590:	ldr	x2, [sp, #344]
  441594:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441598:	add	x1, x1, #0xfb0
  44159c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4415a0:	ldr	x0, [x19, #152]
  4415a4:	mov	w27, #0x1                   	// #1
  4415a8:	bl	419740 <BIO_printf@plt>
  4415ac:	ldr	x0, [x19, #152]
  4415b0:	bl	41e7f0 <ERR_print_errors@plt>
  4415b4:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  4415b8:	mov	w1, #0x1                   	// #1
  4415bc:	bl	41ae50 <SSL_set_post_handshake_auth@plt>
  4415c0:	b	44034c <ASN1_generate_nconf@plt+0x219dc>
  4415c4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4415c8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4415cc:	add	x1, x1, #0xfe8
  4415d0:	b	441578 <ASN1_generate_nconf@plt+0x22c08>
  4415d4:	ldr	x0, [sp, #688]
  4415d8:	str	x0, [sp, #264]
  4415dc:	mov	x19, x0
  4415e0:	cbz	x0, 441784 <ASN1_generate_nconf@plt+0x22e14>
  4415e4:	bl	41e440 <strlen@plt>
  4415e8:	mov	x6, x0
  4415ec:	mov	x3, x19
  4415f0:	sub	x9, x0, #0x1
  4415f4:	mov	w7, #0x0                   	// #0
  4415f8:	mov	w1, #0x1                   	// #1
  4415fc:	mov	x0, #0x0                   	// #0
  441600:	mov	x2, #0x0                   	// #0
  441604:	mov	w8, #0x2d                  	// #45
  441608:	cmp	x0, #0x3e
  44160c:	ccmp	x6, x2, #0x0, ls  // ls = plast
  441610:	b.ls	44176c <ASN1_generate_nconf@plt+0x22dfc>  // b.plast
  441614:	ldrb	w4, [x3]
  441618:	and	w5, w4, #0xffffffdf
  44161c:	cmp	w4, #0x5f
  441620:	sub	w5, w5, #0x41
  441624:	and	w5, w5, #0xff
  441628:	ccmp	w5, #0x19, #0x0, ne  // ne = any
  44162c:	b.ls	441794 <ASN1_generate_nconf@plt+0x22e24>  // b.plast
  441630:	sub	w5, w4, #0x30
  441634:	and	w5, w5, #0xff
  441638:	cmp	w5, #0x9
  44163c:	b.ls	441764 <ASN1_generate_nconf@plt+0x22df4>  // b.plast
  441640:	cbz	x2, 4403e4 <ASN1_generate_nconf@plt+0x21a74>
  441644:	cmp	x2, x9
  441648:	b.cs	4403e4 <ASN1_generate_nconf@plt+0x21a74>  // b.hs, b.nlast
  44164c:	cmp	w4, #0x2d
  441650:	b.eq	441764 <ASN1_generate_nconf@plt+0x22df4>  // b.none
  441654:	cmp	w4, #0x2e
  441658:	b.ne	4403e4 <ASN1_generate_nconf@plt+0x21a74>  // b.any
  44165c:	ldrb	w0, [x3, #1]
  441660:	cmp	w0, #0x2e
  441664:	b.eq	4403e4 <ASN1_generate_nconf@plt+0x21a74>  // b.none
  441668:	ldurb	w4, [x3, #-1]
  44166c:	cmp	w4, #0x2d
  441670:	ccmp	w0, w8, #0x4, ne  // ne = any
  441674:	b.eq	4403e4 <ASN1_generate_nconf@plt+0x21a74>  // b.none
  441678:	mov	x0, #0x0                   	// #0
  44167c:	mov	w7, #0x1                   	// #1
  441680:	add	x2, x2, #0x1
  441684:	add	x3, x3, #0x1
  441688:	b	441608 <ASN1_generate_nconf@plt+0x22c98>
  44168c:	ldr	x1, [sp, #280]
  441690:	mov	x0, x22
  441694:	bl	41b560 <SSL_dane_enable@plt>
  441698:	cmp	w0, #0x0
  44169c:	b.le	4417ec <ASN1_generate_nconf@plt+0x22e7c>
  4416a0:	ldr	x0, [sp, #168]
  4416a4:	cbz	x0, 4417cc <ASN1_generate_nconf@plt+0x22e5c>
  4416a8:	ldr	x0, [sp, #168]
  4416ac:	mov	w20, #0x0                   	// #0
  4416b0:	mov	w21, #0x0                   	// #0
  4416b4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4416b8:	str	w0, [sp, #224]
  4416bc:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4416c0:	add	x0, x1, #0xe70
  4416c4:	str	x0, [sp, #232]
  4416c8:	ldr	w0, [sp, #224]
  4416cc:	cmp	w0, w20
  4416d0:	b.le	441800 <ASN1_generate_nconf@plt+0x22e90>
  4416d4:	ldr	x0, [sp, #168]
  4416d8:	mov	w1, w20
  4416dc:	bl	419630 <OPENSSL_sk_value@plt>
  4416e0:	mov	x25, x0
  4416e4:	ldr	x0, [sp, #232]
  4416e8:	mov	x5, #0x0                   	// #0
  4416ec:	str	x25, [sp, #752]
  4416f0:	add	x2, x0, #0x10
  4416f4:	mov	x19, x2
  4416f8:	b	441718 <ASN1_generate_nconf@plt+0x22da8>
  4416fc:	ldr	x2, [x19, #16]
  441700:	add	x0, sp, #0x2f0
  441704:	blr	x2
  441708:	mov	x5, x0
  44170c:	cmp	x0, #0x0
  441710:	b.le	4417a0 <ASN1_generate_nconf@plt+0x22e30>
  441714:	add	x19, x19, #0x18
  441718:	ldr	x1, [x19]
  44171c:	cbnz	x1, 4416fc <ASN1_generate_nconf@plt+0x22d8c>
  441720:	ldrb	w3, [x23, #88]
  441724:	mov	x0, x22
  441728:	ldrb	w2, [x23, #89]
  44172c:	ldrb	w1, [x23, #90]
  441730:	ldr	x4, [x23, #80]
  441734:	bl	41a630 <SSL_dane_tlsa_add@plt>
  441738:	mov	w19, w0
  44173c:	ldr	x0, [x23, #80]
  441740:	mov	x1, x24
  441744:	mov	w2, #0x216                 	// #534
  441748:	bl	41b1e0 <CRYPTO_free@plt>
  44174c:	cmp	w19, #0x0
  441750:	cbz	w19, 441868 <ASN1_generate_nconf@plt+0x22ef8>
  441754:	b.lt	44183c <ASN1_generate_nconf@plt+0x22ecc>  // b.tstop
  441758:	add	w21, w21, #0x1
  44175c:	add	w20, w20, #0x1
  441760:	b	4416c8 <ASN1_generate_nconf@plt+0x22d58>
  441764:	add	x0, x0, #0x1
  441768:	b	441680 <ASN1_generate_nconf@plt+0x22d10>
  44176c:	cmp	x0, #0x3f
  441770:	eor	w1, w1, #0x1
  441774:	csel	w0, w1, wzr, ne  // ne = any
  441778:	tst	w0, w7
  44177c:	b.ne	4403cc <ASN1_generate_nconf@plt+0x21a5c>  // b.any
  441780:	b	4403e4 <ASN1_generate_nconf@plt+0x21a74>
  441784:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  441788:	add	x0, x0, #0x820
  44178c:	str	x0, [sp, #264]
  441790:	b	4403cc <ASN1_generate_nconf@plt+0x21a5c>
  441794:	add	x0, x0, #0x1
  441798:	mov	w1, #0x0                   	// #0
  44179c:	b	441680 <ASN1_generate_nconf@plt+0x22d10>
  4417a0:	mov	x2, x19
  4417a4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4417a8:	mov	x4, x25
  4417ac:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4417b0:	ldr	x0, [x19, #152]
  4417b4:	add	x1, x1, #0x68
  4417b8:	ldr	x3, [x2, #8]
  4417bc:	add	w20, w20, #0x1
  4417c0:	ldr	x2, [x23, #72]
  4417c4:	bl	419740 <BIO_printf@plt>
  4417c8:	b	4416c8 <ASN1_generate_nconf@plt+0x22d58>
  4417cc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4417d0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4417d4:	ldr	x2, [x23, #72]
  4417d8:	add	x1, x1, #0x18
  4417dc:	ldr	x0, [x0, #152]
  4417e0:	mov	w27, #0x1                   	// #1
  4417e4:	bl	419740 <BIO_printf@plt>
  4417e8:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  4417ec:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4417f0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4417f4:	add	x1, x1, #0xf80
  4417f8:	ldr	x2, [x23, #72]
  4417fc:	b	4415a0 <ASN1_generate_nconf@plt+0x22c30>
  441800:	cbz	w21, 44181c <ASN1_generate_nconf@plt+0x22eac>
  441804:	ldr	w0, [sp, #104]
  441808:	cbz	w0, 4403f4 <ASN1_generate_nconf@plt+0x21a84>
  44180c:	mov	x0, x22
  441810:	mov	x1, #0x1                   	// #1
  441814:	bl	419c50 <SSL_dane_set_flags@plt>
  441818:	b	4403f4 <ASN1_generate_nconf@plt+0x21a84>
  44181c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441820:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441824:	ldr	x2, [x23, #72]
  441828:	add	x1, x1, #0xe8
  44182c:	ldr	x0, [x0, #152]
  441830:	mov	w27, #0x1                   	// #1
  441834:	bl	419740 <BIO_printf@plt>
  441838:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  44183c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441840:	add	w20, w20, #0x1
  441844:	ldr	x0, [x19, #152]
  441848:	bl	41e7f0 <ERR_print_errors@plt>
  44184c:	ldr	x0, [x19, #152]
  441850:	mov	x3, x25
  441854:	ldr	x2, [x23, #72]
  441858:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44185c:	add	x1, x1, #0xb8
  441860:	bl	419740 <BIO_printf@plt>
  441864:	b	4416c8 <ASN1_generate_nconf@plt+0x22d58>
  441868:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44186c:	add	w20, w20, #0x1
  441870:	ldr	x0, [x19, #152]
  441874:	bl	41e7f0 <ERR_print_errors@plt>
  441878:	ldr	x0, [x19, #152]
  44187c:	mov	x3, x25
  441880:	ldr	x2, [x23, #72]
  441884:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441888:	add	x1, x1, #0x90
  44188c:	bl	419740 <BIO_printf@plt>
  441890:	b	4416c8 <ASN1_generate_nconf@plt+0x22d58>
  441894:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441898:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44189c:	add	x1, x1, #0xe90
  4418a0:	ldr	x2, [sp, #312]
  4418a4:	b	4400b0 <ASN1_generate_nconf@plt+0x21740>
  4418a8:	ldr	x0, [x22, #2736]
  4418ac:	cbnz	x0, 43f42c <ASN1_generate_nconf@plt+0x20abc>
  4418b0:	ldr	x0, [x23, #16]
  4418b4:	cbz	x0, 43f43c <ASN1_generate_nconf@plt+0x20acc>
  4418b8:	b	43f42c <ASN1_generate_nconf@plt+0x20abc>
  4418bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4418c0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4418c4:	add	x1, x1, #0xe68
  4418c8:	ldr	x0, [x0, #2480]
  4418cc:	bl	419740 <BIO_printf@plt>
  4418d0:	b	43f3d4 <ASN1_generate_nconf@plt+0x20a64>
  4418d4:	ldr	x0, [sp, #312]
  4418d8:	cbnz	x0, 43f3ec <ASN1_generate_nconf@plt+0x20a7c>
  4418dc:	b	4418b0 <ASN1_generate_nconf@plt+0x22f40>
  4418e0:	ldr	x0, [sp, #96]
  4418e4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4418e8:	add	x1, x1, #0xc28
  4418ec:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  4418f0:	b	44017c <ASN1_generate_nconf@plt+0x2180c>
  4418f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4418f8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4418fc:	mov	w27, #0x1                   	// #1
  441900:	add	x1, x1, #0xf60
  441904:	ldr	x0, [x0, #152]
  441908:	bl	419740 <BIO_printf@plt>
  44190c:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441910:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441914:	mov	w1, #0x35                  	// #53
  441918:	adrp	x2, 43e000 <ASN1_generate_nconf@plt+0x1f690>
  44191c:	add	x2, x2, #0x8c8
  441920:	ldr	x3, [x19, #152]
  441924:	str	x3, [sp, #768]
  441928:	ldr	x19, [sp, #96]
  44192c:	mov	x0, x19
  441930:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  441934:	add	x3, sp, #0x300
  441938:	mov	x0, x19
  44193c:	mov	x2, #0x0                   	// #0
  441940:	mov	w1, #0x36                  	// #54
  441944:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441948:	b	440268 <ASN1_generate_nconf@plt+0x218f8>
  44194c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441950:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441954:	add	x1, x1, #0xf80
  441958:	ldr	x2, [x23, #72]
  44195c:	b	4400b0 <ASN1_generate_nconf@plt+0x21740>
  441960:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441964:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441968:	add	x1, x1, #0xca8
  44196c:	str	xzr, [sp, #96]
  441970:	ldr	x0, [x19, #152]
  441974:	str	xzr, [sp, #120]
  441978:	mov	w27, #0x1                   	// #1
  44197c:	bl	41a980 <BIO_puts@plt>
  441980:	ldr	x0, [x19, #152]
  441984:	bl	41e7f0 <ERR_print_errors@plt>
  441988:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  44198c:	ldr	w0, [x23, #8]
  441990:	cbz	w0, 44199c <ASN1_generate_nconf@plt+0x2302c>
  441994:	ldr	w0, [x23, #12]
  441998:	cbz	w0, 4419b0 <ASN1_generate_nconf@plt+0x23040>
  44199c:	mov	w0, #0x8001                	// #32769
  4419a0:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  4419a4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4419a8:	str	x0, [x1, #2480]
  4419ac:	b	43f27c <ASN1_generate_nconf@plt+0x2090c>
  4419b0:	bl	41aa00 <BIO_s_null@plt>
  4419b4:	bl	41b620 <BIO_new@plt>
  4419b8:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4419bc:	str	x0, [x1, #2480]
  4419c0:	ldr	x0, [sp, #184]
  4419c4:	cmp	x0, #0x0
  4419c8:	ldr	w0, [sp, #388]
  4419cc:	csel	w0, w0, wzr, eq  // eq = none
  4419d0:	cbz	w0, 43f27c <ASN1_generate_nconf@plt+0x2090c>
  4419d4:	mov	w0, #0x8001                	// #32769
  4419d8:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  4419dc:	str	x0, [sp, #184]
  4419e0:	b	43f27c <ASN1_generate_nconf@plt+0x2090c>
  4419e4:	mov	x1, x0
  4419e8:	ldr	x0, [sp, #96]
  4419ec:	bl	4634f8 <ASN1_generate_nconf@plt+0x44b88>
  4419f0:	b	43f2bc <ASN1_generate_nconf@plt+0x2094c>
  4419f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4419f8:	mov	w27, #0x1                   	// #1
  4419fc:	ldr	x0, [x0, #152]
  441a00:	bl	41e7f0 <ERR_print_errors@plt>
  441a04:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441a08:	ldr	x0, [sp, #96]
  441a0c:	mov	x3, #0x0                   	// #0
  441a10:	mov	x2, #0x100                 	// #256
  441a14:	mov	w1, #0x21                  	// #33
  441a18:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441a1c:	b	43f30c <ASN1_generate_nconf@plt+0x2099c>
  441a20:	ldr	x0, [sp, #96]
  441a24:	ldr	x1, [sp, #216]
  441a28:	bl	41bed0 <SSL_CTX_set1_param@plt>
  441a2c:	cbnz	w0, 43f304 <ASN1_generate_nconf@plt+0x20994>
  441a30:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441a34:	add	x1, x1, #0xcf8
  441a38:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441a3c:	ldr	x0, [x19, #152]
  441a40:	mov	w27, #0x1                   	// #1
  441a44:	bl	419740 <BIO_printf@plt>
  441a48:	ldr	x0, [x19, #152]
  441a4c:	bl	41e7f0 <ERR_print_errors@plt>
  441a50:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441a54:	ldrsw	x2, [sp, #248]
  441a58:	mov	x3, #0x0                   	// #0
  441a5c:	ldr	x0, [sp, #96]
  441a60:	mov	w1, #0x7c                  	// #124
  441a64:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441a68:	cbnz	x0, 43f2fc <ASN1_generate_nconf@plt+0x2098c>
  441a6c:	mov	w27, #0x1                   	// #1
  441a70:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441a74:	ldrsw	x2, [sp, #232]
  441a78:	mov	x3, #0x0                   	// #0
  441a7c:	ldr	x0, [sp, #96]
  441a80:	mov	w1, #0x7b                  	// #123
  441a84:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441a88:	cbnz	x0, 43f2f4 <ASN1_generate_nconf@plt+0x20984>
  441a8c:	mov	w27, #0x1                   	// #1
  441a90:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441a94:	mov	x2, x0
  441a98:	mov	x3, #0x0                   	// #0
  441a9c:	ldr	x0, [sp, #96]
  441aa0:	mov	w1, #0x7d                  	// #125
  441aa4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441aa8:	cbnz	x0, 43f31c <ASN1_generate_nconf@plt+0x209ac>
  441aac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441ab0:	ldr	w3, [sp, #368]
  441ab4:	ldr	x2, [x23, #72]
  441ab8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441abc:	ldr	x0, [x0, #152]
  441ac0:	add	x1, x1, #0xd58
  441ac4:	mov	w27, #0x1                   	// #1
  441ac8:	bl	419740 <BIO_printf@plt>
  441acc:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441ad0:	mov	x2, x0
  441ad4:	mov	x3, #0x0                   	// #0
  441ad8:	ldr	x0, [sp, #96]
  441adc:	mov	w1, #0x34                  	// #52
  441ae0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441ae4:	cbnz	x0, 43f314 <ASN1_generate_nconf@plt+0x209a4>
  441ae8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441aec:	ldr	w3, [sp, #360]
  441af0:	ldr	x2, [x23, #72]
  441af4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441af8:	ldr	x0, [x0, #152]
  441afc:	add	x1, x1, #0xd18
  441b00:	mov	w27, #0x1                   	// #1
  441b04:	bl	419740 <BIO_printf@plt>
  441b08:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441b0c:	mov	x2, x0
  441b10:	mov	x3, #0x0                   	// #0
  441b14:	ldr	x0, [sp, #96]
  441b18:	mov	w1, #0x7e                  	// #126
  441b1c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441b20:	cbnz	x0, 43f324 <ASN1_generate_nconf@plt+0x209b4>
  441b24:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441b28:	ldr	w3, [sp, #376]
  441b2c:	ldr	x2, [x23, #72]
  441b30:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441b34:	ldr	x0, [x0, #152]
  441b38:	add	x1, x1, #0xd98
  441b3c:	mov	w27, #0x1                   	// #1
  441b40:	bl	419740 <BIO_printf@plt>
  441b44:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441b48:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441b4c:	ldr	w3, [sp, #300]
  441b50:	ldr	x2, [x23, #72]
  441b54:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441b58:	ldr	x0, [x0, #152]
  441b5c:	add	x1, x1, #0xdc8
  441b60:	mov	w27, #0x1                   	// #1
  441b64:	bl	419740 <BIO_printf@plt>
  441b68:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441b6c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441b70:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441b74:	add	x1, x1, #0xe08
  441b78:	b	441a3c <ASN1_generate_nconf@plt+0x230cc>
  441b7c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441b80:	mov	x0, x22
  441b84:	adrp	x1, 41c000 <RSA_public_decrypt@plt>
  441b88:	add	x1, x1, #0x6e0
  441b8c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  441b90:	mov	w27, #0x1                   	// #1
  441b94:	ldr	x0, [x19, #152]
  441b98:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441b9c:	add	x1, x1, #0xe28
  441ba0:	bl	419740 <BIO_printf@plt>
  441ba4:	ldr	x0, [x19, #152]
  441ba8:	bl	41e7f0 <ERR_print_errors@plt>
  441bac:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441bb0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441bb4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441bb8:	add	x1, x1, #0xe40
  441bbc:	mov	w27, #0x1                   	// #1
  441bc0:	ldr	x0, [x19, #152]
  441bc4:	bl	41a980 <BIO_puts@plt>
  441bc8:	ldr	x0, [x19, #152]
  441bcc:	bl	41e7f0 <ERR_print_errors@plt>
  441bd0:	ldr	x0, [sp, #352]
  441bd4:	bl	41c930 <ENGINE_free@plt>
  441bd8:	b	43eca4 <ASN1_generate_nconf@plt+0x20334>
  441bdc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  441be0:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441be4:	add	x1, x1, #0xed0
  441be8:	b	441a3c <ASN1_generate_nconf@plt+0x230cc>
  441bec:	cmp	w19, #0xd
  441bf0:	b.eq	44235c <ASN1_generate_nconf@plt+0x239ec>  // b.none
  441bf4:	b.le	44248c <ASN1_generate_nconf@plt+0x23b1c>
  441bf8:	cmp	w19, #0xe
  441bfc:	b.eq	4421f8 <ASN1_generate_nconf@plt+0x23888>  // b.none
  441c00:	cmp	w19, #0xf
  441c04:	b.ne	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.any
  441c08:	mov	x0, #0xffffffffffffffff    	// #-1
  441c0c:	str	x0, [sp, #728]
  441c10:	bl	41bec0 <BIO_s_mem@plt>
  441c14:	bl	41b620 <BIO_new@plt>
  441c18:	mov	x20, x0
  441c1c:	mov	x0, #0x0                   	// #0
  441c20:	bl	41bfe0 <NCONF_new@plt>
  441c24:	mov	x19, x0
  441c28:	cbz	x0, 4421e0 <ASN1_generate_nconf@plt+0x23870>
  441c2c:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  441c30:	add	x1, x1, #0xe70
  441c34:	add	x1, x1, #0x90
  441c38:	mov	x0, x20
  441c3c:	bl	41a980 <BIO_puts@plt>
  441c40:	add	x2, sp, #0x2d8
  441c44:	mov	x1, x20
  441c48:	mov	x0, x19
  441c4c:	bl	41d580 <NCONF_load_bio@plt>
  441c50:	cmp	w0, #0x0
  441c54:	b.le	4421a0 <ASN1_generate_nconf@plt+0x23830>
  441c58:	mov	x0, x20
  441c5c:	bl	41df00 <BIO_free@plt>
  441c60:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  441c64:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  441c68:	mov	x0, x19
  441c6c:	add	x2, x2, #0x2a8
  441c70:	add	x1, x1, #0x2b0
  441c74:	bl	41d030 <NCONF_get_string@plt>
  441c78:	cbz	x0, 442174 <ASN1_generate_nconf@plt+0x23804>
  441c7c:	mov	x1, x19
  441c80:	bl	41e970 <ASN1_generate_nconf@plt>
  441c84:	mov	x20, x0
  441c88:	cbz	x0, 442148 <ASN1_generate_nconf@plt+0x237d8>
  441c8c:	mov	x0, x19
  441c90:	bl	419f60 <NCONF_free@plt>
  441c94:	ldr	x1, [x20, #8]
  441c98:	mov	x0, x21
  441c9c:	ldr	w2, [x1]
  441ca0:	ldr	x1, [x1, #8]
  441ca4:	bl	41cb90 <BIO_write@plt>
  441ca8:	mov	x3, #0x0                   	// #0
  441cac:	mov	x2, #0x0                   	// #0
  441cb0:	mov	w1, #0xb                   	// #11
  441cb4:	mov	x0, x21
  441cb8:	bl	41de90 <BIO_ctrl@plt>
  441cbc:	mov	x0, x20
  441cc0:	bl	41a060 <ASN1_TYPE_free@plt>
  441cc4:	mov	x1, x25
  441cc8:	mov	x0, x21
  441ccc:	mov	w2, #0x2000                	// #8192
  441cd0:	bl	41cf00 <BIO_read@plt>
  441cd4:	sxtw	x4, w0
  441cd8:	tbnz	w4, #31, 442124 <ASN1_generate_nconf@plt+0x237b4>
  441cdc:	add	x20, sp, #0x2e0
  441ce0:	add	x3, sp, #0x29c
  441ce4:	add	x2, sp, #0x298
  441ce8:	mov	x0, x20
  441cec:	add	x19, x25, w4, sxtw
  441cf0:	add	x1, sp, #0x2e8
  441cf4:	str	x25, [sp, #736]
  441cf8:	bl	41ca00 <ASN1_get_object@plt>
  441cfc:	cmp	w0, #0x20
  441d00:	b.ne	442104 <ASN1_generate_nconf@plt+0x23794>  // b.any
  441d04:	ldr	w0, [sp, #664]
  441d08:	cmp	w0, #0x10
  441d0c:	b.ne	442104 <ASN1_generate_nconf@plt+0x23794>  // b.any
  441d10:	ldr	x0, [sp, #736]
  441d14:	ldr	x4, [sp, #744]
  441d18:	sub	x0, x19, x0
  441d1c:	cmp	x0, x4
  441d20:	b.lt	442104 <ASN1_generate_nconf@plt+0x23794>  // b.tstop
  441d24:	add	x3, sp, #0x29c
  441d28:	add	x2, sp, #0x298
  441d2c:	add	x1, sp, #0x2e8
  441d30:	mov	x0, x20
  441d34:	bl	41ca00 <ASN1_get_object@plt>
  441d38:	cbnz	w0, 4420e4 <ASN1_generate_nconf@plt+0x23774>
  441d3c:	ldr	w0, [sp, #664]
  441d40:	cmp	w0, #0x2
  441d44:	b.ne	4420e4 <ASN1_generate_nconf@plt+0x23774>  // b.any
  441d48:	ldr	x0, [sp, #736]
  441d4c:	ldr	x1, [sp, #744]
  441d50:	sub	x2, x19, x0
  441d54:	cmp	x2, x1
  441d58:	b.lt	4420e4 <ASN1_generate_nconf@plt+0x23774>  // b.tstop
  441d5c:	add	x0, x0, x1
  441d60:	add	x3, sp, #0x29c
  441d64:	sub	x4, x19, x0
  441d68:	add	x2, sp, #0x298
  441d6c:	add	x1, sp, #0x2e8
  441d70:	str	x0, [sp, #736]
  441d74:	mov	x0, x20
  441d78:	bl	41ca00 <ASN1_get_object@plt>
  441d7c:	cmp	w0, #0x20
  441d80:	b.ne	442060 <ASN1_generate_nconf@plt+0x236f0>  // b.any
  441d84:	ldr	w0, [sp, #668]
  441d88:	cmp	w0, #0x40
  441d8c:	b.ne	442060 <ASN1_generate_nconf@plt+0x236f0>  // b.any
  441d90:	ldr	w0, [sp, #664]
  441d94:	cmp	w0, #0x18
  441d98:	b.ne	442060 <ASN1_generate_nconf@plt+0x236f0>  // b.any
  441d9c:	ldr	x4, [sp, #736]
  441da0:	add	x3, sp, #0x29c
  441da4:	add	x2, sp, #0x298
  441da8:	mov	x0, x20
  441dac:	add	x1, sp, #0x2e8
  441db0:	sub	x4, x19, x4
  441db4:	bl	41ca00 <ASN1_get_object@plt>
  441db8:	mov	w26, w0
  441dbc:	cbnz	w0, 442030 <ASN1_generate_nconf@plt+0x236c0>
  441dc0:	ldr	w0, [sp, #664]
  441dc4:	cmp	w0, #0xa
  441dc8:	b.ne	442030 <ASN1_generate_nconf@plt+0x236c0>  // b.any
  441dcc:	ldr	x1, [sp, #744]
  441dd0:	cbz	x1, 442030 <ASN1_generate_nconf@plt+0x236c0>
  441dd4:	ldr	x2, [sp, #736]
  441dd8:	sub	x19, x19, x2
  441ddc:	cmp	x1, x19
  441de0:	b.gt	442030 <ASN1_generate_nconf@plt+0x236c0>
  441de4:	mov	x0, #0x0                   	// #0
  441de8:	b	441df8 <ASN1_generate_nconf@plt+0x23488>
  441dec:	ldrb	w3, [x2, x0]
  441df0:	add	x0, x0, #0x1
  441df4:	orr	w26, w3, w26, lsl #8
  441df8:	cmp	x1, x0
  441dfc:	b.gt	441dec <ASN1_generate_nconf@plt+0x2347c>
  441e00:	cmp	w26, #0x0
  441e04:	b.lt	442080 <ASN1_generate_nconf@plt+0x23710>  // b.tstop
  441e08:	b.eq	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.none
  441e0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441e10:	mov	w2, w26
  441e14:	ldr	w28, [sp, #104]
  441e18:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441e1c:	ldr	x0, [x0, #152]
  441e20:	add	x1, x1, #0x798
  441e24:	ldr	x26, [sp, #224]
  441e28:	bl	419740 <BIO_printf@plt>
  441e2c:	b	440860 <ASN1_generate_nconf@plt+0x21ef0>
  441e30:	bl	41d230 <BIO_f_buffer@plt>
  441e34:	adrp	x28, 476000 <ASN1_generate_nconf@plt+0x57690>
  441e38:	bl	41b620 <BIO_new@plt>
  441e3c:	mov	x20, x0
  441e40:	mov	x1, x21
  441e44:	bl	41aae0 <BIO_push@plt>
  441e48:	mov	x0, x20
  441e4c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441e50:	add	x1, x1, #0x270
  441e54:	bl	419740 <BIO_printf@plt>
  441e58:	mov	x3, #0x0                   	// #0
  441e5c:	mov	x2, #0x0                   	// #0
  441e60:	mov	w1, #0xb                   	// #11
  441e64:	mov	x0, x20
  441e68:	add	x19, sp, #0x338
  441e6c:	bl	41de90 <BIO_ctrl@plt>
  441e70:	add	x28, x28, #0x4e0
  441e74:	mov	x0, x22
  441e78:	bl	41e310 <SSL_get_fd@plt>
  441e7c:	add	w0, w0, #0x1
  441e80:	str	w0, [sp, #280]
  441e84:	mov	x0, #0x0                   	// #0
  441e88:	str	wzr, [sp, #744]
  441e8c:	str	xzr, [x19, x0, lsl #3]
  441e90:	add	x0, x0, #0x1
  441e94:	cmp	x0, #0x10
  441e98:	b.ne	441e8c <ASN1_generate_nconf@plt+0x2351c>  // b.any
  441e9c:	mov	x0, x22
  441ea0:	bl	41e310 <SSL_get_fd@plt>
  441ea4:	mov	w1, w0
  441ea8:	mov	x0, x22
  441eac:	str	w1, [sp, #232]
  441eb0:	bl	41e310 <SSL_get_fd@plt>
  441eb4:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a690>
  441eb8:	ldr	w1, [sp, #232]
  441ebc:	mov	x3, #0x0                   	// #0
  441ec0:	ldr	q0, [x2, #1952]
  441ec4:	mov	w2, #0x40                  	// #64
  441ec8:	negs	w4, w1
  441ecc:	and	w1, w1, #0x3f
  441ed0:	sdiv	w0, w0, w2
  441ed4:	and	w4, w4, #0x3f
  441ed8:	csneg	w1, w1, w4, mi  // mi = first
  441edc:	mov	x4, #0x1                   	// #1
  441ee0:	mov	x2, #0x0                   	// #0
  441ee4:	str	q0, [sp, #752]
  441ee8:	lsl	x4, x4, x1
  441eec:	sbfiz	x0, x0, #3, #32
  441ef0:	mov	w1, #0x74                  	// #116
  441ef4:	ldr	x5, [x19, x0]
  441ef8:	orr	x4, x4, x5
  441efc:	str	x4, [x19, x0]
  441f00:	mov	x0, x20
  441f04:	bl	41de90 <BIO_ctrl@plt>
  441f08:	cbnz	x0, 441f24 <ASN1_generate_nconf@plt+0x235b4>
  441f0c:	mov	x0, x20
  441f10:	mov	x3, #0x0                   	// #0
  441f14:	mov	x2, #0x0                   	// #0
  441f18:	mov	w1, #0xa                   	// #10
  441f1c:	bl	41de90 <BIO_ctrl@plt>
  441f20:	cbz	w0, 442090 <ASN1_generate_nconf@plt+0x23720>
  441f24:	mov	x1, x25
  441f28:	mov	x0, x20
  441f2c:	mov	w2, #0x2000                	// #8192
  441f30:	bl	41b120 <BIO_gets@plt>
  441f34:	mov	w26, w0
  441f38:	cmp	w0, #0x0
  441f3c:	b.le	441f98 <ASN1_generate_nconf@plt+0x23628>
  441f40:	add	x2, sp, #0x2e8
  441f44:	mov	x1, x28
  441f48:	mov	x0, x25
  441f4c:	bl	41b3e0 <__isoc99_sscanf@plt>
  441f50:	cmp	w0, #0x1
  441f54:	b.ne	441f98 <ASN1_generate_nconf@plt+0x23628>  // b.any
  441f58:	ldr	w2, [sp, #744]
  441f5c:	mov	w0, #0x1a5                 	// #421
  441f60:	cmp	w2, #0x1c3
  441f64:	ccmp	w2, w0, #0x4, ne  // ne = any
  441f68:	b.ne	441f88 <ASN1_generate_nconf@plt+0x23618>  // b.any
  441f6c:	mov	x0, x25
  441f70:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441f74:	add	x1, x1, #0x220
  441f78:	str	w2, [sp, #232]
  441f7c:	bl	41b000 <strstr@plt>
  441f80:	ldr	w2, [sp, #232]
  441f84:	cbnz	x0, 441ff4 <ASN1_generate_nconf@plt+0x23684>
  441f88:	cmp	w2, #0x2b3
  441f8c:	b.eq	442010 <ASN1_generate_nconf@plt+0x236a0>  // b.none
  441f90:	cmp	w2, #0x29e
  441f94:	b.ne	441e84 <ASN1_generate_nconf@plt+0x23514>  // b.any
  441f98:	mov	x3, #0x0                   	// #0
  441f9c:	mov	x2, #0x0                   	// #0
  441fa0:	mov	w1, #0xb                   	// #11
  441fa4:	mov	x0, x20
  441fa8:	bl	41de90 <BIO_ctrl@plt>
  441fac:	mov	x0, x20
  441fb0:	bl	41c280 <BIO_pop@plt>
  441fb4:	mov	x0, x20
  441fb8:	bl	41df00 <BIO_free@plt>
  441fbc:	ldr	w0, [sp, #744]
  441fc0:	cmp	w0, #0x29e
  441fc4:	b.eq	44064c <ASN1_generate_nconf@plt+0x21cdc>  // b.none
  441fc8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441fcc:	ldr	w2, [sp, #240]
  441fd0:	ldr	w28, [sp, #104]
  441fd4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441fd8:	ldr	x0, [x0, #152]
  441fdc:	add	x1, x1, #0x528
  441fe0:	mov	w27, #0x1                   	// #1
  441fe4:	str	w2, [sp, #232]
  441fe8:	ldr	x26, [sp, #224]
  441fec:	bl	419740 <BIO_printf@plt>
  441ff0:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  441ff4:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  441ff8:	mov	x2, x25
  441ffc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442000:	add	x1, x1, #0x4e8
  442004:	ldr	x0, [x28, #152]
  442008:	bl	419740 <BIO_printf@plt>
  44200c:	b	441f98 <ASN1_generate_nconf@plt+0x23628>
  442010:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442014:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442018:	add	x1, x1, #0x508
  44201c:	ldr	x0, [x28, #152]
  442020:	bl	419740 <BIO_printf@plt>
  442024:	ldr	x0, [x28, #152]
  442028:	bl	41e7f0 <ERR_print_errors@plt>
  44202c:	b	441f98 <ASN1_generate_nconf@plt+0x23628>
  442030:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442034:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442038:	ldr	w28, [sp, #104]
  44203c:	add	x1, x1, #0x760
  442040:	ldr	x0, [x19, #152]
  442044:	ldr	x26, [sp, #224]
  442048:	bl	419740 <BIO_printf@plt>
  44204c:	ldr	x0, [x19, #152]
  442050:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442054:	add	x1, x1, #0x770
  442058:	bl	419740 <BIO_printf@plt>
  44205c:	b	440860 <ASN1_generate_nconf@plt+0x21ef0>
  442060:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442064:	ldr	w28, [sp, #104]
  442068:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44206c:	add	x1, x1, #0x748
  442070:	ldr	x0, [x19, #152]
  442074:	ldr	x26, [sp, #224]
  442078:	bl	419740 <BIO_printf@plt>
  44207c:	b	44204c <ASN1_generate_nconf@plt+0x236dc>
  442080:	ldr	w28, [sp, #104]
  442084:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442088:	ldr	x26, [sp, #224]
  44208c:	b	44204c <ASN1_generate_nconf@plt+0x236dc>
  442090:	mov	x0, x21
  442094:	mov	x3, #0x0                   	// #0
  442098:	mov	x2, #0x0                   	// #0
  44209c:	mov	w1, #0xa                   	// #10
  4420a0:	bl	41de90 <BIO_ctrl@plt>
  4420a4:	cbnz	w0, 441f24 <ASN1_generate_nconf@plt+0x235b4>
  4420a8:	ldr	w0, [sp, #280]
  4420ac:	add	x4, sp, #0x2f0
  4420b0:	mov	x1, x19
  4420b4:	mov	x3, #0x0                   	// #0
  4420b8:	mov	x2, #0x0                   	// #0
  4420bc:	bl	41ae70 <select@plt>
  4420c0:	cmp	w0, #0x0
  4420c4:	b.gt	441f24 <ASN1_generate_nconf@plt+0x235b4>
  4420c8:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4420cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4420d0:	mov	w2, #0x8                   	// #8
  4420d4:	add	x1, x1, #0x4b0
  4420d8:	ldr	x0, [x28, #152]
  4420dc:	bl	419740 <BIO_printf@plt>
  4420e0:	b	441f98 <ASN1_generate_nconf@plt+0x23628>
  4420e4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4420e8:	ldr	w28, [sp, #104]
  4420ec:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4420f0:	add	x1, x1, #0x738
  4420f4:	ldr	x0, [x19, #152]
  4420f8:	ldr	x26, [sp, #224]
  4420fc:	bl	419740 <BIO_printf@plt>
  442100:	b	44204c <ASN1_generate_nconf@plt+0x236dc>
  442104:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442108:	ldr	w28, [sp, #104]
  44210c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442110:	add	x1, x1, #0x718
  442114:	ldr	x0, [x19, #152]
  442118:	ldr	x26, [sp, #224]
  44211c:	bl	419740 <BIO_printf@plt>
  442120:	b	44204c <ASN1_generate_nconf@plt+0x236dc>
  442124:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442128:	ldr	w28, [sp, #104]
  44212c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442130:	mov	w27, #0x1                   	// #1
  442134:	ldr	x0, [x0, #152]
  442138:	add	x1, x1, #0x288
  44213c:	ldr	x26, [sp, #224]
  442140:	bl	419740 <BIO_printf@plt>
  442144:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  442148:	mov	x0, x19
  44214c:	ldr	w28, [sp, #104]
  442150:	ldr	x26, [sp, #224]
  442154:	bl	419f60 <NCONF_free@plt>
  442158:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44215c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442160:	mov	w27, #0x1                   	// #1
  442164:	add	x1, x1, #0x6f8
  442168:	ldr	x0, [x0, #152]
  44216c:	bl	419740 <BIO_printf@plt>
  442170:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  442174:	mov	x0, x19
  442178:	ldr	w28, [sp, #104]
  44217c:	ldr	x26, [sp, #224]
  442180:	bl	419f60 <NCONF_free@plt>
  442184:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442188:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44218c:	mov	w27, #0x1                   	// #1
  442190:	add	x1, x1, #0x6d8
  442194:	ldr	x0, [x0, #152]
  442198:	bl	419740 <BIO_printf@plt>
  44219c:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  4421a0:	ldr	w28, [sp, #104]
  4421a4:	mov	x0, x20
  4421a8:	ldr	x26, [sp, #224]
  4421ac:	bl	41df00 <BIO_free@plt>
  4421b0:	mov	x0, x19
  4421b4:	bl	419f60 <NCONF_free@plt>
  4421b8:	ldr	x2, [sp, #728]
  4421bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4421c0:	cmp	x2, #0x0
  4421c4:	b.le	442314 <ASN1_generate_nconf@plt+0x239a4>
  4421c8:	ldr	x0, [x0, #152]
  4421cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4421d0:	mov	w27, #0x1                   	// #1
  4421d4:	add	x1, x1, #0x6c0
  4421d8:	bl	419740 <BIO_printf@plt>
  4421dc:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  4421e0:	ldr	w28, [sp, #104]
  4421e4:	mov	x0, x20
  4421e8:	mov	w27, #0x1                   	// #1
  4421ec:	ldr	x26, [sp, #224]
  4421f0:	bl	41df00 <BIO_free@plt>
  4421f4:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  4421f8:	adrp	x26, 476000 <ASN1_generate_nconf@plt+0x57690>
  4421fc:	add	x26, x26, #0x690
  442200:	mov	w20, #0x0                   	// #0
  442204:	mov	w28, #0x1                   	// #1
  442208:	bl	41d230 <BIO_f_buffer@plt>
  44220c:	bl	41b620 <BIO_new@plt>
  442210:	mov	x19, x0
  442214:	mov	x1, x21
  442218:	bl	41aae0 <BIO_push@plt>
  44221c:	mov	x1, x25
  442220:	mov	x0, x19
  442224:	mov	w2, #0x2000                	// #8192
  442228:	bl	41b120 <BIO_gets@plt>
  44222c:	cmp	w0, #0x1
  442230:	b.le	442240 <ASN1_generate_nconf@plt+0x238d0>
  442234:	ldrb	w0, [x25]
  442238:	cmp	w0, #0x22
  44223c:	b.eq	44232c <ASN1_generate_nconf@plt+0x239bc>  // b.none
  442240:	mov	x3, #0x0                   	// #0
  442244:	mov	x2, #0x0                   	// #0
  442248:	mov	w1, #0xb                   	// #11
  44224c:	mov	x0, x19
  442250:	bl	41de90 <BIO_ctrl@plt>
  442254:	mov	x0, x19
  442258:	bl	41c280 <BIO_pop@plt>
  44225c:	mov	x0, x19
  442260:	bl	41df00 <BIO_free@plt>
  442264:	cbnz	w20, 44227c <ASN1_generate_nconf@plt+0x2390c>
  442268:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44226c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442270:	add	x1, x1, #0x230
  442274:	ldr	x0, [x28, #152]
  442278:	bl	419740 <BIO_printf@plt>
  44227c:	mov	x0, x21
  442280:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442284:	add	x1, x1, #0x270
  442288:	bl	419740 <BIO_printf@plt>
  44228c:	mov	x1, x25
  442290:	mov	x0, x21
  442294:	mov	w2, #0x2000                	// #8192
  442298:	bl	41cf00 <BIO_read@plt>
  44229c:	mov	w26, w0
  4422a0:	tbnz	w0, #31, 440be8 <ASN1_generate_nconf@plt+0x22278>
  4422a4:	strb	wzr, [x25, w0, sxtw]
  4422a8:	cmp	w0, #0x1
  4422ac:	b.le	442470 <ASN1_generate_nconf@plt+0x23b00>
  4422b0:	mov	x1, x25
  4422b4:	mov	x2, #0x2                   	// #2
  4422b8:	mov	x0, x27
  4422bc:	bl	41ab70 <strncpy@plt>
  4422c0:	mov	x0, x27
  4422c4:	bl	45ea40 <ASN1_generate_nconf@plt+0x400d0>
  4422c8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4422cc:	mov	x0, x27
  4422d0:	add	x1, x1, #0x6a0
  4422d4:	mov	x2, #0x2                   	// #2
  4422d8:	bl	41b450 <strncmp@plt>
  4422dc:	cbz	w0, 440648 <ASN1_generate_nconf@plt+0x21cd8>
  4422e0:	ldr	w28, [sp, #104]
  4422e4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4422e8:	ldr	x2, [sp, #144]
  4422ec:	add	x1, x1, #0x4e8
  4422f0:	ldr	x26, [sp, #224]
  4422f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4422f8:	ldr	w3, [sp, #240]
  4422fc:	add	x19, sp, #0x338
  442300:	ldr	x0, [x0, #152]
  442304:	mov	w27, #0x1                   	// #1
  442308:	str	w3, [sp, #232]
  44230c:	bl	419740 <BIO_printf@plt>
  442310:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442314:	ldr	x0, [x0, #152]
  442318:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44231c:	mov	w27, #0x1                   	// #1
  442320:	add	x1, x1, #0x6a8
  442324:	bl	419740 <BIO_printf@plt>
  442328:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  44232c:	mov	x0, x25
  442330:	bl	45ea40 <ASN1_generate_nconf@plt+0x400d0>
  442334:	mov	x1, x26
  442338:	mov	x0, x25
  44233c:	mov	x2, #0xa                   	// #10
  442340:	bl	41b450 <strncmp@plt>
  442344:	ldrb	w1, [x25]
  442348:	cmp	w0, #0x0
  44234c:	csel	w20, w20, w28, ne  // ne = any
  442350:	cmp	w1, #0x22
  442354:	b.eq	44221c <ASN1_generate_nconf@plt+0x238ac>  // b.none
  442358:	b	442240 <ASN1_generate_nconf@plt+0x238d0>
  44235c:	bl	41d230 <BIO_f_buffer@plt>
  442360:	adrp	x19, 476000 <ASN1_generate_nconf@plt+0x57690>
  442364:	bl	41b620 <BIO_new@plt>
  442368:	mov	x20, x0
  44236c:	mov	x1, x21
  442370:	bl	41aae0 <BIO_push@plt>
  442374:	mov	w2, #0x2000                	// #8192
  442378:	mov	x1, x25
  44237c:	mov	x0, x20
  442380:	bl	41b120 <BIO_gets@plt>
  442384:	mov	x0, x20
  442388:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44238c:	add	x1, x1, #0x660
  442390:	bl	419740 <BIO_printf@plt>
  442394:	mov	x0, x20
  442398:	mov	x3, #0x0                   	// #0
  44239c:	mov	x2, #0x0                   	// #0
  4423a0:	mov	w1, #0xb                   	// #11
  4423a4:	add	x19, x19, #0x220
  4423a8:	mov	w26, #0x0                   	// #0
  4423ac:	bl	41de90 <BIO_ctrl@plt>
  4423b0:	b	4423c0 <ASN1_generate_nconf@plt+0x23a50>
  4423b4:	ldrb	w0, [x25]
  4423b8:	cmp	w0, #0x2e
  4423bc:	b.eq	4423f4 <ASN1_generate_nconf@plt+0x23a84>  // b.none
  4423c0:	mov	w2, #0x2000                	// #8192
  4423c4:	mov	x1, x25
  4423c8:	mov	x0, x20
  4423cc:	bl	41b120 <BIO_gets@plt>
  4423d0:	mov	x1, x19
  4423d4:	mov	w28, w0
  4423d8:	mov	x0, x25
  4423dc:	bl	41b000 <strstr@plt>
  4423e0:	cmp	x0, #0x0
  4423e4:	mov	w3, #0x1                   	// #1
  4423e8:	csel	w26, w26, w3, eq  // eq = none
  4423ec:	cmp	w28, w3
  4423f0:	b.gt	4423b4 <ASN1_generate_nconf@plt+0x23a44>
  4423f4:	mov	x3, #0x0                   	// #0
  4423f8:	mov	x2, #0x0                   	// #0
  4423fc:	mov	w1, #0xb                   	// #11
  442400:	mov	x0, x20
  442404:	bl	41de90 <BIO_ctrl@plt>
  442408:	mov	x0, x20
  44240c:	bl	41c280 <BIO_pop@plt>
  442410:	mov	x0, x20
  442414:	bl	41df00 <BIO_free@plt>
  442418:	cbnz	w26, 442430 <ASN1_generate_nconf@plt+0x23ac0>
  44241c:	adrp	x28, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442420:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442424:	add	x1, x1, #0x230
  442428:	ldr	x0, [x28, #152]
  44242c:	bl	419740 <BIO_printf@plt>
  442430:	mov	x0, x21
  442434:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442438:	add	x1, x1, #0x270
  44243c:	bl	419740 <BIO_printf@plt>
  442440:	mov	x1, x25
  442444:	mov	x0, x21
  442448:	mov	w2, #0x2000                	// #8192
  44244c:	bl	41cf00 <BIO_read@plt>
  442450:	mov	w26, w0
  442454:	tbnz	w0, #31, 440be8 <ASN1_generate_nconf@plt+0x22278>
  442458:	strb	wzr, [x25, w0, sxtw]
  44245c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442460:	mov	x0, x25
  442464:	add	x1, x1, #0x670
  442468:	bl	41b000 <strstr@plt>
  44246c:	cbnz	x0, 440648 <ASN1_generate_nconf@plt+0x21cd8>
  442470:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442474:	ldr	w28, [sp, #104]
  442478:	add	x1, x1, #0x678
  44247c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442480:	ldr	x2, [sp, #144]
  442484:	ldr	x26, [sp, #224]
  442488:	b	4422f8 <ASN1_generate_nconf@plt+0x23988>
  44248c:	cmp	w19, #0xb
  442490:	b.eq	4426b0 <ASN1_generate_nconf@plt+0x23d40>  // b.none
  442494:	cmp	w19, #0xc
  442498:	b.eq	440e50 <ASN1_generate_nconf@plt+0x224e0>  // b.none
  44249c:	cmp	w19, #0xa
  4424a0:	b.ne	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.any
  4424a4:	mov	x1, x27
  4424a8:	mov	x0, x21
  4424ac:	mov	w2, #0x2000                	// #8192
  4424b0:	bl	41cf00 <BIO_read@plt>
  4424b4:	mov	w1, w0
  4424b8:	tbnz	w0, #31, 440c24 <ASN1_generate_nconf@plt+0x222b4>
  4424bc:	cmp	w0, #0x14
  4424c0:	b.le	442680 <ASN1_generate_nconf@plt+0x23d10>
  4424c4:	ldrb	w3, [x27]
  4424c8:	ldrb	w2, [x27, #1]
  4424cc:	ldrb	w0, [x27, #2]
  4424d0:	add	w3, w3, #0x4
  4424d4:	add	w2, w3, w2, lsl #8
  4424d8:	add	w0, w2, w0, lsl #16
  4424dc:	cmp	w0, w1
  4424e0:	b.ne	44256c <ASN1_generate_nconf@plt+0x23bfc>  // b.any
  4424e4:	ldrb	w0, [x27, #4]
  4424e8:	cmp	w0, #0xa
  4424ec:	b.ne	44253c <ASN1_generate_nconf@plt+0x23bcc>  // b.any
  4424f0:	mov	x2, #0x5                   	// #5
  4424f4:	ldrb	w3, [x27, x2]
  4424f8:	mov	w0, w2
  4424fc:	cbz	w3, 44259c <ASN1_generate_nconf@plt+0x23c2c>
  442500:	add	x2, x2, #0x1
  442504:	cmp	w1, w2
  442508:	b.gt	4424f4 <ASN1_generate_nconf@plt+0x23b84>
  44250c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442510:	ldr	w2, [sp, #240]
  442514:	ldr	w28, [sp, #104]
  442518:	add	x19, sp, #0x338
  44251c:	ldr	x0, [x0, #152]
  442520:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442524:	mov	w27, #0x1                   	// #1
  442528:	add	x1, x1, #0x5c8
  44252c:	str	w2, [sp, #232]
  442530:	ldr	x26, [sp, #224]
  442534:	bl	419740 <BIO_printf@plt>
  442538:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  44253c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442540:	ldr	w2, [sp, #240]
  442544:	ldr	w28, [sp, #104]
  442548:	add	x19, sp, #0x338
  44254c:	ldr	x0, [x0, #152]
  442550:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442554:	mov	w27, #0x1                   	// #1
  442558:	add	x1, x1, #0x598
  44255c:	str	w2, [sp, #232]
  442560:	ldr	x26, [sp, #224]
  442564:	bl	419740 <BIO_printf@plt>
  442568:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  44256c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442570:	ldr	w2, [sp, #240]
  442574:	ldr	w28, [sp, #104]
  442578:	add	x19, sp, #0x338
  44257c:	ldr	x0, [x0, #152]
  442580:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442584:	mov	w27, #0x1                   	// #1
  442588:	add	x1, x1, #0x570
  44258c:	str	w2, [sp, #232]
  442590:	ldr	x26, [sp, #224]
  442594:	bl	419740 <BIO_printf@plt>
  442598:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  44259c:	add	w2, w2, #0xf
  4425a0:	cmp	w2, w1
  4425a4:	b.ge	442650 <ASN1_generate_nconf@plt+0x23ce0>  // b.tcont
  4425a8:	add	w1, w0, #0xd
  4425ac:	add	w0, w0, #0xe
  4425b0:	ldrb	w1, [x27, w1, sxtw]
  4425b4:	cbnz	w1, 442620 <ASN1_generate_nconf@plt+0x23cb0>
  4425b8:	add	x0, x27, w0, sxtw
  4425bc:	ldrb	w0, [x0, #1]
  4425c0:	tbz	w0, #3, 4425f0 <ASN1_generate_nconf@plt+0x23c80>
  4425c4:	ldr	x0, [sp, #328]
  4425c8:	mov	w2, #0x24                  	// #36
  4425cc:	sub	x1, x0, #0x10
  4425d0:	mov	x0, x21
  4425d4:	bl	41cb90 <BIO_write@plt>
  4425d8:	mov	x0, x21
  4425dc:	mov	x3, #0x0                   	// #0
  4425e0:	mov	x2, #0x0                   	// #0
  4425e4:	mov	w1, #0xb                   	// #11
  4425e8:	bl	41de90 <BIO_ctrl@plt>
  4425ec:	b	440648 <ASN1_generate_nconf@plt+0x21cd8>
  4425f0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4425f4:	ldr	w2, [sp, #240]
  4425f8:	ldr	w28, [sp, #104]
  4425fc:	add	x19, sp, #0x338
  442600:	ldr	x0, [x0, #152]
  442604:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442608:	mov	w27, #0x1                   	// #1
  44260c:	add	x1, x1, #0x638
  442610:	str	w2, [sp, #232]
  442614:	ldr	x26, [sp, #224]
  442618:	bl	419740 <BIO_printf@plt>
  44261c:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442620:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442624:	ldr	w2, [sp, #240]
  442628:	ldr	w28, [sp, #104]
  44262c:	add	x19, sp, #0x338
  442630:	ldr	x0, [x0, #152]
  442634:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442638:	mov	w27, #0x1                   	// #1
  44263c:	add	x1, x1, #0x618
  442640:	str	w2, [sp, #232]
  442644:	ldr	x26, [sp, #224]
  442648:	bl	419740 <BIO_printf@plt>
  44264c:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442650:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442654:	ldr	w2, [sp, #240]
  442658:	ldr	w28, [sp, #104]
  44265c:	add	x19, sp, #0x338
  442660:	ldr	x0, [x0, #152]
  442664:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442668:	mov	w27, #0x1                   	// #1
  44266c:	add	x1, x1, #0x5e8
  442670:	str	w2, [sp, #232]
  442674:	ldr	x26, [sp, #224]
  442678:	bl	419740 <BIO_printf@plt>
  44267c:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442680:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442684:	ldr	w2, [sp, #240]
  442688:	ldr	w28, [sp, #104]
  44268c:	add	x19, sp, #0x338
  442690:	ldr	x0, [x0, #152]
  442694:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442698:	mov	w27, #0x1                   	// #1
  44269c:	add	x1, x1, #0x550
  4426a0:	str	w2, [sp, #232]
  4426a4:	ldr	x26, [sp, #224]
  4426a8:	bl	419740 <BIO_printf@plt>
  4426ac:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  4426b0:	ldr	x0, [sp, #328]
  4426b4:	mov	w2, #0x8                   	// #8
  4426b8:	add	x1, x0, #0x18
  4426bc:	mov	x0, x21
  4426c0:	bl	41cb90 <BIO_write@plt>
  4426c4:	mov	x3, #0x0                   	// #0
  4426c8:	mov	w1, w19
  4426cc:	mov	x2, #0x0                   	// #0
  4426d0:	mov	x0, x21
  4426d4:	bl	41de90 <BIO_ctrl@plt>
  4426d8:	mov	x1, x27
  4426dc:	mov	x0, x21
  4426e0:	mov	w2, #0x2000                	// #8192
  4426e4:	bl	41cf00 <BIO_read@plt>
  4426e8:	cmp	w0, #0x1
  4426ec:	b.ne	440858 <ASN1_generate_nconf@plt+0x21ee8>  // b.any
  4426f0:	ldrb	w1, [x27]
  4426f4:	cmp	w1, #0x53
  4426f8:	b.eq	440648 <ASN1_generate_nconf@plt+0x21cd8>  // b.none
  4426fc:	mov	w27, w0
  442700:	ldr	w0, [sp, #240]
  442704:	ldr	w28, [sp, #104]
  442708:	add	x19, sp, #0x338
  44270c:	str	w0, [sp, #232]
  442710:	ldr	x26, [sp, #224]
  442714:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442718:	mov	x0, x22
  44271c:	bl	41e310 <SSL_get_fd@plt>
  442720:	add	w0, w0, #0x1
  442724:	str	w0, [sp, #280]
  442728:	b	440584 <ASN1_generate_nconf@plt+0x21c14>
  44272c:	mov	x3, #0x0                   	// #0
  442730:	mov	x0, x22
  442734:	mov	x2, #0x1                   	// #1
  442738:	mov	w1, #0x41                  	// #65
  44273c:	bl	41dad0 <SSL_ctrl@plt>
  442740:	ldr	x19, [sp, #96]
  442744:	mov	w1, #0x3f                  	// #63
  442748:	adrp	x2, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  44274c:	add	x2, x2, #0x288
  442750:	mov	x0, x19
  442754:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  442758:	ldr	x3, [x23]
  44275c:	mov	x0, x19
  442760:	mov	x2, #0x0                   	// #0
  442764:	mov	w1, #0x40                  	// #64
  442768:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44276c:	b	440548 <ASN1_generate_nconf@plt+0x21bd8>
  442770:	mov	x0, x22
  442774:	mov	w1, #0x38                  	// #56
  442778:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  44277c:	add	x2, x2, #0xf0
  442780:	bl	419790 <SSL_callback_ctrl@plt>
  442784:	ldr	x3, [x23]
  442788:	mov	x0, x22
  44278c:	mov	x2, #0x0                   	// #0
  442790:	mov	w1, #0x39                  	// #57
  442794:	bl	41dad0 <SSL_ctrl@plt>
  442798:	b	440540 <ASN1_generate_nconf@plt+0x21bd0>
  44279c:	mov	x0, x22
  4427a0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4427a4:	add	x1, x1, #0xd80
  4427a8:	bl	41db70 <SSL_set_msg_callback@plt>
  4427ac:	ldr	x0, [sp, #184]
  4427b0:	cbz	x0, 442804 <ASN1_generate_nconf@plt+0x23e94>
  4427b4:	ldr	x3, [sp, #184]
  4427b8:	mov	x0, x22
  4427bc:	mov	x2, #0x0                   	// #0
  4427c0:	mov	w1, #0x10                  	// #16
  4427c4:	bl	41dad0 <SSL_ctrl@plt>
  4427c8:	b	440538 <ASN1_generate_nconf@plt+0x21bc8>
  4427cc:	mov	x0, x21
  4427d0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4427d4:	add	x1, x1, #0xb60
  4427d8:	bl	41aac0 <BIO_set_callback@plt>
  4427dc:	ldr	x1, [x23]
  4427e0:	mov	x0, x21
  4427e4:	bl	41d050 <BIO_set_callback_arg@plt>
  4427e8:	b	440530 <ASN1_generate_nconf@plt+0x21bc0>
  4427ec:	bl	41a940 <BIO_f_nbio_test@plt>
  4427f0:	bl	41b620 <BIO_new@plt>
  4427f4:	mov	x1, x21
  4427f8:	bl	41aae0 <BIO_push@plt>
  4427fc:	mov	x21, x0
  442800:	b	440528 <ASN1_generate_nconf@plt+0x21bb8>
  442804:	ldr	x3, [x23]
  442808:	b	4427b8 <ASN1_generate_nconf@plt+0x23e48>
  44280c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442810:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442814:	add	x1, x1, #0x1e8
  442818:	ldr	w28, [sp, #104]
  44281c:	ldr	x0, [x0, #152]
  442820:	ldr	x26, [sp, #224]
  442824:	bl	419740 <BIO_printf@plt>
  442828:	mov	x0, x21
  44282c:	bl	41df00 <BIO_free@plt>
  442830:	ldr	w0, [sp, #240]
  442834:	add	x19, sp, #0x338
  442838:	ldr	w27, [sp, #288]
  44283c:	str	w0, [sp, #232]
  442840:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442844:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442848:	mov	x3, #0x0                   	// #0
  44284c:	ldr	w28, [sp, #104]
  442850:	mov	x2, #0x0                   	// #0
  442854:	ldr	x19, [x0, #152]
  442858:	mov	w1, #0x79                  	// #121
  44285c:	mov	x0, x22
  442860:	ldr	x26, [sp, #224]
  442864:	bl	41dad0 <SSL_ctrl@plt>
  442868:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44286c:	mov	x2, x0
  442870:	add	x1, x1, #0x1c0
  442874:	mov	x0, x19
  442878:	bl	419740 <BIO_printf@plt>
  44287c:	mov	x0, x21
  442880:	bl	41df00 <BIO_free@plt>
  442884:	b	442830 <ASN1_generate_nconf@plt+0x23ec0>
  442888:	mov	x0, x21
  44288c:	mov	w1, #0x27                  	// #39
  442890:	bl	41de90 <BIO_ctrl@plt>
  442894:	b	440520 <ASN1_generate_nconf@plt+0x21bb0>
  442898:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44289c:	add	x19, sp, #0x2f0
  4428a0:	mov	x3, x19
  4428a4:	mov	x2, #0x0                   	// #0
  4428a8:	ldr	q0, [x0, #1936]
  4428ac:	mov	w1, #0x21                  	// #33
  4428b0:	mov	x0, x21
  4428b4:	str	q0, [sp, #752]
  4428b8:	bl	41de90 <BIO_ctrl@plt>
  4428bc:	adrp	x4, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4428c0:	mov	x3, x19
  4428c4:	mov	x0, x21
  4428c8:	ldr	q0, [x4, #1936]
  4428cc:	mov	x2, #0x0                   	// #0
  4428d0:	mov	w1, #0x23                  	// #35
  4428d4:	str	q0, [sp, #752]
  4428d8:	bl	41de90 <BIO_ctrl@plt>
  4428dc:	b	4404d8 <ASN1_generate_nconf@plt+0x21b68>
  4428e0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4428e4:	ldr	x19, [x0, #152]
  4428e8:	bl	41bcb0 <__errno_location@plt>
  4428ec:	mov	x2, x0
  4428f0:	ldr	w28, [sp, #104]
  4428f4:	mov	x0, x19
  4428f8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4428fc:	add	x1, x1, #0x1a8
  442900:	ldr	w2, [x2]
  442904:	ldr	x26, [sp, #224]
  442908:	bl	419740 <BIO_printf@plt>
  44290c:	ldr	x0, [sp, #744]
  442910:	bl	419d10 <BIO_ADDR_free@plt>
  442914:	ldr	w0, [sp, #652]
  442918:	bl	41c050 <BIO_closesocket@plt>
  44291c:	ldr	w27, [sp, #288]
  442920:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  442924:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442928:	ldr	w28, [sp, #104]
  44292c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  442930:	add	x1, x1, #0x328
  442934:	ldr	x0, [x0, #152]
  442938:	ldr	x26, [sp, #224]
  44293c:	bl	419740 <BIO_printf@plt>
  442940:	ldr	w0, [sp, #652]
  442944:	bl	41c050 <BIO_closesocket@plt>
  442948:	ldr	w27, [sp, #288]
  44294c:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  442950:	mov	w1, #0x0                   	// #0
  442954:	bl	41e350 <BIO_new_socket@plt>
  442958:	mov	x21, x0
  44295c:	b	440520 <ASN1_generate_nconf@plt+0x21bb0>
  442960:	ldr	w0, [sp, #652]
  442964:	mov	w1, #0x1                   	// #1
  442968:	bl	41b370 <BIO_socket_nbio@plt>
  44296c:	cbz	w0, 442d48 <ASN1_generate_nconf@plt+0x243d8>
  442970:	ldr	x0, [x23]
  442974:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442978:	add	x1, x1, #0x188
  44297c:	bl	419740 <BIO_printf@plt>
  442980:	b	440478 <ASN1_generate_nconf@plt+0x21b08>
  442984:	mov	x0, x22
  442988:	mov	x3, #0x0                   	// #0
  44298c:	mov	x2, #0x0                   	// #0
  442990:	mov	w1, #0x4a                  	// #74
  442994:	bl	41dad0 <SSL_ctrl@plt>
  442998:	cmp	x0, #0x0
  44299c:	b.le	440770 <ASN1_generate_nconf@plt+0x21e00>
  4429a0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4429a4:	ldr	x1, [sp, #344]
  4429a8:	ldr	x0, [x0, #152]
  4429ac:	bl	419740 <BIO_printf@plt>
  4429b0:	b	440770 <ASN1_generate_nconf@plt+0x21e00>
  4429b4:	ldr	w1, [sp, #300]
  4429b8:	ldr	x2, [sp, #248]
  4429bc:	ldr	w0, [sp, #312]
  4429c0:	add	x0, x2, w0, sxtw
  4429c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4429c8:	mov	x3, #0x1                   	// #1
  4429cc:	cmp	w0, #0x0
  4429d0:	b.le	442a60 <ASN1_generate_nconf@plt+0x240f0>
  4429d4:	ldr	w1, [sp, #300]
  4429d8:	ldr	w2, [sp, #312]
  4429dc:	sub	w1, w1, w0
  4429e0:	str	w1, [sp, #300]
  4429e4:	cmp	w1, #0x0
  4429e8:	add	w0, w2, w0
  4429ec:	csel	w28, w28, wzr, gt
  4429f0:	csel	w26, w3, w26, le
  4429f4:	str	w0, [sp, #312]
  4429f8:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  4429fc:	ldr	w0, [sp, #272]
  442a00:	mov	w2, w20
  442a04:	add	x1, x27, w0, sxtw
  442a08:	mov	x0, x22
  442a0c:	bl	41a730 <SSL_write@plt>
  442a10:	mov	w1, w0
  442a14:	mov	x0, x22
  442a18:	str	w1, [sp, #336]
  442a1c:	bl	41e3e0 <SSL_get_error@plt>
  442a20:	cmp	w0, #0x4
  442a24:	b.eq	442b1c <ASN1_generate_nconf@plt+0x241ac>  // b.none
  442a28:	ldr	w1, [sp, #336]
  442a2c:	mov	x3, #0x1                   	// #1
  442a30:	b.gt	442ae4 <ASN1_generate_nconf@plt+0x24174>
  442a34:	cmp	w0, #0x2
  442a38:	b.eq	442ac4 <ASN1_generate_nconf@plt+0x24154>  // b.none
  442a3c:	cmp	w0, #0x3
  442a40:	b.ne	442a98 <ASN1_generate_nconf@plt+0x24128>  // b.any
  442a44:	ldr	x0, [x23]
  442a48:	mov	w21, w3
  442a4c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442a50:	mov	w25, #0x0                   	// #0
  442a54:	add	x1, x1, #0x850
  442a58:	bl	419740 <BIO_printf@plt>
  442a5c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442a60:	ldr	x0, [sp, #248]
  442a64:	str	x0, [sp, #152]
  442a68:	ldr	x0, [sp, #256]
  442a6c:	str	x0, [sp, #144]
  442a70:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442a74:	ldr	w28, [sp, #104]
  442a78:	ldr	w27, [sp, #320]
  442a7c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442a80:	ldr	x0, [x0, #2480]
  442a84:	add	x1, x1, #0x8b0
  442a88:	ldr	x26, [sp, #224]
  442a8c:	ldr	x21, [sp, #264]
  442a90:	bl	419740 <BIO_printf@plt>
  442a94:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442a98:	cbnz	w0, 441294 <ASN1_generate_nconf@plt+0x22924>
  442a9c:	ldr	w0, [sp, #272]
  442aa0:	sub	w20, w20, w1
  442aa4:	cmp	w1, #0x0
  442aa8:	add	w0, w0, w1
  442aac:	str	w0, [sp, #272]
  442ab0:	b.le	441274 <ASN1_generate_nconf@plt+0x22904>
  442ab4:	cmp	w20, #0x0
  442ab8:	cset	w25, le
  442abc:	cset	w21, gt
  442ac0:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442ac4:	ldr	x0, [x23]
  442ac8:	mov	w26, w3
  442acc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442ad0:	mov	w21, #0x0                   	// #0
  442ad4:	add	x1, x1, #0x870
  442ad8:	mov	w28, #0x0                   	// #0
  442adc:	bl	419740 <BIO_printf@plt>
  442ae0:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442ae4:	cmp	w0, #0x6
  442ae8:	b.eq	442b4c <ASN1_generate_nconf@plt+0x241dc>  // b.none
  442aec:	b.le	442b30 <ASN1_generate_nconf@plt+0x241c0>
  442af0:	cmp	w0, #0x9
  442af4:	b.ne	441320 <ASN1_generate_nconf@plt+0x229b0>  // b.any
  442af8:	ldr	x0, [x23]
  442afc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442b00:	add	x1, x1, #0x860
  442b04:	mov	w21, w3
  442b08:	mov	w25, #0x0                   	// #0
  442b0c:	bl	419740 <BIO_printf@plt>
  442b10:	mov	x0, x22
  442b14:	bl	45e810 <ASN1_generate_nconf@plt+0x3fea0>
  442b18:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442b1c:	ldr	x0, [x23]
  442b20:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442b24:	add	x1, x1, #0x880
  442b28:	bl	419740 <BIO_printf@plt>
  442b2c:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442b30:	cmp	w0, #0x5
  442b34:	b.ne	4406d4 <ASN1_generate_nconf@plt+0x21d64>  // b.any
  442b38:	orr	w20, w20, w1
  442b3c:	cbnz	w20, 442b88 <ASN1_generate_nconf@plt+0x24218>
  442b40:	mov	w25, w3
  442b44:	mov	w21, #0x0                   	// #0
  442b48:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442b4c:	cbz	w20, 442b40 <ASN1_generate_nconf@plt+0x241d0>
  442b50:	ldr	x0, [sp, #248]
  442b54:	str	x0, [sp, #152]
  442b58:	ldr	x0, [sp, #256]
  442b5c:	str	x0, [sp, #144]
  442b60:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442b64:	ldr	w28, [sp, #104]
  442b68:	ldr	w27, [sp, #320]
  442b6c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442b70:	ldr	x0, [x0, #2480]
  442b74:	add	x1, x1, #0x890
  442b78:	ldr	x26, [sp, #224]
  442b7c:	ldr	x21, [sp, #264]
  442b80:	bl	419740 <BIO_printf@plt>
  442b84:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442b88:	ldr	x0, [sp, #248]
  442b8c:	str	x0, [sp, #152]
  442b90:	ldr	x0, [sp, #256]
  442b94:	str	x0, [sp, #144]
  442b98:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442b9c:	mov	w27, w3
  442ba0:	ldr	w28, [sp, #104]
  442ba4:	ldr	x20, [x0, #152]
  442ba8:	bl	41bcb0 <__errno_location@plt>
  442bac:	mov	x2, x0
  442bb0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442bb4:	mov	x0, x20
  442bb8:	add	x1, x1, #0x8a0
  442bbc:	ldr	x26, [sp, #224]
  442bc0:	ldr	w2, [x2]
  442bc4:	ldr	x21, [sp, #264]
  442bc8:	bl	419740 <BIO_printf@plt>
  442bcc:	b	440870 <ASN1_generate_nconf@plt+0x21f00>
  442bd0:	mov	x0, x22
  442bd4:	bl	41e310 <SSL_get_fd@plt>
  442bd8:	mov	w1, w0
  442bdc:	mov	x0, x22
  442be0:	str	w1, [sp, #400]
  442be4:	bl	41e310 <SSL_get_fd@plt>
  442be8:	ldr	w1, [sp, #400]
  442bec:	mov	w3, #0x40                  	// #64
  442bf0:	sdiv	w0, w0, w3
  442bf4:	negs	w2, w1
  442bf8:	and	w2, w2, #0x3f
  442bfc:	and	w1, w1, #0x3f
  442c00:	csneg	w2, w1, w2, mi  // mi = first
  442c04:	mov	x1, #0x1                   	// #1
  442c08:	sbfiz	x0, x0, #3, #32
  442c0c:	lsl	x1, x1, x2
  442c10:	add	x2, sp, #0x3b8
  442c14:	ldr	x2, [x2, x0]
  442c18:	orr	x1, x1, x2
  442c1c:	add	x2, sp, #0x3b8
  442c20:	str	x1, [x2, x0]
  442c24:	b	441050 <ASN1_generate_nconf@plt+0x226e0>
  442c28:	mov	x0, x22
  442c2c:	bl	41b390 <SSL_has_pending@plt>
  442c30:	str	w26, [sp, #232]
  442c34:	cbnz	w0, 440764 <ASN1_generate_nconf@plt+0x21df4>
  442c38:	mov	x0, x22
  442c3c:	bl	41e310 <SSL_get_fd@plt>
  442c40:	mov	w1, w0
  442c44:	mov	x0, x22
  442c48:	str	w1, [sp, #400]
  442c4c:	bl	41e310 <SSL_get_fd@plt>
  442c50:	mov	w3, #0x40                  	// #64
  442c54:	ldr	w1, [sp, #400]
  442c58:	sdiv	w0, w0, w3
  442c5c:	negs	w2, w1
  442c60:	and	w2, w2, #0x3f
  442c64:	and	w1, w1, #0x3f
  442c68:	csneg	w2, w1, w2, mi  // mi = first
  442c6c:	mov	x1, #0x1                   	// #1
  442c70:	sbfiz	x0, x0, #3, #32
  442c74:	lsl	x1, x1, x2
  442c78:	ldr	x2, [x19, x0]
  442c7c:	orr	x1, x1, x2
  442c80:	str	x1, [x19, x0]
  442c84:	b	44104c <ASN1_generate_nconf@plt+0x226dc>
  442c88:	ldr	w21, [sp, #276]
  442c8c:	mov	w25, #0x0                   	// #0
  442c90:	str	wzr, [sp, #272]
  442c94:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442c98:	ldr	w21, [sp, #276]
  442c9c:	cbz	w21, 4414d8 <ASN1_generate_nconf@plt+0x22b68>
  442ca0:	mov	w25, #0x0                   	// #0
  442ca4:	str	wzr, [sp, #272]
  442ca8:	str	w21, [sp, #384]
  442cac:	b	4406d4 <ASN1_generate_nconf@plt+0x21d64>
  442cb0:	sub	w1, w1, #0x1
  442cb4:	add	w20, w20, #0x1
  442cb8:	add	w2, w2, w1
  442cbc:	sub	x0, x0, #0x1
  442cc0:	strb	w5, [x27, w2, sxtw]
  442cc4:	b	441450 <ASN1_generate_nconf@plt+0x22ae0>
  442cc8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442ccc:	ldr	w4, [sp, #240]
  442cd0:	ldr	x2, [x23, #72]
  442cd4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442cd8:	ldr	x0, [x0, #152]
  442cdc:	add	x1, x1, #0x408
  442ce0:	ldr	w28, [sp, #104]
  442ce4:	mov	w27, #0x1                   	// #1
  442ce8:	str	w4, [sp, #232]
  442cec:	ldr	x26, [sp, #224]
  442cf0:	bl	419740 <BIO_printf@plt>
  442cf4:	b	440b84 <ASN1_generate_nconf@plt+0x22214>
  442cf8:	ldr	x2, [sp, #304]
  442cfc:	mov	x0, x20
  442d00:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442d04:	add	x1, x1, #0x200
  442d08:	bl	419740 <BIO_printf@plt>
  442d0c:	b	440eb4 <ASN1_generate_nconf@plt+0x22544>
  442d10:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  442d14:	add	x0, x0, #0x800
  442d18:	str	x0, [sp, #304]
  442d1c:	b	440e94 <ASN1_generate_nconf@plt+0x22524>
  442d20:	mov	w19, #0x2                   	// #2
  442d24:	b	440810 <ASN1_generate_nconf@plt+0x21ea0>
  442d28:	ldr	w0, [sp, #384]
  442d2c:	cmp	w0, #0x0
  442d30:	csel	w0, w25, wzr, eq  // eq = none
  442d34:	cbnz	w0, 442d64 <ASN1_generate_nconf@plt+0x243f4>
  442d38:	cbnz	w28, 442da8 <ASN1_generate_nconf@plt+0x24438>
  442d3c:	str	wzr, [sp, #232]
  442d40:	cbz	w26, 44104c <ASN1_generate_nconf@plt+0x226dc>
  442d44:	b	442c38 <ASN1_generate_nconf@plt+0x242c8>
  442d48:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  442d4c:	ldr	w28, [sp, #104]
  442d50:	ldr	w27, [sp, #456]
  442d54:	ldr	x0, [x0, #152]
  442d58:	ldr	x26, [sp, #224]
  442d5c:	bl	41e7f0 <ERR_print_errors@plt>
  442d60:	b	440930 <ASN1_generate_nconf@plt+0x21fc0>
  442d64:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  442d68:	str	w0, [sp, #232]
  442d6c:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  442d70:	mov	w3, #0x40                  	// #64
  442d74:	ldr	w1, [sp, #232]
  442d78:	sdiv	w0, w0, w3
  442d7c:	negs	w2, w1
  442d80:	and	w2, w2, #0x3f
  442d84:	and	w1, w1, #0x3f
  442d88:	csneg	w2, w1, w2, mi  // mi = first
  442d8c:	mov	x1, #0x1                   	// #1
  442d90:	sbfiz	x0, x0, #3, #32
  442d94:	lsl	x1, x1, x2
  442d98:	ldr	x2, [x19, x0]
  442d9c:	orr	x1, x1, x2
  442da0:	str	x1, [x19, x0]
  442da4:	b	442d38 <ASN1_generate_nconf@plt+0x243c8>
  442da8:	bl	45cd80 <ASN1_generate_nconf@plt+0x3e410>
  442dac:	str	w0, [sp, #232]
  442db0:	bl	45cd80 <ASN1_generate_nconf@plt+0x3e410>
  442db4:	ldr	w1, [sp, #232]
  442db8:	mov	w3, #0x40                  	// #64
  442dbc:	sdiv	w0, w0, w3
  442dc0:	negs	w2, w1
  442dc4:	and	w2, w2, #0x3f
  442dc8:	and	w1, w1, #0x3f
  442dcc:	csneg	w2, w1, w2, mi  // mi = first
  442dd0:	mov	x1, #0x1                   	// #1
  442dd4:	sbfiz	x0, x0, #3, #32
  442dd8:	lsl	x1, x1, x2
  442ddc:	add	x2, sp, #0x3b8
  442de0:	ldr	x2, [x2, x0]
  442de4:	orr	x1, x1, x2
  442de8:	add	x2, sp, #0x3b8
  442dec:	str	x1, [x2, x0]
  442df0:	b	442d3c <ASN1_generate_nconf@plt+0x243cc>
  442df4:	nop
  442df8:	ldr	x4, [x3]
  442dfc:	str	x4, [x1]
  442e00:	ldr	x1, [x3, #8]
  442e04:	mov	w0, #0x0                   	// #0
  442e08:	str	w1, [x2]
  442e0c:	ret
  442e10:	mov	w0, w1
  442e14:	ret
  442e18:	stp	x29, x30, [sp, #-48]!
  442e1c:	mov	x3, #0x0                   	// #0
  442e20:	mov	x2, #0x0                   	// #0
  442e24:	mov	x29, sp
  442e28:	stp	x19, x20, [sp, #16]
  442e2c:	mov	x19, x1
  442e30:	mov	x20, x0
  442e34:	mov	x0, x1
  442e38:	mov	w1, #0x14                  	// #20
  442e3c:	str	x21, [sp, #32]
  442e40:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442e44:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442e48:	mov	x2, x0
  442e4c:	add	x1, x1, #0x7c0
  442e50:	mov	x0, x20
  442e54:	bl	419740 <BIO_printf@plt>
  442e58:	mov	x3, #0x0                   	// #0
  442e5c:	mov	x0, x19
  442e60:	mov	x2, #0x0                   	// #0
  442e64:	mov	w1, #0x15                  	// #21
  442e68:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442e6c:	mov	x2, x0
  442e70:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442e74:	mov	x0, x20
  442e78:	add	x1, x1, #0x7e8
  442e7c:	bl	419740 <BIO_printf@plt>
  442e80:	mov	x3, #0x0                   	// #0
  442e84:	mov	x0, x19
  442e88:	mov	x2, #0x0                   	// #0
  442e8c:	mov	w1, #0x17                  	// #23
  442e90:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442e94:	mov	x2, x0
  442e98:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442e9c:	mov	x0, x20
  442ea0:	add	x1, x1, #0x810
  442ea4:	bl	419740 <BIO_printf@plt>
  442ea8:	mov	x3, #0x0                   	// #0
  442eac:	mov	x0, x19
  442eb0:	mov	x2, #0x0                   	// #0
  442eb4:	mov	w1, #0x16                  	// #22
  442eb8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442ebc:	mov	x2, x0
  442ec0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442ec4:	mov	x0, x20
  442ec8:	add	x1, x1, #0x840
  442ecc:	bl	419740 <BIO_printf@plt>
  442ed0:	mov	x3, #0x0                   	// #0
  442ed4:	mov	x0, x19
  442ed8:	mov	x2, #0x0                   	// #0
  442edc:	mov	w1, #0x18                  	// #24
  442ee0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442ee4:	mov	x2, x0
  442ee8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442eec:	mov	x0, x20
  442ef0:	add	x1, x1, #0x868
  442ef4:	bl	419740 <BIO_printf@plt>
  442ef8:	mov	x3, #0x0                   	// #0
  442efc:	mov	x0, x19
  442f00:	mov	x2, #0x0                   	// #0
  442f04:	mov	w1, #0x1a                  	// #26
  442f08:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442f0c:	mov	x2, x0
  442f10:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442f14:	mov	x0, x20
  442f18:	add	x1, x1, #0x890
  442f1c:	bl	419740 <BIO_printf@plt>
  442f20:	mov	x3, #0x0                   	// #0
  442f24:	mov	x0, x19
  442f28:	mov	x2, #0x0                   	// #0
  442f2c:	mov	w1, #0x19                  	// #25
  442f30:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442f34:	mov	x2, x0
  442f38:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442f3c:	mov	x0, x20
  442f40:	add	x1, x1, #0x8c0
  442f44:	bl	419740 <BIO_printf@plt>
  442f48:	mov	x3, #0x0                   	// #0
  442f4c:	mov	x0, x19
  442f50:	mov	x2, #0x0                   	// #0
  442f54:	mov	w1, #0x1b                  	// #27
  442f58:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442f5c:	mov	x2, x0
  442f60:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442f64:	mov	x0, x20
  442f68:	add	x1, x1, #0x8e8
  442f6c:	bl	419740 <BIO_printf@plt>
  442f70:	mov	x3, #0x0                   	// #0
  442f74:	mov	x0, x19
  442f78:	mov	x2, #0x0                   	// #0
  442f7c:	mov	w1, #0x1d                  	// #29
  442f80:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442f84:	mov	x2, x0
  442f88:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442f8c:	mov	x0, x20
  442f90:	add	x1, x1, #0x908
  442f94:	bl	419740 <BIO_printf@plt>
  442f98:	mov	x3, #0x0                   	// #0
  442f9c:	mov	x0, x19
  442fa0:	mov	x2, #0x0                   	// #0
  442fa4:	mov	w1, #0x1e                  	// #30
  442fa8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442fac:	mov	x2, x0
  442fb0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442fb4:	mov	x0, x20
  442fb8:	add	x1, x1, #0x928
  442fbc:	bl	419740 <BIO_printf@plt>
  442fc0:	mov	x3, #0x0                   	// #0
  442fc4:	mov	x0, x19
  442fc8:	mov	x2, #0x0                   	// #0
  442fcc:	mov	w1, #0x1c                  	// #28
  442fd0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442fd4:	mov	x2, x0
  442fd8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  442fdc:	mov	x0, x20
  442fe0:	add	x1, x1, #0x948
  442fe4:	bl	419740 <BIO_printf@plt>
  442fe8:	mov	x0, x19
  442fec:	mov	x3, #0x0                   	// #0
  442ff0:	mov	x2, #0x0                   	// #0
  442ff4:	mov	w1, #0x1f                  	// #31
  442ff8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442ffc:	mov	x21, x0
  443000:	mov	x3, #0x0                   	// #0
  443004:	mov	x0, x19
  443008:	mov	x2, #0x0                   	// #0
  44300c:	mov	w1, #0x2b                  	// #43
  443010:	bl	41ad80 <SSL_CTX_ctrl@plt>
  443014:	mov	x3, x0
  443018:	mov	x2, x21
  44301c:	mov	x0, x20
  443020:	ldp	x19, x20, [sp, #16]
  443024:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443028:	ldr	x21, [sp, #32]
  44302c:	add	x1, x1, #0x968
  443030:	ldp	x29, x30, [sp], #48
  443034:	b	419740 <BIO_printf@plt>
  443038:	mov	x12, #0x2050                	// #8272
  44303c:	sub	sp, sp, x12
  443040:	stp	x29, x30, [sp]
  443044:	mov	x29, sp
  443048:	stp	x19, x20, [sp, #16]
  44304c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  443050:	mov	x20, x0
  443054:	ldr	w1, [x19, #2576]
  443058:	stp	x21, x22, [sp, #32]
  44305c:	cbnz	w1, 44338c <ASN1_generate_nconf@plt+0x24a1c>
  443060:	add	x19, x19, #0xa10
  443064:	mov	x0, x20
  443068:	ldr	x21, [x19, #8]
  44306c:	bl	41a620 <SSL_get_session@plt>
  443070:	mov	x1, x0
  443074:	mov	x0, x21
  443078:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  44307c:	mov	x0, x20
  443080:	bl	41ced0 <SSL_get_peer_certificate@plt>
  443084:	mov	x21, x0
  443088:	cbz	x0, 4430bc <ASN1_generate_nconf@plt+0x2474c>
  44308c:	ldr	x0, [x19, #8]
  443090:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443094:	add	x1, x1, #0x9a0
  443098:	bl	419740 <BIO_printf@plt>
  44309c:	ldr	x0, [x19, #8]
  4430a0:	mov	x1, x21
  4430a4:	bl	41ab80 <PEM_write_bio_X509@plt>
  4430a8:	ldr	x0, [x19, #8]
  4430ac:	mov	x1, x21
  4430b0:	bl	45b210 <ASN1_generate_nconf@plt+0x3c8a0>
  4430b4:	mov	x0, x21
  4430b8:	bl	41e260 <X509_free@plt>
  4430bc:	add	x1, sp, #0x50
  4430c0:	mov	x0, x20
  4430c4:	mov	w2, #0x2000                	// #8192
  4430c8:	bl	4199b0 <SSL_get_shared_ciphers@plt>
  4430cc:	cbz	x0, 4430e4 <ASN1_generate_nconf@plt+0x24774>
  4430d0:	ldr	x0, [x19, #8]
  4430d4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4430d8:	add	x2, sp, #0x50
  4430dc:	add	x1, x1, #0x9b8
  4430e0:	bl	419740 <BIO_printf@plt>
  4430e4:	mov	x0, x20
  4430e8:	bl	41a050 <SSL_get_current_cipher@plt>
  4430ec:	bl	41b050 <SSL_CIPHER_get_name@plt>
  4430f0:	mov	x21, x0
  4430f4:	ldr	x0, [x19, #8]
  4430f8:	mov	x1, x20
  4430fc:	bl	461418 <ASN1_generate_nconf@plt+0x42aa8>
  443100:	ldr	x0, [x19, #8]
  443104:	mov	x1, x20
  443108:	bl	4616c8 <ASN1_generate_nconf@plt+0x42d58>
  44310c:	ldr	x0, [x19, #8]
  443110:	mov	w2, #0x0                   	// #0
  443114:	mov	x1, x20
  443118:	bl	4617d0 <ASN1_generate_nconf@plt+0x42e60>
  44311c:	ldr	x0, [x19, #8]
  443120:	mov	x1, x20
  443124:	bl	463640 <ASN1_generate_nconf@plt+0x44cd0>
  443128:	ldr	x0, [x19, #8]
  44312c:	cmp	x21, #0x0
  443130:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443134:	add	x2, x2, #0x998
  443138:	csel	x2, x2, x21, eq  // eq = none
  44313c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443140:	add	x1, x1, #0x9d0
  443144:	bl	419740 <BIO_printf@plt>
  443148:	mov	x0, x20
  44314c:	add	x2, sp, #0x44
  443150:	add	x1, sp, #0x48
  443154:	bl	41aea0 <SSL_get0_next_proto_negotiated@plt>
  443158:	ldr	x0, [sp, #72]
  44315c:	cbz	x0, 443190 <ASN1_generate_nconf@plt+0x24820>
  443160:	ldr	x0, [x19, #8]
  443164:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443168:	add	x1, x1, #0x9e0
  44316c:	bl	419740 <BIO_printf@plt>
  443170:	ldr	w2, [sp, #68]
  443174:	ldr	x0, [x19, #8]
  443178:	ldr	x1, [sp, #72]
  44317c:	bl	41cb90 <BIO_write@plt>
  443180:	ldr	x0, [x19, #8]
  443184:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443188:	add	x1, x1, #0xf30
  44318c:	bl	419740 <BIO_printf@plt>
  443190:	mov	x0, x20
  443194:	bl	41cf50 <SSL_get_selected_srtp_profile@plt>
  443198:	cbz	x0, 4431b0 <ASN1_generate_nconf@plt+0x24840>
  44319c:	ldr	x2, [x0]
  4431a0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4431a4:	ldr	x0, [x19, #8]
  4431a8:	add	x1, x1, #0x650
  4431ac:	bl	419740 <BIO_printf@plt>
  4431b0:	mov	x0, x20
  4431b4:	bl	41a830 <SSL_session_reused@plt>
  4431b8:	cbnz	w0, 443378 <ASN1_generate_nconf@plt+0x24a08>
  4431bc:	mov	x3, #0x0                   	// #0
  4431c0:	mov	x2, #0x0                   	// #0
  4431c4:	mov	w1, #0x4c                  	// #76
  4431c8:	mov	x0, x20
  4431cc:	ldr	x21, [x19, #8]
  4431d0:	bl	41dad0 <SSL_ctrl@plt>
  4431d4:	adrp	x2, 475000 <ASN1_generate_nconf@plt+0x56690>
  4431d8:	cmp	x0, #0x0
  4431dc:	add	x2, x2, #0x488
  4431e0:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4431e4:	add	x0, x0, #0xdc8
  4431e8:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4431ec:	csel	x2, x0, x2, ne  // ne = any
  4431f0:	add	x1, x1, #0x5c0
  4431f4:	mov	x0, x21
  4431f8:	bl	419740 <BIO_printf@plt>
  4431fc:	mov	x0, x20
  443200:	bl	41b750 <SSL_get_options@plt>
  443204:	tbnz	w0, #30, 443364 <ASN1_generate_nconf@plt+0x249f4>
  443208:	ldp	x0, x1, [x19, #8]
  44320c:	cbz	x1, 44330c <ASN1_generate_nconf@plt+0x2499c>
  443210:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  443214:	add	x1, x1, #0x6f8
  443218:	str	x23, [sp, #48]
  44321c:	bl	419740 <BIO_printf@plt>
  443220:	ldp	x0, x2, [x19, #8]
  443224:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  443228:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  44322c:	add	x1, x1, #0x718
  443230:	bl	419740 <BIO_printf@plt>
  443234:	ldr	w2, [x21, #3984]
  443238:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  44323c:	ldr	x0, [x19, #8]
  443240:	add	x1, x1, #0x730
  443244:	bl	419740 <BIO_printf@plt>
  443248:	ldr	w0, [x21, #3984]
  44324c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  443250:	add	x1, x1, #0x748
  443254:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  443258:	mov	x22, x0
  44325c:	ldr	x23, [x19, #16]
  443260:	mov	x0, x23
  443264:	bl	41e440 <strlen@plt>
  443268:	ldrsw	x2, [x21, #3984]
  44326c:	mov	x4, x0
  443270:	mov	x3, x23
  443274:	mov	x0, x20
  443278:	mov	x1, x22
  44327c:	mov	w7, #0x0                   	// #0
  443280:	mov	x6, #0x0                   	// #0
  443284:	mov	x5, #0x0                   	// #0
  443288:	bl	41bf90 <SSL_export_keying_material@plt>
  44328c:	cbz	w0, 443334 <ASN1_generate_nconf@plt+0x249c4>
  443290:	ldr	x0, [x19, #8]
  443294:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  443298:	add	x1, x1, #0x768
  44329c:	bl	419740 <BIO_printf@plt>
  4432a0:	ldr	w0, [x21, #3984]
  4432a4:	cmp	w0, #0x0
  4432a8:	b.le	4432e0 <ASN1_generate_nconf@plt+0x24970>
  4432ac:	adrp	x23, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4432b0:	add	x21, x21, #0xf90
  4432b4:	add	x23, x23, #0x820
  4432b8:	mov	x20, #0x0                   	// #0
  4432bc:	nop
  4432c0:	ldrb	w2, [x22, x20]
  4432c4:	mov	x1, x23
  4432c8:	ldr	x0, [x19, #8]
  4432cc:	add	x20, x20, #0x1
  4432d0:	bl	419740 <BIO_printf@plt>
  4432d4:	ldr	w0, [x21]
  4432d8:	cmp	w0, w20
  4432dc:	b.gt	4432c0 <ASN1_generate_nconf@plt+0x24950>
  4432e0:	ldr	x0, [x19, #8]
  4432e4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4432e8:	add	x1, x1, #0xf30
  4432ec:	bl	419740 <BIO_printf@plt>
  4432f0:	mov	x0, x22
  4432f4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4432f8:	mov	w2, #0xb6f                 	// #2927
  4432fc:	add	x1, x1, #0xa28
  443300:	bl	41b1e0 <CRYPTO_free@plt>
  443304:	ldr	x0, [x19, #8]
  443308:	ldr	x23, [sp, #48]
  44330c:	mov	x3, #0x0                   	// #0
  443310:	mov	x2, #0x0                   	// #0
  443314:	mov	w1, #0xb                   	// #11
  443318:	bl	41de90 <BIO_ctrl@plt>
  44331c:	mov	x12, #0x2050                	// #8272
  443320:	ldp	x29, x30, [sp]
  443324:	ldp	x19, x20, [sp, #16]
  443328:	ldp	x21, x22, [sp, #32]
  44332c:	add	sp, sp, x12
  443330:	ret
  443334:	ldr	x0, [x19, #8]
  443338:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  44333c:	add	x1, x1, #0x758
  443340:	bl	419740 <BIO_printf@plt>
  443344:	mov	x0, x22
  443348:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44334c:	mov	w2, #0xb6f                 	// #2927
  443350:	add	x1, x1, #0xa28
  443354:	bl	41b1e0 <CRYPTO_free@plt>
  443358:	ldr	x0, [x19, #8]
  44335c:	ldr	x23, [sp, #48]
  443360:	b	44330c <ASN1_generate_nconf@plt+0x2499c>
  443364:	ldr	x0, [x19, #8]
  443368:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44336c:	add	x1, x1, #0xa08
  443370:	bl	419740 <BIO_printf@plt>
  443374:	b	443208 <ASN1_generate_nconf@plt+0x24898>
  443378:	ldr	x0, [x19, #8]
  44337c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443380:	add	x1, x1, #0x9f0
  443384:	bl	419740 <BIO_printf@plt>
  443388:	b	4431bc <ASN1_generate_nconf@plt+0x2484c>
  44338c:	bl	462dd0 <ASN1_generate_nconf@plt+0x44460>
  443390:	b	443060 <ASN1_generate_nconf@plt+0x246f0>
  443394:	nop
  443398:	stp	x29, x30, [sp, #-304]!
  44339c:	mov	x29, sp
  4433a0:	stp	x19, x20, [sp, #16]
  4433a4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4433a8:	add	x19, x19, #0xa10
  4433ac:	stp	x21, x22, [sp, #32]
  4433b0:	mov	x21, x3
  4433b4:	stp	x23, x24, [sp, #48]
  4433b8:	mov	w23, w1
  4433bc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4433c0:	add	x1, x1, #0xa38
  4433c4:	stp	x25, x26, [sp, #64]
  4433c8:	mov	w25, w0
  4433cc:	mov	w0, #0x4000                	// #16384
  4433d0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4433d4:	mov	x22, x0
  4433d8:	ldr	w0, [x19, #24]
  4433dc:	cbnz	w0, 443600 <ASN1_generate_nconf@plt+0x24c90>
  4433e0:	ldr	x0, [x19, #32]
  4433e4:	bl	41b2f0 <SSL_new@plt>
  4433e8:	mov	x20, x0
  4433ec:	cbz	x0, 4444a4 <ASN1_generate_nconf@plt+0x25b34>
  4433f0:	ldr	w1, [x19, #40]
  4433f4:	cbnz	w1, 443558 <ASN1_generate_nconf@plt+0x24be8>
  4433f8:	cbz	x21, 443418 <ASN1_generate_nconf@plt+0x24aa8>
  4433fc:	mov	x0, x21
  443400:	bl	41e440 <strlen@plt>
  443404:	mov	x1, x21
  443408:	mov	w2, w0
  44340c:	mov	x0, x20
  443410:	bl	41ca20 <SSL_set_session_id_context@plt>
  443414:	cbz	w0, 4444ac <ASN1_generate_nconf@plt+0x25b3c>
  443418:	mov	x0, x20
  44341c:	bl	41b440 <SSL_clear@plt>
  443420:	cbz	w0, 444488 <ASN1_generate_nconf@plt+0x25b18>
  443424:	mov	w0, w25
  443428:	cmp	w23, #0x2
  44342c:	mov	w1, #0x0                   	// #0
  443430:	b.eq	443580 <ASN1_generate_nconf@plt+0x24c10>  // b.none
  443434:	bl	41e350 <BIO_new_socket@plt>
  443438:	mov	x21, x0
  44343c:	cbz	x21, 444018 <ASN1_generate_nconf@plt+0x256a8>
  443440:	ldr	w0, [x19, #56]
  443444:	cbnz	w0, 443904 <ASN1_generate_nconf@plt+0x24f94>
  443448:	mov	x2, x21
  44344c:	mov	x1, x21
  443450:	mov	x0, x20
  443454:	bl	41d4c0 <SSL_set_bio@plt>
  443458:	mov	x0, x20
  44345c:	bl	41cca0 <SSL_set_accept_state@plt>
  443460:	ldr	w0, [x19, #60]
  443464:	cbnz	w0, 4438dc <ASN1_generate_nconf@plt+0x24f6c>
  443468:	ldr	w0, [x19, #64]
  44346c:	cbnz	w0, 4438b0 <ASN1_generate_nconf@plt+0x24f40>
  443470:	ldr	w0, [x19, #40]
  443474:	cbnz	w0, 443884 <ASN1_generate_nconf@plt+0x24f14>
  443478:	ldr	w0, [x19, #80]
  44347c:	cbz	w0, 443630 <ASN1_generate_nconf@plt+0x24cc0>
  443480:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443484:	add	x23, x0, #0xac8
  443488:	mov	w24, #0x1                   	// #1
  44348c:	mov	x1, x22
  443490:	add	x3, sp, #0xb0
  443494:	mov	x0, x20
  443498:	mov	x2, #0x4000                	// #16384
  44349c:	bl	41b030 <SSL_read_early_data@plt>
  4434a0:	mov	w21, w0
  4434a4:	mov	w1, #0x0                   	// #0
  4434a8:	mov	x0, x20
  4434ac:	cbnz	w21, 444028 <ASN1_generate_nconf@plt+0x256b8>
  4434b0:	bl	41e3e0 <SSL_get_error@plt>
  4434b4:	cmp	w0, #0x3
  4434b8:	b.gt	44354c <ASN1_generate_nconf@plt+0x24bdc>
  4434bc:	cmp	w0, #0x1
  4434c0:	b.gt	44348c <ASN1_generate_nconf@plt+0x24b1c>
  4434c4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4434c8:	add	x1, x1, #0xaa8
  4434cc:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4434d0:	ldr	x0, [x21, #152]
  4434d4:	mov	w23, #0x1                   	// #1
  4434d8:	bl	419740 <BIO_printf@plt>
  4434dc:	ldr	x0, [x21, #152]
  4434e0:	bl	41e7f0 <ERR_print_errors@plt>
  4434e4:	ldr	x0, [x19, #8]
  4434e8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4434ec:	add	x1, x1, #0xcc8
  4434f0:	bl	419740 <BIO_printf@plt>
  4434f4:	mov	w1, #0x3                   	// #3
  4434f8:	mov	x0, x20
  4434fc:	bl	41a960 <SSL_set_shutdown@plt>
  443500:	mov	x0, x20
  443504:	bl	41c800 <SSL_free@plt>
  443508:	ldr	x0, [x19, #8]
  44350c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443510:	add	x1, x1, #0xcb0
  443514:	bl	419740 <BIO_printf@plt>
  443518:	mov	x0, x22
  44351c:	mov	w3, #0xa9d                 	// #2717
  443520:	mov	x1, #0x4000                	// #16384
  443524:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443528:	add	x2, x2, #0xa28
  44352c:	bl	41e930 <CRYPTO_clear_free@plt>
  443530:	mov	w0, w23
  443534:	ldp	x19, x20, [sp, #16]
  443538:	ldp	x21, x22, [sp, #32]
  44353c:	ldp	x23, x24, [sp, #48]
  443540:	ldp	x25, x26, [sp, #64]
  443544:	ldp	x29, x30, [sp], #304
  443548:	ret
  44354c:	cmp	w0, #0x9
  443550:	b.eq	44348c <ASN1_generate_nconf@plt+0x24b1c>  // b.none
  443554:	b	4434c4 <ASN1_generate_nconf@plt+0x24b54>
  443558:	mov	w1, #0x38                  	// #56
  44355c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  443560:	add	x2, x2, #0xf0
  443564:	bl	419790 <SSL_callback_ctrl@plt>
  443568:	ldr	x3, [x19, #8]
  44356c:	mov	x0, x20
  443570:	mov	x2, #0x0                   	// #0
  443574:	mov	w1, #0x39                  	// #57
  443578:	bl	41dad0 <SSL_ctrl@plt>
  44357c:	b	4433f8 <ASN1_generate_nconf@plt+0x24a88>
  443580:	bl	41a390 <BIO_new_dgram@plt>
  443584:	mov	x21, x0
  443588:	ldr	w1, [x19, #44]
  44358c:	cbnz	w1, 443d90 <ASN1_generate_nconf@plt+0x25420>
  443590:	ldr	x0, [x19, #48]
  443594:	mov	x3, #0x0                   	// #0
  443598:	mov	x2, #0x0                   	// #0
  44359c:	cbz	x0, 44391c <ASN1_generate_nconf@plt+0x24fac>
  4435a0:	mov	w1, #0x79                  	// #121
  4435a4:	mov	x0, x20
  4435a8:	bl	41dad0 <SSL_ctrl@plt>
  4435ac:	ldr	x1, [x19, #48]
  4435b0:	cmp	x0, x1
  4435b4:	b.gt	4444c8 <ASN1_generate_nconf@plt+0x25b58>
  4435b8:	mov	x1, #0x1000                	// #4096
  4435bc:	mov	x0, x20
  4435c0:	bl	41e420 <SSL_set_options@plt>
  4435c4:	ldr	x2, [x19, #48]
  4435c8:	mov	x0, x20
  4435cc:	mov	x3, #0x0                   	// #0
  4435d0:	mov	w1, #0x78                  	// #120
  4435d4:	bl	41dad0 <SSL_ctrl@plt>
  4435d8:	cbnz	x0, 443928 <ASN1_generate_nconf@plt+0x24fb8>
  4435dc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4435e0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4435e4:	add	x1, x1, #0x1e8
  4435e8:	mov	w23, #0xffffffff            	// #-1
  4435ec:	ldr	x0, [x0, #152]
  4435f0:	bl	419740 <BIO_printf@plt>
  4435f4:	mov	x0, x21
  4435f8:	bl	41df00 <BIO_free@plt>
  4435fc:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  443600:	mov	w0, w25
  443604:	mov	w1, #0x1                   	// #1
  443608:	bl	41b370 <BIO_socket_nbio@plt>
  44360c:	cbz	w0, 443dd0 <ASN1_generate_nconf@plt+0x25460>
  443610:	ldr	w0, [x19, #28]
  443614:	cbnz	w0, 4433e0 <ASN1_generate_nconf@plt+0x24a70>
  443618:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44361c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443620:	add	x1, x1, #0x188
  443624:	ldr	x0, [x0, #152]
  443628:	bl	419740 <BIO_printf@plt>
  44362c:	b	4433e0 <ASN1_generate_nconf@plt+0x24a70>
  443630:	stp	x27, x28, [sp, #80]
  443634:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  443638:	cmp	w0, w25
  44363c:	add	w0, w25, #0x1
  443640:	str	w0, [sp, #136]
  443644:	b.gt	443de0 <ASN1_generate_nconf@plt+0x25470>
  443648:	cmp	w25, #0x0
  44364c:	add	w1, w25, #0x3f
  443650:	csel	w1, w1, w25, lt  // lt = tstop
  443654:	negs	w0, w25
  443658:	and	w0, w0, #0x3f
  44365c:	and	w2, w25, #0x3f
  443660:	asr	w1, w1, #6
  443664:	csneg	w0, w2, w0, mi  // mi = first
  443668:	adrp	x24, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44366c:	add	x24, x24, #0xb80
  443670:	str	w1, [sp, #140]
  443674:	mov	x1, #0x1                   	// #1
  443678:	lsl	x0, x1, x0
  44367c:	str	x0, [sp, #112]
  443680:	mov	x0, x20
  443684:	bl	41b390 <SSL_has_pending@plt>
  443688:	mov	w26, w0
  44368c:	cbnz	w0, 4436a4 <ASN1_generate_nconf@plt+0x24d34>
  443690:	ldr	w0, [x19, #84]
  443694:	cbz	w0, 44377c <ASN1_generate_nconf@plt+0x24e0c>
  443698:	mov	x0, x20
  44369c:	bl	41de10 <SSL_waiting_for_async@plt>
  4436a0:	cbz	w0, 44377c <ASN1_generate_nconf@plt+0x24e0c>
  4436a4:	ldr	w0, [x19, #84]
  4436a8:	cbz	w0, 4436b8 <ASN1_generate_nconf@plt+0x24d48>
  4436ac:	mov	x0, x20
  4436b0:	bl	41de10 <SSL_waiting_for_async@plt>
  4436b4:	cbnz	w0, 44398c <ASN1_generate_nconf@plt+0x2501c>
  4436b8:	mov	x0, x20
  4436bc:	bl	419d60 <SSL_is_init_finished@plt>
  4436c0:	str	w0, [sp, #104]
  4436c4:	cbnz	w0, 44398c <ASN1_generate_nconf@plt+0x2501c>
  4436c8:	ldr	w0, [x19, #112]
  4436cc:	cbz	w0, 4440d4 <ASN1_generate_nconf@plt+0x25764>
  4436d0:	bl	41b6d0 <BIO_ADDR_new@plt>
  4436d4:	mov	x21, x0
  4436d8:	cbz	x0, 444468 <ASN1_generate_nconf@plt+0x25af8>
  4436dc:	mov	x1, x0
  4436e0:	mov	x0, x20
  4436e4:	bl	41c380 <DTLSv1_listen@plt>
  4436e8:	mov	w28, w0
  4436ec:	cmp	w28, #0x0
  4436f0:	b.le	4442ac <ASN1_generate_nconf@plt+0x2593c>
  4436f4:	ldr	w0, [x19, #112]
  4436f8:	mov	w1, #0xffffffff            	// #-1
  4436fc:	str	w1, [sp, #156]
  443700:	cbnz	w0, 4442b8 <ASN1_generate_nconf@plt+0x25948>
  443704:	str	wzr, [x19, #116]
  443708:	mov	x0, x20
  44370c:	bl	41e630 <SSL_accept@plt>
  443710:	mov	w28, w0
  443714:	cmp	w0, #0x0
  443718:	b.gt	444108 <ASN1_generate_nconf@plt+0x25798>
  44371c:	ldr	w0, [x19, #112]
  443720:	cbnz	w0, 444208 <ASN1_generate_nconf@plt+0x25898>
  443724:	ldr	w0, [x19, #116]
  443728:	cmp	w28, #0x0
  44372c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  443730:	b.ne	44420c <ASN1_generate_nconf@plt+0x2589c>  // b.any
  443734:	cmp	w0, #0x0
  443738:	ldr	w0, [sp, #104]
  44373c:	and	w0, w0, #0x1
  443740:	csel	w0, w0, wzr, eq  // eq = none
  443744:	cbnz	w0, 44420c <ASN1_generate_nconf@plt+0x2589c>
  443748:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44374c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443750:	add	x1, x1, #0xbf0
  443754:	ldr	x0, [x21, #152]
  443758:	bl	419740 <BIO_printf@plt>
  44375c:	mov	x0, x20
  443760:	bl	41cfb0 <SSL_get_verify_result@plt>
  443764:	cbnz	x0, 444440 <ASN1_generate_nconf@plt+0x25ad0>
  443768:	ldr	x0, [x21, #152]
  44376c:	mov	w23, #0x1                   	// #1
  443770:	bl	41e7f0 <ERR_print_errors@plt>
  443774:	ldp	x27, x28, [sp, #80]
  443778:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  44377c:	movi	v0.4s, #0x0
  443780:	ldrsw	x21, [sp, #140]
  443784:	stp	q0, q0, [sp, #176]
  443788:	stp	q0, q0, [sp, #208]
  44378c:	stp	q0, q0, [sp, #240]
  443790:	stp	q0, q0, [sp, #272]
  443794:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  443798:	mov	w23, w0
  44379c:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  4437a0:	cmp	w0, #0x0
  4437a4:	add	w2, w0, #0x3f
  4437a8:	and	w4, w23, #0x3f
  4437ac:	csel	w2, w2, w0, lt  // lt = tstop
  4437b0:	negs	w1, w23
  4437b4:	and	w1, w1, #0x3f
  4437b8:	mov	x3, #0x1                   	// #1
  4437bc:	asr	w2, w2, #6
  4437c0:	csneg	w1, w4, w1, mi  // mi = first
  4437c4:	mov	x0, x20
  4437c8:	sxtw	x2, w2
  4437cc:	lsl	x1, x3, x1
  4437d0:	add	x3, sp, #0xb0
  4437d4:	ldr	x3, [x3, x2, lsl #3]
  4437d8:	orr	x1, x1, x3
  4437dc:	add	x3, sp, #0xb0
  4437e0:	str	x1, [x3, x2, lsl #3]
  4437e4:	ldr	x2, [sp, #112]
  4437e8:	ldr	x1, [x3, x21, lsl #3]
  4437ec:	orr	x1, x1, x2
  4437f0:	str	x1, [x3, x21, lsl #3]
  4437f4:	bl	41d3c0 <SSL_is_dtls@plt>
  4437f8:	cbnz	w0, 44396c <ASN1_generate_nconf@plt+0x24ffc>
  4437fc:	mov	x4, #0x0                   	// #0
  443800:	ldr	w0, [sp, #136]
  443804:	add	x1, sp, #0xb0
  443808:	mov	x3, #0x0                   	// #0
  44380c:	mov	x2, #0x0                   	// #0
  443810:	bl	41ae70 <select@plt>
  443814:	mov	w23, w0
  443818:	mov	x0, x20
  44381c:	bl	41d3c0 <SSL_is_dtls@plt>
  443820:	cbnz	w0, 443938 <ASN1_generate_nconf@plt+0x24fc8>
  443824:	cmp	w23, #0x0
  443828:	b.le	443680 <ASN1_generate_nconf@plt+0x24d10>
  44382c:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  443830:	cmp	w0, #0x0
  443834:	add	w1, w0, #0x3f
  443838:	csel	w0, w1, w0, lt  // lt = tstop
  44383c:	add	x1, sp, #0xb0
  443840:	asr	w0, w0, #6
  443844:	ldr	x23, [x1, w0, sxtw #3]
  443848:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  44384c:	negs	w1, w0
  443850:	and	w0, w0, #0x3f
  443854:	and	w1, w1, #0x3f
  443858:	mov	x2, #0x1                   	// #1
  44385c:	csneg	w0, w0, w1, mi  // mi = first
  443860:	lsl	x0, x2, x0
  443864:	tst	x0, x23
  443868:	b.ne	443a2c <ASN1_generate_nconf@plt+0x250bc>  // b.any
  44386c:	add	x0, sp, #0xb0
  443870:	ldr	x1, [sp, #112]
  443874:	ldr	x0, [x0, x21, lsl #3]
  443878:	tst	x1, x0
  44387c:	b.eq	443680 <ASN1_generate_nconf@plt+0x24d10>  // b.none
  443880:	b	4436a4 <ASN1_generate_nconf@plt+0x24d34>
  443884:	mov	x0, x20
  443888:	mov	w1, #0x38                  	// #56
  44388c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  443890:	add	x2, x2, #0xf0
  443894:	bl	419790 <SSL_callback_ctrl@plt>
  443898:	ldr	x3, [x19, #8]
  44389c:	mov	x0, x20
  4438a0:	mov	x2, #0x0                   	// #0
  4438a4:	mov	w1, #0x39                  	// #57
  4438a8:	bl	41dad0 <SSL_ctrl@plt>
  4438ac:	b	443478 <ASN1_generate_nconf@plt+0x24b08>
  4438b0:	mov	x0, x20
  4438b4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4438b8:	add	x1, x1, #0xd80
  4438bc:	bl	41db70 <SSL_set_msg_callback@plt>
  4438c0:	ldr	x3, [x19, #72]
  4438c4:	cbz	x3, 444098 <ASN1_generate_nconf@plt+0x25728>
  4438c8:	mov	x0, x20
  4438cc:	mov	x2, #0x0                   	// #0
  4438d0:	mov	w1, #0x10                  	// #16
  4438d4:	bl	41dad0 <SSL_ctrl@plt>
  4438d8:	b	443470 <ASN1_generate_nconf@plt+0x24b00>
  4438dc:	mov	x0, x20
  4438e0:	bl	419870 <SSL_get_rbio@plt>
  4438e4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4438e8:	add	x1, x1, #0xb60
  4438ec:	bl	41aac0 <BIO_set_callback@plt>
  4438f0:	mov	x0, x20
  4438f4:	bl	419870 <SSL_get_rbio@plt>
  4438f8:	ldr	x1, [x19, #8]
  4438fc:	bl	41d050 <BIO_set_callback_arg@plt>
  443900:	b	443468 <ASN1_generate_nconf@plt+0x24af8>
  443904:	bl	41a940 <BIO_f_nbio_test@plt>
  443908:	bl	41b620 <BIO_new@plt>
  44390c:	mov	x1, x21
  443910:	bl	41aae0 <BIO_push@plt>
  443914:	mov	x21, x0
  443918:	b	443448 <ASN1_generate_nconf@plt+0x24ad8>
  44391c:	mov	x0, x21
  443920:	mov	w1, #0x27                  	// #39
  443924:	bl	41de90 <BIO_ctrl@plt>
  443928:	mov	x0, x20
  44392c:	mov	x1, #0x2000                	// #8192
  443930:	bl	41e420 <SSL_set_options@plt>
  443934:	b	44343c <ASN1_generate_nconf@plt+0x24acc>
  443938:	mov	x0, x20
  44393c:	mov	x3, #0x0                   	// #0
  443940:	mov	x2, #0x0                   	// #0
  443944:	mov	w1, #0x4a                  	// #74
  443948:	bl	41dad0 <SSL_ctrl@plt>
  44394c:	cmp	x0, #0x0
  443950:	b.le	443824 <ASN1_generate_nconf@plt+0x24eb4>
  443954:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  443958:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44395c:	add	x1, x1, #0x950
  443960:	ldr	x0, [x0, #152]
  443964:	bl	419740 <BIO_printf@plt>
  443968:	b	443824 <ASN1_generate_nconf@plt+0x24eb4>
  44396c:	add	x3, sp, #0xa0
  443970:	mov	x0, x20
  443974:	mov	x2, #0x0                   	// #0
  443978:	mov	w1, #0x49                  	// #73
  44397c:	bl	41dad0 <SSL_ctrl@plt>
  443980:	cbz	x0, 4437fc <ASN1_generate_nconf@plt+0x24e8c>
  443984:	add	x4, sp, #0xa0
  443988:	b	443800 <ASN1_generate_nconf@plt+0x24e90>
  44398c:	adrp	x23, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443990:	adrp	x27, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443994:	add	x23, x23, #0xc68
  443998:	add	x27, x27, #0xbb0
  44399c:	mov	x1, x22
  4439a0:	mov	x0, x20
  4439a4:	mov	w2, #0x4000                	// #16384
  4439a8:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4439ac:	bl	41b5f0 <SSL_read@plt>
  4439b0:	mov	w28, w0
  4439b4:	b	4439d4 <ASN1_generate_nconf@plt+0x25064>
  4439b8:	ldr	x2, [x2, #40]
  4439bc:	bl	419740 <BIO_printf@plt>
  4439c0:	mov	x1, x22
  4439c4:	mov	x0, x20
  4439c8:	mov	w2, #0x4000                	// #16384
  4439cc:	bl	41b5f0 <SSL_read@plt>
  4439d0:	mov	w28, w0
  4439d4:	mov	w1, w28
  4439d8:	mov	x0, x20
  4439dc:	bl	41e3e0 <SSL_get_error@plt>
  4439e0:	add	x21, x19, #0x58
  4439e4:	mov	x1, x23
  4439e8:	cmp	w0, #0x4
  4439ec:	b.ne	443c9c <ASN1_generate_nconf@plt+0x2532c>  // b.any
  4439f0:	ldr	x0, [x19, #8]
  4439f4:	bl	419740 <BIO_printf@plt>
  4439f8:	ldr	x0, [x21, #16]
  4439fc:	bl	419c80 <SRP_user_pwd_free@plt>
  443a00:	ldr	x0, [x21, #8]
  443a04:	ldr	x1, [x19, #88]
  443a08:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  443a0c:	mov	x2, x0
  443a10:	str	x2, [x21, #16]
  443a14:	add	x1, x26, #0xba0
  443a18:	ldr	x0, [x19, #8]
  443a1c:	cbnz	x2, 4439b8 <ASN1_generate_nconf@plt+0x25048>
  443a20:	mov	x1, x27
  443a24:	bl	419740 <BIO_printf@plt>
  443a28:	b	4439c0 <ASN1_generate_nconf@plt+0x25050>
  443a2c:	add	x1, sp, #0xb0
  443a30:	ldr	w0, [x19, #120]
  443a34:	ldr	x1, [x1, x21, lsl #3]
  443a38:	str	x1, [sp, #128]
  443a3c:	cbnz	w0, 443df0 <ASN1_generate_nconf@plt+0x25480>
  443a40:	mov	w1, #0x4000                	// #16384
  443a44:	mov	x0, x22
  443a48:	bl	45cd90 <ASN1_generate_nconf@plt+0x3e420>
  443a4c:	mov	w23, w0
  443a50:	ldr	w1, [x19]
  443a54:	ldr	w0, [x19, #28]
  443a58:	orr	w0, w0, w1
  443a5c:	cbnz	w0, 443aa0 <ASN1_generate_nconf@plt+0x25130>
  443a60:	cmp	w23, #0x0
  443a64:	b.le	444388 <ASN1_generate_nconf@plt+0x25a18>
  443a68:	ldrb	w0, [x22]
  443a6c:	cmp	w0, #0x51
  443a70:	b.eq	444388 <ASN1_generate_nconf@plt+0x25a18>  // b.none
  443a74:	cmp	w0, #0x71
  443a78:	b.eq	4443e0 <ASN1_generate_nconf@plt+0x25a70>  // b.none
  443a7c:	cmp	w0, #0x72
  443a80:	b.eq	4440a0 <ASN1_generate_nconf@plt+0x25730>  // b.none
  443a84:	cmp	w0, #0x52
  443a88:	b.ne	443d24 <ASN1_generate_nconf@plt+0x253b4>  // b.any
  443a8c:	ldrb	w0, [x22, #1]
  443a90:	cmp	w0, #0xa
  443a94:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  443a98:	b.eq	444114 <ASN1_generate_nconf@plt+0x257a4>  // b.none
  443a9c:	nop
  443aa0:	mov	x26, x22
  443aa4:	adrp	x28, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443aa8:	add	x0, x28, #0xbb0
  443aac:	str	x0, [sp, #104]
  443ab0:	str	xzr, [sp, #120]
  443ab4:	mov	w2, w23
  443ab8:	mov	x1, x26
  443abc:	mov	x0, x20
  443ac0:	adrp	x27, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443ac4:	bl	41a730 <SSL_write@plt>
  443ac8:	mov	w28, w0
  443acc:	b	443aec <ASN1_generate_nconf@plt+0x2517c>
  443ad0:	ldr	x2, [x2, #40]
  443ad4:	bl	419740 <BIO_printf@plt>
  443ad8:	mov	w2, w23
  443adc:	mov	x1, x26
  443ae0:	mov	x0, x20
  443ae4:	bl	41a730 <SSL_write@plt>
  443ae8:	mov	w28, w0
  443aec:	mov	w1, w28
  443af0:	mov	x0, x20
  443af4:	bl	41e3e0 <SSL_get_error@plt>
  443af8:	add	x21, x19, #0x58
  443afc:	mov	x1, x24
  443b00:	cmp	w0, #0x4
  443b04:	b.ne	443b44 <ASN1_generate_nconf@plt+0x251d4>  // b.any
  443b08:	ldr	x0, [x19, #8]
  443b0c:	bl	419740 <BIO_printf@plt>
  443b10:	ldr	x0, [x21, #16]
  443b14:	bl	419c80 <SRP_user_pwd_free@plt>
  443b18:	ldr	x0, [x21, #8]
  443b1c:	ldr	x1, [x19, #88]
  443b20:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  443b24:	mov	x2, x0
  443b28:	str	x2, [x21, #16]
  443b2c:	add	x1, x27, #0xba0
  443b30:	ldr	x0, [x19, #8]
  443b34:	cbnz	x2, 443ad0 <ASN1_generate_nconf@plt+0x25160>
  443b38:	ldr	x1, [sp, #104]
  443b3c:	bl	419740 <BIO_printf@plt>
  443b40:	b	443ad8 <ASN1_generate_nconf@plt+0x25168>
  443b44:	mov	w1, w28
  443b48:	mov	x0, x20
  443b4c:	bl	41e3e0 <SSL_get_error@plt>
  443b50:	cmp	w0, #0x6
  443b54:	b.eq	443c6c <ASN1_generate_nconf@plt+0x252fc>  // b.none
  443b58:	b.gt	443bfc <ASN1_generate_nconf@plt+0x2528c>
  443b5c:	cmp	w0, #0x5
  443b60:	b.eq	443bc0 <ASN1_generate_nconf@plt+0x25250>  // b.none
  443b64:	cmp	w0, #0x1
  443b68:	b.le	443bbc <ASN1_generate_nconf@plt+0x2524c>
  443b6c:	ldr	x0, [x19, #8]
  443b70:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443b74:	add	x1, x1, #0xbe0
  443b78:	bl	419740 <BIO_printf@plt>
  443b7c:	ldr	x0, [x19, #8]
  443b80:	mov	x3, #0x0                   	// #0
  443b84:	mov	x2, #0x0                   	// #0
  443b88:	mov	w1, #0xb                   	// #11
  443b8c:	bl	41de90 <BIO_ctrl@plt>
  443b90:	cmp	w28, #0x0
  443b94:	b.le	443c38 <ASN1_generate_nconf@plt+0x252c8>
  443b98:	ldr	x0, [sp, #120]
  443b9c:	sub	w23, w23, w28
  443ba0:	cmp	w23, #0x0
  443ba4:	add	x0, x0, w28, sxtw
  443ba8:	str	x0, [sp, #120]
  443bac:	b.le	443c40 <ASN1_generate_nconf@plt+0x252d0>
  443bb0:	add	x26, x22, x0
  443bb4:	b	443ab4 <ASN1_generate_nconf@plt+0x25144>
  443bb8:	cmp	w0, #0xa
  443bbc:	b.ne	443b90 <ASN1_generate_nconf@plt+0x25220>  // b.any
  443bc0:	ldr	x0, [x19, #8]
  443bc4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443bc8:	add	x1, x1, #0xbf0
  443bcc:	mov	w23, #0x1                   	// #1
  443bd0:	bl	419740 <BIO_printf@plt>
  443bd4:	ldr	x0, [x19, #8]
  443bd8:	mov	x3, #0x0                   	// #0
  443bdc:	mov	x2, #0x0                   	// #0
  443be0:	mov	w1, #0xb                   	// #11
  443be4:	bl	41de90 <BIO_ctrl@plt>
  443be8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  443bec:	ldr	x0, [x0, #152]
  443bf0:	bl	41e7f0 <ERR_print_errors@plt>
  443bf4:	ldp	x27, x28, [sp, #80]
  443bf8:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  443bfc:	cmp	w0, #0x9
  443c00:	b.ne	443bb8 <ASN1_generate_nconf@plt+0x25248>  // b.any
  443c04:	ldr	x0, [x19, #8]
  443c08:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443c0c:	add	x1, x1, #0xbc8
  443c10:	bl	419740 <BIO_printf@plt>
  443c14:	ldr	x0, [x19, #8]
  443c18:	mov	x3, #0x0                   	// #0
  443c1c:	mov	x2, #0x0                   	// #0
  443c20:	mov	w1, #0xb                   	// #11
  443c24:	bl	41de90 <BIO_ctrl@plt>
  443c28:	mov	x0, x20
  443c2c:	bl	45e810 <ASN1_generate_nconf@plt+0x3fea0>
  443c30:	cmp	w28, #0x0
  443c34:	b.gt	443b98 <ASN1_generate_nconf@plt+0x25228>
  443c38:	cmp	w23, #0x0
  443c3c:	b.gt	443ab4 <ASN1_generate_nconf@plt+0x25144>
  443c40:	ldr	x0, [sp, #112]
  443c44:	ldr	x1, [sp, #128]
  443c48:	tst	x0, x1
  443c4c:	b.eq	443680 <ASN1_generate_nconf@plt+0x24d10>  // b.none
  443c50:	b	4436a4 <ASN1_generate_nconf@plt+0x24d34>
  443c54:	cmp	w0, #0x9
  443c58:	b.eq	444268 <ASN1_generate_nconf@plt+0x258f8>  // b.none
  443c5c:	cmp	w0, #0xa
  443c60:	b.eq	443bc0 <ASN1_generate_nconf@plt+0x25250>  // b.none
  443c64:	cmp	w0, #0x6
  443c68:	b.ne	443680 <ASN1_generate_nconf@plt+0x24d10>  // b.any
  443c6c:	ldr	x0, [x19, #8]
  443c70:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443c74:	add	x1, x1, #0x8b0
  443c78:	mov	w23, #0x1                   	// #1
  443c7c:	bl	419740 <BIO_printf@plt>
  443c80:	ldr	x0, [x19, #8]
  443c84:	mov	x3, #0x0                   	// #0
  443c88:	mov	x2, #0x0                   	// #0
  443c8c:	mov	w1, #0xb                   	// #11
  443c90:	bl	41de90 <BIO_ctrl@plt>
  443c94:	ldp	x27, x28, [sp, #80]
  443c98:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  443c9c:	mov	w1, w28
  443ca0:	mov	x0, x20
  443ca4:	bl	41e3e0 <SSL_get_error@plt>
  443ca8:	cmp	w0, #0x5
  443cac:	b.eq	443bc0 <ASN1_generate_nconf@plt+0x25250>  // b.none
  443cb0:	b.gt	443c54 <ASN1_generate_nconf@plt+0x252e4>
  443cb4:	cmp	w0, #0x1
  443cb8:	b.eq	443bc0 <ASN1_generate_nconf@plt+0x25250>  // b.none
  443cbc:	b.le	443cf0 <ASN1_generate_nconf@plt+0x25380>
  443cc0:	cmp	w0, #0x4
  443cc4:	b.eq	443680 <ASN1_generate_nconf@plt+0x24d10>  // b.none
  443cc8:	ldr	x0, [x19, #8]
  443ccc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443cd0:	add	x1, x1, #0xca0
  443cd4:	bl	419740 <BIO_printf@plt>
  443cd8:	ldr	x0, [x19, #8]
  443cdc:	mov	x3, #0x0                   	// #0
  443ce0:	mov	x2, #0x0                   	// #0
  443ce4:	mov	w1, #0xb                   	// #11
  443ce8:	bl	41de90 <BIO_ctrl@plt>
  443cec:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  443cf0:	cbnz	w0, 443680 <ASN1_generate_nconf@plt+0x24d10>
  443cf4:	mov	w1, w28
  443cf8:	mov	x0, x22
  443cfc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  443d00:	ldr	x0, [x19, #8]
  443d04:	mov	x3, #0x0                   	// #0
  443d08:	mov	x2, #0x0                   	// #0
  443d0c:	mov	w1, #0xb                   	// #11
  443d10:	bl	41de90 <BIO_ctrl@plt>
  443d14:	mov	x0, x20
  443d18:	bl	41b390 <SSL_has_pending@plt>
  443d1c:	cbnz	w0, 44399c <ASN1_generate_nconf@plt+0x2502c>
  443d20:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  443d24:	and	w1, w0, #0xffffffdf
  443d28:	cmp	w1, #0x4b
  443d2c:	b.ne	443d40 <ASN1_generate_nconf@plt+0x253d0>  // b.any
  443d30:	ldrb	w1, [x22, #1]
  443d34:	cmp	w1, #0xa
  443d38:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  443d3c:	b.eq	444310 <ASN1_generate_nconf@plt+0x259a0>  // b.none
  443d40:	cmp	w0, #0x63
  443d44:	b.ne	444220 <ASN1_generate_nconf@plt+0x258b0>  // b.any
  443d48:	ldrb	w0, [x22, #1]
  443d4c:	cmp	w0, #0xa
  443d50:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  443d54:	b.ne	443aa0 <ASN1_generate_nconf@plt+0x25130>  // b.any
  443d58:	mov	x2, #0x0                   	// #0
  443d5c:	mov	w1, #0x1                   	// #1
  443d60:	mov	x0, x20
  443d64:	bl	41e320 <SSL_set_verify@plt>
  443d68:	mov	x0, x20
  443d6c:	bl	41a690 <SSL_verify_client_post_handshake@plt>
  443d70:	cbnz	w0, 4440b8 <ASN1_generate_nconf@plt+0x25748>
  443d74:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443d78:	add	x0, x0, #0xb40
  443d7c:	bl	41dea0 <puts@plt>
  443d80:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  443d84:	ldr	x0, [x0, #152]
  443d88:	bl	41e7f0 <ERR_print_errors@plt>
  443d8c:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  443d90:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443d94:	add	x3, sp, #0xa0
  443d98:	mov	x2, #0x0                   	// #0
  443d9c:	ldr	q0, [x1, #1936]
  443da0:	mov	w1, #0x21                  	// #33
  443da4:	str	q0, [sp, #160]
  443da8:	bl	41de90 <BIO_ctrl@plt>
  443dac:	adrp	x4, 479000 <ASN1_generate_nconf@plt+0x5a690>
  443db0:	add	x3, sp, #0xa0
  443db4:	mov	x0, x21
  443db8:	ldr	q0, [x4, #1936]
  443dbc:	mov	x2, #0x0                   	// #0
  443dc0:	mov	w1, #0x23                  	// #35
  443dc4:	str	q0, [sp, #160]
  443dc8:	bl	41de90 <BIO_ctrl@plt>
  443dcc:	b	443590 <ASN1_generate_nconf@plt+0x24c20>
  443dd0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  443dd4:	ldr	x0, [x0, #152]
  443dd8:	bl	41e7f0 <ERR_print_errors@plt>
  443ddc:	b	4433e0 <ASN1_generate_nconf@plt+0x24a70>
  443de0:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  443de4:	add	w0, w0, #0x1
  443de8:	str	w0, [sp, #136]
  443dec:	b	443648 <ASN1_generate_nconf@plt+0x24cd8>
  443df0:	mov	x0, x22
  443df4:	mov	w1, #0x2000                	// #8192
  443df8:	bl	45cd90 <ASN1_generate_nconf@plt+0x3e420>
  443dfc:	mov	w23, w0
  443e00:	cmp	w0, #0x0
  443e04:	b.le	444378 <ASN1_generate_nconf@plt+0x25a08>
  443e08:	sub	w0, w0, #0x1
  443e0c:	cmp	w0, #0xe
  443e10:	b.ls	444460 <ASN1_generate_nconf@plt+0x25af0>  // b.plast
  443e14:	lsr	w2, w23, #4
  443e18:	mov	x1, x22
  443e1c:	movi	v1.4s, #0x0
  443e20:	movi	v4.16b, #0xa
  443e24:	add	x2, x22, w2, uxtw #4
  443e28:	movi	v3.16b, #0x1
  443e2c:	nop
  443e30:	ldr	q0, [x1], #16
  443e34:	cmeq	v0.16b, v0.16b, v4.16b
  443e38:	cmp	x2, x1
  443e3c:	and	v0.16b, v3.16b, v0.16b
  443e40:	sxtl	v2.8h, v0.8b
  443e44:	sxtl2	v0.8h, v0.16b
  443e48:	saddw	v1.4s, v1.4s, v2.4h
  443e4c:	saddw2	v1.4s, v1.4s, v2.8h
  443e50:	saddw	v1.4s, v1.4s, v0.4h
  443e54:	saddw2	v1.4s, v1.4s, v0.8h
  443e58:	b.ne	443e30 <ASN1_generate_nconf@plt+0x254c0>  // b.any
  443e5c:	addv	s1, v1.4s
  443e60:	tst	x23, #0xf
  443e64:	and	w1, w23, #0xfffffff0
  443e68:	mov	w26, v1.s[0]
  443e6c:	b.eq	443fd0 <ASN1_generate_nconf@plt+0x25660>  // b.none
  443e70:	ldrb	w3, [x22, w1, sxtw]
  443e74:	add	w2, w1, #0x1
  443e78:	cmp	w3, #0xa
  443e7c:	cinc	w26, w26, eq  // eq = none
  443e80:	cmp	w2, w23
  443e84:	b.ge	443fd0 <ASN1_generate_nconf@plt+0x25660>  // b.tcont
  443e88:	ldrb	w3, [x22, w2, sxtw]
  443e8c:	add	w2, w1, #0x2
  443e90:	cmp	w3, #0xa
  443e94:	cinc	w26, w26, eq  // eq = none
  443e98:	cmp	w23, w2
  443e9c:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443ea0:	ldrb	w3, [x22, w2, sxtw]
  443ea4:	add	w2, w1, #0x3
  443ea8:	cmp	w3, #0xa
  443eac:	cinc	w26, w26, eq  // eq = none
  443eb0:	cmp	w23, w2
  443eb4:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443eb8:	ldrb	w3, [x22, w2, sxtw]
  443ebc:	add	w2, w1, #0x4
  443ec0:	cmp	w3, #0xa
  443ec4:	cinc	w26, w26, eq  // eq = none
  443ec8:	cmp	w23, w2
  443ecc:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443ed0:	ldrb	w3, [x22, w2, sxtw]
  443ed4:	add	w2, w1, #0x5
  443ed8:	cmp	w3, #0xa
  443edc:	cinc	w26, w26, eq  // eq = none
  443ee0:	cmp	w2, w23
  443ee4:	b.ge	443fd0 <ASN1_generate_nconf@plt+0x25660>  // b.tcont
  443ee8:	ldrb	w3, [x22, w2, sxtw]
  443eec:	add	w2, w1, #0x6
  443ef0:	cmp	w3, #0xa
  443ef4:	cinc	w26, w26, eq  // eq = none
  443ef8:	cmp	w2, w23
  443efc:	b.ge	443fd0 <ASN1_generate_nconf@plt+0x25660>  // b.tcont
  443f00:	ldrb	w3, [x22, w2, sxtw]
  443f04:	add	w2, w1, #0x7
  443f08:	cmp	w3, #0xa
  443f0c:	cinc	w26, w26, eq  // eq = none
  443f10:	cmp	w23, w2
  443f14:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443f18:	ldrb	w3, [x22, w2, sxtw]
  443f1c:	add	w2, w1, #0x8
  443f20:	cmp	w3, #0xa
  443f24:	cinc	w26, w26, eq  // eq = none
  443f28:	cmp	w2, w23
  443f2c:	b.ge	443fd0 <ASN1_generate_nconf@plt+0x25660>  // b.tcont
  443f30:	ldrb	w3, [x22, w2, sxtw]
  443f34:	add	w2, w1, #0x9
  443f38:	cmp	w3, #0xa
  443f3c:	cinc	w26, w26, eq  // eq = none
  443f40:	cmp	w23, w2
  443f44:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443f48:	ldrb	w3, [x22, w2, sxtw]
  443f4c:	add	w2, w1, #0xa
  443f50:	cmp	w3, #0xa
  443f54:	cinc	w26, w26, eq  // eq = none
  443f58:	cmp	w23, w2
  443f5c:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443f60:	ldrb	w3, [x22, w2, sxtw]
  443f64:	add	w2, w1, #0xb
  443f68:	cmp	w3, #0xa
  443f6c:	cinc	w26, w26, eq  // eq = none
  443f70:	cmp	w23, w2
  443f74:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443f78:	ldrb	w3, [x22, w2, sxtw]
  443f7c:	add	w2, w1, #0xc
  443f80:	cmp	w3, #0xa
  443f84:	cinc	w26, w26, eq  // eq = none
  443f88:	cmp	w23, w2
  443f8c:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443f90:	ldrb	w3, [x22, w2, sxtw]
  443f94:	add	w2, w1, #0xd
  443f98:	cmp	w3, #0xa
  443f9c:	cinc	w26, w26, eq  // eq = none
  443fa0:	cmp	w23, w2
  443fa4:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443fa8:	ldrb	w2, [x22, w2, sxtw]
  443fac:	add	w1, w1, #0xe
  443fb0:	cmp	w2, #0xa
  443fb4:	cinc	w26, w26, eq  // eq = none
  443fb8:	cmp	w23, w1
  443fbc:	b.le	443fd0 <ASN1_generate_nconf@plt+0x25660>
  443fc0:	ldrb	w1, [x22, w1, sxtw]
  443fc4:	cmp	w1, #0xa
  443fc8:	cinc	w26, w26, eq  // eq = none
  443fcc:	nop
  443fd0:	sxtw	x0, w0
  443fd4:	mov	w3, #0xd                   	// #13
  443fd8:	add	w1, w26, w0
  443fdc:	ldrb	w2, [x22, x0]
  443fe0:	cmp	w2, #0xa
  443fe4:	strb	w2, [x22, w1, sxtw]
  443fe8:	b.ne	443ffc <ASN1_generate_nconf@plt+0x2568c>  // b.any
  443fec:	sub	w26, w26, #0x1
  443ff0:	add	w23, w23, #0x1
  443ff4:	add	w1, w26, w0
  443ff8:	strb	w3, [x22, w1, sxtw]
  443ffc:	sub	x0, x0, #0x1
  444000:	tbz	w0, #31, 443fd8 <ASN1_generate_nconf@plt+0x25668>
  444004:	ldr	w1, [x19]
  444008:	ldr	w0, [x19, #28]
  44400c:	orr	w0, w0, w1
  444010:	cbz	w0, 443a68 <ASN1_generate_nconf@plt+0x250f8>
  444014:	b	443aa0 <ASN1_generate_nconf@plt+0x25130>
  444018:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44401c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444020:	add	x1, x1, #0xa90
  444024:	b	4434d0 <ASN1_generate_nconf@plt+0x24b60>
  444028:	ldr	x1, [sp, #176]
  44402c:	cbz	x1, 444054 <ASN1_generate_nconf@plt+0x256e4>
  444030:	cbnz	w24, 44433c <ASN1_generate_nconf@plt+0x259cc>
  444034:	mov	x0, x22
  444038:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44403c:	ldr	x0, [x19, #8]
  444040:	mov	w24, #0x0                   	// #0
  444044:	mov	x3, #0x0                   	// #0
  444048:	mov	x2, #0x0                   	// #0
  44404c:	mov	w1, #0xb                   	// #11
  444050:	bl	41de90 <BIO_ctrl@plt>
  444054:	cmp	w21, #0x2
  444058:	b.ne	44348c <ASN1_generate_nconf@plt+0x24b1c>  // b.any
  44405c:	stp	x27, x28, [sp, #80]
  444060:	cbz	w24, 444298 <ASN1_generate_nconf@plt+0x25928>
  444064:	mov	x0, x20
  444068:	bl	41c490 <SSL_get_early_data_status@plt>
  44406c:	cbnz	w0, 44442c <ASN1_generate_nconf@plt+0x25abc>
  444070:	ldr	x0, [x19, #8]
  444074:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444078:	add	x1, x1, #0xae0
  44407c:	bl	419740 <BIO_printf@plt>
  444080:	mov	x0, x20
  444084:	bl	419d60 <SSL_is_init_finished@plt>
  444088:	cbz	w0, 443634 <ASN1_generate_nconf@plt+0x24cc4>
  44408c:	mov	x0, x20
  444090:	bl	443038 <ASN1_generate_nconf@plt+0x246c8>
  444094:	b	443634 <ASN1_generate_nconf@plt+0x24cc4>
  444098:	ldr	x3, [x19, #8]
  44409c:	b	4438c8 <ASN1_generate_nconf@plt+0x24f58>
  4440a0:	ldrb	w0, [x22, #1]
  4440a4:	cmp	w0, #0xa
  4440a8:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  4440ac:	b.ne	443aa0 <ASN1_generate_nconf@plt+0x25130>  // b.any
  4440b0:	mov	x0, x20
  4440b4:	bl	41c400 <SSL_renegotiate@plt>
  4440b8:	mov	x0, x20
  4440bc:	bl	41b9d0 <SSL_do_handshake@plt>
  4440c0:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4440c4:	mov	w1, w0
  4440c8:	add	x0, x2, #0xb28
  4440cc:	bl	41e1d0 <printf@plt>
  4440d0:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  4440d4:	ldr	w0, [x19, #116]
  4440d8:	cbnz	w0, 4441f4 <ASN1_generate_nconf@plt+0x25884>
  4440dc:	adrp	x23, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4440e0:	adrp	x27, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4440e4:	add	x23, x23, #0xc28
  4440e8:	add	x27, x27, #0xbb0
  4440ec:	nop
  4440f0:	mov	x0, x20
  4440f4:	bl	41e630 <SSL_accept@plt>
  4440f8:	mov	w28, w0
  4440fc:	cmp	w0, #0x0
  444100:	b.le	444128 <ASN1_generate_nconf@plt+0x257b8>
  444104:	nop
  444108:	mov	x0, x20
  44410c:	bl	443038 <ASN1_generate_nconf@plt+0x246c8>
  444110:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  444114:	mov	x0, x20
  444118:	mov	x2, #0x0                   	// #0
  44411c:	mov	w1, #0x5                   	// #5
  444120:	bl	41e320 <SSL_set_verify@plt>
  444124:	b	4440b0 <ASN1_generate_nconf@plt+0x25740>
  444128:	mov	w1, w0
  44412c:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444130:	mov	x0, x20
  444134:	bl	41e3e0 <SSL_get_error@plt>
  444138:	b	444164 <ASN1_generate_nconf@plt+0x257f4>
  44413c:	ldr	x2, [x2, #40]
  444140:	bl	419740 <BIO_printf@plt>
  444144:	mov	x0, x20
  444148:	bl	41e630 <SSL_accept@plt>
  44414c:	mov	w28, w0
  444150:	cmp	w0, #0x0
  444154:	b.gt	444108 <ASN1_generate_nconf@plt+0x25798>
  444158:	mov	w1, w0
  44415c:	mov	x0, x20
  444160:	bl	41e3e0 <SSL_get_error@plt>
  444164:	sub	w1, w0, #0x5
  444168:	add	x21, x19, #0x58
  44416c:	cmp	w1, #0x1
  444170:	mov	w1, w28
  444174:	ccmp	w0, #0x1, #0x4, hi  // hi = pmore
  444178:	cset	w0, ne  // ne = any
  44417c:	str	w0, [sp, #104]
  444180:	mov	x0, x20
  444184:	bl	41e3e0 <SSL_get_error@plt>
  444188:	cmp	w0, #0x4
  44418c:	mov	x1, x23
  444190:	b.ne	4441d4 <ASN1_generate_nconf@plt+0x25864>  // b.any
  444194:	ldr	x0, [x19, #8]
  444198:	ldr	x2, [x19, #88]
  44419c:	bl	419740 <BIO_printf@plt>
  4441a0:	ldr	x0, [x21, #16]
  4441a4:	bl	419c80 <SRP_user_pwd_free@plt>
  4441a8:	ldr	x0, [x21, #8]
  4441ac:	ldr	x1, [x19, #88]
  4441b0:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4441b4:	mov	x2, x0
  4441b8:	str	x2, [x21, #16]
  4441bc:	add	x1, x26, #0xba0
  4441c0:	ldr	x0, [x19, #8]
  4441c4:	cbnz	x2, 44413c <ASN1_generate_nconf@plt+0x257cc>
  4441c8:	mov	x1, x27
  4441cc:	bl	419740 <BIO_printf@plt>
  4441d0:	b	444144 <ASN1_generate_nconf@plt+0x257d4>
  4441d4:	cbz	w28, 44371c <ASN1_generate_nconf@plt+0x24dac>
  4441d8:	mov	x0, x20
  4441dc:	bl	41de10 <SSL_waiting_for_async@plt>
  4441e0:	cbnz	w0, 4440f0 <ASN1_generate_nconf@plt+0x25780>
  4441e4:	ldr	w0, [x19, #112]
  4441e8:	cbnz	w0, 443748 <ASN1_generate_nconf@plt+0x24dd8>
  4441ec:	ldr	w0, [x19, #116]
  4441f0:	b	443734 <ASN1_generate_nconf@plt+0x24dc4>
  4441f4:	mov	x0, x20
  4441f8:	mov	x21, #0x0                   	// #0
  4441fc:	bl	41bd60 <SSL_stateless@plt>
  444200:	mov	w28, w0
  444204:	b	4436ec <ASN1_generate_nconf@plt+0x24d7c>
  444208:	cbnz	w28, 443748 <ASN1_generate_nconf@plt+0x24dd8>
  44420c:	ldr	x0, [x19, #8]
  444210:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444214:	add	x1, x1, #0xc48
  444218:	bl	419740 <BIO_printf@plt>
  44421c:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  444220:	cmp	w0, #0x50
  444224:	b.ne	444244 <ASN1_generate_nconf@plt+0x258d4>  // b.any
  444228:	mov	x0, x20
  44422c:	bl	41c180 <SSL_get_wbio@plt>
  444230:	mov	w2, #0x1b                  	// #27
  444234:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444238:	add	x1, x1, #0xb60
  44423c:	bl	41cb90 <BIO_write@plt>
  444240:	ldrb	w0, [x22]
  444244:	cmp	w0, #0x53
  444248:	b.ne	443aa0 <ASN1_generate_nconf@plt+0x25130>  // b.any
  44424c:	ldr	x21, [x19, #8]
  444250:	mov	x0, x20
  444254:	bl	41da20 <SSL_get_SSL_CTX@plt>
  444258:	mov	x1, x0
  44425c:	mov	x0, x21
  444260:	bl	442e18 <ASN1_generate_nconf@plt+0x244a8>
  444264:	b	443aa0 <ASN1_generate_nconf@plt+0x25130>
  444268:	ldr	x0, [x19, #8]
  44426c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444270:	add	x1, x1, #0xc88
  444274:	bl	419740 <BIO_printf@plt>
  444278:	ldr	x0, [x19, #8]
  44427c:	mov	x3, #0x0                   	// #0
  444280:	mov	x2, #0x0                   	// #0
  444284:	mov	w1, #0xb                   	// #11
  444288:	bl	41de90 <BIO_ctrl@plt>
  44428c:	mov	x0, x20
  444290:	bl	45e810 <ASN1_generate_nconf@plt+0x3fea0>
  444294:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  444298:	ldr	x0, [x19, #8]
  44429c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4442a0:	add	x1, x1, #0xaf8
  4442a4:	bl	419740 <BIO_printf@plt>
  4442a8:	b	444080 <ASN1_generate_nconf@plt+0x25710>
  4442ac:	mov	x0, x21
  4442b0:	bl	419d10 <BIO_ADDR_free@plt>
  4442b4:	b	44371c <ASN1_generate_nconf@plt+0x24dac>
  4442b8:	mov	x0, x20
  4442bc:	bl	41c180 <SSL_get_wbio@plt>
  4442c0:	mov	x23, x0
  4442c4:	cbz	x0, 444350 <ASN1_generate_nconf@plt+0x259e0>
  4442c8:	mov	x2, #0x0                   	// #0
  4442cc:	mov	w1, #0x69                  	// #105
  4442d0:	add	x3, sp, #0x9c
  4442d4:	bl	41de90 <BIO_ctrl@plt>
  4442d8:	ldr	w0, [sp, #156]
  4442dc:	mov	x1, x21
  4442e0:	mov	w2, #0x0                   	// #0
  4442e4:	bl	419de0 <BIO_connect@plt>
  4442e8:	cbz	w0, 444350 <ASN1_generate_nconf@plt+0x259e0>
  4442ec:	mov	x3, x21
  4442f0:	mov	x2, #0x0                   	// #0
  4442f4:	mov	w1, #0x20                  	// #32
  4442f8:	mov	x0, x23
  4442fc:	bl	41de90 <BIO_ctrl@plt>
  444300:	mov	x0, x21
  444304:	bl	419d10 <BIO_ADDR_free@plt>
  444308:	str	wzr, [x19, #112]
  44430c:	b	443708 <ASN1_generate_nconf@plt+0x24d98>
  444310:	cmp	w0, #0x4b
  444314:	mov	x0, x20
  444318:	cset	w1, eq  // eq = none
  44431c:	bl	41acc0 <SSL_key_update@plt>
  444320:	mov	x0, x20
  444324:	bl	41b9d0 <SSL_do_handshake@plt>
  444328:	mov	w1, w0
  44432c:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444330:	add	x0, x0, #0xb28
  444334:	bl	41e1d0 <printf@plt>
  444338:	b	443680 <ASN1_generate_nconf@plt+0x24d10>
  44433c:	ldr	x0, [x19, #8]
  444340:	mov	x1, x23
  444344:	bl	419740 <BIO_printf@plt>
  444348:	ldr	x1, [sp, #176]
  44434c:	b	444034 <ASN1_generate_nconf@plt+0x256c4>
  444350:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444354:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444358:	add	x1, x1, #0xc08
  44435c:	mov	w23, #0x1                   	// #1
  444360:	ldr	x0, [x0, #152]
  444364:	bl	419740 <BIO_printf@plt>
  444368:	mov	x0, x21
  44436c:	bl	419d10 <BIO_ADDR_free@plt>
  444370:	ldp	x27, x28, [sp, #80]
  444374:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  444378:	ldr	w1, [x19]
  44437c:	ldr	w0, [x19, #28]
  444380:	orr	w0, w0, w1
  444384:	cbnz	w0, 443aa0 <ASN1_generate_nconf@plt+0x25130>
  444388:	ldr	x0, [x19, #8]
  44438c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444390:	add	x1, x1, #0x8b0
  444394:	mov	w23, #0xfffffff5            	// #-11
  444398:	bl	419740 <BIO_printf@plt>
  44439c:	ldr	x0, [x19, #8]
  4443a0:	mov	x3, #0x0                   	// #0
  4443a4:	mov	x2, #0x0                   	// #0
  4443a8:	mov	w1, #0xb                   	// #11
  4443ac:	bl	41de90 <BIO_ctrl@plt>
  4443b0:	mov	w0, w25
  4443b4:	bl	41c050 <BIO_closesocket@plt>
  4443b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4443bc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4443c0:	add	x1, x1, #0xb10
  4443c4:	ldr	x0, [x0, #152]
  4443c8:	bl	419740 <BIO_printf@plt>
  4443cc:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4443d0:	ldr	w0, [x0, #3988]
  4443d4:	tbz	w0, #31, 444420 <ASN1_generate_nconf@plt+0x25ab0>
  4443d8:	ldp	x27, x28, [sp, #80]
  4443dc:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  4443e0:	ldr	x0, [x19, #8]
  4443e4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4443e8:	add	x1, x1, #0x8b0
  4443ec:	mov	w23, #0x1                   	// #1
  4443f0:	bl	419740 <BIO_printf@plt>
  4443f4:	ldr	x0, [x19, #8]
  4443f8:	mov	w1, #0xb                   	// #11
  4443fc:	mov	x3, #0x0                   	// #0
  444400:	mov	x2, #0x0                   	// #0
  444404:	bl	41de90 <BIO_ctrl@plt>
  444408:	mov	x0, x20
  44440c:	bl	41a0c0 <SSL_version@plt>
  444410:	mov	w1, #0xfeff                	// #65279
  444414:	cmp	w0, w1
  444418:	b.eq	4443d8 <ASN1_generate_nconf@plt+0x25a68>  // b.none
  44441c:	mov	w0, w25
  444420:	bl	41c050 <BIO_closesocket@plt>
  444424:	ldp	x27, x28, [sp, #80]
  444428:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  44442c:	ldr	x0, [x19, #8]
  444430:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  444434:	add	x1, x1, #0x698
  444438:	bl	419740 <BIO_printf@plt>
  44443c:	b	444080 <ASN1_generate_nconf@plt+0x25710>
  444440:	ldr	x23, [x21, #152]
  444444:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  444448:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44444c:	mov	x2, x0
  444450:	add	x1, x1, #0xc50
  444454:	mov	x0, x23
  444458:	bl	419740 <BIO_printf@plt>
  44445c:	b	443768 <ASN1_generate_nconf@plt+0x24df8>
  444460:	mov	w1, #0x0                   	// #0
  444464:	b	443e70 <ASN1_generate_nconf@plt+0x25500>
  444468:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44446c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444470:	mov	w23, #0x1                   	// #1
  444474:	add	x1, x1, #0xbf8
  444478:	ldr	x0, [x0, #152]
  44447c:	bl	419740 <BIO_printf@plt>
  444480:	ldp	x27, x28, [sp, #80]
  444484:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  444488:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44448c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444490:	mov	w23, #0xffffffff            	// #-1
  444494:	add	x1, x1, #0xa70
  444498:	ldr	x0, [x0, #152]
  44449c:	bl	419740 <BIO_printf@plt>
  4444a0:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  4444a4:	mov	w23, #0xffffffff            	// #-1
  4444a8:	b	443508 <ASN1_generate_nconf@plt+0x24b98>
  4444ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4444b0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4444b4:	mov	w23, #0xffffffff            	// #-1
  4444b8:	add	x1, x1, #0xa48
  4444bc:	ldr	x0, [x0, #152]
  4444c0:	bl	419740 <BIO_printf@plt>
  4444c4:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  4444c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4444cc:	mov	x3, #0x0                   	// #0
  4444d0:	mov	x2, #0x0                   	// #0
  4444d4:	mov	w1, #0x79                  	// #121
  4444d8:	ldr	x23, [x0, #152]
  4444dc:	mov	x0, x20
  4444e0:	bl	41dad0 <SSL_ctrl@plt>
  4444e4:	mov	x2, x0
  4444e8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4444ec:	add	x1, x1, #0x1c0
  4444f0:	mov	x0, x23
  4444f4:	bl	419740 <BIO_printf@plt>
  4444f8:	mov	x0, x21
  4444fc:	mov	w23, #0xffffffff            	// #-1
  444500:	bl	41df00 <BIO_free@plt>
  444504:	b	4434e4 <ASN1_generate_nconf@plt+0x24b74>
  444508:	stp	x29, x30, [sp, #-224]!
  44450c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444510:	add	x1, x1, #0xce0
  444514:	mov	x29, sp
  444518:	stp	x19, x20, [sp, #16]
  44451c:	stp	x23, x24, [sp, #48]
  444520:	mov	w24, w0
  444524:	mov	w0, #0x4000                	// #16384
  444528:	stp	x25, x26, [sp, #64]
  44452c:	mov	x25, x3
  444530:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  444534:	mov	x20, x0
  444538:	bl	41d230 <BIO_f_buffer@plt>
  44453c:	bl	41b620 <BIO_new@plt>
  444540:	mov	x19, x0
  444544:	bl	41c5e0 <BIO_f_ssl@plt>
  444548:	bl	41b620 <BIO_new@plt>
  44454c:	cmp	x19, #0x0
  444550:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  444554:	b.eq	44458c <ASN1_generate_nconf@plt+0x25c1c>  // b.none
  444558:	stp	x21, x22, [sp, #32]
  44455c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444560:	add	x21, x21, #0xa10
  444564:	mov	x23, x0
  444568:	ldr	w0, [x21, #24]
  44456c:	cbnz	w0, 44477c <ASN1_generate_nconf@plt+0x25e0c>
  444570:	mov	x0, x19
  444574:	mov	w3, #0x1                   	// #1
  444578:	mov	x2, #0x4000                	// #16384
  44457c:	mov	w1, #0x75                  	// #117
  444580:	bl	41dcd0 <BIO_int_ctrl@plt>
  444584:	cbnz	x0, 4445c0 <ASN1_generate_nconf@plt+0x25c50>
  444588:	ldp	x21, x22, [sp, #32]
  44458c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444590:	add	x1, x1, #0xa28
  444594:	mov	w2, #0xd02                 	// #3330
  444598:	mov	x0, x20
  44459c:	bl	41b1e0 <CRYPTO_free@plt>
  4445a0:	mov	x0, x19
  4445a4:	bl	41ce30 <BIO_free_all@plt>
  4445a8:	mov	w0, #0x1                   	// #1
  4445ac:	ldp	x19, x20, [sp, #16]
  4445b0:	ldp	x23, x24, [sp, #48]
  4445b4:	ldp	x25, x26, [sp, #64]
  4445b8:	ldp	x29, x30, [sp], #224
  4445bc:	ret
  4445c0:	ldr	x0, [x21, #32]
  4445c4:	bl	41b2f0 <SSL_new@plt>
  4445c8:	mov	x22, x0
  4445cc:	cbz	x0, 444588 <ASN1_generate_nconf@plt+0x25c18>
  4445d0:	ldr	w1, [x21, #40]
  4445d4:	cbnz	w1, 44496c <ASN1_generate_nconf@plt+0x25ffc>
  4445d8:	cbz	x25, 4445f8 <ASN1_generate_nconf@plt+0x25c88>
  4445dc:	mov	x0, x25
  4445e0:	bl	41e440 <strlen@plt>
  4445e4:	mov	x1, x25
  4445e8:	mov	w2, w0
  4445ec:	mov	x0, x22
  4445f0:	bl	41ca20 <SSL_set_session_id_context@plt>
  4445f4:	cbz	w0, 444e44 <ASN1_generate_nconf@plt+0x264d4>
  4445f8:	mov	w1, #0x0                   	// #0
  4445fc:	mov	w0, w24
  444600:	bl	41e350 <BIO_new_socket@plt>
  444604:	mov	x25, x0
  444608:	ldr	w1, [x21, #56]
  44460c:	cbnz	w1, 4449ec <ASN1_generate_nconf@plt+0x2607c>
  444610:	mov	x2, x25
  444614:	mov	x1, x25
  444618:	mov	x0, x22
  44461c:	bl	41d4c0 <SSL_set_bio@plt>
  444620:	mov	x0, x22
  444624:	bl	41cca0 <SSL_set_accept_state@plt>
  444628:	mov	x3, x22
  44462c:	mov	x2, #0x1                   	// #1
  444630:	mov	w1, #0x6d                  	// #109
  444634:	mov	x0, x23
  444638:	bl	41de90 <BIO_ctrl@plt>
  44463c:	mov	x1, x23
  444640:	mov	x0, x19
  444644:	bl	41aae0 <BIO_push@plt>
  444648:	ldr	w0, [x21, #60]
  44464c:	cbnz	w0, 4449c4 <ASN1_generate_nconf@plt+0x26054>
  444650:	ldr	w0, [x21, #64]
  444654:	cbnz	w0, 444998 <ASN1_generate_nconf@plt+0x26028>
  444658:	adrp	x23, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44465c:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444660:	add	x23, x23, #0xec0
  444664:	add	x25, x25, #0xcf8
  444668:	mov	x1, x20
  44466c:	mov	x0, x19
  444670:	mov	w2, #0x3fff                	// #16383
  444674:	bl	41b120 <BIO_gets@plt>
  444678:	cmp	w0, #0x0
  44467c:	b.lt	4447ac <ASN1_generate_nconf@plt+0x25e3c>  // b.tstop
  444680:	b.eq	444768 <ASN1_generate_nconf@plt+0x25df8>  // b.none
  444684:	ldr	w1, [x21, #124]
  444688:	cmp	w1, #0x1
  44468c:	b.eq	444804 <ASN1_generate_nconf@plt+0x25e94>  // b.none
  444690:	cmp	w1, #0x2
  444694:	b.ne	44491c <ASN1_generate_nconf@plt+0x25fac>  // b.any
  444698:	mov	x1, x20
  44469c:	mov	x0, x25
  4446a0:	mov	x2, #0xb                   	// #11
  4446a4:	bl	41b450 <strncmp@plt>
  4446a8:	cbz	w0, 444a24 <ASN1_generate_nconf@plt+0x260b4>
  4446ac:	mov	x1, x20
  4446b0:	mov	x0, x23
  4446b4:	mov	x2, #0x5                   	// #5
  4446b8:	bl	41b450 <strncmp@plt>
  4446bc:	cbnz	w0, 444668 <ASN1_generate_nconf@plt+0x25cf8>
  4446c0:	ldrb	w0, [x20, #5]
  4446c4:	add	x23, x20, #0x5
  4446c8:	cbz	w0, 444714 <ASN1_generate_nconf@plt+0x25da4>
  4446cc:	mov	x4, x23
  4446d0:	mov	w5, #0x1                   	// #1
  4446d4:	nop
  4446d8:	cmp	w0, #0x20
  4446dc:	b.eq	444edc <ASN1_generate_nconf@plt+0x2656c>  // b.none
  4446e0:	mov	x3, x4
  4446e4:	cmp	w5, #0x1
  4446e8:	ldrb	w1, [x3, #1]!
  4446ec:	b.ne	444e68 <ASN1_generate_nconf@plt+0x264f8>  // b.any
  4446f0:	cmp	w0, #0x2e
  4446f4:	b.eq	444e7c <ASN1_generate_nconf@plt+0x2650c>  // b.none
  4446f8:	mov	w2, w1
  4446fc:	mov	x4, x3
  444700:	mov	w1, w0
  444704:	mov	w0, w2
  444708:	cmp	w1, #0x2f
  44470c:	cset	w5, eq  // eq = none
  444710:	cbnz	w0, 4446d8 <ASN1_generate_nconf@plt+0x25d68>
  444714:	mov	x0, x19
  444718:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44471c:	add	x1, x1, #0xec8
  444720:	bl	41a980 <BIO_puts@plt>
  444724:	mov	x2, x23
  444728:	mov	x0, x19
  44472c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444730:	add	x1, x1, #0xfb0
  444734:	bl	419740 <BIO_printf@plt>
  444738:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  44473c:	mov	x0, x19
  444740:	mov	w1, #0x8                   	// #8
  444744:	bl	41d000 <BIO_test_flags@plt>
  444748:	cbz	w0, 444768 <ASN1_generate_nconf@plt+0x25df8>
  44474c:	mov	x0, x19
  444750:	mov	x3, #0x0                   	// #0
  444754:	mov	x2, #0x0                   	// #0
  444758:	mov	w1, #0xb                   	// #11
  44475c:	bl	41de90 <BIO_ctrl@plt>
  444760:	cmp	w0, #0x0
  444764:	b.le	44473c <ASN1_generate_nconf@plt+0x25dcc>
  444768:	mov	x0, x22
  44476c:	mov	w1, #0x3                   	// #3
  444770:	bl	41a960 <SSL_set_shutdown@plt>
  444774:	ldp	x21, x22, [sp, #32]
  444778:	b	44458c <ASN1_generate_nconf@plt+0x25c1c>
  44477c:	mov	w0, w24
  444780:	mov	w1, #0x1                   	// #1
  444784:	bl	41b370 <BIO_socket_nbio@plt>
  444788:	cbz	w0, 444a04 <ASN1_generate_nconf@plt+0x26094>
  44478c:	ldr	w0, [x21, #28]
  444790:	cbnz	w0, 444570 <ASN1_generate_nconf@plt+0x25c00>
  444794:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444798:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44479c:	add	x1, x1, #0x188
  4447a0:	ldr	x0, [x0, #152]
  4447a4:	bl	419740 <BIO_printf@plt>
  4447a8:	b	444570 <ASN1_generate_nconf@plt+0x25c00>
  4447ac:	mov	x0, x19
  4447b0:	mov	w1, #0x8                   	// #8
  4447b4:	bl	41d000 <BIO_test_flags@plt>
  4447b8:	cbnz	w0, 4447c8 <ASN1_generate_nconf@plt+0x25e58>
  4447bc:	mov	x0, x22
  4447c0:	bl	41de10 <SSL_waiting_for_async@plt>
  4447c4:	cbz	w0, 444f34 <ASN1_generate_nconf@plt+0x265c4>
  4447c8:	ldr	x0, [x21, #8]
  4447cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4447d0:	add	x1, x1, #0x8d8
  4447d4:	bl	419740 <BIO_printf@plt>
  4447d8:	mov	x0, x19
  4447dc:	mov	w1, #0x4                   	// #4
  4447e0:	bl	41d000 <BIO_test_flags@plt>
  4447e4:	cbz	w0, 4447f8 <ASN1_generate_nconf@plt+0x25e88>
  4447e8:	mov	x0, x19
  4447ec:	bl	41a290 <BIO_get_retry_reason@plt>
  4447f0:	cmp	w0, #0x1
  4447f4:	b.eq	444928 <ASN1_generate_nconf@plt+0x25fb8>  // b.none
  4447f8:	mov	w0, #0x1                   	// #1
  4447fc:	bl	41aef0 <sleep@plt>
  444800:	b	444668 <ASN1_generate_nconf@plt+0x25cf8>
  444804:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  444808:	mov	x1, x20
  44480c:	add	x0, x0, #0xf30
  444810:	mov	x2, #0x4                   	// #4
  444814:	bl	41b450 <strncmp@plt>
  444818:	cbnz	w0, 444668 <ASN1_generate_nconf@plt+0x25cf8>
  44481c:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444820:	mov	x1, x20
  444824:	add	x0, x0, #0xfa0
  444828:	mov	x2, #0xa                   	// #10
  44482c:	bl	41b450 <strncmp@plt>
  444830:	cbnz	w0, 444a24 <ASN1_generate_nconf@plt+0x260b4>
  444834:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444838:	mov	x1, x20
  44483c:	add	x0, x0, #0xd08
  444840:	mov	x2, #0xe                   	// #14
  444844:	bl	41b450 <strncmp@plt>
  444848:	cbz	w0, 444fc8 <ASN1_generate_nconf@plt+0x26658>
  44484c:	mov	x0, x22
  444850:	bl	41c400 <SSL_renegotiate@plt>
  444854:	mov	w2, w0
  444858:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44485c:	ldr	x0, [x21, #8]
  444860:	add	x1, x1, #0xd18
  444864:	bl	419740 <BIO_printf@plt>
  444868:	mov	x0, x22
  44486c:	bl	41b9d0 <SSL_do_handshake@plt>
  444870:	mov	w1, w0
  444874:	cmp	w0, #0x0
  444878:	b.le	445090 <ASN1_generate_nconf@plt+0x26720>
  44487c:	cmp	w24, #0x0
  444880:	add	w23, w24, #0x3f
  444884:	csel	w23, w23, w24, lt  // lt = tstop
  444888:	add	x25, sp, #0x60
  44488c:	stp	xzr, xzr, [sp, #96]
  444890:	negs	w2, w24
  444894:	asr	w23, w23, #6
  444898:	stp	xzr, xzr, [sp, #112]
  44489c:	and	w0, w24, #0x3f
  4448a0:	sxtw	x23, w23
  4448a4:	stp	xzr, xzr, [sp, #128]
  4448a8:	and	w2, w2, #0x3f
  4448ac:	csneg	w2, w0, w2, mi  // mi = first
  4448b0:	stp	xzr, xzr, [sp, #144]
  4448b4:	mov	x3, #0x1                   	// #1
  4448b8:	add	w0, w24, #0x1
  4448bc:	stp	xzr, xzr, [sp, #160]
  4448c0:	lsl	x24, x3, x2
  4448c4:	mov	x1, x25
  4448c8:	stp	xzr, xzr, [sp, #176]
  4448cc:	mov	x4, #0x0                   	// #0
  4448d0:	mov	x3, #0x0                   	// #0
  4448d4:	stp	xzr, xzr, [sp, #192]
  4448d8:	mov	x2, #0x0                   	// #0
  4448dc:	stp	xzr, xzr, [sp, #208]
  4448e0:	ldr	x5, [x25, x23, lsl #3]
  4448e4:	orr	x5, x5, x24
  4448e8:	str	x5, [x25, x23, lsl #3]
  4448ec:	bl	41ae70 <select@plt>
  4448f0:	cmp	w0, #0x0
  4448f4:	b.le	444f50 <ASN1_generate_nconf@plt+0x265e0>
  4448f8:	ldr	x0, [x25, x23, lsl #3]
  4448fc:	tst	x24, x0
  444900:	b.eq	444f50 <ASN1_generate_nconf@plt+0x265e0>  // b.none
  444904:	mov	x1, x20
  444908:	mov	x0, x19
  44490c:	mov	w2, #0x3fff                	// #16383
  444910:	stp	x27, x28, [sp, #80]
  444914:	bl	41b120 <BIO_gets@plt>
  444918:	b	444a28 <ASN1_generate_nconf@plt+0x260b8>
  44491c:	cmp	w1, #0x3
  444920:	b.ne	444668 <ASN1_generate_nconf@plt+0x25cf8>  // b.any
  444924:	b	4446ac <ASN1_generate_nconf@plt+0x25d3c>
  444928:	ldr	x0, [x21, #8]
  44492c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444930:	add	x1, x1, #0xc68
  444934:	bl	419740 <BIO_printf@plt>
  444938:	ldr	x0, [x21, #104]
  44493c:	bl	419c80 <SRP_user_pwd_free@plt>
  444940:	ldp	x1, x0, [x21, #88]
  444944:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  444948:	mov	x2, x0
  44494c:	str	x2, [x21, #104]
  444950:	ldr	x0, [x21, #8]
  444954:	cbz	x2, 444a14 <ASN1_generate_nconf@plt+0x260a4>
  444958:	ldr	x2, [x2, #40]
  44495c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444960:	add	x1, x1, #0xba0
  444964:	bl	419740 <BIO_printf@plt>
  444968:	b	444668 <ASN1_generate_nconf@plt+0x25cf8>
  44496c:	mov	w1, #0x38                  	// #56
  444970:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  444974:	add	x2, x2, #0xf0
  444978:	bl	419790 <SSL_callback_ctrl@plt>
  44497c:	ldr	x3, [x21, #8]
  444980:	mov	x0, x22
  444984:	mov	x2, #0x0                   	// #0
  444988:	mov	w1, #0x39                  	// #57
  44498c:	bl	41dad0 <SSL_ctrl@plt>
  444990:	cbnz	x25, 4445dc <ASN1_generate_nconf@plt+0x25c6c>
  444994:	b	4445f8 <ASN1_generate_nconf@plt+0x25c88>
  444998:	mov	x0, x22
  44499c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4449a0:	add	x1, x1, #0xd80
  4449a4:	bl	41db70 <SSL_set_msg_callback@plt>
  4449a8:	ldr	x3, [x21, #72]
  4449ac:	cbz	x3, 444f2c <ASN1_generate_nconf@plt+0x265bc>
  4449b0:	mov	x0, x22
  4449b4:	mov	x2, #0x0                   	// #0
  4449b8:	mov	w1, #0x10                  	// #16
  4449bc:	bl	41dad0 <SSL_ctrl@plt>
  4449c0:	b	444658 <ASN1_generate_nconf@plt+0x25ce8>
  4449c4:	mov	x0, x22
  4449c8:	bl	419870 <SSL_get_rbio@plt>
  4449cc:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4449d0:	add	x1, x1, #0xb60
  4449d4:	bl	41aac0 <BIO_set_callback@plt>
  4449d8:	mov	x0, x22
  4449dc:	bl	419870 <SSL_get_rbio@plt>
  4449e0:	ldr	x1, [x21, #8]
  4449e4:	bl	41d050 <BIO_set_callback_arg@plt>
  4449e8:	b	444650 <ASN1_generate_nconf@plt+0x25ce0>
  4449ec:	bl	41a940 <BIO_f_nbio_test@plt>
  4449f0:	bl	41b620 <BIO_new@plt>
  4449f4:	mov	x1, x25
  4449f8:	bl	41aae0 <BIO_push@plt>
  4449fc:	mov	x25, x0
  444a00:	b	444610 <ASN1_generate_nconf@plt+0x25ca0>
  444a04:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444a08:	ldr	x0, [x0, #152]
  444a0c:	bl	41e7f0 <ERR_print_errors@plt>
  444a10:	b	444570 <ASN1_generate_nconf@plt+0x25c00>
  444a14:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a18:	add	x1, x1, #0xbb0
  444a1c:	bl	419740 <BIO_printf@plt>
  444a20:	b	444668 <ASN1_generate_nconf@plt+0x25cf8>
  444a24:	stp	x27, x28, [sp, #80]
  444a28:	mov	x0, x19
  444a2c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a30:	add	x1, x1, #0xd78
  444a34:	bl	41a980 <BIO_puts@plt>
  444a38:	adrp	x27, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a3c:	mov	x0, x19
  444a40:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a44:	add	x1, x1, #0xda8
  444a48:	bl	41a980 <BIO_puts@plt>
  444a4c:	mov	x0, x19
  444a50:	add	x27, x27, #0xf30
  444a54:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a58:	add	x1, x1, #0xdc8
  444a5c:	bl	41a980 <BIO_puts@plt>
  444a60:	adrp	x26, 483000 <ASN1_generate_nconf@plt+0x64690>
  444a64:	mov	x1, x27
  444a68:	mov	x0, x19
  444a6c:	bl	41a980 <BIO_puts@plt>
  444a70:	add	x26, x26, #0xde8
  444a74:	ldr	w0, [x21, #128]
  444a78:	mov	x23, #0x0                   	// #0
  444a7c:	cmp	w0, #0x0
  444a80:	b.le	444b10 <ASN1_generate_nconf@plt+0x261a0>
  444a84:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a88:	adrp	x24, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444a8c:	add	x25, x25, #0xdd0
  444a90:	add	x24, x24, #0xdd8
  444a94:	nop
  444a98:	ldr	x0, [x21, #136]
  444a9c:	ldr	x28, [x0, x23, lsl #3]
  444aa0:	ldrb	w1, [x28]
  444aa4:	cbnz	w1, 444acc <ASN1_generate_nconf@plt+0x2615c>
  444aa8:	b	444af0 <ASN1_generate_nconf@plt+0x26180>
  444aac:	cmp	w1, #0x26
  444ab0:	b.eq	444cf0 <ASN1_generate_nconf@plt+0x26380>  // b.none
  444ab4:	mov	x1, x28
  444ab8:	mov	x0, x19
  444abc:	mov	w2, #0x1                   	// #1
  444ac0:	bl	41cb90 <BIO_write@plt>
  444ac4:	ldrb	w1, [x28, #1]!
  444ac8:	cbz	w1, 444af0 <ASN1_generate_nconf@plt+0x26180>
  444acc:	cmp	w1, #0x3c
  444ad0:	b.eq	444ce0 <ASN1_generate_nconf@plt+0x26370>  // b.none
  444ad4:	cmp	w1, #0x3e
  444ad8:	b.ne	444aac <ASN1_generate_nconf@plt+0x2613c>  // b.any
  444adc:	mov	x1, x24
  444ae0:	mov	x0, x19
  444ae4:	bl	41a980 <BIO_puts@plt>
  444ae8:	ldrb	w1, [x28, #1]!
  444aec:	cbnz	w1, 444acc <ASN1_generate_nconf@plt+0x2615c>
  444af0:	mov	x1, x26
  444af4:	mov	x0, x19
  444af8:	mov	w2, #0x1                   	// #1
  444afc:	bl	41cb90 <BIO_write@plt>
  444b00:	ldr	w0, [x21, #128]
  444b04:	add	x23, x23, #0x1
  444b08:	cmp	w0, w23
  444b0c:	b.gt	444a98 <ASN1_generate_nconf@plt+0x26128>
  444b10:	mov	x1, x27
  444b14:	mov	x0, x19
  444b18:	bl	41a980 <BIO_puts@plt>
  444b1c:	mov	x3, #0x0                   	// #0
  444b20:	mov	x2, #0x0                   	// #0
  444b24:	mov	w1, #0x4c                  	// #76
  444b28:	mov	x0, x22
  444b2c:	bl	41dad0 <SSL_ctrl@plt>
  444b30:	cmp	x0, #0x0
  444b34:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  444b38:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  444b3c:	add	x2, x2, #0xdc8
  444b40:	add	x0, x0, #0x488
  444b44:	csel	x2, x2, x0, ne  // ne = any
  444b48:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  444b4c:	mov	x0, x19
  444b50:	add	x1, x1, #0x5c0
  444b54:	bl	419740 <BIO_printf@plt>
  444b58:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444b5c:	add	x1, x1, #0xde8
  444b60:	mov	x0, x19
  444b64:	bl	419740 <BIO_printf@plt>
  444b68:	mov	x0, x22
  444b6c:	bl	41a930 <SSL_get_ciphers@plt>
  444b70:	mov	x25, x0
  444b74:	bl	41dfd0 <OPENSSL_sk_num@plt>
  444b78:	mov	w24, w0
  444b7c:	cmp	w0, #0x0
  444b80:	b.le	444c20 <ASN1_generate_nconf@plt+0x262b0>
  444b84:	mov	w1, #0x0                   	// #0
  444b88:	mov	x0, x25
  444b8c:	bl	419630 <OPENSSL_sk_value@plt>
  444b90:	mov	x23, x0
  444b94:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  444b98:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444b9c:	mov	x21, x0
  444ba0:	add	x26, x26, #0xe10
  444ba4:	mov	x0, x23
  444ba8:	bl	41b050 <SSL_CIPHER_get_name@plt>
  444bac:	mov	x2, x21
  444bb0:	mov	x3, x0
  444bb4:	mov	x1, x26
  444bb8:	mov	x0, x19
  444bbc:	bl	419740 <BIO_printf@plt>
  444bc0:	mov	w21, #0x1                   	// #1
  444bc4:	cmp	w24, #0x1
  444bc8:	b.eq	444c20 <ASN1_generate_nconf@plt+0x262b0>  // b.none
  444bcc:	nop
  444bd0:	mov	w1, w21
  444bd4:	mov	x0, x25
  444bd8:	bl	419630 <OPENSSL_sk_value@plt>
  444bdc:	mov	x28, x0
  444be0:	add	w21, w21, #0x1
  444be4:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  444be8:	mov	x23, x0
  444bec:	mov	x0, x28
  444bf0:	bl	41b050 <SSL_CIPHER_get_name@plt>
  444bf4:	mov	x2, x23
  444bf8:	mov	x3, x0
  444bfc:	mov	x1, x26
  444c00:	mov	x0, x19
  444c04:	bl	419740 <BIO_printf@plt>
  444c08:	cmp	w21, w24
  444c0c:	cset	w0, ne  // ne = any
  444c10:	bics	wzr, w0, w21
  444c14:	b.ne	444e34 <ASN1_generate_nconf@plt+0x264c4>  // b.any
  444c18:	cmp	w21, w24
  444c1c:	b.ne	444bd0 <ASN1_generate_nconf@plt+0x26260>  // b.any
  444c20:	mov	x1, x27
  444c24:	mov	x0, x19
  444c28:	bl	41a980 <BIO_puts@plt>
  444c2c:	mov	x1, x20
  444c30:	mov	x0, x22
  444c34:	mov	w2, #0x4000                	// #16384
  444c38:	bl	4199b0 <SSL_get_shared_ciphers@plt>
  444c3c:	mov	x21, x0
  444c40:	cbz	x0, 444d10 <ASN1_generate_nconf@plt+0x263a0>
  444c44:	mov	x0, x19
  444c48:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444c4c:	add	x1, x1, #0xe20
  444c50:	bl	419740 <BIO_printf@plt>
  444c54:	ldrb	w0, [x21]
  444c58:	mov	w28, #0x0                   	// #0
  444c5c:	mov	w23, #0x0                   	// #0
  444c60:	cbz	w0, 444d04 <ASN1_generate_nconf@plt+0x26394>
  444c64:	mov	w26, #0xaaab                	// #43691
  444c68:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444c6c:	adrp	x24, 483000 <ASN1_generate_nconf@plt+0x64690>
  444c70:	add	x25, x25, #0xe58
  444c74:	add	x24, x24, #0xde8
  444c78:	movk	w26, #0xaaaa, lsl #16
  444c7c:	b	444c9c <ASN1_generate_nconf@plt+0x2632c>
  444c80:	add	w28, w28, #0x1
  444c84:	mov	x1, x21
  444c88:	mov	x0, x19
  444c8c:	mov	w2, #0x1                   	// #1
  444c90:	bl	41cb90 <BIO_write@plt>
  444c94:	ldrb	w0, [x21, #1]!
  444c98:	cbz	w0, 444d04 <ASN1_generate_nconf@plt+0x26394>
  444c9c:	cmp	w0, #0x3a
  444ca0:	b.ne	444c80 <ASN1_generate_nconf@plt+0x26310>  // b.any
  444ca4:	add	w23, w23, #0x1
  444ca8:	mov	x1, x25
  444cac:	mov	x0, x19
  444cb0:	mov	w2, #0x1a                  	// #26
  444cb4:	sub	w2, w2, w28
  444cb8:	bl	41cb90 <BIO_write@plt>
  444cbc:	mul	w3, w23, w26
  444cc0:	mov	w1, #0x55555555            	// #1431655765
  444cc4:	mov	x0, x19
  444cc8:	mov	w2, #0x1                   	// #1
  444ccc:	cmp	w3, w1
  444cd0:	mov	w28, #0x0                   	// #0
  444cd4:	csel	x1, x24, x27, hi  // hi = pmore
  444cd8:	bl	41cb90 <BIO_write@plt>
  444cdc:	b	444c94 <ASN1_generate_nconf@plt+0x26324>
  444ce0:	mov	x1, x25
  444ce4:	mov	x0, x19
  444ce8:	bl	41a980 <BIO_puts@plt>
  444cec:	b	444ac4 <ASN1_generate_nconf@plt+0x26154>
  444cf0:	mov	x0, x19
  444cf4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444cf8:	add	x1, x1, #0xde0
  444cfc:	bl	41a980 <BIO_puts@plt>
  444d00:	b	444ac4 <ASN1_generate_nconf@plt+0x26154>
  444d04:	mov	x1, x27
  444d08:	mov	x0, x19
  444d0c:	bl	41a980 <BIO_puts@plt>
  444d10:	mov	x1, x22
  444d14:	mov	x0, x19
  444d18:	bl	461418 <ASN1_generate_nconf@plt+0x42aa8>
  444d1c:	mov	w2, #0x0                   	// #0
  444d20:	mov	x1, x22
  444d24:	mov	x0, x19
  444d28:	bl	4617d0 <ASN1_generate_nconf@plt+0x42e60>
  444d2c:	mov	x1, x22
  444d30:	mov	x0, x19
  444d34:	bl	463640 <ASN1_generate_nconf@plt+0x44cd0>
  444d38:	mov	x0, x22
  444d3c:	bl	41a830 <SSL_session_reused@plt>
  444d40:	cmp	w0, #0x0
  444d44:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  444d48:	adrp	x2, 475000 <ASN1_generate_nconf@plt+0x56690>
  444d4c:	add	x1, x1, #0x578
  444d50:	add	x2, x2, #0x780
  444d54:	csel	x1, x2, x1, ne  // ne = any
  444d58:	mov	x0, x19
  444d5c:	bl	419740 <BIO_printf@plt>
  444d60:	mov	x0, x22
  444d64:	bl	41a050 <SSL_get_current_cipher@plt>
  444d68:	mov	x23, x0
  444d6c:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  444d70:	mov	x21, x0
  444d74:	mov	x0, x23
  444d78:	bl	41b050 <SSL_CIPHER_get_name@plt>
  444d7c:	mov	x3, x0
  444d80:	mov	x2, x21
  444d84:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  444d88:	add	x1, x1, #0x588
  444d8c:	mov	x0, x19
  444d90:	bl	419740 <BIO_printf@plt>
  444d94:	adrp	x21, 475000 <ASN1_generate_nconf@plt+0x56690>
  444d98:	mov	x0, x22
  444d9c:	add	x21, x21, #0x4b8
  444da0:	bl	41a620 <SSL_get_session@plt>
  444da4:	mov	x1, x0
  444da8:	mov	x0, x19
  444dac:	bl	41ae00 <SSL_SESSION_print@plt>
  444db0:	mov	x1, x21
  444db4:	mov	x0, x19
  444db8:	bl	419740 <BIO_printf@plt>
  444dbc:	mov	x0, x22
  444dc0:	bl	41da20 <SSL_get_SSL_CTX@plt>
  444dc4:	mov	x1, x0
  444dc8:	mov	x0, x19
  444dcc:	bl	442e18 <ASN1_generate_nconf@plt+0x244a8>
  444dd0:	mov	x1, x21
  444dd4:	mov	x0, x19
  444dd8:	bl	419740 <BIO_printf@plt>
  444ddc:	mov	x0, x22
  444de0:	bl	41ced0 <SSL_get_peer_certificate@plt>
  444de4:	mov	x21, x0
  444de8:	cbz	x0, 444e54 <ASN1_generate_nconf@plt+0x264e4>
  444dec:	mov	x0, x19
  444df0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444df4:	add	x1, x1, #0x9a0
  444df8:	bl	419740 <BIO_printf@plt>
  444dfc:	mov	x1, x21
  444e00:	mov	x0, x19
  444e04:	bl	41d930 <X509_print@plt>
  444e08:	mov	x1, x21
  444e0c:	mov	x0, x19
  444e10:	bl	41ab80 <PEM_write_bio_X509@plt>
  444e14:	mov	x0, x21
  444e18:	bl	41e260 <X509_free@plt>
  444e1c:	mov	x0, x19
  444e20:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444e24:	add	x1, x1, #0xea0
  444e28:	bl	41a980 <BIO_puts@plt>
  444e2c:	ldp	x27, x28, [sp, #80]
  444e30:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  444e34:	mov	x1, x27
  444e38:	mov	x0, x19
  444e3c:	bl	41a980 <BIO_puts@plt>
  444e40:	b	444bd0 <ASN1_generate_nconf@plt+0x26260>
  444e44:	mov	x0, x22
  444e48:	bl	41c800 <SSL_free@plt>
  444e4c:	ldp	x21, x22, [sp, #32]
  444e50:	b	44458c <ASN1_generate_nconf@plt+0x25c1c>
  444e54:	mov	x0, x19
  444e58:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444e5c:	add	x1, x1, #0xe78
  444e60:	bl	41a980 <BIO_puts@plt>
  444e64:	b	444e1c <ASN1_generate_nconf@plt+0x264ac>
  444e68:	cbz	w5, 4446f8 <ASN1_generate_nconf@plt+0x25d88>
  444e6c:	mov	x4, x3
  444e70:	mov	w0, w1
  444e74:	mov	w5, #0xffffffff            	// #-1
  444e78:	b	444710 <ASN1_generate_nconf@plt+0x25da0>
  444e7c:	cbz	w1, 444714 <ASN1_generate_nconf@plt+0x25da4>
  444e80:	cmp	w1, #0x20
  444e84:	b.eq	4450b4 <ASN1_generate_nconf@plt+0x26744>  // b.none
  444e88:	cmp	w1, #0x2e
  444e8c:	b.eq	444e98 <ASN1_generate_nconf@plt+0x26528>  // b.none
  444e90:	ldrb	w0, [x4, #2]!
  444e94:	b	444708 <ASN1_generate_nconf@plt+0x25d98>
  444e98:	ldrb	w1, [x4, #2]
  444e9c:	add	x2, x4, #0x2
  444ea0:	cbz	w1, 444714 <ASN1_generate_nconf@plt+0x25da4>
  444ea4:	cmp	w1, #0x20
  444ea8:	b.eq	444f74 <ASN1_generate_nconf@plt+0x26604>  // b.none
  444eac:	cmp	w1, #0x2f
  444eb0:	b.eq	444ebc <ASN1_generate_nconf@plt+0x2654c>  // b.none
  444eb4:	ldrb	w0, [x4, #3]!
  444eb8:	b	444708 <ASN1_generate_nconf@plt+0x25d98>
  444ebc:	ldrb	w0, [x4, #3]
  444ec0:	add	x2, x4, #0x3
  444ec4:	cbz	w0, 444714 <ASN1_generate_nconf@plt+0x25da4>
  444ec8:	cmp	w0, #0x20
  444ecc:	b.eq	444f74 <ASN1_generate_nconf@plt+0x26604>  // b.none
  444ed0:	ldrb	w0, [x4, #4]!
  444ed4:	mov	w5, #0xffffffff            	// #-1
  444ed8:	b	444710 <ASN1_generate_nconf@plt+0x25da0>
  444edc:	strb	wzr, [x4]
  444ee0:	cmn	w5, #0x1
  444ee4:	b.eq	444f78 <ASN1_generate_nconf@plt+0x26608>  // b.none
  444ee8:	ldrb	w0, [x20, #5]
  444eec:	cmp	w0, #0x2f
  444ef0:	b.eq	444fa0 <ASN1_generate_nconf@plt+0x26630>  // b.none
  444ef4:	mov	x0, x23
  444ef8:	bl	45cd30 <ASN1_generate_nconf@plt+0x3e3c0>
  444efc:	cmp	w0, #0x0
  444f00:	b.le	444fdc <ASN1_generate_nconf@plt+0x2666c>
  444f04:	mov	x0, x19
  444f08:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444f0c:	add	x1, x1, #0xec8
  444f10:	bl	41a980 <BIO_puts@plt>
  444f14:	mov	x2, x23
  444f18:	mov	x0, x19
  444f1c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444f20:	add	x1, x1, #0xf38
  444f24:	bl	419740 <BIO_printf@plt>
  444f28:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  444f2c:	ldr	x3, [x21, #8]
  444f30:	b	4449b0 <ASN1_generate_nconf@plt+0x26040>
  444f34:	ldr	w0, [x21, #28]
  444f38:	cbnz	w0, 444588 <ASN1_generate_nconf@plt+0x25c18>
  444f3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444f40:	ldr	x0, [x0, #152]
  444f44:	bl	41e7f0 <ERR_print_errors@plt>
  444f48:	ldp	x21, x22, [sp, #32]
  444f4c:	b	44458c <ASN1_generate_nconf@plt+0x25c1c>
  444f50:	ldr	x0, [x21, #8]
  444f54:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444f58:	add	x1, x1, #0xd50
  444f5c:	bl	419740 <BIO_printf@plt>
  444f60:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  444f64:	ldr	x0, [x0, #152]
  444f68:	bl	41e7f0 <ERR_print_errors@plt>
  444f6c:	ldp	x21, x22, [sp, #32]
  444f70:	b	44458c <ASN1_generate_nconf@plt+0x25c1c>
  444f74:	strb	wzr, [x2]
  444f78:	mov	x0, x19
  444f7c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444f80:	add	x1, x1, #0xec8
  444f84:	bl	41a980 <BIO_puts@plt>
  444f88:	mov	x2, x23
  444f8c:	mov	x0, x19
  444f90:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444f94:	add	x1, x1, #0xef8
  444f98:	bl	419740 <BIO_printf@plt>
  444f9c:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  444fa0:	mov	x0, x19
  444fa4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444fa8:	add	x1, x1, #0xec8
  444fac:	bl	41a980 <BIO_puts@plt>
  444fb0:	mov	x2, x23
  444fb4:	mov	x0, x19
  444fb8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  444fbc:	add	x1, x1, #0xf18
  444fc0:	bl	419740 <BIO_printf@plt>
  444fc4:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  444fc8:	mov	x0, x22
  444fcc:	mov	x2, #0x0                   	// #0
  444fd0:	mov	w1, #0x5                   	// #5
  444fd4:	bl	41e320 <SSL_set_verify@plt>
  444fd8:	b	44484c <ASN1_generate_nconf@plt+0x25edc>
  444fdc:	mov	x0, x23
  444fe0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  444fe4:	add	x1, x1, #0x640
  444fe8:	bl	41b1c0 <BIO_new_file@plt>
  444fec:	mov	x26, x0
  444ff0:	cbz	x0, 445144 <ASN1_generate_nconf@plt+0x267d4>
  444ff4:	ldr	w0, [x21, #28]
  444ff8:	cbz	w0, 445128 <ASN1_generate_nconf@plt+0x267b8>
  444ffc:	ldr	w0, [x21, #124]
  445000:	cmp	w0, #0x2
  445004:	b.eq	4450bc <ASN1_generate_nconf@plt+0x2674c>  // b.none
  445008:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44500c:	add	x25, x25, #0xf90
  445010:	mov	x1, x20
  445014:	mov	x0, x26
  445018:	mov	w2, #0x4000                	// #16384
  44501c:	bl	41cf00 <BIO_read@plt>
  445020:	mov	w24, w0
  445024:	cmp	w0, #0x0
  445028:	b.le	445084 <ASN1_generate_nconf@plt+0x26714>
  44502c:	mov	w23, #0x0                   	// #0
  445030:	b	445040 <ASN1_generate_nconf@plt+0x266d0>
  445034:	add	w23, w23, w0
  445038:	cmp	w23, w24
  44503c:	b.ge	445010 <ASN1_generate_nconf@plt+0x266a0>  // b.tcont
  445040:	sub	w2, w24, w23
  445044:	add	x1, x20, w23, sxtw
  445048:	mov	x0, x19
  44504c:	bl	41cb90 <BIO_write@plt>
  445050:	cmp	w0, #0x0
  445054:	b.gt	445034 <ASN1_generate_nconf@plt+0x266c4>
  445058:	mov	x0, x19
  44505c:	mov	w1, #0x8                   	// #8
  445060:	bl	41d000 <BIO_test_flags@plt>
  445064:	cbnz	w0, 445074 <ASN1_generate_nconf@plt+0x26704>
  445068:	mov	x0, x22
  44506c:	bl	41de10 <SSL_waiting_for_async@plt>
  445070:	cbz	w0, 445084 <ASN1_generate_nconf@plt+0x26714>
  445074:	ldr	x0, [x21, #8]
  445078:	mov	x1, x25
  44507c:	bl	419740 <BIO_printf@plt>
  445080:	b	445038 <ASN1_generate_nconf@plt+0x266c8>
  445084:	mov	x0, x26
  445088:	bl	41df00 <BIO_free@plt>
  44508c:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  445090:	ldr	x21, [x21, #8]
  445094:	mov	x0, x22
  445098:	bl	41e3e0 <SSL_get_error@plt>
  44509c:	mov	w2, w0
  4450a0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4450a4:	mov	x0, x21
  4450a8:	add	x1, x1, #0xd30
  4450ac:	bl	419740 <BIO_printf@plt>
  4450b0:	b	444f3c <ASN1_generate_nconf@plt+0x265cc>
  4450b4:	strb	wzr, [x4, #1]
  4450b8:	b	444ee8 <ASN1_generate_nconf@plt+0x26578>
  4450bc:	mov	x0, x23
  4450c0:	bl	41e440 <strlen@plt>
  4450c4:	cmp	w0, #0x5
  4450c8:	b.le	445188 <ASN1_generate_nconf@plt+0x26818>
  4450cc:	sxtw	x24, w0
  4450d0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4450d4:	add	x0, x20, w0, sxtw
  4450d8:	add	x1, x1, #0xf78
  4450dc:	bl	41d250 <strcmp@plt>
  4450e0:	cbz	w0, 445174 <ASN1_generate_nconf@plt+0x26804>
  4450e4:	sub	x24, x24, #0x4
  4450e8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4450ec:	add	x23, x23, x24
  4450f0:	add	x1, x1, #0xf80
  4450f4:	mov	x0, x23
  4450f8:	bl	41d250 <strcmp@plt>
  4450fc:	cbz	w0, 445174 <ASN1_generate_nconf@plt+0x26804>
  445100:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445104:	mov	x0, x23
  445108:	add	x1, x1, #0xf88
  44510c:	bl	41d250 <strcmp@plt>
  445110:	cbz	w0, 445174 <ASN1_generate_nconf@plt+0x26804>
  445114:	mov	x0, x19
  445118:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44511c:	add	x1, x1, #0xec8
  445120:	bl	41a980 <BIO_puts@plt>
  445124:	b	445008 <ASN1_generate_nconf@plt+0x26698>
  445128:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44512c:	mov	x2, x23
  445130:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445134:	add	x1, x1, #0xf68
  445138:	ldr	x0, [x0, #152]
  44513c:	bl	419740 <BIO_printf@plt>
  445140:	b	444ffc <ASN1_generate_nconf@plt+0x2668c>
  445144:	mov	x0, x19
  445148:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44514c:	add	x1, x1, #0xec8
  445150:	bl	41a980 <BIO_puts@plt>
  445154:	mov	x2, x23
  445158:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44515c:	add	x1, x1, #0xf50
  445160:	mov	x0, x19
  445164:	bl	419740 <BIO_printf@plt>
  445168:	mov	x0, x19
  44516c:	bl	41e7f0 <ERR_print_errors@plt>
  445170:	b	44474c <ASN1_generate_nconf@plt+0x25ddc>
  445174:	mov	x0, x19
  445178:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44517c:	add	x1, x1, #0xd78
  445180:	bl	41a980 <BIO_puts@plt>
  445184:	b	445008 <ASN1_generate_nconf@plt+0x26698>
  445188:	b.ne	445114 <ASN1_generate_nconf@plt+0x267a4>  // b.any
  44518c:	mov	x24, #0x5                   	// #5
  445190:	b	4450e4 <ASN1_generate_nconf@plt+0x26774>
  445194:	nop
  445198:	stp	x29, x30, [sp, #-96]!
  44519c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4451a0:	add	x1, x1, #0xfd0
  4451a4:	mov	x29, sp
  4451a8:	stp	x19, x20, [sp, #16]
  4451ac:	stp	x21, x22, [sp, #32]
  4451b0:	stp	x23, x24, [sp, #48]
  4451b4:	mov	w24, w0
  4451b8:	mov	w0, #0x4000                	// #16384
  4451bc:	stp	x25, x26, [sp, #64]
  4451c0:	mov	x25, x3
  4451c4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4451c8:	mov	x21, x0
  4451cc:	bl	41d230 <BIO_f_buffer@plt>
  4451d0:	bl	41b620 <BIO_new@plt>
  4451d4:	mov	x19, x0
  4451d8:	bl	41c5e0 <BIO_f_ssl@plt>
  4451dc:	bl	41b620 <BIO_new@plt>
  4451e0:	cmp	x19, #0x0
  4451e4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4451e8:	b.ne	445224 <ASN1_generate_nconf@plt+0x268b4>  // b.any
  4451ec:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4451f0:	add	x1, x1, #0xa28
  4451f4:	mov	w2, #0xd9d                 	// #3485
  4451f8:	mov	x0, x21
  4451fc:	bl	41b1e0 <CRYPTO_free@plt>
  445200:	mov	x0, x19
  445204:	bl	41ce30 <BIO_free_all@plt>
  445208:	mov	w0, #0x1                   	// #1
  44520c:	ldp	x19, x20, [sp, #16]
  445210:	ldp	x21, x22, [sp, #32]
  445214:	ldp	x23, x24, [sp, #48]
  445218:	ldp	x25, x26, [sp, #64]
  44521c:	ldp	x29, x30, [sp], #96
  445220:	ret
  445224:	mov	x20, x0
  445228:	mov	w3, #0x1                   	// #1
  44522c:	mov	x0, x19
  445230:	mov	x2, #0x4000                	// #16384
  445234:	mov	w1, #0x75                  	// #117
  445238:	bl	41dcd0 <BIO_int_ctrl@plt>
  44523c:	cbz	x0, 4451ec <ASN1_generate_nconf@plt+0x2687c>
  445240:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445244:	add	x23, x23, #0xa10
  445248:	ldr	x0, [x23, #32]
  44524c:	bl	41b2f0 <SSL_new@plt>
  445250:	mov	x22, x0
  445254:	cbz	x0, 4451ec <ASN1_generate_nconf@plt+0x2687c>
  445258:	ldr	w1, [x23, #40]
  44525c:	cbnz	w1, 445434 <ASN1_generate_nconf@plt+0x26ac4>
  445260:	cbz	x25, 445280 <ASN1_generate_nconf@plt+0x26910>
  445264:	mov	x0, x25
  445268:	bl	41e440 <strlen@plt>
  44526c:	mov	x1, x25
  445270:	mov	w2, w0
  445274:	mov	x0, x22
  445278:	bl	41ca20 <SSL_set_session_id_context@plt>
  44527c:	cbz	w0, 4455a8 <ASN1_generate_nconf@plt+0x26c38>
  445280:	mov	w1, #0x0                   	// #0
  445284:	mov	w0, w24
  445288:	bl	41e350 <BIO_new_socket@plt>
  44528c:	mov	x2, x0
  445290:	mov	x1, x2
  445294:	mov	x0, x22
  445298:	bl	41d4c0 <SSL_set_bio@plt>
  44529c:	mov	x0, x22
  4452a0:	bl	41cca0 <SSL_set_accept_state@plt>
  4452a4:	mov	x3, x22
  4452a8:	mov	x2, #0x1                   	// #1
  4452ac:	mov	w1, #0x6d                  	// #109
  4452b0:	mov	x0, x20
  4452b4:	bl	41de90 <BIO_ctrl@plt>
  4452b8:	mov	x1, x20
  4452bc:	mov	x0, x19
  4452c0:	bl	41aae0 <BIO_push@plt>
  4452c4:	ldr	w0, [x23, #60]
  4452c8:	cbnz	w0, 44553c <ASN1_generate_nconf@plt+0x26bcc>
  4452cc:	ldr	w0, [x23, #64]
  4452d0:	cbnz	w0, 445564 <ASN1_generate_nconf@plt+0x26bf4>
  4452d4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4452d8:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4452dc:	add	x24, x1, #0x0
  4452e0:	add	x20, x0, #0xbb0
  4452e4:	b	445308 <ASN1_generate_nconf@plt+0x26998>
  4452e8:	mov	x0, x19
  4452ec:	mov	w1, #0x8                   	// #8
  4452f0:	bl	41d000 <BIO_test_flags@plt>
  4452f4:	cbz	w0, 44545c <ASN1_generate_nconf@plt+0x26aec>
  4452f8:	mov	x0, x19
  4452fc:	mov	w1, #0x4                   	// #4
  445300:	bl	41d000 <BIO_test_flags@plt>
  445304:	cbnz	w0, 445488 <ASN1_generate_nconf@plt+0x26b18>
  445308:	mov	x0, x19
  44530c:	mov	x3, #0x0                   	// #0
  445310:	mov	x2, #0x0                   	// #0
  445314:	mov	w1, #0x65                  	// #101
  445318:	bl	41de90 <BIO_ctrl@plt>
  44531c:	cmp	w0, #0x0
  445320:	b.le	4452e8 <ASN1_generate_nconf@plt+0x26978>
  445324:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445328:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44532c:	add	x1, x1, #0x800
  445330:	str	x27, [sp, #80]
  445334:	ldr	x0, [x26, #152]
  445338:	adrp	x25, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44533c:	adrp	x24, 476000 <ASN1_generate_nconf@plt+0x57690>
  445340:	add	x25, x25, #0x20
  445344:	add	x24, x24, #0x8d8
  445348:	bl	419740 <BIO_printf@plt>
  44534c:	mov	x0, x22
  445350:	bl	462dd0 <ASN1_generate_nconf@plt+0x44460>
  445354:	mov	x1, x21
  445358:	mov	x0, x19
  44535c:	mov	w2, #0x3fff                	// #16383
  445360:	bl	41b120 <BIO_gets@plt>
  445364:	mov	w1, w0
  445368:	cmp	w0, #0x0
  44536c:	b.ge	4453d0 <ASN1_generate_nconf@plt+0x26a60>  // b.tcont
  445370:	mov	x0, x19
  445374:	mov	w1, #0x8                   	// #8
  445378:	bl	41d000 <BIO_test_flags@plt>
  44537c:	cbz	w0, 44562c <ASN1_generate_nconf@plt+0x26cbc>
  445380:	ldr	x0, [x23, #8]
  445384:	mov	x1, x24
  445388:	bl	419740 <BIO_printf@plt>
  44538c:	mov	x0, x19
  445390:	mov	w1, #0x4                   	// #4
  445394:	bl	41d000 <BIO_test_flags@plt>
  445398:	cbz	w0, 4453ac <ASN1_generate_nconf@plt+0x26a3c>
  44539c:	mov	x0, x19
  4453a0:	bl	41a290 <BIO_get_retry_reason@plt>
  4453a4:	cmp	w0, #0x1
  4453a8:	b.eq	4455c0 <ASN1_generate_nconf@plt+0x26c50>  // b.none
  4453ac:	mov	w0, #0x1                   	// #1
  4453b0:	bl	41aef0 <sleep@plt>
  4453b4:	mov	x1, x21
  4453b8:	mov	x0, x19
  4453bc:	mov	w2, #0x3fff                	// #16383
  4453c0:	bl	41b120 <BIO_gets@plt>
  4453c4:	mov	w1, w0
  4453c8:	cmp	w0, #0x0
  4453cc:	b.lt	445370 <ASN1_generate_nconf@plt+0x26a00>  // b.tstop
  4453d0:	b.eq	445614 <ASN1_generate_nconf@plt+0x26ca4>  // b.none
  4453d4:	sxtw	x0, w0
  4453d8:	sub	x0, x0, #0x1
  4453dc:	add	x0, x21, x0
  4453e0:	b	4453ec <ASN1_generate_nconf@plt+0x26a7c>
  4453e4:	subs	w1, w1, #0x1
  4453e8:	b.eq	4454d8 <ASN1_generate_nconf@plt+0x26b68>  // b.none
  4453ec:	ldrb	w2, [x0]
  4453f0:	sub	x0, x0, #0x1
  4453f4:	cmp	w2, #0xa
  4453f8:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  4453fc:	b.eq	4453e4 <ASN1_generate_nconf@plt+0x26a74>  // b.none
  445400:	ldr	w0, [x23, #144]
  445404:	cbnz	w0, 445590 <ASN1_generate_nconf@plt+0x26c20>
  445408:	cmp	w1, #0x5
  44540c:	b.ne	445590 <ASN1_generate_nconf@plt+0x26c20>  // b.any
  445410:	mov	x1, x25
  445414:	mov	x0, x21
  445418:	mov	x2, #0x5                   	// #5
  44541c:	bl	41b450 <strncmp@plt>
  445420:	cbz	w0, 445614 <ASN1_generate_nconf@plt+0x26ca4>
  445424:	add	x27, x21, #0x5
  445428:	mov	w20, #0x6                   	// #6
  44542c:	mov	x2, #0x5                   	// #5
  445430:	b	4454e4 <ASN1_generate_nconf@plt+0x26b74>
  445434:	mov	w1, #0x38                  	// #56
  445438:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  44543c:	add	x2, x2, #0xf0
  445440:	bl	419790 <SSL_callback_ctrl@plt>
  445444:	ldr	x3, [x23, #8]
  445448:	mov	x0, x22
  44544c:	mov	x2, #0x0                   	// #0
  445450:	mov	w1, #0x39                  	// #57
  445454:	bl	41dad0 <SSL_ctrl@plt>
  445458:	b	445260 <ASN1_generate_nconf@plt+0x268f0>
  44545c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445460:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445464:	add	x1, x1, #0xfe8
  445468:	ldr	x0, [x20, #152]
  44546c:	bl	41a980 <BIO_puts@plt>
  445470:	ldr	x0, [x20, #152]
  445474:	bl	41e7f0 <ERR_print_errors@plt>
  445478:	mov	x0, x22
  44547c:	mov	w1, #0x3                   	// #3
  445480:	bl	41a960 <SSL_set_shutdown@plt>
  445484:	b	4451ec <ASN1_generate_nconf@plt+0x2687c>
  445488:	mov	x0, x19
  44548c:	bl	41a290 <BIO_get_retry_reason@plt>
  445490:	cmp	w0, #0x1
  445494:	b.ne	445308 <ASN1_generate_nconf@plt+0x26998>  // b.any
  445498:	ldr	x0, [x23, #8]
  44549c:	mov	x1, x24
  4454a0:	bl	419740 <BIO_printf@plt>
  4454a4:	ldr	x0, [x23, #104]
  4454a8:	bl	419c80 <SRP_user_pwd_free@plt>
  4454ac:	ldp	x1, x0, [x23, #88]
  4454b0:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4454b4:	mov	x2, x0
  4454b8:	str	x2, [x23, #104]
  4454bc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4454c0:	add	x1, x1, #0xba0
  4454c4:	ldr	x0, [x23, #8]
  4454c8:	cbz	x2, 44563c <ASN1_generate_nconf@plt+0x26ccc>
  4454cc:	ldr	x2, [x2, #40]
  4454d0:	bl	419740 <BIO_printf@plt>
  4454d4:	b	445308 <ASN1_generate_nconf@plt+0x26998>
  4454d8:	mov	x27, x21
  4454dc:	mov	w20, #0x1                   	// #1
  4454e0:	mov	x2, #0x0                   	// #0
  4454e4:	mov	x0, x21
  4454e8:	mov	x1, #0x0                   	// #0
  4454ec:	bl	41a810 <BUF_reverse@plt>
  4454f0:	mov	w0, #0xa                   	// #10
  4454f4:	strb	w0, [x27]
  4454f8:	mov	w2, w20
  4454fc:	mov	x1, x21
  445500:	mov	x0, x19
  445504:	bl	41cb90 <BIO_write@plt>
  445508:	mov	x0, x19
  44550c:	mov	x3, #0x0                   	// #0
  445510:	mov	x2, #0x0                   	// #0
  445514:	mov	w1, #0xb                   	// #11
  445518:	bl	41de90 <BIO_ctrl@plt>
  44551c:	cmp	w0, #0x0
  445520:	b.gt	445354 <ASN1_generate_nconf@plt+0x269e4>
  445524:	mov	x0, x19
  445528:	mov	w1, #0x8                   	// #8
  44552c:	bl	41d000 <BIO_test_flags@plt>
  445530:	cbnz	w0, 445508 <ASN1_generate_nconf@plt+0x26b98>
  445534:	ldr	x27, [sp, #80]
  445538:	b	445478 <ASN1_generate_nconf@plt+0x26b08>
  44553c:	mov	x0, x22
  445540:	bl	419870 <SSL_get_rbio@plt>
  445544:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  445548:	add	x1, x1, #0xb60
  44554c:	bl	41aac0 <BIO_set_callback@plt>
  445550:	mov	x0, x22
  445554:	bl	419870 <SSL_get_rbio@plt>
  445558:	ldr	x1, [x23, #8]
  44555c:	bl	41d050 <BIO_set_callback_arg@plt>
  445560:	b	4452cc <ASN1_generate_nconf@plt+0x2695c>
  445564:	mov	x0, x22
  445568:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  44556c:	add	x1, x1, #0xd80
  445570:	bl	41db70 <SSL_set_msg_callback@plt>
  445574:	ldr	x3, [x23, #72]
  445578:	cbz	x3, 4455a0 <ASN1_generate_nconf@plt+0x26c30>
  44557c:	mov	x0, x22
  445580:	mov	x2, #0x0                   	// #0
  445584:	mov	w1, #0x10                  	// #16
  445588:	bl	41dad0 <SSL_ctrl@plt>
  44558c:	b	4452d4 <ASN1_generate_nconf@plt+0x26964>
  445590:	sxtw	x2, w1
  445594:	add	w20, w1, #0x1
  445598:	add	x27, x21, x2
  44559c:	b	4454e4 <ASN1_generate_nconf@plt+0x26b74>
  4455a0:	ldr	x3, [x23, #8]
  4455a4:	b	44557c <ASN1_generate_nconf@plt+0x26c0c>
  4455a8:	mov	x0, x22
  4455ac:	bl	41c800 <SSL_free@plt>
  4455b0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4455b4:	ldr	x0, [x0, #152]
  4455b8:	bl	41e7f0 <ERR_print_errors@plt>
  4455bc:	b	4451ec <ASN1_generate_nconf@plt+0x2687c>
  4455c0:	ldr	x0, [x23, #8]
  4455c4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4455c8:	add	x1, x1, #0xc68
  4455cc:	bl	419740 <BIO_printf@plt>
  4455d0:	ldr	x0, [x23, #104]
  4455d4:	bl	419c80 <SRP_user_pwd_free@plt>
  4455d8:	ldp	x1, x0, [x23, #88]
  4455dc:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4455e0:	mov	x2, x0
  4455e4:	str	x2, [x23, #104]
  4455e8:	ldr	x0, [x23, #8]
  4455ec:	cbz	x2, 445604 <ASN1_generate_nconf@plt+0x26c94>
  4455f0:	ldr	x2, [x2, #40]
  4455f4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4455f8:	add	x1, x1, #0xba0
  4455fc:	bl	419740 <BIO_printf@plt>
  445600:	b	445354 <ASN1_generate_nconf@plt+0x269e4>
  445604:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445608:	add	x1, x1, #0xbb0
  44560c:	bl	419740 <BIO_printf@plt>
  445610:	b	445354 <ASN1_generate_nconf@plt+0x269e4>
  445614:	ldr	x0, [x26, #152]
  445618:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44561c:	add	x1, x1, #0xcb0
  445620:	bl	419740 <BIO_printf@plt>
  445624:	ldr	x27, [sp, #80]
  445628:	b	445478 <ASN1_generate_nconf@plt+0x26b08>
  44562c:	ldr	w0, [x23, #28]
  445630:	cbz	w0, 445648 <ASN1_generate_nconf@plt+0x26cd8>
  445634:	ldr	x27, [sp, #80]
  445638:	b	4451ec <ASN1_generate_nconf@plt+0x2687c>
  44563c:	mov	x1, x20
  445640:	bl	419740 <BIO_printf@plt>
  445644:	b	445308 <ASN1_generate_nconf@plt+0x26998>
  445648:	ldr	x0, [x26, #152]
  44564c:	bl	41e7f0 <ERR_print_errors@plt>
  445650:	ldr	x27, [sp, #80]
  445654:	b	4451ec <ASN1_generate_nconf@plt+0x2687c>
  445658:	stp	x29, x30, [sp, #-144]!
  44565c:	mov	x29, sp
  445660:	stp	x21, x22, [sp, #32]
  445664:	mov	x21, x0
  445668:	ldr	w0, [x1, #44]
  44566c:	stp	x19, x20, [sp, #16]
  445670:	mov	x20, x1
  445674:	stp	x23, x24, [sp, #48]
  445678:	str	xzr, [sp, #104]
  44567c:	cbnz	w0, 44571c <ASN1_generate_nconf@plt+0x26dac>
  445680:	ldr	x19, [x20, #8]
  445684:	cbz	x19, 445738 <ASN1_generate_nconf@plt+0x26dc8>
  445688:	mov	x0, x19
  44568c:	mov	w2, #0x4                   	// #4
  445690:	mov	w1, #0x72                  	// #114
  445694:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  445698:	mov	x22, x0
  44569c:	cbz	x0, 44597c <ASN1_generate_nconf@plt+0x2700c>
  4456a0:	mov	x2, x0
  4456a4:	adrp	x1, 41b000 <strstr@plt>
  4456a8:	add	x1, x1, #0xd40
  4456ac:	mov	x3, #0x0                   	// #0
  4456b0:	adrp	x0, 41b000 <strstr@plt>
  4456b4:	add	x0, x0, #0x520
  4456b8:	bl	419890 <ASN1_d2i_bio@plt>
  4456bc:	mov	x19, x0
  4456c0:	mov	x0, x22
  4456c4:	bl	41df00 <BIO_free@plt>
  4456c8:	cbz	x19, 445a80 <ASN1_generate_nconf@plt+0x27110>
  4456cc:	add	x1, sp, #0x68
  4456d0:	mov	x0, x19
  4456d4:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  4456d8:	cmp	w0, #0x0
  4456dc:	b.le	445904 <ASN1_generate_nconf@plt+0x26f94>
  4456e0:	ldr	x3, [sp, #104]
  4456e4:	sxtw	x2, w0
  4456e8:	mov	w1, #0x47                  	// #71
  4456ec:	mov	x0, x21
  4456f0:	bl	41dad0 <SSL_ctrl@plt>
  4456f4:	ldr	w22, [x20, #44]
  4456f8:	cbnz	w22, 445934 <ASN1_generate_nconf@plt+0x26fc4>
  4456fc:	mov	x0, x19
  445700:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  445704:	mov	w0, w22
  445708:	ldp	x19, x20, [sp, #16]
  44570c:	ldp	x21, x22, [sp, #32]
  445710:	ldp	x23, x24, [sp, #48]
  445714:	ldp	x29, x30, [sp], #144
  445718:	ret
  44571c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445720:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445724:	add	x1, x1, #0x28
  445728:	ldr	x0, [x24, #152]
  44572c:	bl	41a980 <BIO_puts@plt>
  445730:	ldr	x19, [x20, #8]
  445734:	cbnz	x19, 445688 <ASN1_generate_nconf@plt+0x26d18>
  445738:	mov	x0, x21
  44573c:	stp	x25, x26, [sp, #64]
  445740:	str	x27, [sp, #80]
  445744:	stp	xzr, xzr, [sp, #112]
  445748:	str	xzr, [sp, #128]
  44574c:	bl	41d900 <SSL_get_certificate@plt>
  445750:	mov	x22, x0
  445754:	bl	41ce10 <X509_get1_ocsp@plt>
  445758:	mov	x26, x0
  44575c:	cbz	x0, 4458ac <ASN1_generate_nconf@plt+0x26f3c>
  445760:	mov	w1, #0x0                   	// #0
  445764:	bl	419630 <OPENSSL_sk_value@plt>
  445768:	add	x4, sp, #0x64
  44576c:	add	x3, sp, #0x80
  445770:	add	x2, sp, #0x78
  445774:	add	x1, sp, #0x70
  445778:	bl	41beb0 <OCSP_parse_url@plt>
  44577c:	cbz	w0, 445adc <ASN1_generate_nconf@plt+0x2716c>
  445780:	ldr	w0, [x20, #44]
  445784:	cbnz	w0, 445a9c <ASN1_generate_nconf@plt+0x2712c>
  445788:	bl	41d400 <X509_STORE_CTX_new@plt>
  44578c:	mov	x25, x0
  445790:	cbz	x0, 445ac8 <ASN1_generate_nconf@plt+0x27158>
  445794:	mov	x0, x21
  445798:	bl	41da20 <SSL_get_SSL_CTX@plt>
  44579c:	bl	41b930 <SSL_CTX_get_cert_store@plt>
  4457a0:	mov	x1, x0
  4457a4:	mov	x3, #0x0                   	// #0
  4457a8:	mov	x0, x25
  4457ac:	mov	x2, #0x0                   	// #0
  4457b0:	bl	41d490 <X509_STORE_CTX_init@plt>
  4457b4:	cbz	w0, 44599c <ASN1_generate_nconf@plt+0x2702c>
  4457b8:	mov	x0, x22
  4457bc:	bl	419cf0 <X509_get_issuer_name@plt>
  4457c0:	mov	w1, #0x1                   	// #1
  4457c4:	mov	x2, x0
  4457c8:	mov	x0, x25
  4457cc:	bl	41e860 <X509_STORE_CTX_get_obj_by_subject@plt>
  4457d0:	mov	x23, x0
  4457d4:	cbz	x0, 445b04 <ASN1_generate_nconf@plt+0x27194>
  4457d8:	bl	41a6c0 <X509_OBJECT_get0_X509@plt>
  4457dc:	mov	x2, x0
  4457e0:	mov	x1, x22
  4457e4:	mov	x0, #0x0                   	// #0
  4457e8:	bl	41d290 <OCSP_cert_to_id@plt>
  4457ec:	mov	x27, x0
  4457f0:	mov	x0, x23
  4457f4:	bl	41ccf0 <X509_OBJECT_free@plt>
  4457f8:	cbz	x27, 44599c <ASN1_generate_nconf@plt+0x2702c>
  4457fc:	bl	419a50 <OCSP_REQUEST_new@plt>
  445800:	mov	x23, x0
  445804:	cbz	x0, 445a78 <ASN1_generate_nconf@plt+0x27108>
  445808:	mov	x1, x27
  44580c:	bl	41e6f0 <OCSP_request_add0_id@plt>
  445810:	cbz	x0, 445a78 <ASN1_generate_nconf@plt+0x27108>
  445814:	add	x3, sp, #0x88
  445818:	mov	x0, x21
  44581c:	mov	x2, #0x0                   	// #0
  445820:	mov	w1, #0x42                  	// #66
  445824:	mov	w22, #0x0                   	// #0
  445828:	bl	41dad0 <SSL_ctrl@plt>
  44582c:	b	44584c <ASN1_generate_nconf@plt+0x26edc>
  445830:	ldr	x0, [sp, #136]
  445834:	bl	419630 <OPENSSL_sk_value@plt>
  445838:	mov	x1, x0
  44583c:	mov	w2, #0xffffffff            	// #-1
  445840:	mov	x0, x23
  445844:	bl	4198f0 <OCSP_REQUEST_add_ext@plt>
  445848:	cbz	w0, 445a74 <ASN1_generate_nconf@plt+0x27104>
  44584c:	ldr	x0, [sp, #136]
  445850:	bl	41dfd0 <OPENSSL_sk_num@plt>
  445854:	cmp	w22, w0
  445858:	mov	w1, w22
  44585c:	add	w22, w22, #0x1
  445860:	b.lt	445830 <ASN1_generate_nconf@plt+0x26ec0>  // b.tstop
  445864:	ldp	x1, x3, [sp, #112]
  445868:	mov	x0, x23
  44586c:	ldr	w6, [x20]
  445870:	mov	x5, #0x0                   	// #0
  445874:	ldr	w4, [sp, #100]
  445878:	ldr	x2, [sp, #128]
  44587c:	bl	42f048 <ASN1_generate_nconf@plt+0x106d8>
  445880:	mov	x27, x0
  445884:	cbz	x0, 445b60 <ASN1_generate_nconf@plt+0x271f0>
  445888:	cbnz	x26, 445b8c <ASN1_generate_nconf@plt+0x2721c>
  44588c:	mov	x0, #0x0                   	// #0
  445890:	bl	419950 <OCSP_CERTID_free@plt>
  445894:	mov	x0, x23
  445898:	bl	41af00 <OCSP_REQUEST_free@plt>
  44589c:	mov	x19, x27
  4458a0:	mov	x0, x25
  4458a4:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4458a8:	b	445a08 <ASN1_generate_nconf@plt+0x27098>
  4458ac:	ldr	x0, [x20, #16]
  4458b0:	cbz	x0, 445b24 <ASN1_generate_nconf@plt+0x271b4>
  4458b4:	str	x0, [sp, #112]
  4458b8:	ldr	x0, [x20, #32]
  4458bc:	str	x0, [sp, #120]
  4458c0:	ldr	w0, [x20, #40]
  4458c4:	ldr	x1, [x20, #24]
  4458c8:	str	w0, [sp, #100]
  4458cc:	str	x1, [sp, #128]
  4458d0:	bl	41d400 <X509_STORE_CTX_new@plt>
  4458d4:	mov	x25, x0
  4458d8:	cbnz	x0, 445794 <ASN1_generate_nconf@plt+0x26e24>
  4458dc:	bl	419950 <OCSP_CERTID_free@plt>
  4458e0:	mov	w22, #0x2                   	// #2
  4458e4:	mov	x0, #0x0                   	// #0
  4458e8:	bl	41af00 <OCSP_REQUEST_free@plt>
  4458ec:	mov	x0, #0x0                   	// #0
  4458f0:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4458f4:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4458f8:	ldp	x25, x26, [sp, #64]
  4458fc:	ldr	x27, [sp, #80]
  445900:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  445904:	mov	w22, #0x2                   	// #2
  445908:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44590c:	ldr	x0, [x24, #152]
  445910:	bl	41e7f0 <ERR_print_errors@plt>
  445914:	mov	x0, x19
  445918:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  44591c:	mov	w0, w22
  445920:	ldp	x19, x20, [sp, #16]
  445924:	ldp	x21, x22, [sp, #32]
  445928:	ldp	x23, x24, [sp, #48]
  44592c:	ldp	x29, x30, [sp], #144
  445930:	ret
  445934:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445938:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44593c:	add	x1, x1, #0x188
  445940:	mov	w22, #0x0                   	// #0
  445944:	ldr	x0, [x20, #152]
  445948:	bl	41a980 <BIO_puts@plt>
  44594c:	ldr	x0, [x20, #152]
  445950:	mov	x1, x19
  445954:	mov	x2, #0x2                   	// #2
  445958:	bl	41b460 <OCSP_RESPONSE_print@plt>
  44595c:	mov	x0, x19
  445960:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  445964:	mov	w0, w22
  445968:	ldp	x19, x20, [sp, #16]
  44596c:	ldp	x21, x22, [sp, #32]
  445970:	ldp	x23, x24, [sp, #48]
  445974:	ldp	x29, x30, [sp], #144
  445978:	ret
  44597c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445980:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445984:	mov	x19, #0x0                   	// #0
  445988:	add	x1, x1, #0x48
  44598c:	ldr	x0, [x24, #152]
  445990:	mov	w22, #0x2                   	// #2
  445994:	bl	41a980 <BIO_puts@plt>
  445998:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  44599c:	mov	x27, #0x0                   	// #0
  4459a0:	mov	x23, #0x0                   	// #0
  4459a4:	mov	w22, #0x2                   	// #2
  4459a8:	cbz	x26, 445a48 <ASN1_generate_nconf@plt+0x270d8>
  4459ac:	ldr	x0, [sp, #112]
  4459b0:	adrp	x24, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4459b4:	add	x24, x24, #0xa28
  4459b8:	mov	w2, #0x256                 	// #598
  4459bc:	mov	x1, x24
  4459c0:	bl	41b1e0 <CRYPTO_free@plt>
  4459c4:	ldr	x0, [sp, #128]
  4459c8:	mov	x1, x24
  4459cc:	mov	w2, #0x257                 	// #599
  4459d0:	bl	41b1e0 <CRYPTO_free@plt>
  4459d4:	ldr	x0, [sp, #120]
  4459d8:	mov	x1, x24
  4459dc:	mov	w2, #0x258                 	// #600
  4459e0:	bl	41b1e0 <CRYPTO_free@plt>
  4459e4:	mov	x0, x26
  4459e8:	bl	41cc40 <X509_email_free@plt>
  4459ec:	mov	x0, x27
  4459f0:	bl	419950 <OCSP_CERTID_free@plt>
  4459f4:	mov	x0, x23
  4459f8:	bl	41af00 <OCSP_REQUEST_free@plt>
  4459fc:	mov	x0, x25
  445a00:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  445a04:	cbnz	w22, 445b7c <ASN1_generate_nconf@plt+0x2720c>
  445a08:	add	x1, sp, #0x68
  445a0c:	mov	x0, x19
  445a10:	mov	w22, #0x0                   	// #0
  445a14:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  445a18:	cmp	w0, #0x0
  445a1c:	ldp	x25, x26, [sp, #64]
  445a20:	ldr	x27, [sp, #80]
  445a24:	b.gt	4456e0 <ASN1_generate_nconf@plt+0x26d70>
  445a28:	mov	x0, x19
  445a2c:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  445a30:	mov	w0, w22
  445a34:	ldp	x19, x20, [sp, #16]
  445a38:	ldp	x21, x22, [sp, #32]
  445a3c:	ldp	x23, x24, [sp, #48]
  445a40:	ldp	x29, x30, [sp], #144
  445a44:	ret
  445a48:	mov	x0, x27
  445a4c:	bl	419950 <OCSP_CERTID_free@plt>
  445a50:	mov	x0, x23
  445a54:	bl	41af00 <OCSP_REQUEST_free@plt>
  445a58:	mov	x0, x25
  445a5c:	mov	x19, #0x0                   	// #0
  445a60:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  445a64:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445a68:	ldp	x25, x26, [sp, #64]
  445a6c:	ldr	x27, [sp, #80]
  445a70:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  445a74:	mov	x27, #0x0                   	// #0
  445a78:	mov	w22, #0x2                   	// #2
  445a7c:	b	4459a8 <ASN1_generate_nconf@plt+0x27038>
  445a80:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445a84:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445a88:	mov	w22, #0x2                   	// #2
  445a8c:	add	x1, x1, #0x78
  445a90:	ldr	x0, [x24, #152]
  445a94:	bl	41a980 <BIO_puts@plt>
  445a98:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  445a9c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445aa0:	mov	x0, x26
  445aa4:	mov	w1, #0x0                   	// #0
  445aa8:	ldr	x23, [x24, #152]
  445aac:	bl	419630 <OPENSSL_sk_value@plt>
  445ab0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445ab4:	mov	x2, x0
  445ab8:	add	x1, x1, #0xd0
  445abc:	mov	x0, x23
  445ac0:	bl	419740 <BIO_printf@plt>
  445ac4:	b	445788 <ASN1_generate_nconf@plt+0x26e18>
  445ac8:	mov	x19, #0x0                   	// #0
  445acc:	mov	x23, #0x0                   	// #0
  445ad0:	mov	x27, #0x0                   	// #0
  445ad4:	mov	w22, #0x2                   	// #2
  445ad8:	b	4459ac <ASN1_generate_nconf@plt+0x2703c>
  445adc:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445ae0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445ae4:	mov	x25, #0x0                   	// #0
  445ae8:	add	x1, x1, #0xa8
  445aec:	ldr	x0, [x24, #152]
  445af0:	mov	x23, #0x0                   	// #0
  445af4:	mov	x27, #0x0                   	// #0
  445af8:	mov	w22, #0x2                   	// #2
  445afc:	bl	41a980 <BIO_puts@plt>
  445b00:	b	4459ac <ASN1_generate_nconf@plt+0x2703c>
  445b04:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445b08:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445b0c:	mov	x27, #0x0                   	// #0
  445b10:	add	x1, x1, #0x128
  445b14:	ldr	x0, [x24, #152]
  445b18:	mov	w22, #0x3                   	// #3
  445b1c:	bl	41a980 <BIO_puts@plt>
  445b20:	b	4459a8 <ASN1_generate_nconf@plt+0x27038>
  445b24:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445b28:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445b2c:	add	x1, x1, #0xf0
  445b30:	mov	w22, #0x3                   	// #3
  445b34:	ldr	x0, [x24, #152]
  445b38:	bl	41a980 <BIO_puts@plt>
  445b3c:	mov	x0, #0x0                   	// #0
  445b40:	bl	419950 <OCSP_CERTID_free@plt>
  445b44:	mov	x0, #0x0                   	// #0
  445b48:	bl	41af00 <OCSP_REQUEST_free@plt>
  445b4c:	mov	x0, #0x0                   	// #0
  445b50:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  445b54:	ldp	x25, x26, [sp, #64]
  445b58:	ldr	x27, [sp, #80]
  445b5c:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  445b60:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445b64:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445b68:	mov	w22, #0x3                   	// #3
  445b6c:	add	x1, x1, #0x160
  445b70:	ldr	x0, [x24, #152]
  445b74:	bl	41a980 <BIO_puts@plt>
  445b78:	b	4459a8 <ASN1_generate_nconf@plt+0x27038>
  445b7c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445b80:	ldp	x25, x26, [sp, #64]
  445b84:	ldr	x27, [sp, #80]
  445b88:	b	44590c <ASN1_generate_nconf@plt+0x26f9c>
  445b8c:	mov	x19, x27
  445b90:	mov	w22, #0x0                   	// #0
  445b94:	mov	x27, #0x0                   	// #0
  445b98:	b	4459ac <ASN1_generate_nconf@plt+0x2703c>
  445b9c:	nop
  445ba0:	stp	x29, x30, [sp, #-48]!
  445ba4:	mov	x4, x0
  445ba8:	mov	x29, sp
  445bac:	stp	x19, x20, [sp, #16]
  445bb0:	mov	x19, x2
  445bb4:	mov	x20, x1
  445bb8:	ldr	x2, [x2]
  445bbc:	ldr	x5, [x19, #16]
  445bc0:	str	x21, [sp, #32]
  445bc4:	cbz	x2, 445c3c <ASN1_generate_nconf@plt+0x272cc>
  445bc8:	cbz	x5, 445c68 <ASN1_generate_nconf@plt+0x272f8>
  445bcc:	mov	x0, x4
  445bd0:	ldp	x3, x4, [x5, #8]
  445bd4:	ldp	x2, x1, [x5, #24]
  445bd8:	ldr	x5, [x5, #40]
  445bdc:	bl	41be40 <SSL_set_srp_server_param@plt>
  445be0:	tbnz	w0, #31, 445c2c <ASN1_generate_nconf@plt+0x272bc>
  445be4:	ldr	x3, [x19, #16]
  445be8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445bec:	ldr	x2, [x19]
  445bf0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445bf4:	ldr	x0, [x0, #152]
  445bf8:	add	x1, x1, #0x1e0
  445bfc:	ldr	x3, [x3, #40]
  445c00:	mov	w21, #0x0                   	// #0
  445c04:	bl	419740 <BIO_printf@plt>
  445c08:	ldr	x0, [x19, #16]
  445c0c:	bl	419c80 <SRP_user_pwd_free@plt>
  445c10:	str	xzr, [x19]
  445c14:	str	xzr, [x19, #16]
  445c18:	mov	w0, w21
  445c1c:	ldp	x19, x20, [sp, #16]
  445c20:	ldr	x21, [sp, #32]
  445c24:	ldp	x29, x30, [sp], #48
  445c28:	ret
  445c2c:	mov	w0, #0x50                  	// #80
  445c30:	mov	w21, #0x2                   	// #2
  445c34:	str	w0, [x20]
  445c38:	b	445c08 <ASN1_generate_nconf@plt+0x27298>
  445c3c:	cbnz	x5, 445bcc <ASN1_generate_nconf@plt+0x2725c>
  445c40:	bl	419e70 <SSL_get_srp_username@plt>
  445c44:	mov	x2, x0
  445c48:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445c4c:	mov	w21, #0xffffffff            	// #-1
  445c50:	ldr	x0, [x1, #152]
  445c54:	str	x2, [x19]
  445c58:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445c5c:	add	x1, x1, #0x1b0
  445c60:	bl	419740 <BIO_printf@plt>
  445c64:	b	445c18 <ASN1_generate_nconf@plt+0x272a8>
  445c68:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445c6c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445c70:	mov	w21, #0x2                   	// #2
  445c74:	add	x1, x1, #0x1c8
  445c78:	ldr	x0, [x0, #152]
  445c7c:	bl	419740 <BIO_printf@plt>
  445c80:	b	445c08 <ASN1_generate_nconf@plt+0x27298>
  445c84:	nop
  445c88:	stp	x29, x30, [sp, #-80]!
  445c8c:	mov	w1, #0x0                   	// #0
  445c90:	mov	x29, sp
  445c94:	stp	x19, x20, [sp, #16]
  445c98:	mov	x20, x2
  445c9c:	stp	x25, x26, [sp, #64]
  445ca0:	mov	x25, x0
  445ca4:	bl	419600 <SSL_get_servername@plt>
  445ca8:	cbz	x0, 445db0 <ASN1_generate_nconf@plt+0x27440>
  445cac:	stp	x23, x24, [sp, #48]
  445cb0:	mov	x24, x0
  445cb4:	ldr	x0, [x20, #8]
  445cb8:	stp	x21, x22, [sp, #32]
  445cbc:	cbz	x0, 445d30 <ASN1_generate_nconf@plt+0x273c0>
  445cc0:	mov	x21, x24
  445cc4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445cc8:	add	x1, x1, #0x218
  445ccc:	bl	419740 <BIO_printf@plt>
  445cd0:	ldrb	w19, [x21], #1
  445cd4:	cbz	w19, 445d20 <ASN1_generate_nconf@plt+0x273b0>
  445cd8:	adrp	x23, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445cdc:	adrp	x26, 464000 <ASN1_generate_nconf@plt+0x45690>
  445ce0:	add	x23, x23, #0x210
  445ce4:	add	x26, x26, #0xca8
  445ce8:	mov	x1, x23
  445cec:	ldr	x22, [x20, #8]
  445cf0:	tbnz	w19, #7, 445d0c <ASN1_generate_nconf@plt+0x2739c>
  445cf4:	bl	41a8c0 <__ctype_b_loc@plt>
  445cf8:	ldr	x0, [x0]
  445cfc:	ubfiz	x1, x19, #1, #8
  445d00:	ldrh	w0, [x0, x1]
  445d04:	tst	x0, #0x4000
  445d08:	csel	x1, x26, x23, ne  // ne = any
  445d0c:	mov	w2, w19
  445d10:	mov	x0, x22
  445d14:	bl	419740 <BIO_printf@plt>
  445d18:	ldrb	w19, [x21], #1
  445d1c:	cbnz	w19, 445ce8 <ASN1_generate_nconf@plt+0x27378>
  445d20:	ldr	x0, [x20, #8]
  445d24:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  445d28:	add	x1, x1, #0x668
  445d2c:	bl	419740 <BIO_printf@plt>
  445d30:	ldr	x1, [x20]
  445d34:	cbz	x1, 445dd0 <ASN1_generate_nconf@plt+0x27460>
  445d38:	mov	x0, x24
  445d3c:	bl	41e540 <strcasecmp@plt>
  445d40:	mov	w19, w0
  445d44:	cbnz	w0, 445d90 <ASN1_generate_nconf@plt+0x27420>
  445d48:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445d4c:	add	x21, x21, #0xa10
  445d50:	ldr	x0, [x21, #152]
  445d54:	cbz	x0, 445df0 <ASN1_generate_nconf@plt+0x27480>
  445d58:	ldr	x0, [x20, #8]
  445d5c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445d60:	add	x1, x1, #0x238
  445d64:	bl	419740 <BIO_printf@plt>
  445d68:	ldr	x1, [x21, #152]
  445d6c:	mov	x0, x25
  445d70:	bl	41a550 <SSL_set_SSL_CTX@plt>
  445d74:	mov	w0, w19
  445d78:	ldp	x19, x20, [sp, #16]
  445d7c:	ldp	x21, x22, [sp, #32]
  445d80:	ldp	x23, x24, [sp, #48]
  445d84:	ldp	x25, x26, [sp, #64]
  445d88:	ldp	x29, x30, [sp], #80
  445d8c:	ret
  445d90:	ldr	w19, [x20, #16]
  445d94:	ldp	x21, x22, [sp, #32]
  445d98:	mov	w0, w19
  445d9c:	ldp	x19, x20, [sp, #16]
  445da0:	ldp	x23, x24, [sp, #48]
  445da4:	ldp	x25, x26, [sp, #64]
  445da8:	ldp	x29, x30, [sp], #80
  445dac:	ret
  445db0:	ldr	x0, [x20]
  445db4:	cbz	x0, 445dd8 <ASN1_generate_nconf@plt+0x27468>
  445db8:	mov	w19, #0x0                   	// #0
  445dbc:	mov	w0, w19
  445dc0:	ldp	x19, x20, [sp, #16]
  445dc4:	ldp	x25, x26, [sp, #64]
  445dc8:	ldp	x29, x30, [sp], #80
  445dcc:	ret
  445dd0:	ldp	x21, x22, [sp, #32]
  445dd4:	ldp	x23, x24, [sp, #48]
  445dd8:	mov	w19, #0x3                   	// #3
  445ddc:	mov	w0, w19
  445de0:	ldp	x19, x20, [sp, #16]
  445de4:	ldp	x25, x26, [sp, #64]
  445de8:	ldp	x29, x30, [sp], #80
  445dec:	ret
  445df0:	mov	w19, #0x0                   	// #0
  445df4:	ldp	x21, x22, [sp, #32]
  445df8:	ldp	x23, x24, [sp, #48]
  445dfc:	b	445dbc <ASN1_generate_nconf@plt+0x2744c>
  445e00:	stp	x29, x30, [sp, #-80]!
  445e04:	mov	x29, sp
  445e08:	stp	x19, x20, [sp, #16]
  445e0c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445e10:	add	x19, x19, #0xa10
  445e14:	stp	x21, x22, [sp, #32]
  445e18:	mov	x20, x1
  445e1c:	mov	x22, x2
  445e20:	ldr	w0, [x19, #60]
  445e24:	mov	w21, w3
  445e28:	str	x23, [sp, #48]
  445e2c:	str	xzr, [sp, #72]
  445e30:	cbnz	w0, 445eb0 <ASN1_generate_nconf@plt+0x27540>
  445e34:	cbz	x1, 445f9c <ASN1_generate_nconf@plt+0x2762c>
  445e38:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  445e3c:	mov	x0, x20
  445e40:	ldr	x23, [x1, #3992]
  445e44:	mov	x1, x23
  445e48:	bl	41d250 <strcmp@plt>
  445e4c:	cbnz	w0, 445f04 <ASN1_generate_nconf@plt+0x27594>
  445e50:	ldr	x0, [x19, #160]
  445e54:	add	x1, sp, #0x48
  445e58:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  445e5c:	mov	x20, x0
  445e60:	cbz	x0, 445fe8 <ASN1_generate_nconf@plt+0x27678>
  445e64:	ldr	x2, [sp, #72]
  445e68:	cmp	x2, w21, sxtw
  445e6c:	b.gt	445f20 <ASN1_generate_nconf@plt+0x275b0>
  445e70:	mov	x1, x20
  445e74:	mov	x0, x22
  445e78:	bl	41a800 <memcpy@plt>
  445e7c:	mov	x0, x20
  445e80:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445e84:	mov	w2, #0xa9                  	// #169
  445e88:	add	x1, x1, #0xa28
  445e8c:	bl	41b1e0 <CRYPTO_free@plt>
  445e90:	ldr	w0, [x19, #60]
  445e94:	cbnz	w0, 445f84 <ASN1_generate_nconf@plt+0x27614>
  445e98:	ldr	w0, [sp, #72]
  445e9c:	ldp	x19, x20, [sp, #16]
  445ea0:	ldp	x21, x22, [sp, #32]
  445ea4:	ldr	x23, [sp, #48]
  445ea8:	ldp	x29, x30, [sp], #80
  445eac:	ret
  445eb0:	ldr	x0, [x19, #8]
  445eb4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445eb8:	add	x1, x1, #0x258
  445ebc:	bl	419740 <BIO_printf@plt>
  445ec0:	cbz	x20, 445f9c <ASN1_generate_nconf@plt+0x2762c>
  445ec4:	ldr	w0, [x19, #60]
  445ec8:	cbz	w0, 445e38 <ASN1_generate_nconf@plt+0x274c8>
  445ecc:	mov	x0, x20
  445ed0:	bl	41e440 <strlen@plt>
  445ed4:	mov	x2, x0
  445ed8:	mov	x3, x20
  445edc:	ldr	x0, [x19, #8]
  445ee0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445ee4:	add	x1, x1, #0x298
  445ee8:	bl	419740 <BIO_printf@plt>
  445eec:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  445ef0:	mov	x0, x20
  445ef4:	ldr	x23, [x1, #3992]
  445ef8:	mov	x1, x23
  445efc:	bl	41d250 <strcmp@plt>
  445f00:	cbz	w0, 445f68 <ASN1_generate_nconf@plt+0x275f8>
  445f04:	ldr	x0, [x19, #8]
  445f08:	mov	x3, x23
  445f0c:	mov	x2, x20
  445f10:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445f14:	add	x1, x1, #0x2b8
  445f18:	bl	419740 <BIO_printf@plt>
  445f1c:	b	445e50 <ASN1_generate_nconf@plt+0x274e0>
  445f20:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445f24:	mov	x3, x2
  445f28:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  445f2c:	mov	w2, w21
  445f30:	ldr	x0, [x0, #152]
  445f34:	add	x1, x1, #0x3e0
  445f38:	bl	419740 <BIO_printf@plt>
  445f3c:	mov	x0, x20
  445f40:	mov	w2, #0xa4                  	// #164
  445f44:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  445f48:	add	x1, x1, #0xa28
  445f4c:	bl	41b1e0 <CRYPTO_free@plt>
  445f50:	mov	w0, #0x0                   	// #0
  445f54:	ldp	x19, x20, [sp, #16]
  445f58:	ldp	x21, x22, [sp, #32]
  445f5c:	ldr	x23, [sp, #48]
  445f60:	ldp	x29, x30, [sp], #80
  445f64:	ret
  445f68:	ldr	w0, [x19, #60]
  445f6c:	cbz	w0, 445e50 <ASN1_generate_nconf@plt+0x274e0>
  445f70:	ldr	x0, [x19, #8]
  445f74:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445f78:	add	x1, x1, #0x308
  445f7c:	bl	419740 <BIO_printf@plt>
  445f80:	b	445e50 <ASN1_generate_nconf@plt+0x274e0>
  445f84:	ldr	x0, [x19, #8]
  445f88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445f8c:	ldr	x2, [sp, #72]
  445f90:	add	x1, x1, #0x328
  445f94:	bl	419740 <BIO_printf@plt>
  445f98:	b	445e98 <ASN1_generate_nconf@plt+0x27528>
  445f9c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445fa0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  445fa4:	add	x1, x1, #0x268
  445fa8:	ldr	x0, [x20, #152]
  445fac:	bl	419740 <BIO_printf@plt>
  445fb0:	ldr	w0, [x19, #60]
  445fb4:	cbnz	w0, 446008 <ASN1_generate_nconf@plt+0x27698>
  445fb8:	ldr	x0, [x20, #152]
  445fbc:	mov	x3, #0x0                   	// #0
  445fc0:	mov	x2, #0x0                   	// #0
  445fc4:	mov	w1, #0xb                   	// #11
  445fc8:	bl	41de90 <BIO_ctrl@plt>
  445fcc:	ldr	x0, [x19, #8]
  445fd0:	mov	x3, #0x0                   	// #0
  445fd4:	mov	x2, #0x0                   	// #0
  445fd8:	mov	w1, #0xb                   	// #11
  445fdc:	bl	41de90 <BIO_ctrl@plt>
  445fe0:	mov	w0, #0x0                   	// #0
  445fe4:	b	445e9c <ASN1_generate_nconf@plt+0x2752c>
  445fe8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  445fec:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  445ff0:	ldr	x2, [x19, #160]
  445ff4:	add	x1, x1, #0x3b0
  445ff8:	ldr	x0, [x0, #152]
  445ffc:	bl	419740 <BIO_printf@plt>
  446000:	mov	w0, #0x0                   	// #0
  446004:	b	445e9c <ASN1_generate_nconf@plt+0x2752c>
  446008:	ldr	x0, [x20, #152]
  44600c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446010:	add	x1, x1, #0x340
  446014:	bl	419740 <BIO_printf@plt>
  446018:	b	445fb8 <ASN1_generate_nconf@plt+0x27648>
  44601c:	nop
  446020:	stp	x29, x30, [sp, #-80]!
  446024:	mov	x29, sp
  446028:	stp	x21, x22, [sp, #32]
  44602c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446030:	add	x21, x21, #0xa10
  446034:	stp	x19, x20, [sp, #16]
  446038:	mov	w22, w4
  44603c:	mov	x20, x3
  446040:	ldr	w0, [x21, #28]
  446044:	stp	x23, x24, [sp, #48]
  446048:	mov	x24, x1
  44604c:	mov	x23, x5
  446050:	stp	x25, x26, [sp, #64]
  446054:	mov	x25, x2
  446058:	cbz	w0, 446100 <ASN1_generate_nconf@plt+0x27790>
  44605c:	ldr	w3, [x23, #8]
  446060:	mov	x4, x20
  446064:	ldr	x2, [x23]
  446068:	mov	w5, w22
  44606c:	mov	x1, x25
  446070:	mov	x0, x24
  446074:	mov	w20, #0x3                   	// #3
  446078:	bl	41b170 <SSL_select_next_proto@plt>
  44607c:	mov	w19, w0
  446080:	cmp	w0, #0x1
  446084:	b.ne	446094 <ASN1_generate_nconf@plt+0x27724>  // b.any
  446088:	ldr	w20, [x21, #28]
  44608c:	cbz	w20, 4460b0 <ASN1_generate_nconf@plt+0x27740>
  446090:	mov	w20, #0x0                   	// #0
  446094:	mov	w0, w20
  446098:	ldp	x19, x20, [sp, #16]
  44609c:	ldp	x21, x22, [sp, #32]
  4460a0:	ldp	x23, x24, [sp, #48]
  4460a4:	ldp	x25, x26, [sp, #64]
  4460a8:	ldp	x29, x30, [sp], #80
  4460ac:	ret
  4460b0:	ldr	x0, [x21, #8]
  4460b4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4460b8:	add	x1, x1, #0x390
  4460bc:	bl	419740 <BIO_printf@plt>
  4460c0:	ldrb	w2, [x25]
  4460c4:	ldr	x1, [x24]
  4460c8:	ldr	x0, [x21, #8]
  4460cc:	bl	41cb90 <BIO_write@plt>
  4460d0:	ldr	x0, [x21, #8]
  4460d4:	mov	w2, w19
  4460d8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4460dc:	add	x1, x1, #0xf30
  4460e0:	bl	41cb90 <BIO_write@plt>
  4460e4:	mov	w0, w20
  4460e8:	ldp	x19, x20, [sp, #16]
  4460ec:	ldp	x21, x22, [sp, #32]
  4460f0:	ldp	x23, x24, [sp, #48]
  4460f4:	ldp	x25, x26, [sp, #64]
  4460f8:	ldp	x29, x30, [sp], #80
  4460fc:	ret
  446100:	ldr	x0, [x21, #8]
  446104:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446108:	add	x1, x1, #0x360
  44610c:	bl	419740 <BIO_printf@plt>
  446110:	cbz	w22, 446168 <ASN1_generate_nconf@plt+0x277f8>
  446114:	ldr	x0, [x21, #8]
  446118:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  44611c:	add	x26, x26, #0xa0
  446120:	mov	w19, #0x0                   	// #0
  446124:	nop
  446128:	ldrb	w2, [x20, w19, uxtw]
  44612c:	add	w1, w19, #0x1
  446130:	add	x1, x20, x1
  446134:	bl	41cb90 <BIO_write@plt>
  446138:	ldrb	w0, [x20, w19, uxtw]
  44613c:	add	w0, w0, #0x1
  446140:	add	w19, w19, w0
  446144:	cmp	w22, w19
  446148:	b.ls	446168 <ASN1_generate_nconf@plt+0x277f8>  // b.plast
  44614c:	ldr	x0, [x21, #8]
  446150:	cbz	w19, 446128 <ASN1_generate_nconf@plt+0x277b8>
  446154:	mov	x1, x26
  446158:	mov	w2, #0x2                   	// #2
  44615c:	bl	41cb90 <BIO_write@plt>
  446160:	ldr	x0, [x21, #8]
  446164:	b	446128 <ASN1_generate_nconf@plt+0x277b8>
  446168:	ldr	x0, [x21, #8]
  44616c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  446170:	mov	w2, #0x1                   	// #1
  446174:	add	x1, x1, #0xf30
  446178:	bl	41cb90 <BIO_write@plt>
  44617c:	b	44605c <ASN1_generate_nconf@plt+0x276ec>
  446180:	stp	x29, x30, [sp, #-64]!
  446184:	mov	x29, sp
  446188:	stp	x19, x20, [sp, #16]
  44618c:	mov	x20, x1
  446190:	mov	x19, x2
  446194:	stp	x23, x24, [sp, #48]
  446198:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44619c:	mov	x24, x0
  4461a0:	add	x23, x23, #0xa10
  4461a4:	stp	x21, x22, [sp, #32]
  4461a8:	mov	w21, #0xa                   	// #10
  4461ac:	nop
  4461b0:	ldr	w1, [x19]
  4461b4:	mov	x0, x20
  4461b8:	bl	41d790 <RAND_bytes@plt>
  4461bc:	cmp	w0, #0x0
  4461c0:	b.le	446208 <ASN1_generate_nconf@plt+0x27898>
  4461c4:	ldr	x22, [x23, #168]
  4461c8:	mov	x0, x22
  4461cc:	bl	41e440 <strlen@plt>
  4461d0:	ldr	w2, [x19]
  4461d4:	mov	x3, x0
  4461d8:	mov	x1, x22
  4461dc:	mov	x0, x20
  4461e0:	cmp	x2, x3
  4461e4:	csel	x2, x2, x3, ls  // ls = plast
  4461e8:	bl	41a800 <memcpy@plt>
  4461ec:	ldr	w2, [x19]
  4461f0:	mov	x1, x20
  4461f4:	mov	x0, x24
  4461f8:	bl	41b6f0 <SSL_has_matching_session_id@plt>
  4461fc:	cbz	w0, 446220 <ASN1_generate_nconf@plt+0x278b0>
  446200:	subs	w21, w21, #0x1
  446204:	b.ne	4461b0 <ASN1_generate_nconf@plt+0x27840>  // b.any
  446208:	mov	w0, #0x0                   	// #0
  44620c:	ldp	x19, x20, [sp, #16]
  446210:	ldp	x21, x22, [sp, #32]
  446214:	ldp	x23, x24, [sp, #48]
  446218:	ldp	x29, x30, [sp], #64
  44621c:	ret
  446220:	mov	w0, #0x1                   	// #1
  446224:	ldp	x19, x20, [sp, #16]
  446228:	ldp	x21, x22, [sp, #32]
  44622c:	ldp	x23, x24, [sp, #48]
  446230:	ldp	x29, x30, [sp], #64
  446234:	ret
  446238:	stp	x29, x30, [sp, #-32]!
  44623c:	mov	x3, #0x0                   	// #0
  446240:	mov	x2, #0x302                 	// #770
  446244:	mov	x29, sp
  446248:	mov	w1, #0x2c                  	// #44
  44624c:	str	x19, [sp, #16]
  446250:	mov	x19, x0
  446254:	bl	41ad80 <SSL_CTX_ctrl@plt>
  446258:	mov	x0, x19
  44625c:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  446260:	add	x1, x1, #0x448
  446264:	bl	419ee0 <SSL_CTX_sess_set_new_cb@plt>
  446268:	mov	x0, x19
  44626c:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  446270:	add	x1, x1, #0x388
  446274:	bl	41bd00 <SSL_CTX_sess_set_get_cb@plt>
  446278:	mov	x0, x19
  44627c:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  446280:	ldr	x19, [sp, #16]
  446284:	add	x1, x1, #0x290
  446288:	ldp	x29, x30, [sp], #32
  44628c:	b	41da90 <SSL_CTX_sess_set_remove_cb@plt>
  446290:	stp	x29, x30, [sp, #-96]!
  446294:	mov	x0, x1
  446298:	mov	x29, sp
  44629c:	stp	x23, x24, [sp, #48]
  4462a0:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4462a4:	add	x24, x24, #0xa10
  4462a8:	add	x1, sp, #0x5c
  4462ac:	stp	x19, x20, [sp, #16]
  4462b0:	bl	41de30 <SSL_SESSION_get_id@plt>
  4462b4:	ldr	x19, [x24, #176]
  4462b8:	cbz	x19, 446358 <ASN1_generate_nconf@plt+0x279e8>
  4462bc:	ldr	w20, [sp, #92]
  4462c0:	mov	x23, x0
  4462c4:	stp	x21, x22, [sp, #32]
  4462c8:	mov	x21, #0x0                   	// #0
  4462cc:	str	x25, [sp, #64]
  4462d0:	mov	w25, w20
  4462d4:	b	4462e8 <ASN1_generate_nconf@plt+0x27978>
  4462d8:	ldr	x3, [x19, #32]
  4462dc:	mov	x21, x19
  4462e0:	mov	x19, x3
  4462e4:	cbz	x3, 446368 <ASN1_generate_nconf@plt+0x279f8>
  4462e8:	ldr	w3, [x19, #8]
  4462ec:	cmp	w3, w20
  4462f0:	b.ne	4462d8 <ASN1_generate_nconf@plt+0x27968>  // b.any
  4462f4:	ldr	x22, [x19]
  4462f8:	mov	x2, x25
  4462fc:	mov	x1, x23
  446300:	mov	x0, x22
  446304:	bl	41c880 <memcmp@plt>
  446308:	cbnz	w0, 4462d8 <ASN1_generate_nconf@plt+0x27968>
  44630c:	ldr	x0, [x19, #32]
  446310:	cbz	x21, 446380 <ASN1_generate_nconf@plt+0x27a10>
  446314:	str	x0, [x21, #32]
  446318:	adrp	x20, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44631c:	add	x20, x20, #0xa28
  446320:	mov	x0, x22
  446324:	mov	x1, x20
  446328:	mov	w2, #0xe10                 	// #3600
  44632c:	bl	41b1e0 <CRYPTO_free@plt>
  446330:	ldr	x0, [x19, #16]
  446334:	mov	x1, x20
  446338:	mov	w2, #0xe11                 	// #3601
  44633c:	bl	41b1e0 <CRYPTO_free@plt>
  446340:	mov	x1, x20
  446344:	mov	x0, x19
  446348:	mov	w2, #0xe12                 	// #3602
  44634c:	bl	41b1e0 <CRYPTO_free@plt>
  446350:	ldp	x21, x22, [sp, #32]
  446354:	ldr	x25, [sp, #64]
  446358:	ldp	x19, x20, [sp, #16]
  44635c:	ldp	x23, x24, [sp, #48]
  446360:	ldp	x29, x30, [sp], #96
  446364:	ret
  446368:	ldp	x19, x20, [sp, #16]
  44636c:	ldp	x21, x22, [sp, #32]
  446370:	ldp	x23, x24, [sp, #48]
  446374:	ldr	x25, [sp, #64]
  446378:	ldp	x29, x30, [sp], #96
  44637c:	ret
  446380:	str	x0, [x24, #176]
  446384:	b	446318 <ASN1_generate_nconf@plt+0x279a8>
  446388:	stp	x29, x30, [sp, #-64]!
  44638c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446390:	mov	x29, sp
  446394:	stp	x19, x20, [sp, #16]
  446398:	ldr	x19, [x0, #2752]
  44639c:	str	wzr, [x3]
  4463a0:	cbz	x19, 446420 <ASN1_generate_nconf@plt+0x27ab0>
  4463a4:	mov	w20, w2
  4463a8:	stp	x21, x22, [sp, #32]
  4463ac:	mov	x21, x1
  4463b0:	sxtw	x22, w2
  4463b4:	b	4463c0 <ASN1_generate_nconf@plt+0x27a50>
  4463b8:	ldr	x19, [x19, #32]
  4463bc:	cbz	x19, 44641c <ASN1_generate_nconf@plt+0x27aac>
  4463c0:	ldr	w0, [x19, #8]
  4463c4:	cmp	w0, w20
  4463c8:	b.ne	4463b8 <ASN1_generate_nconf@plt+0x27a48>  // b.any
  4463cc:	ldr	x0, [x19]
  4463d0:	mov	x2, x22
  4463d4:	mov	x1, x21
  4463d8:	bl	41c880 <memcmp@plt>
  4463dc:	cbnz	w0, 4463b8 <ASN1_generate_nconf@plt+0x27a48>
  4463e0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4463e4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4463e8:	ldr	x2, [x19, #16]
  4463ec:	add	x1, x1, #0x3b0
  4463f0:	ldr	x0, [x0, #152]
  4463f4:	str	x2, [sp, #56]
  4463f8:	bl	419740 <BIO_printf@plt>
  4463fc:	ldrsw	x2, [x19, #24]
  446400:	add	x1, sp, #0x38
  446404:	mov	x0, #0x0                   	// #0
  446408:	bl	41c0c0 <d2i_SSL_SESSION@plt>
  44640c:	ldp	x19, x20, [sp, #16]
  446410:	ldp	x21, x22, [sp, #32]
  446414:	ldp	x29, x30, [sp], #64
  446418:	ret
  44641c:	ldp	x21, x22, [sp, #32]
  446420:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446424:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446428:	add	x1, x1, #0x3d0
  44642c:	ldr	x0, [x0, #152]
  446430:	bl	419740 <BIO_printf@plt>
  446434:	mov	x0, #0x0                   	// #0
  446438:	ldp	x19, x20, [sp, #16]
  44643c:	ldp	x29, x30, [sp], #64
  446440:	ret
  446444:	nop
  446448:	stp	x29, x30, [sp, #-64]!
  44644c:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446450:	mov	x29, sp
  446454:	stp	x19, x20, [sp, #16]
  446458:	mov	x20, x1
  44645c:	add	x1, x0, #0x3f0
  446460:	mov	w0, #0x28                  	// #40
  446464:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  446468:	mov	x19, x0
  44646c:	mov	x0, x20
  446470:	add	x1, x19, #0x8
  446474:	bl	41de30 <SSL_SESSION_get_id@plt>
  446478:	mov	x0, x20
  44647c:	mov	x1, #0x0                   	// #0
  446480:	bl	41e0a0 <i2d_SSL_SESSION@plt>
  446484:	str	w0, [x19, #24]
  446488:	tbnz	w0, #31, 44658c <ASN1_generate_nconf@plt+0x27c1c>
  44648c:	mov	x1, #0x0                   	// #0
  446490:	mov	x0, x20
  446494:	str	x21, [sp, #32]
  446498:	bl	41de30 <SSL_SESSION_get_id@plt>
  44649c:	ldr	w1, [x19, #8]
  4464a0:	adrp	x21, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4464a4:	add	x21, x21, #0xa28
  4464a8:	mov	w3, #0xdda                 	// #3546
  4464ac:	mov	x2, x21
  4464b0:	bl	419d40 <CRYPTO_memdup@plt>
  4464b4:	mov	x2, x0
  4464b8:	ldr	w0, [x19, #24]
  4464bc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4464c0:	str	x2, [x19]
  4464c4:	add	x1, x1, #0x418
  4464c8:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4464cc:	str	x0, [x19, #16]
  4464d0:	ldr	x1, [x19]
  4464d4:	mov	x2, x0
  4464d8:	cbz	x1, 4465c4 <ASN1_generate_nconf@plt+0x27c54>
  4464dc:	add	x1, sp, #0x38
  4464e0:	mov	x0, x20
  4464e4:	str	x2, [sp, #56]
  4464e8:	bl	41e0a0 <i2d_SSL_SESSION@plt>
  4464ec:	ldr	w1, [x19, #24]
  4464f0:	cmp	w0, w1
  4464f4:	b.ne	446534 <ASN1_generate_nconf@plt+0x27bc4>  // b.any
  4464f8:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4464fc:	add	x2, x2, #0xa10
  446500:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446504:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446508:	add	x1, x1, #0x480
  44650c:	ldr	x0, [x0, #152]
  446510:	ldr	x3, [x2, #176]
  446514:	str	x3, [x19, #32]
  446518:	str	x19, [x2, #176]
  44651c:	bl	419740 <BIO_printf@plt>
  446520:	mov	w0, #0x0                   	// #0
  446524:	ldp	x19, x20, [sp, #16]
  446528:	ldr	x21, [sp, #32]
  44652c:	ldp	x29, x30, [sp], #64
  446530:	ret
  446534:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446538:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44653c:	add	x1, x1, #0x458
  446540:	ldr	x0, [x0, #152]
  446544:	bl	419740 <BIO_printf@plt>
  446548:	ldr	x0, [x19]
  44654c:	mov	x1, x21
  446550:	mov	w2, #0xde8                 	// #3560
  446554:	bl	41b1e0 <CRYPTO_free@plt>
  446558:	ldr	x0, [x19, #16]
  44655c:	mov	x1, x21
  446560:	mov	w2, #0xde9                 	// #3561
  446564:	bl	41b1e0 <CRYPTO_free@plt>
  446568:	mov	x1, x21
  44656c:	mov	x0, x19
  446570:	mov	w2, #0xdea                 	// #3562
  446574:	bl	41b1e0 <CRYPTO_free@plt>
  446578:	mov	w0, #0x0                   	// #0
  44657c:	ldp	x19, x20, [sp, #16]
  446580:	ldr	x21, [sp, #32]
  446584:	ldp	x29, x30, [sp], #64
  446588:	ret
  44658c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446590:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446594:	add	x1, x1, #0x400
  446598:	ldr	x0, [x0, #152]
  44659c:	bl	419740 <BIO_printf@plt>
  4465a0:	mov	x0, x19
  4465a4:	mov	w2, #0xdd6                 	// #3542
  4465a8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4465ac:	add	x1, x1, #0xa28
  4465b0:	bl	41b1e0 <CRYPTO_free@plt>
  4465b4:	mov	w0, #0x0                   	// #0
  4465b8:	ldp	x19, x20, [sp, #16]
  4465bc:	ldp	x29, x30, [sp], #64
  4465c0:	ret
  4465c4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4465c8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4465cc:	add	x1, x1, #0x430
  4465d0:	ldr	x0, [x0, #152]
  4465d4:	bl	419740 <BIO_printf@plt>
  4465d8:	ldr	x0, [x19]
  4465dc:	mov	x1, x21
  4465e0:	mov	w2, #0xdde                 	// #3550
  4465e4:	bl	41b1e0 <CRYPTO_free@plt>
  4465e8:	ldr	x0, [x19, #16]
  4465ec:	mov	x1, x21
  4465f0:	mov	w2, #0xddf                 	// #3551
  4465f4:	bl	41b1e0 <CRYPTO_free@plt>
  4465f8:	mov	x1, x21
  4465fc:	mov	x0, x19
  446600:	mov	w2, #0xde0                 	// #3552
  446604:	bl	41b1e0 <CRYPTO_free@plt>
  446608:	mov	w0, #0x0                   	// #0
  44660c:	ldp	x19, x20, [sp, #16]
  446610:	ldr	x21, [sp, #32]
  446614:	ldp	x29, x30, [sp], #64
  446618:	ret
  44661c:	nop
  446620:	stp	x29, x30, [sp, #-32]!
  446624:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  446628:	add	x1, x1, #0x640
  44662c:	mov	x29, sp
  446630:	stp	x19, x20, [sp, #16]
  446634:	bl	41b1c0 <BIO_new_file@plt>
  446638:	mov	x19, x0
  44663c:	cbz	x0, 44666c <ASN1_generate_nconf@plt+0x27cfc>
  446640:	mov	x3, #0x0                   	// #0
  446644:	mov	x2, #0x0                   	// #0
  446648:	mov	x1, #0x0                   	// #0
  44664c:	bl	41d060 <PEM_read_bio_DHparams@plt>
  446650:	mov	x20, x0
  446654:	mov	x0, x19
  446658:	bl	41df00 <BIO_free@plt>
  44665c:	mov	x0, x20
  446660:	ldp	x19, x20, [sp, #16]
  446664:	ldp	x29, x30, [sp], #32
  446668:	ret
  44666c:	mov	x0, x19
  446670:	mov	x20, #0x0                   	// #0
  446674:	bl	41df00 <BIO_free@plt>
  446678:	mov	x0, x20
  44667c:	ldp	x19, x20, [sp, #16]
  446680:	ldp	x29, x30, [sp], #32
  446684:	ret
  446688:	stp	x29, x30, [sp, #-80]!
  44668c:	adrp	x4, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  446690:	mov	x29, sp
  446694:	stp	x21, x22, [sp, #32]
  446698:	mov	x21, x0
  44669c:	ldr	x22, [x4, #3992]
  4466a0:	stp	x19, x20, [sp, #16]
  4466a4:	mov	x19, x2
  4466a8:	mov	x20, x1
  4466ac:	mov	x0, x22
  4466b0:	stp	x23, x24, [sp, #48]
  4466b4:	mov	x23, x3
  4466b8:	bl	41e440 <strlen@plt>
  4466bc:	cmp	x0, x19
  4466c0:	b.ne	446714 <ASN1_generate_nconf@plt+0x27da4>  // b.any
  4466c4:	mov	x2, x0
  4466c8:	mov	x1, x20
  4466cc:	mov	x0, x22
  4466d0:	bl	41c880 <memcmp@plt>
  4466d4:	mov	w19, w0
  4466d8:	cbnz	w0, 446714 <ASN1_generate_nconf@plt+0x27da4>
  4466dc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4466e0:	add	x20, x20, #0xa10
  4466e4:	ldr	x0, [x20, #184]
  4466e8:	cbz	x0, 446734 <ASN1_generate_nconf@plt+0x27dc4>
  4466ec:	bl	41af10 <SSL_SESSION_up_ref@plt>
  4466f0:	mov	w19, #0x1                   	// #1
  4466f4:	ldr	x0, [x20, #184]
  4466f8:	str	x0, [x23]
  4466fc:	mov	w0, w19
  446700:	ldp	x19, x20, [sp, #16]
  446704:	ldp	x21, x22, [sp, #32]
  446708:	ldp	x23, x24, [sp, #48]
  44670c:	ldp	x29, x30, [sp], #80
  446710:	ret
  446714:	mov	w19, #0x1                   	// #1
  446718:	str	xzr, [x23]
  44671c:	mov	w0, w19
  446720:	ldp	x19, x20, [sp, #16]
  446724:	ldp	x21, x22, [sp, #32]
  446728:	ldp	x23, x24, [sp, #48]
  44672c:	ldp	x29, x30, [sp], #80
  446730:	ret
  446734:	ldr	x0, [x20, #160]
  446738:	add	x1, sp, #0x48
  44673c:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  446740:	mov	x22, x0
  446744:	cbz	x0, 4467dc <ASN1_generate_nconf@plt+0x27e6c>
  446748:	mov	x0, x21
  44674c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59690>
  446750:	add	x1, x1, #0x650
  446754:	bl	41a6d0 <SSL_CIPHER_find@plt>
  446758:	mov	x20, x0
  44675c:	cbz	x0, 4467f8 <ASN1_generate_nconf@plt+0x27e88>
  446760:	bl	41a2e0 <SSL_SESSION_new@plt>
  446764:	mov	x24, x0
  446768:	cbz	x0, 44677c <ASN1_generate_nconf@plt+0x27e0c>
  44676c:	ldr	x2, [sp, #72]
  446770:	mov	x1, x22
  446774:	bl	41e000 <SSL_SESSION_set1_master_key@plt>
  446778:	cbnz	w0, 446794 <ASN1_generate_nconf@plt+0x27e24>
  44677c:	mov	x0, x22
  446780:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  446784:	mov	w2, #0xe2                  	// #226
  446788:	add	x1, x1, #0xa28
  44678c:	bl	41b1e0 <CRYPTO_free@plt>
  446790:	b	44671c <ASN1_generate_nconf@plt+0x27dac>
  446794:	mov	x1, x20
  446798:	mov	x0, x24
  44679c:	bl	41dd90 <SSL_SESSION_set_cipher@plt>
  4467a0:	cbz	w0, 44677c <ASN1_generate_nconf@plt+0x27e0c>
  4467a4:	mov	x0, x21
  4467a8:	bl	41a0c0 <SSL_version@plt>
  4467ac:	mov	w1, w0
  4467b0:	mov	x0, x24
  4467b4:	bl	41e020 <SSL_SESSION_set_protocol_version@plt>
  4467b8:	cbz	w0, 44677c <ASN1_generate_nconf@plt+0x27e0c>
  4467bc:	mov	x0, x22
  4467c0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4467c4:	mov	w2, #0xe5                  	// #229
  4467c8:	add	x1, x1, #0xa28
  4467cc:	mov	w19, #0x1                   	// #1
  4467d0:	bl	41b1e0 <CRYPTO_free@plt>
  4467d4:	str	x24, [x23]
  4467d8:	b	44671c <ASN1_generate_nconf@plt+0x27dac>
  4467dc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4467e0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4467e4:	ldr	x2, [x20, #160]
  4467e8:	add	x1, x1, #0x3b0
  4467ec:	ldr	x0, [x0, #152]
  4467f0:	bl	419740 <BIO_printf@plt>
  4467f4:	b	44671c <ASN1_generate_nconf@plt+0x27dac>
  4467f8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4467fc:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  446800:	add	x1, x1, #0x450
  446804:	ldr	x0, [x0, #152]
  446808:	bl	419740 <BIO_printf@plt>
  44680c:	mov	x0, x22
  446810:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  446814:	mov	w2, #0xd9                  	// #217
  446818:	add	x1, x1, #0xa28
  44681c:	bl	41b1e0 <CRYPTO_free@plt>
  446820:	b	44671c <ASN1_generate_nconf@plt+0x27dac>
  446824:	nop
  446828:	sub	sp, sp, #0x290
  44682c:	stp	x29, x30, [sp, #16]
  446830:	add	x29, sp, #0x10
  446834:	stp	x19, x20, [sp, #32]
  446838:	adrp	x19, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44683c:	add	x19, x19, #0xa28
  446840:	stp	x21, x22, [sp, #48]
  446844:	mov	w22, w0
  446848:	mov	w21, #0x1                   	// #1
  44684c:	stp	x23, x24, [sp, #64]
  446850:	mov	x23, x1
  446854:	stp	x25, x26, [sp, #80]
  446858:	stp	x27, x28, [sp, #96]
  44685c:	bl	41bb60 <TLS_server_method@plt>
  446860:	add	x4, sp, #0x208
  446864:	add	x5, sp, #0x218
  446868:	mov	w3, #0x8005                	// #32773
  44686c:	mov	w2, #0x3f1                 	// #1009
  446870:	mov	x1, x19
  446874:	stp	w3, w3, [x4, #-8]
  446878:	stp	w3, w3, [x4]
  44687c:	stp	xzr, xzr, [x5]
  446880:	stp	xzr, xzr, [x5, #16]
  446884:	str	x0, [sp, #168]
  446888:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  44688c:	add	x0, x0, #0x830
  446890:	str	w3, [sp, #528]
  446894:	str	xzr, [sp, #568]
  446898:	str	xzr, [sp, #576]
  44689c:	bl	41af90 <CRYPTO_strdup@plt>
  4468a0:	add	x6, sp, #0x248
  4468a4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4468a8:	add	x20, x1, #0xa10
  4468ac:	str	w21, [sp, #532]
  4468b0:	str	wzr, [x1, #2576]
  4468b4:	stp	x0, xzr, [x6]
  4468b8:	add	x0, sp, #0x270
  4468bc:	str	xzr, [x20, #8]
  4468c0:	stp	xzr, xzr, [x0]
  4468c4:	stp	xzr, xzr, [x6, #16]
  4468c8:	stp	wzr, wzr, [x20, #24]
  4468cc:	str	xzr, [x20, #32]
  4468d0:	stp	wzr, wzr, [x20, #56]
  4468d4:	str	wzr, [x20, #64]
  4468d8:	str	wzr, [x20, #84]
  4468dc:	stp	wzr, w22, [x20, #124]
  4468e0:	str	x23, [x20, #136]
  4468e4:	str	xzr, [x20, #152]
  4468e8:	str	xzr, [sp, #616]
  4468ec:	str	w21, [sp, #640]
  4468f0:	bl	41aaf0 <SSL_CONF_CTX_new@plt>
  4468f4:	mov	x24, x0
  4468f8:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  4468fc:	str	x0, [sp, #152]
  446900:	cmp	x24, #0x0
  446904:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  446908:	b.ne	446af8 <ASN1_generate_nconf@plt+0x28188>  // b.any
  44690c:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  446910:	mov	x26, #0x0                   	// #0
  446914:	add	x0, x0, #0xf90
  446918:	mov	x27, #0x0                   	// #0
  44691c:	mov	x28, #0x0                   	// #0
  446920:	mov	x25, #0x0                   	// #0
  446924:	stp	xzr, xzr, [sp, #112]
  446928:	stp	x0, xzr, [sp, #128]
  44692c:	str	xzr, [sp, #144]
  446930:	str	xzr, [sp, #160]
  446934:	ldr	x0, [x20, #32]
  446938:	adrp	x22, 41e000 <SSL_SESSION_set1_master_key@plt>
  44693c:	add	x22, x22, #0x260
  446940:	bl	419ba0 <SSL_CTX_free@plt>
  446944:	ldr	x0, [x20, #184]
  446948:	bl	419800 <SSL_SESSION_free@plt>
  44694c:	mov	x1, #0x0                   	// #0
  446950:	mov	x0, #0x0                   	// #0
  446954:	bl	463558 <ASN1_generate_nconf@plt+0x44be8>
  446958:	mov	x0, x28
  44695c:	bl	41e260 <X509_free@plt>
  446960:	ldr	x0, [sp, #120]
  446964:	adrp	x1, 41d000 <BIO_test_flags@plt>
  446968:	add	x1, x1, #0x10
  44696c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  446970:	ldr	x0, [sp, #112]
  446974:	bl	41e260 <X509_free@plt>
  446978:	ldr	x0, [sp, #160]
  44697c:	bl	41d9c0 <EVP_PKEY_free@plt>
  446980:	mov	x0, x25
  446984:	bl	41d9c0 <EVP_PKEY_free@plt>
  446988:	ldr	x0, [sp, #544]
  44698c:	mov	x1, x22
  446990:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  446994:	ldr	x0, [sp, #552]
  446998:	mov	x1, x22
  44699c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4469a0:	ldr	x0, [sp, #568]
  4469a4:	mov	x1, x19
  4469a8:	mov	w2, #0x87d                 	// #2173
  4469ac:	bl	41b1e0 <CRYPTO_free@plt>
  4469b0:	ldr	x0, [sp, #560]
  4469b4:	mov	x1, x19
  4469b8:	mov	w2, #0x87e                 	// #2174
  4469bc:	bl	41b1e0 <CRYPTO_free@plt>
  4469c0:	ldr	x0, [sp, #576]
  4469c4:	mov	x1, x19
  4469c8:	mov	w2, #0x87f                 	// #2175
  4469cc:	bl	41b1e0 <CRYPTO_free@plt>
  4469d0:	ldr	x0, [sp, #584]
  4469d4:	mov	x1, x19
  4469d8:	mov	w2, #0x880                 	// #2176
  4469dc:	bl	41b1e0 <CRYPTO_free@plt>
  4469e0:	ldr	x0, [sp, #152]
  4469e4:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  4469e8:	ldr	x22, [x20, #176]
  4469ec:	cbz	x22, 446a28 <ASN1_generate_nconf@plt+0x280b8>
  4469f0:	ldr	x0, [x22]
  4469f4:	mov	x1, x19
  4469f8:	mov	w2, #0xe27                 	// #3623
  4469fc:	bl	41b1e0 <CRYPTO_free@plt>
  446a00:	ldr	x0, [x22, #16]
  446a04:	mov	x1, x19
  446a08:	mov	w2, #0xe28                 	// #3624
  446a0c:	bl	41b1e0 <CRYPTO_free@plt>
  446a10:	mov	x0, x22
  446a14:	mov	x1, x19
  446a18:	ldr	x22, [x22, #32]
  446a1c:	mov	w2, #0xe2b                 	// #3627
  446a20:	bl	41b1e0 <CRYPTO_free@plt>
  446a24:	cbnz	x22, 4469f0 <ASN1_generate_nconf@plt+0x28080>
  446a28:	ldr	x0, [sp, #128]
  446a2c:	mov	x1, x19
  446a30:	mov	w2, #0x883                 	// #2179
  446a34:	str	xzr, [x20, #176]
  446a38:	add	x22, x0, #0x10
  446a3c:	ldr	x0, [x0, #32]
  446a40:	bl	41b1e0 <CRYPTO_free@plt>
  446a44:	ldr	x0, [x22, #32]
  446a48:	mov	x1, x19
  446a4c:	mov	w2, #0x884                 	// #2180
  446a50:	bl	41b1e0 <CRYPTO_free@plt>
  446a54:	ldr	x0, [x22, #24]
  446a58:	mov	x1, x19
  446a5c:	mov	w2, #0x885                 	// #2181
  446a60:	bl	41b1e0 <CRYPTO_free@plt>
  446a64:	ldr	x0, [x20, #152]
  446a68:	bl	419ba0 <SSL_CTX_free@plt>
  446a6c:	mov	x0, x26
  446a70:	bl	41e260 <X509_free@plt>
  446a74:	mov	x0, x27
  446a78:	bl	41d9c0 <EVP_PKEY_free@plt>
  446a7c:	ldr	x0, [sp, #592]
  446a80:	mov	x1, x19
  446a84:	mov	w2, #0x88a                 	// #2186
  446a88:	bl	41b1e0 <CRYPTO_free@plt>
  446a8c:	ldr	x0, [sp, #608]
  446a90:	mov	x1, x19
  446a94:	mov	w2, #0x88c                 	// #2188
  446a98:	bl	41b1e0 <CRYPTO_free@plt>
  446a9c:	ldr	x0, [sp, #536]
  446aa0:	bl	462468 <ASN1_generate_nconf@plt+0x43af8>
  446aa4:	ldr	x0, [sp, #136]
  446aa8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  446aac:	mov	x0, x24
  446ab0:	bl	41b220 <SSL_CONF_CTX_free@plt>
  446ab4:	ldr	x0, [sp, #144]
  446ab8:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  446abc:	ldr	x0, [x20, #8]
  446ac0:	bl	41df00 <BIO_free@plt>
  446ac4:	str	xzr, [x20, #8]
  446ac8:	ldr	x0, [x20, #72]
  446acc:	bl	41df00 <BIO_free@plt>
  446ad0:	str	xzr, [x20, #72]
  446ad4:	mov	w0, w21
  446ad8:	ldp	x29, x30, [sp, #16]
  446adc:	ldp	x19, x20, [sp, #32]
  446ae0:	ldp	x21, x22, [sp, #48]
  446ae4:	ldp	x23, x24, [sp, #64]
  446ae8:	ldp	x25, x26, [sp, #80]
  446aec:	ldp	x27, x28, [sp, #96]
  446af0:	add	sp, sp, #0x290
  446af4:	ret
  446af8:	mov	w1, #0x9                   	// #9
  446afc:	mov	x0, x24
  446b00:	adrp	x27, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  446b04:	bl	41a000 <SSL_CONF_CTX_set_flags@plt>
  446b08:	add	x27, x27, #0x898
  446b0c:	mov	x1, x23
  446b10:	mov	w0, w22
  446b14:	mov	x2, x27
  446b18:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  446b1c:	stp	xzr, x0, [sp, #224]
  446b20:	mov	w1, #0xffffffff            	// #-1
  446b24:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446b28:	add	x0, x0, #0x4a8
  446b2c:	stp	wzr, w1, [sp, #208]
  446b30:	adrp	x25, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  446b34:	str	w1, [sp, #404]
  446b38:	adrp	x28, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  446b3c:	str	w1, [sp, #496]
  446b40:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446b44:	add	x1, x1, #0xb30
  446b48:	stp	x1, x0, [sp, #240]
  446b4c:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  446b50:	add	x0, x0, #0xf90
  446b54:	str	x0, [sp, #128]
  446b58:	add	x0, sp, #0x170
  446b5c:	add	x25, x25, #0x7b0
  446b60:	add	x28, x28, #0x558
  446b64:	str	xzr, [sp, #112]
  446b68:	str	xzr, [sp, #160]
  446b6c:	mov	w26, #0x0                   	// #0
  446b70:	str	wzr, [sp, #176]
  446b74:	mov	w23, #0x0                   	// #0
  446b78:	stp	wzr, w21, [sp, #192]
  446b7c:	mov	w22, #0x0                   	// #0
  446b80:	str	xzr, [sp, #200]
  446b84:	mov	w21, #0x0                   	// #0
  446b88:	str	wzr, [sp, #220]
  446b8c:	stp	xzr, xzr, [sp, #288]
  446b90:	str	wzr, [sp, #304]
  446b94:	str	wzr, [sp, #308]
  446b98:	str	wzr, [sp, #312]
  446b9c:	stp	xzr, xzr, [sp, #320]
  446ba0:	stp	xzr, xzr, [sp, #384]
  446ba4:	str	wzr, [sp, #400]
  446ba8:	stp	xzr, xzr, [sp, #408]
  446bac:	str	xzr, [sp, #424]
  446bb0:	str	wzr, [sp, #464]
  446bb4:	stp	xzr, xzr, [sp, #480]
  446bb8:	str	xzr, [sp, #376]
  446bbc:	stp	wzr, wzr, [x0, #-8]
  446bc0:	stp	wzr, wzr, [x0]
  446bc4:	str	xzr, [sp, #120]
  446bc8:	stp	xzr, xzr, [sp, #136]
  446bcc:	str	wzr, [sp, #188]
  446bd0:	str	wzr, [sp, #216]
  446bd4:	str	wzr, [sp, #256]
  446bd8:	str	wzr, [sp, #260]
  446bdc:	str	xzr, [sp, #264]
  446be0:	stp	xzr, xzr, [sp, #272]
  446be4:	str	wzr, [sp, #316]
  446be8:	str	xzr, [sp, #336]
  446bec:	str	wzr, [sp, #344]
  446bf0:	str	wzr, [sp, #348]
  446bf4:	str	xzr, [sp, #352]
  446bf8:	stp	xzr, xzr, [sp, #432]
  446bfc:	stp	xzr, xzr, [sp, #448]
  446c00:	str	wzr, [sp, #468]
  446c04:	str	xzr, [sp, #472]
  446c08:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  446c0c:	cbz	w0, 446cd4 <ASN1_generate_nconf@plt+0x28364>
  446c10:	and	w1, w0, #0xfffffffb
  446c14:	cmp	w1, #0x53
  446c18:	b.eq	446c74 <ASN1_generate_nconf@plt+0x28304>  // b.none
  446c1c:	sub	w1, w0, #0x54
  446c20:	and	w1, w1, #0xfffffffb
  446c24:	cmp	w1, #0x2
  446c28:	b.ls	446c74 <ASN1_generate_nconf@plt+0x28304>  // b.plast
  446c2c:	sub	w1, w0, #0xbb9
  446c30:	and	w2, w21, #0x1
  446c34:	cmp	w1, #0x4
  446c38:	b.hi	446c90 <ASN1_generate_nconf@plt+0x28320>  // b.pmore
  446c3c:	cbz	w21, 44773c <ASN1_generate_nconf@plt+0x28dcc>
  446c40:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  446c44:	add	x1, x1, #0x910
  446c48:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446c4c:	mov	x26, #0x0                   	// #0
  446c50:	ldr	x0, [x0, #152]
  446c54:	mov	x27, #0x0                   	// #0
  446c58:	mov	w21, #0x1                   	// #1
  446c5c:	mov	x28, #0x0                   	// #0
  446c60:	mov	x25, #0x0                   	// #0
  446c64:	stp	xzr, xzr, [sp, #112]
  446c68:	bl	419740 <BIO_printf@plt>
  446c6c:	str	xzr, [sp, #160]
  446c70:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  446c74:	cmp	w21, #0x1
  446c78:	b.eq	446e6c <ASN1_generate_nconf@plt+0x284fc>  // b.none
  446c7c:	sub	w1, w0, #0xbb9
  446c80:	cmp	w1, #0x4
  446c84:	b.ls	446c40 <ASN1_generate_nconf@plt+0x282d0>  // b.plast
  446c88:	mov	w21, #0x1                   	// #1
  446c8c:	mov	w2, w21
  446c90:	cmp	w26, #0x0
  446c94:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  446c98:	b.ne	446c40 <ASN1_generate_nconf@plt+0x282d0>  // b.any
  446c9c:	cmp	w0, #0x70
  446ca0:	b.gt	446da0 <ASN1_generate_nconf@plt+0x28430>
  446ca4:	cmn	w0, #0x1
  446ca8:	b.lt	446c08 <ASN1_generate_nconf@plt+0x28298>  // b.tstop
  446cac:	add	w0, w0, #0x1
  446cb0:	cmp	w0, #0x71
  446cb4:	b.hi	446c08 <ASN1_generate_nconf@plt+0x28298>  // b.pmore
  446cb8:	ldrh	w0, [x25, w0, uxtw #1]
  446cbc:	adr	x1, 446cc8 <ASN1_generate_nconf@plt+0x28358>
  446cc0:	add	x0, x1, w0, sxth #2
  446cc4:	br	x0
  446cc8:	mov	w23, #0x1                   	// #1
  446ccc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  446cd0:	cbnz	w0, 446c10 <ASN1_generate_nconf@plt+0x282a0>
  446cd4:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  446cd8:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  446cdc:	ldr	w0, [sp, #176]
  446ce0:	cmp	w0, #0x304
  446ce4:	ldr	x0, [sp, #200]
  446ce8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  446cec:	b.ne	447c74 <ASN1_generate_nconf@plt+0x29304>  // b.any
  446cf0:	ldr	w0, [x20, #124]
  446cf4:	cbz	w0, 447700 <ASN1_generate_nconf@plt+0x28d90>
  446cf8:	ldr	w1, [sp, #196]
  446cfc:	cmp	w1, #0x2
  446d00:	b.eq	447d34 <ASN1_generate_nconf@plt+0x293c4>  // b.none
  446d04:	ldr	w1, [x20, #112]
  446d08:	cbnz	w1, 447c94 <ASN1_generate_nconf@plt+0x29324>
  446d0c:	ldr	w1, [sp, #188]
  446d10:	cmp	w1, #0x1
  446d14:	cset	w1, eq  // eq = none
  446d18:	str	w1, [sp, #500]
  446d1c:	ldr	w1, [x20, #80]
  446d20:	cbz	w1, 447768 <ASN1_generate_nconf@plt+0x28df8>
  446d24:	ldr	w1, [sp, #260]
  446d28:	cmp	w0, #0x0
  446d2c:	cset	w0, gt
  446d30:	orr	w0, w0, w1
  446d34:	cbz	w0, 447768 <ASN1_generate_nconf@plt+0x28df8>
  446d38:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446d3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446d40:	add	x1, x1, #0x628
  446d44:	mov	x26, #0x0                   	// #0
  446d48:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  446d4c:	mov	w22, #0x1                   	// #1
  446d50:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  446d54:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446d58:	add	x2, sp, #0x210
  446d5c:	mov	x1, #0x2                   	// #2
  446d60:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  446d64:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  446d68:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446d6c:	ldr	x0, [x2, #152]
  446d70:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  446d74:	ldr	x2, [sp, #232]
  446d78:	add	x1, x1, #0x238
  446d7c:	mov	x26, #0x0                   	// #0
  446d80:	mov	x27, #0x0                   	// #0
  446d84:	mov	w21, #0x1                   	// #1
  446d88:	bl	419740 <BIO_printf@plt>
  446d8c:	mov	x28, #0x0                   	// #0
  446d90:	mov	x25, #0x0                   	// #0
  446d94:	stp	xzr, xzr, [sp, #112]
  446d98:	str	xzr, [sp, #160]
  446d9c:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  446da0:	cmp	w0, #0x5de
  446da4:	b.gt	446dcc <ASN1_generate_nconf@plt+0x2845c>
  446da8:	cmp	w0, #0x5dc
  446dac:	b.gt	447744 <ASN1_generate_nconf@plt+0x28dd4>
  446db0:	sub	w1, w0, #0x3e9
  446db4:	cmp	w1, #0x5
  446db8:	b.hi	446c08 <ASN1_generate_nconf@plt+0x28298>  // b.pmore
  446dbc:	add	x1, sp, #0x218
  446dc0:	bl	462628 <ASN1_generate_nconf@plt+0x43cb8>
  446dc4:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  446dc8:	b	44707c <ASN1_generate_nconf@plt+0x2870c>
  446dcc:	cmp	w0, #0x7ee
  446dd0:	b.gt	446df8 <ASN1_generate_nconf@plt+0x28488>
  446dd4:	cmp	w0, #0x7d0
  446dd8:	b.le	446c08 <ASN1_generate_nconf@plt+0x28298>
  446ddc:	ldr	x1, [sp, #152]
  446de0:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  446de4:	cbz	w0, 44707c <ASN1_generate_nconf@plt+0x2870c>
  446de8:	ldr	w0, [sp, #256]
  446dec:	add	w0, w0, #0x1
  446df0:	str	w0, [sp, #256]
  446df4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  446df8:	cmp	w1, #0x1d
  446dfc:	b.hi	446c08 <ASN1_generate_nconf@plt+0x28298>  // b.pmore
  446e00:	ldr	x0, [sp, #136]
  446e04:	cbz	x0, 447d10 <ASN1_generate_nconf@plt+0x293a0>
  446e08:	bl	4600b8 <ASN1_generate_nconf@plt+0x41748>
  446e0c:	mov	x1, x0
  446e10:	ldr	x0, [sp, #136]
  446e14:	bl	41cf70 <OPENSSL_sk_push@plt>
  446e18:	cbz	w0, 446e30 <ASN1_generate_nconf@plt+0x284c0>
  446e1c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446e20:	mov	x1, x0
  446e24:	ldr	x0, [sp, #136]
  446e28:	bl	41cf70 <OPENSSL_sk_push@plt>
  446e2c:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  446e30:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446e34:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  446e38:	ldr	x2, [sp, #232]
  446e3c:	add	x1, x1, #0x218
  446e40:	ldr	x0, [x0, #152]
  446e44:	mov	x26, #0x0                   	// #0
  446e48:	mov	x27, #0x0                   	// #0
  446e4c:	mov	w21, #0x1                   	// #1
  446e50:	mov	x28, #0x0                   	// #0
  446e54:	mov	x25, #0x0                   	// #0
  446e58:	str	xzr, [sp, #112]
  446e5c:	bl	419740 <BIO_printf@plt>
  446e60:	str	xzr, [sp, #120]
  446e64:	str	xzr, [sp, #160]
  446e68:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  446e6c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446e70:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  446e74:	mov	x26, #0x0                   	// #0
  446e78:	add	x1, x1, #0x8e8
  446e7c:	ldr	x0, [x0, #152]
  446e80:	mov	x27, #0x0                   	// #0
  446e84:	mov	x28, #0x0                   	// #0
  446e88:	mov	x25, #0x0                   	// #0
  446e8c:	stp	xzr, xzr, [sp, #112]
  446e90:	bl	419740 <BIO_printf@plt>
  446e94:	str	xzr, [sp, #160]
  446e98:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  446e9c:	mov	x0, x27
  446ea0:	mov	x26, #0x0                   	// #0
  446ea4:	mov	x27, #0x0                   	// #0
  446ea8:	mov	w21, #0x0                   	// #0
  446eac:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  446eb0:	b	446d8c <ASN1_generate_nconf@plt+0x2841c>
  446eb4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446eb8:	mov	w1, #0x1                   	// #1
  446ebc:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  446ec0:	str	x0, [sp, #144]
  446ec4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  446ec8:	ldr	w0, [sp, #188]
  446ecc:	cmp	w0, #0x1
  446ed0:	b.eq	447ca8 <ASN1_generate_nconf@plt+0x29338>  // b.none
  446ed4:	mov	w0, #0x2                   	// #2
  446ed8:	str	w0, [sp, #188]
  446edc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  446ee0:	ldr	w0, [sp, #188]
  446ee4:	cmp	w0, #0x1
  446ee8:	b.eq	447cdc <ASN1_generate_nconf@plt+0x2936c>  // b.none
  446eec:	mov	w0, #0xa                   	// #10
  446ef0:	str	w0, [sp, #188]
  446ef4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  446ef8:	ldr	w1, [sp, #188]
  446efc:	mov	w2, #0x47a                 	// #1146
  446f00:	ldr	x0, [sp, #584]
  446f04:	cmp	w1, #0x1
  446f08:	csel	w1, w1, wzr, ne  // ne = any
  446f0c:	str	w1, [sp, #188]
  446f10:	mov	x1, x19
  446f14:	bl	41b1e0 <CRYPTO_free@plt>
  446f18:	str	xzr, [sp, #584]
  446f1c:	ldr	x0, [sp, #576]
  446f20:	mov	x1, x19
  446f24:	mov	w2, #0x47b                 	// #1147
  446f28:	bl	41b1e0 <CRYPTO_free@plt>
  446f2c:	str	xzr, [sp, #576]
  446f30:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446f34:	add	x2, sp, #0x248
  446f38:	add	x1, sp, #0x240
  446f3c:	mov	w3, #0x1                   	// #1
  446f40:	bl	419a60 <BIO_parse_hostserv@plt>
  446f44:	cmp	w0, #0x0
  446f48:	b.gt	446c08 <ASN1_generate_nconf@plt+0x28298>
  446f4c:	ldr	x2, [sp, #584]
  446f50:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446f54:	add	x1, x1, #0x4e8
  446f58:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446f5c:	ldr	x0, [x0, #152]
  446f60:	mov	x26, #0x0                   	// #0
  446f64:	b	446e48 <ASN1_generate_nconf@plt+0x284d8>
  446f68:	ldr	w1, [sp, #188]
  446f6c:	mov	w2, #0x46b                 	// #1131
  446f70:	ldr	x0, [sp, #584]
  446f74:	cmp	w1, #0x1
  446f78:	csel	w1, w1, wzr, ne  // ne = any
  446f7c:	str	w1, [sp, #188]
  446f80:	mov	x1, x19
  446f84:	bl	41b1e0 <CRYPTO_free@plt>
  446f88:	str	xzr, [sp, #584]
  446f8c:	ldr	x0, [sp, #576]
  446f90:	mov	x1, x19
  446f94:	mov	w2, #0x46c                 	// #1132
  446f98:	bl	41b1e0 <CRYPTO_free@plt>
  446f9c:	str	xzr, [sp, #576]
  446fa0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446fa4:	add	x2, sp, #0x248
  446fa8:	mov	w3, #0x1                   	// #1
  446fac:	mov	x1, #0x0                   	// #0
  446fb0:	bl	419a60 <BIO_parse_hostserv@plt>
  446fb4:	cmp	w0, #0x0
  446fb8:	b.gt	446c08 <ASN1_generate_nconf@plt+0x28298>
  446fbc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  446fc0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  446fc4:	add	x1, x1, #0x4b8
  446fc8:	ldr	x2, [sp, #584]
  446fcc:	b	446f5c <ASN1_generate_nconf@plt+0x285ec>
  446fd0:	ldr	x0, [sp, #576]
  446fd4:	mov	w3, #0x1                   	// #1
  446fd8:	mov	x1, x19
  446fdc:	mov	w2, #0x486                 	// #1158
  446fe0:	str	w3, [sp, #188]
  446fe4:	bl	41b1e0 <CRYPTO_free@plt>
  446fe8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  446fec:	mov	x1, x19
  446ff0:	mov	w2, #0x486                 	// #1158
  446ff4:	bl	41af90 <CRYPTO_strdup@plt>
  446ff8:	mov	x1, x0
  446ffc:	ldr	x0, [sp, #584]
  447000:	mov	w2, #0x487                 	// #1159
  447004:	str	x1, [sp, #576]
  447008:	mov	x1, x19
  44700c:	bl	41b1e0 <CRYPTO_free@plt>
  447010:	str	xzr, [sp, #584]
  447014:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447018:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44701c:	mov	w2, #0xa                   	// #10
  447020:	mov	x1, #0x0                   	// #0
  447024:	bl	41d2c0 <strtol@plt>
  447028:	str	w0, [sp, #496]
  44702c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447030:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447034:	mov	w1, #0x5                   	// #5
  447038:	mov	w2, #0xa                   	// #10
  44703c:	str	w1, [sp, #220]
  447040:	mov	x1, #0x0                   	// #0
  447044:	bl	41d2c0 <strtol@plt>
  447048:	str	w0, [x28]
  44704c:	ldr	w1, [x20, #28]
  447050:	cbnz	w1, 446c08 <ASN1_generate_nconf@plt+0x28298>
  447054:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447058:	mov	w2, w0
  44705c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447060:	add	x1, x1, #0x948
  447064:	ldr	x0, [x3, #152]
  447068:	bl	419740 <BIO_printf@plt>
  44706c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447070:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447074:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  447078:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  44707c:	mov	x26, #0x0                   	// #0
  447080:	mov	x27, #0x0                   	// #0
  447084:	mov	w21, #0x1                   	// #1
  447088:	b	446d8c <ASN1_generate_nconf@plt+0x2841c>
  44708c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447090:	mov	w1, #0x7                   	// #7
  447094:	mov	w2, #0xa                   	// #10
  447098:	str	w1, [sp, #220]
  44709c:	mov	x1, #0x0                   	// #0
  4470a0:	bl	41d2c0 <strtol@plt>
  4470a4:	str	w0, [x28]
  4470a8:	ldr	w1, [x20, #28]
  4470ac:	cbnz	w1, 446c08 <ASN1_generate_nconf@plt+0x28298>
  4470b0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4470b4:	mov	w2, w0
  4470b8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4470bc:	add	x1, x1, #0x518
  4470c0:	ldr	x0, [x3, #152]
  4470c4:	bl	419740 <BIO_printf@plt>
  4470c8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4470cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4470d0:	str	x0, [sp, #472]
  4470d4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4470d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4470dc:	str	x0, [sp, #240]
  4470e0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4470e4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4470e8:	str	x0, [sp, #120]
  4470ec:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4470f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4470f4:	str	x0, [sp, #408]
  4470f8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4470fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447100:	add	x2, sp, #0x200
  447104:	mov	x1, #0x2                   	// #2
  447108:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  44710c:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  447110:	b	446d68 <ASN1_generate_nconf@plt+0x283f8>
  447114:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447118:	str	x0, [sp, #160]
  44711c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447120:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447124:	add	x2, sp, #0x204
  447128:	mov	x1, #0x7be                 	// #1982
  44712c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  447130:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  447134:	b	446d68 <ASN1_generate_nconf@plt+0x283f8>
  447138:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44713c:	str	x0, [sp, #280]
  447140:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447144:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447148:	str	x0, [sp, #328]
  44714c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447150:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447154:	str	x0, [sp, #352]
  447158:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44715c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447160:	add	x2, sp, #0x208
  447164:	mov	x1, #0x2                   	// #2
  447168:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  44716c:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  447170:	b	446d68 <ASN1_generate_nconf@plt+0x283f8>
  447174:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447178:	str	x0, [sp, #112]
  44717c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447180:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447184:	add	x2, sp, #0x20c
  447188:	mov	x1, #0x2                   	// #2
  44718c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  447190:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  447194:	b	446d68 <ASN1_generate_nconf@plt+0x283f8>
  447198:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44719c:	str	x0, [sp, #272]
  4471a0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4471a8:	str	x0, [sp, #424]
  4471ac:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4471b4:	str	x0, [sp, #416]
  4471b8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471bc:	mov	w0, #0x1                   	// #1
  4471c0:	str	w0, [sp, #344]
  4471c4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471c8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4471cc:	str	x0, [sp, #336]
  4471d0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471d4:	mov	w0, #0x1                   	// #1
  4471d8:	str	w0, [sp, #364]
  4471dc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471e0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4471e4:	str	x0, [sp, #432]
  4471e8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471ec:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4471f0:	str	x0, [sp, #448]
  4471f4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4471f8:	mov	w0, #0x1                   	// #1
  4471fc:	str	w0, [sp, #348]
  447200:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447204:	mov	w0, #0x1                   	// #1
  447208:	str	w0, [sp, #360]
  44720c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447210:	mov	w0, #0x1                   	// #1
  447214:	str	w0, [x28, #12]
  447218:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44721c:	mov	w0, #0x1                   	// #1
  447220:	str	w0, [x28, #4]
  447224:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447228:	mov	w0, #0x1                   	// #1
  44722c:	str	w0, [sp, #316]
  447230:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447234:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447238:	str	x0, [sp, #264]
  44723c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447240:	mov	w0, #0x1                   	// #1
  447244:	str	w0, [sp, #368]
  447248:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44724c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447250:	str	x0, [sp, #440]
  447254:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447258:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44725c:	str	x0, [sp, #456]
  447260:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447264:	mov	w0, #0x1                   	// #1
  447268:	str	w0, [x20, #24]
  44726c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447270:	mov	w0, #0x1                   	// #1
  447274:	str	w0, [x20, #24]
  447278:	str	w0, [x20, #56]
  44727c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447280:	mov	w0, #0x1                   	// #1
  447284:	str	w0, [x20, #144]
  447288:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44728c:	str	wzr, [x20, #144]
  447290:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447294:	mov	w0, #0x1                   	// #1
  447298:	str	w0, [x20, #60]
  44729c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4472a0:	mov	w0, #0x1                   	// #1
  4472a4:	str	w0, [x20, #40]
  4472a8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4472ac:	mov	w0, #0x1                   	// #1
  4472b0:	str	w0, [sp, #208]
  4472b4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4472b8:	ldr	x1, [sp, #128]
  4472bc:	mov	w0, #0x1                   	// #1
  4472c0:	str	w0, [sp, #208]
  4472c4:	str	w0, [x1, #60]
  4472c8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4472cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4472d0:	mov	w1, #0x1                   	// #1
  4472d4:	mov	w2, #0xa                   	// #10
  4472d8:	str	w1, [sp, #208]
  4472dc:	mov	x1, #0x0                   	// #0
  4472e0:	bl	41d2c0 <strtol@plt>
  4472e4:	ldr	x1, [sp, #128]
  4472e8:	str	w0, [x1, #16]
  4472ec:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4472f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4472f4:	ldr	x1, [sp, #128]
  4472f8:	add	x4, x1, #0x38
  4472fc:	add	x3, x1, #0x28
  447300:	add	x2, x1, #0x30
  447304:	add	x1, x1, #0x20
  447308:	bl	41beb0 <OCSP_parse_url@plt>
  44730c:	cbz	w0, 447f30 <ASN1_generate_nconf@plt+0x295c0>
  447310:	mov	w0, #0x1                   	// #1
  447314:	str	w0, [sp, #208]
  447318:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44731c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447320:	ldr	x1, [sp, #128]
  447324:	str	x0, [x1, #24]
  447328:	mov	w0, #0x1                   	// #1
  44732c:	str	w0, [sp, #208]
  447330:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447334:	mov	w0, #0x1                   	// #1
  447338:	str	w0, [x20, #64]
  44733c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447340:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447344:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  447348:	add	x1, x1, #0xdd8
  44734c:	bl	41b1c0 <BIO_new_file@plt>
  447350:	str	x0, [x20, #72]
  447354:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447358:	mov	w0, #0x1                   	// #1
  44735c:	str	w0, [sp, #216]
  447360:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447364:	mov	w0, #0x2                   	// #2
  447368:	str	w0, [sp, #216]
  44736c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447370:	mov	w0, #0x1                   	// #1
  447374:	str	w0, [sp, #372]
  447378:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44737c:	mov	w0, #0x1                   	// #1
  447380:	str	w0, [x20, #120]
  447384:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447388:	mov	w0, #0x1                   	// #1
  44738c:	str	w0, [x20, #28]
  447390:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447394:	mov	w0, #0x1                   	// #1
  447398:	str	w0, [x20]
  44739c:	str	w0, [x28, #4]
  4473a0:	str	w0, [x20, #28]
  4473a4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4473a8:	mov	w0, #0x1                   	// #1
  4473ac:	str	w0, [sp, #468]
  4473b0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4473b4:	mov	w0, #0x1                   	// #1
  4473b8:	str	w0, [sp, #464]
  4473bc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4473c0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4473c4:	ldr	x1, [sp, #128]
  4473c8:	str	x0, [x1, #8]
  4473cc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4473d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4473d4:	str	x0, [sp, #480]
  4473d8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4473dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4473e0:	str	x0, [x20, #160]
  4473e4:	str	x0, [sp, #504]
  4473e8:	ldrb	w1, [x0]
  4473ec:	str	w1, [sp, #500]
  4473f0:	cbz	w1, 446c08 <ASN1_generate_nconf@plt+0x28298>
  4473f4:	bl	41a8c0 <__ctype_b_loc@plt>
  4473f8:	ldr	x2, [sp, #504]
  4473fc:	ldr	w1, [sp, #500]
  447400:	ldr	x4, [x0]
  447404:	mov	x3, x2
  447408:	ubfiz	x1, x1, #1, #8
  44740c:	ldrh	w0, [x4, x1]
  447410:	tbz	w0, #12, 447750 <ASN1_generate_nconf@plt+0x28de0>
  447414:	ldrb	w1, [x3, #1]!
  447418:	cbnz	w1, 447408 <ASN1_generate_nconf@plt+0x28a98>
  44741c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447420:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447424:	str	x0, [sp, #320]
  447428:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44742c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447430:	str	x0, [sp, #296]
  447434:	ldr	w1, [sp, #176]
  447438:	mov	w0, #0x301                 	// #769
  44743c:	cmp	w1, #0x301
  447440:	csel	w0, w1, w0, ge  // ge = tcont
  447444:	str	w0, [sp, #176]
  447448:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44744c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447450:	str	x0, [sp, #384]
  447454:	ldr	w1, [sp, #176]
  447458:	mov	w0, #0x301                 	// #769
  44745c:	cmp	w1, #0x301
  447460:	csel	w0, w1, w0, ge  // ge = tcont
  447464:	str	w0, [sp, #176]
  447468:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44746c:	mov	w0, #0x1                   	// #1
  447470:	str	w0, [sp, #260]
  447474:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447478:	mov	w0, #0x1                   	// #1
  44747c:	str	w0, [x20, #124]
  447480:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447484:	mov	w0, #0x2                   	// #2
  447488:	str	w0, [x20, #124]
  44748c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447490:	mov	w0, #0x3                   	// #3
  447494:	str	w0, [x20, #124]
  447498:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44749c:	mov	w0, #0x1                   	// #1
  4474a0:	str	w0, [x20, #84]
  4474a4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4474a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4474ac:	str	x0, [sp, #376]
  4474b0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4474b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4474b8:	mov	w2, #0xa                   	// #10
  4474bc:	mov	x1, #0x0                   	// #0
  4474c0:	bl	41d2c0 <strtol@plt>
  4474c4:	str	w0, [sp, #312]
  4474c8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4474cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4474d0:	mov	w2, #0xa                   	// #10
  4474d4:	mov	x1, #0x0                   	// #0
  4474d8:	bl	41d2c0 <strtol@plt>
  4474dc:	str	w0, [sp, #308]
  4474e0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4474e4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4474e8:	mov	w2, #0xa                   	// #10
  4474ec:	mov	x1, #0x0                   	// #0
  4474f0:	bl	41d2c0 <strtol@plt>
  4474f4:	str	w0, [sp, #304]
  4474f8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4474fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447500:	mov	w2, #0xa                   	// #10
  447504:	mov	x1, #0x0                   	// #0
  447508:	bl	41d2c0 <strtol@plt>
  44750c:	str	w0, [sp, #400]
  447510:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447514:	mov	w0, #0x300                 	// #768
  447518:	str	w0, [sp, #176]
  44751c:	str	w0, [sp, #192]
  447520:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447524:	mov	w0, #0x304                 	// #772
  447528:	str	w0, [sp, #176]
  44752c:	str	w0, [sp, #192]
  447530:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447534:	mov	w0, #0x303                 	// #771
  447538:	str	w0, [sp, #176]
  44753c:	str	w0, [sp, #192]
  447540:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447544:	mov	w0, #0x302                 	// #770
  447548:	str	w0, [sp, #176]
  44754c:	str	w0, [sp, #192]
  447550:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447554:	mov	w0, #0x301                 	// #769
  447558:	str	w0, [sp, #176]
  44755c:	str	w0, [sp, #192]
  447560:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447564:	bl	41ac30 <DTLS_server_method@plt>
  447568:	str	x0, [sp, #168]
  44756c:	mov	w0, #0x2                   	// #2
  447570:	str	w0, [sp, #196]
  447574:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447578:	bl	41ac30 <DTLS_server_method@plt>
  44757c:	str	x0, [sp, #168]
  447580:	mov	w1, #0x2                   	// #2
  447584:	mov	w0, #0xfeff                	// #65279
  447588:	str	w0, [sp, #176]
  44758c:	str	w0, [sp, #192]
  447590:	str	w1, [sp, #196]
  447594:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447598:	bl	41ac30 <DTLS_server_method@plt>
  44759c:	str	x0, [sp, #168]
  4475a0:	mov	w1, #0x2                   	// #2
  4475a4:	mov	w0, #0xfefd                	// #65277
  4475a8:	str	w0, [sp, #176]
  4475ac:	str	w0, [sp, #192]
  4475b0:	str	w1, [sp, #196]
  4475b4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4475b8:	mov	w0, #0x1                   	// #1
  4475bc:	str	w0, [x20, #44]
  4475c0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4475c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4475c8:	mov	w2, #0xa                   	// #10
  4475cc:	mov	x1, #0x0                   	// #0
  4475d0:	bl	41d2c0 <strtol@plt>
  4475d4:	str	x0, [x20, #48]
  4475d8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4475dc:	mov	w0, #0x1                   	// #1
  4475e0:	str	w0, [x20, #112]
  4475e4:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4475e8:	mov	w0, #0x1                   	// #1
  4475ec:	str	w0, [x20, #116]
  4475f0:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  4475f4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4475f8:	str	x0, [x20, #168]
  4475fc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447600:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447604:	str	x0, [sp, #624]
  447608:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44760c:	mov	w0, #0x2                   	// #2
  447610:	str	w0, [sp, #640]
  447614:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447618:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44761c:	str	x0, [sp, #248]
  447620:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447624:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447628:	str	x0, [sp, #224]
  44762c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447630:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447634:	str	x0, [sp, #200]
  447638:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44763c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447640:	str	x0, [sp, #288]
  447644:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447648:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44764c:	str	x0, [sp, #392]
  447650:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447654:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447658:	str	x0, [x20, #16]
  44765c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447660:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447664:	mov	x1, #0x0                   	// #0
  447668:	mov	w2, #0xa                   	// #10
  44766c:	bl	41d2c0 <strtol@plt>
  447670:	ldr	x1, [sp, #128]
  447674:	str	w0, [x1]
  447678:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  44767c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  447680:	str	x0, [sp, #488]
  447684:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447688:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44768c:	mov	w2, #0xa                   	// #10
  447690:	mov	x1, #0x0                   	// #0
  447694:	bl	41d2c0 <strtol@plt>
  447698:	str	w0, [sp, #212]
  44769c:	tbz	w0, #31, 446c08 <ASN1_generate_nconf@plt+0x28298>
  4476a0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4476a4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4476a8:	add	x1, x1, #0x560
  4476ac:	mov	x26, #0x0                   	// #0
  4476b0:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  4476b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4476b8:	mov	w2, #0xa                   	// #10
  4476bc:	mov	x1, #0x0                   	// #0
  4476c0:	bl	41d2c0 <strtol@plt>
  4476c4:	str	w0, [sp, #404]
  4476c8:	tbz	w0, #31, 446c08 <ASN1_generate_nconf@plt+0x28298>
  4476cc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4476d0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4476d4:	add	x1, x1, #0x588
  4476d8:	mov	x26, #0x0                   	// #0
  4476dc:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  4476e0:	ldr	w1, [sp, #212]
  4476e4:	mov	w0, #0x4000                	// #16384
  4476e8:	cmn	w1, #0x1
  4476ec:	csel	w0, w1, w0, ne  // ne = any
  4476f0:	str	w0, [sp, #212]
  4476f4:	mov	w0, #0x1                   	// #1
  4476f8:	str	w0, [x20, #80]
  4476fc:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447700:	ldr	w1, [x20, #112]
  447704:	cmp	w1, #0x0
  447708:	ldr	w1, [sp, #196]
  44770c:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  447710:	b.ne	447c94 <ASN1_generate_nconf@plt+0x29324>  // b.any
  447714:	ldr	w1, [x20, #116]
  447718:	cbz	w1, 447c40 <ASN1_generate_nconf@plt+0x292d0>
  44771c:	ldr	w1, [sp, #196]
  447720:	cmp	w1, #0x1
  447724:	b.eq	446d0c <ASN1_generate_nconf@plt+0x2839c>  // b.none
  447728:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44772c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447730:	add	x1, x1, #0x600
  447734:	mov	x26, #0x0                   	// #0
  447738:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  44773c:	add	w26, w26, #0x1
  447740:	b	446e00 <ASN1_generate_nconf@plt+0x28490>
  447744:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  447748:	cbnz	w0, 446c08 <ASN1_generate_nconf@plt+0x28298>
  44774c:	b	44707c <ASN1_generate_nconf@plt+0x2870c>
  447750:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447754:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447758:	mov	x26, #0x0                   	// #0
  44775c:	add	x1, x1, #0x988
  447760:	ldr	x0, [x0, #152]
  447764:	b	446e48 <ASN1_generate_nconf@plt+0x284d8>
  447768:	ldp	x1, x0, [sp, #272]
  44776c:	add	x3, sp, #0x230
  447770:	add	x2, sp, #0x238
  447774:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  447778:	cbz	w0, 447d20 <ASN1_generate_nconf@plt+0x293b0>
  44777c:	ldr	x1, [sp, #160]
  447780:	add	x0, sp, #0x218
  447784:	ldr	x2, [sp, #240]
  447788:	cmp	x1, #0x0
  44778c:	csel	x1, x1, x2, ne  // ne = any
  447790:	str	x1, [sp, #160]
  447794:	ldr	x1, [sp, #224]
  447798:	ldr	x2, [sp, #248]
  44779c:	cmp	x1, #0x0
  4477a0:	csel	x1, x1, x2, ne  // ne = any
  4477a4:	str	x1, [sp, #224]
  4477a8:	bl	4624d8 <ASN1_generate_nconf@plt+0x43b68>
  4477ac:	cbz	w0, 44707c <ASN1_generate_nconf@plt+0x2870c>
  4477b0:	ldr	w0, [sp, #344]
  4477b4:	cbz	w0, 447d48 <ASN1_generate_nconf@plt+0x293d8>
  4477b8:	mov	x26, #0x0                   	// #0
  4477bc:	mov	x27, #0x0                   	// #0
  4477c0:	mov	x28, #0x0                   	// #0
  4477c4:	str	xzr, [sp, #160]
  4477c8:	ldr	x0, [sp, #200]
  4477cc:	cbz	x0, 4477e8 <ASN1_generate_nconf@plt+0x28e78>
  4477d0:	mov	x1, x0
  4477d4:	add	x0, sp, #0x258
  4477d8:	bl	45ca88 <ASN1_generate_nconf@plt+0x3e118>
  4477dc:	str	x0, [sp, #592]
  4477e0:	mov	x25, x0
  4477e4:	cbz	x0, 447e1c <ASN1_generate_nconf@plt+0x294ac>
  4477e8:	ldr	x0, [sp, #288]
  4477ec:	str	xzr, [sp, #608]
  4477f0:	cbz	x0, 44780c <ASN1_generate_nconf@plt+0x28e9c>
  4477f4:	mov	x1, x0
  4477f8:	add	x0, sp, #0x268
  4477fc:	bl	45ca88 <ASN1_generate_nconf@plt+0x3e118>
  447800:	str	x0, [sp, #608]
  447804:	mov	x25, x0
  447808:	cbz	x0, 447e1c <ASN1_generate_nconf@plt+0x294ac>
  44780c:	ldr	x0, [sp, #120]
  447810:	cbz	x0, 44783c <ASN1_generate_nconf@plt+0x28ecc>
  447814:	ldr	w1, [sp, #528]
  447818:	bl	45d6e0 <ASN1_generate_nconf@plt+0x3ed70>
  44781c:	mov	x25, x0
  447820:	cbz	x0, 447ee0 <ASN1_generate_nconf@plt+0x29570>
  447824:	bl	41b100 <OPENSSL_sk_new_null@plt>
  447828:	str	x0, [sp, #120]
  44782c:	cbz	x0, 447e28 <ASN1_generate_nconf@plt+0x294b8>
  447830:	mov	x1, x25
  447834:	bl	41cf70 <OPENSSL_sk_push@plt>
  447838:	cbz	w0, 447e28 <ASN1_generate_nconf@plt+0x294b8>
  44783c:	ldr	x0, [sp, #112]
  447840:	cbz	x0, 447e5c <ASN1_generate_nconf@plt+0x294ec>
  447844:	ldr	x2, [sp, #424]
  447848:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44784c:	ldr	w1, [sp, #524]
  447850:	add	x5, x5, #0x720
  447854:	ldr	x4, [sp, #144]
  447858:	cmp	x2, #0x0
  44785c:	ldr	x3, [sp, #560]
  447860:	csel	x0, x2, x0, ne  // ne = any
  447864:	mov	w2, #0x0                   	// #0
  447868:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  44786c:	mov	x25, x0
  447870:	cbz	x0, 447ec8 <ASN1_generate_nconf@plt+0x29558>
  447874:	ldr	w1, [sp, #520]
  447878:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44787c:	ldr	x0, [sp, #112]
  447880:	add	x2, x2, #0x700
  447884:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  447888:	str	x0, [sp, #112]
  44788c:	cbz	x0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  447890:	ldr	x0, [sp, #416]
  447894:	cbz	x0, 4478b8 <ASN1_generate_nconf@plt+0x28f48>
  447898:	add	x1, sp, #0x228
  44789c:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4478a0:	mov	x3, #0x0                   	// #0
  4478a4:	add	x4, x4, #0x748
  4478a8:	mov	w2, #0x8005                	// #32773
  4478ac:	mov	w21, #0x1                   	// #1
  4478b0:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  4478b4:	cbz	w0, 446934 <ASN1_generate_nconf@plt+0x27fc4>
  4478b8:	ldr	x0, [x20, #8]
  4478bc:	cbz	x0, 447e88 <ASN1_generate_nconf@plt+0x29518>
  4478c0:	ldr	w1, [sp, #344]
  4478c4:	ldr	x0, [sp, #168]
  4478c8:	cmp	w1, #0x0
  4478cc:	ldp	x1, x2, [sp, #240]
  4478d0:	csel	x2, x2, xzr, eq  // eq = none
  4478d4:	csel	x1, x1, xzr, eq  // eq = none
  4478d8:	stp	x1, x2, [sp, #240]
  4478dc:	bl	41db50 <SSL_CTX_new@plt>
  4478e0:	str	x0, [x20, #32]
  4478e4:	cbz	x0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  4478e8:	mov	x3, #0x0                   	// #0
  4478ec:	mov	x2, #0x4                   	// #4
  4478f0:	mov	w1, #0x4e                  	// #78
  4478f4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4478f8:	ldr	w0, [sp, #216]
  4478fc:	cbnz	w0, 447e78 <ASN1_generate_nconf@plt+0x29508>
  447900:	ldr	x2, [x20, #32]
  447904:	mov	x0, x24
  447908:	ldr	x1, [sp, #136]
  44790c:	mov	w21, #0x1                   	// #1
  447910:	bl	4631f8 <ASN1_generate_nconf@plt+0x44888>
  447914:	cbz	w0, 446934 <ASN1_generate_nconf@plt+0x27fc4>
  447918:	ldr	x1, [sp, #376]
  44791c:	cbz	x1, 44792c <ASN1_generate_nconf@plt+0x28fbc>
  447920:	ldr	x0, [x20, #32]
  447924:	bl	41e080 <SSL_CTX_config@plt>
  447928:	cbz	w0, 448310 <ASN1_generate_nconf@plt+0x299a0>
  44792c:	ldr	w0, [sp, #176]
  447930:	cbnz	w0, 447ea8 <ASN1_generate_nconf@plt+0x29538>
  447934:	ldr	w0, [sp, #192]
  447938:	cbnz	w0, 448388 <ASN1_generate_nconf@plt+0x29a18>
  44793c:	ldr	x0, [x20, #168]
  447940:	cbz	x0, 447984 <ASN1_generate_nconf@plt+0x29014>
  447944:	bl	41e440 <strlen@plt>
  447948:	cmp	x0, #0x1f
  44794c:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447950:	b.hi	4483f0 <ASN1_generate_nconf@plt+0x29a80>  // b.pmore
  447954:	ldr	x0, [x20, #32]
  447958:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  44795c:	add	x1, x1, #0x180
  447960:	str	x2, [sp, #176]
  447964:	bl	41d760 <SSL_CTX_set_generate_session_id@plt>
  447968:	ldr	x2, [sp, #176]
  44796c:	cbz	w0, 4483c8 <ASN1_generate_nconf@plt+0x29a58>
  447970:	ldr	x0, [x2, #152]
  447974:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447978:	ldr	x2, [x20, #168]
  44797c:	add	x1, x1, #0x7d0
  447980:	bl	419740 <BIO_printf@plt>
  447984:	ldr	x0, [x20, #32]
  447988:	mov	w1, #0x1                   	// #1
  44798c:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  447990:	ldr	x1, [sp, #536]
  447994:	cbz	x1, 4479a0 <ASN1_generate_nconf@plt+0x29030>
  447998:	ldr	x0, [x20, #32]
  44799c:	bl	462458 <ASN1_generate_nconf@plt+0x43ae8>
  4479a0:	ldr	w1, [sp, #372]
  4479a4:	ldr	x0, [x20, #32]
  4479a8:	cbnz	w1, 448374 <ASN1_generate_nconf@plt+0x29a04>
  4479ac:	ldr	w1, [sp, #348]
  4479b0:	cbnz	w1, 448494 <ASN1_generate_nconf@plt+0x29b24>
  4479b4:	ldr	w1, [sp, #360]
  4479b8:	cbz	w1, 448480 <ASN1_generate_nconf@plt+0x29b10>
  4479bc:	bl	446238 <ASN1_generate_nconf@plt+0x278c8>
  4479c0:	ldr	w1, [x20, #84]
  4479c4:	ldr	x0, [x20, #32]
  4479c8:	cbnz	w1, 44835c <ASN1_generate_nconf@plt+0x299ec>
  4479cc:	ldr	w1, [sp, #312]
  4479d0:	cbnz	w1, 448340 <ASN1_generate_nconf@plt+0x299d0>
  4479d4:	ldr	w1, [sp, #308]
  4479d8:	cbnz	w1, 448448 <ASN1_generate_nconf@plt+0x29ad8>
  4479dc:	ldr	w0, [sp, #304]
  4479e0:	cbnz	w0, 44840c <ASN1_generate_nconf@plt+0x29a9c>
  4479e4:	ldr	w1, [sp, #400]
  4479e8:	cmp	w1, #0x0
  4479ec:	b.le	4479fc <ASN1_generate_nconf@plt+0x2908c>
  4479f0:	ldr	x0, [x20, #32]
  4479f4:	sxtw	x1, w1
  4479f8:	bl	41ae30 <SSL_CTX_set_default_read_buffer_len@plt>
  4479fc:	ldr	x1, [sp, #392]
  447a00:	cbz	x1, 447a10 <ASN1_generate_nconf@plt+0x290a0>
  447a04:	ldr	x0, [x20, #32]
  447a08:	bl	41a750 <SSL_CTX_set_tlsext_use_srtp@plt>
  447a0c:	cbnz	w0, 4484c0 <ASN1_generate_nconf@plt+0x29b50>
  447a10:	ldr	w4, [sp, #364]
  447a14:	ldr	w3, [sp, #368]
  447a18:	ldr	x0, [x20, #32]
  447a1c:	ldr	x1, [sp, #264]
  447a20:	ldr	x2, [sp, #336]
  447a24:	bl	45a698 <ASN1_generate_nconf@plt+0x3bd28>
  447a28:	cbz	w0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  447a2c:	ldr	w0, [sp, #256]
  447a30:	cbz	w0, 447a44 <ASN1_generate_nconf@plt+0x290d4>
  447a34:	ldr	x0, [x20, #32]
  447a38:	ldr	x1, [sp, #152]
  447a3c:	bl	41bed0 <SSL_CTX_set1_param@plt>
  447a40:	cbz	w0, 4484e4 <ASN1_generate_nconf@plt+0x29b74>
  447a44:	ldr	x0, [x20, #32]
  447a48:	mov	w2, #0x0                   	// #0
  447a4c:	ldr	x21, [sp, #120]
  447a50:	mov	x1, x21
  447a54:	bl	463338 <ASN1_generate_nconf@plt+0x449c8>
  447a58:	ldp	x3, x4, [sp, #432]
  447a5c:	mov	w6, w23
  447a60:	ldp	x1, x2, [sp, #448]
  447a64:	mov	x5, x21
  447a68:	ldr	x0, [x20, #32]
  447a6c:	bl	4633c0 <ASN1_generate_nconf@plt+0x44a50>
  447a70:	cbz	w0, 4484f4 <ASN1_generate_nconf@plt+0x29b84>
  447a74:	cbz	x26, 448334 <ASN1_generate_nconf@plt+0x299c4>
  447a78:	ldr	x0, [sp, #168]
  447a7c:	bl	41db50 <SSL_CTX_new@plt>
  447a80:	str	x0, [x20, #152]
  447a84:	cbz	x0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  447a88:	ldr	x0, [x20, #8]
  447a8c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447a90:	add	x1, x1, #0x7e8
  447a94:	bl	419740 <BIO_printf@plt>
  447a98:	ldr	w0, [sp, #216]
  447a9c:	cbnz	w0, 4486e4 <ASN1_generate_nconf@plt+0x29d74>
  447aa0:	ldr	x0, [x20, #168]
  447aa4:	cbz	x0, 447ae8 <ASN1_generate_nconf@plt+0x29178>
  447aa8:	bl	41e440 <strlen@plt>
  447aac:	cmp	x0, #0x1f
  447ab0:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447ab4:	b.hi	448674 <ASN1_generate_nconf@plt+0x29d04>  // b.pmore
  447ab8:	ldr	x0, [x20, #152]
  447abc:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  447ac0:	add	x1, x1, #0x180
  447ac4:	str	x2, [sp, #168]
  447ac8:	bl	41d760 <SSL_CTX_set_generate_session_id@plt>
  447acc:	ldr	x2, [sp, #168]
  447ad0:	cbz	w0, 44866c <ASN1_generate_nconf@plt+0x29cfc>
  447ad4:	ldr	x0, [x2, #152]
  447ad8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447adc:	ldr	x2, [x20, #168]
  447ae0:	add	x1, x1, #0x7d0
  447ae4:	bl	419740 <BIO_printf@plt>
  447ae8:	ldr	x0, [x20, #152]
  447aec:	mov	w1, #0x1                   	// #1
  447af0:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  447af4:	ldr	x1, [sp, #536]
  447af8:	cbz	x1, 447b04 <ASN1_generate_nconf@plt+0x29194>
  447afc:	ldr	x0, [x20, #152]
  447b00:	bl	462458 <ASN1_generate_nconf@plt+0x43ae8>
  447b04:	ldr	w0, [sp, #372]
  447b08:	cbnz	w0, 4486d0 <ASN1_generate_nconf@plt+0x29d60>
  447b0c:	ldr	w1, [sp, #348]
  447b10:	ldr	x0, [x20, #152]
  447b14:	cbnz	w1, 4486bc <ASN1_generate_nconf@plt+0x29d4c>
  447b18:	ldr	w1, [sp, #360]
  447b1c:	cbz	w1, 4486a8 <ASN1_generate_nconf@plt+0x29d38>
  447b20:	bl	446238 <ASN1_generate_nconf@plt+0x278c8>
  447b24:	ldr	w0, [x20, #84]
  447b28:	cbnz	w0, 4484a8 <ASN1_generate_nconf@plt+0x29b38>
  447b2c:	ldr	w4, [sp, #364]
  447b30:	ldr	w3, [sp, #368]
  447b34:	ldr	x0, [x20, #152]
  447b38:	ldr	x1, [sp, #264]
  447b3c:	ldr	x2, [sp, #336]
  447b40:	bl	45a698 <ASN1_generate_nconf@plt+0x3bd28>
  447b44:	cbz	w0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  447b48:	ldr	w0, [sp, #256]
  447b4c:	cbz	w0, 447b60 <ASN1_generate_nconf@plt+0x291f0>
  447b50:	ldr	x0, [x20, #152]
  447b54:	ldr	x1, [sp, #152]
  447b58:	bl	41bed0 <SSL_CTX_set1_param@plt>
  447b5c:	cbz	w0, 4484e4 <ASN1_generate_nconf@plt+0x29b74>
  447b60:	ldr	x1, [sp, #120]
  447b64:	mov	w2, #0x0                   	// #0
  447b68:	ldr	x0, [x20, #152]
  447b6c:	bl	463338 <ASN1_generate_nconf@plt+0x449c8>
  447b70:	ldr	x1, [sp, #136]
  447b74:	mov	x0, x24
  447b78:	ldr	x2, [x20, #152]
  447b7c:	bl	4631f8 <ASN1_generate_nconf@plt+0x44888>
  447b80:	cbz	w0, 447ec0 <ASN1_generate_nconf@plt+0x29550>
  447b84:	ldr	x0, [sp, #592]
  447b88:	cbz	x0, 447ba0 <ASN1_generate_nconf@plt+0x29230>
  447b8c:	ldr	x0, [x20, #32]
  447b90:	adrp	x1, 442000 <ASN1_generate_nconf@plt+0x23690>
  447b94:	add	x2, sp, #0x250
  447b98:	add	x1, x1, #0xdf8
  447b9c:	bl	41b9f0 <SSL_CTX_set_next_protos_advertised_cb@plt>
  447ba0:	ldr	x0, [sp, #608]
  447ba4:	cbz	x0, 447bbc <ASN1_generate_nconf@plt+0x2924c>
  447ba8:	ldr	x0, [x20, #32]
  447bac:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  447bb0:	add	x2, sp, #0x260
  447bb4:	add	x1, x1, #0x20
  447bb8:	bl	41cdd0 <SSL_CTX_set_alpn_select_cb@plt>
  447bbc:	ldr	w0, [sp, #468]
  447bc0:	cbnz	w0, 447fe0 <ASN1_generate_nconf@plt+0x29670>
  447bc4:	ldr	x0, [sp, #352]
  447bc8:	cbz	x0, 448730 <ASN1_generate_nconf@plt+0x29dc0>
  447bcc:	bl	446620 <ASN1_generate_nconf@plt+0x27cb0>
  447bd0:	mov	x23, x0
  447bd4:	ldr	x0, [x20, #8]
  447bd8:	cbz	x23, 448738 <ASN1_generate_nconf@plt+0x29dc8>
  447bdc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447be0:	add	x1, x1, #0x810
  447be4:	bl	419740 <BIO_printf@plt>
  447be8:	ldr	x0, [x20, #8]
  447bec:	mov	x3, #0x0                   	// #0
  447bf0:	mov	x2, #0x0                   	// #0
  447bf4:	mov	w1, #0xb                   	// #11
  447bf8:	bl	41de90 <BIO_ctrl@plt>
  447bfc:	ldr	x0, [x20, #32]
  447c00:	mov	x3, x23
  447c04:	mov	x2, #0x0                   	// #0
  447c08:	mov	w1, #0x3                   	// #3
  447c0c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447c10:	cbz	x0, 448778 <ASN1_generate_nconf@plt+0x29e08>
  447c14:	ldr	x0, [x20, #152]
  447c18:	cbz	x0, 447fd8 <ASN1_generate_nconf@plt+0x29668>
  447c1c:	ldr	x0, [sp, #352]
  447c20:	cbz	x0, 447f80 <ASN1_generate_nconf@plt+0x29610>
  447c24:	cbnz	x23, 447fc0 <ASN1_generate_nconf@plt+0x29650>
  447c28:	ldr	x0, [x20, #152]
  447c2c:	mov	x3, #0x0                   	// #0
  447c30:	mov	x2, #0x1                   	// #1
  447c34:	mov	w1, #0x76                  	// #118
  447c38:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447c3c:	b	447fd8 <ASN1_generate_nconf@plt+0x29668>
  447c40:	ldr	w1, [sp, #188]
  447c44:	cmp	w1, #0x1
  447c48:	cset	w1, eq  // eq = none
  447c4c:	str	w1, [sp, #500]
  447c50:	cmp	w1, #0x0
  447c54:	ldr	w1, [sp, #196]
  447c58:	ccmp	w1, #0x1, #0x4, ne  // ne = any
  447c5c:	b.eq	446d1c <ASN1_generate_nconf@plt+0x283ac>  // b.none
  447c60:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447c64:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447c68:	add	x1, x1, #0xbf0
  447c6c:	mov	x26, #0x0                   	// #0
  447c70:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  447c74:	adrp	x2, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447c78:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447c7c:	add	x1, x1, #0xad0
  447c80:	str	x2, [sp, #112]
  447c84:	ldr	x0, [x2, #152]
  447c88:	bl	419740 <BIO_printf@plt>
  447c8c:	ldr	x2, [sp, #112]
  447c90:	b	446d6c <ASN1_generate_nconf@plt+0x283fc>
  447c94:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447c98:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447c9c:	add	x1, x1, #0x5e0
  447ca0:	mov	x26, #0x0                   	// #0
  447ca4:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  447ca8:	ldr	x0, [sp, #576]
  447cac:	mov	w3, #0x2                   	// #2
  447cb0:	mov	x1, x19
  447cb4:	mov	w2, #0x44f                 	// #1103
  447cb8:	str	w3, [sp, #188]
  447cbc:	bl	41b1e0 <CRYPTO_free@plt>
  447cc0:	str	xzr, [sp, #576]
  447cc4:	ldr	x0, [sp, #584]
  447cc8:	mov	x1, x19
  447ccc:	mov	w2, #0x450                 	// #1104
  447cd0:	bl	41b1e0 <CRYPTO_free@plt>
  447cd4:	str	xzr, [sp, #584]
  447cd8:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447cdc:	ldr	x0, [sp, #576]
  447ce0:	mov	w3, #0xa                   	// #10
  447ce4:	mov	x1, x19
  447ce8:	mov	w2, #0x45a                 	// #1114
  447cec:	str	w3, [sp, #188]
  447cf0:	bl	41b1e0 <CRYPTO_free@plt>
  447cf4:	str	xzr, [sp, #576]
  447cf8:	ldr	x0, [sp, #584]
  447cfc:	mov	x1, x19
  447d00:	mov	w2, #0x45b                 	// #1115
  447d04:	bl	41b1e0 <CRYPTO_free@plt>
  447d08:	str	xzr, [sp, #584]
  447d0c:	b	446c08 <ASN1_generate_nconf@plt+0x28298>
  447d10:	bl	41b100 <OPENSSL_sk_new_null@plt>
  447d14:	str	x0, [sp, #136]
  447d18:	cbnz	x0, 446e08 <ASN1_generate_nconf@plt+0x28498>
  447d1c:	b	446e30 <ASN1_generate_nconf@plt+0x284c0>
  447d20:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  447d24:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447d28:	add	x1, x1, #0x580
  447d2c:	mov	x26, #0x0                   	// #0
  447d30:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  447d34:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447d38:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447d3c:	add	x1, x1, #0x5b0
  447d40:	mov	x26, #0x0                   	// #0
  447d44:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  447d48:	ldr	w1, [sp, #516]
  447d4c:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447d50:	ldr	x4, [sp, #144]
  447d54:	add	x5, x5, #0x670
  447d58:	ldr	x0, [sp, #160]
  447d5c:	mov	w2, #0x0                   	// #0
  447d60:	ldr	x3, [sp, #568]
  447d64:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  447d68:	str	x0, [sp, #160]
  447d6c:	cbz	x0, 447f08 <ASN1_generate_nconf@plt+0x29598>
  447d70:	ldr	w1, [sp, #512]
  447d74:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447d78:	ldr	x0, [sp, #240]
  447d7c:	add	x2, x2, #0x698
  447d80:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  447d84:	mov	x28, x0
  447d88:	cbz	x0, 447f44 <ASN1_generate_nconf@plt+0x295d4>
  447d8c:	ldr	x0, [sp, #328]
  447d90:	cbz	x0, 447db0 <ASN1_generate_nconf@plt+0x29440>
  447d94:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447d98:	add	x1, sp, #0x220
  447d9c:	add	x4, x4, #0x6b0
  447da0:	mov	x3, #0x0                   	// #0
  447da4:	mov	w2, #0x8005                	// #32773
  447da8:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  447dac:	cbz	w0, 447f68 <ASN1_generate_nconf@plt+0x295f8>
  447db0:	ldr	x27, [sp, #624]
  447db4:	mov	x26, #0x0                   	// #0
  447db8:	cbz	x27, 4477c8 <ASN1_generate_nconf@plt+0x28e58>
  447dbc:	ldr	w1, [sp, #516]
  447dc0:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447dc4:	ldr	x4, [sp, #144]
  447dc8:	add	x5, x5, #0x6d0
  447dcc:	ldr	x0, [sp, #224]
  447dd0:	mov	w2, #0x0                   	// #0
  447dd4:	ldr	x3, [sp, #568]
  447dd8:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  447ddc:	mov	x27, x0
  447de0:	cbz	x0, 4483a8 <ASN1_generate_nconf@plt+0x29a38>
  447de4:	ldr	w1, [sp, #512]
  447de8:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447dec:	ldr	x0, [sp, #248]
  447df0:	add	x2, x2, #0x700
  447df4:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  447df8:	mov	x26, x0
  447dfc:	cbnz	x0, 4477c8 <ASN1_generate_nconf@plt+0x28e58>
  447e00:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447e04:	mov	x25, #0x0                   	// #0
  447e08:	mov	w21, #0x1                   	// #1
  447e0c:	stp	xzr, xzr, [sp, #112]
  447e10:	ldr	x0, [x0, #152]
  447e14:	bl	41e7f0 <ERR_print_errors@plt>
  447e18:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447e1c:	mov	w21, #0x1                   	// #1
  447e20:	stp	xzr, xzr, [sp, #112]
  447e24:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447e28:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447e2c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447e30:	add	x1, x1, #0xcc0
  447e34:	str	xzr, [sp, #112]
  447e38:	ldr	x0, [x22, #152]
  447e3c:	mov	w21, #0x1                   	// #1
  447e40:	bl	41a980 <BIO_puts@plt>
  447e44:	ldr	x0, [x22, #152]
  447e48:	bl	41e7f0 <ERR_print_errors@plt>
  447e4c:	mov	x0, x25
  447e50:	mov	x25, #0x0                   	// #0
  447e54:	bl	41d010 <X509_CRL_free@plt>
  447e58:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447e5c:	mov	x25, #0x0                   	// #0
  447e60:	b	4478b8 <ASN1_generate_nconf@plt+0x28f48>
  447e64:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447e68:	mov	w21, #0x1                   	// #1
  447e6c:	ldr	x0, [x0, #152]
  447e70:	bl	41e7f0 <ERR_print_errors@plt>
  447e74:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447e78:	ldr	w1, [sp, #216]
  447e7c:	ldr	x0, [x20, #32]
  447e80:	bl	4634f8 <ASN1_generate_nconf@plt+0x44b88>
  447e84:	b	447900 <ASN1_generate_nconf@plt+0x28f90>
  447e88:	ldr	w0, [x20, #28]
  447e8c:	cbz	w0, 447e98 <ASN1_generate_nconf@plt+0x29528>
  447e90:	ldr	w0, [x20, #60]
  447e94:	cbz	w0, 4482e4 <ASN1_generate_nconf@plt+0x29974>
  447e98:	mov	w0, #0x8001                	// #32769
  447e9c:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  447ea0:	str	x0, [x20, #8]
  447ea4:	b	4478c0 <ASN1_generate_nconf@plt+0x28f50>
  447ea8:	ldrsw	x2, [sp, #176]
  447eac:	mov	x3, #0x0                   	// #0
  447eb0:	ldr	x0, [x20, #32]
  447eb4:	mov	w1, #0x7b                  	// #123
  447eb8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447ebc:	cbnz	x0, 447934 <ASN1_generate_nconf@plt+0x28fc4>
  447ec0:	mov	w21, #0x1                   	// #1
  447ec4:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447ec8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447ecc:	mov	w21, #0x1                   	// #1
  447ed0:	str	xzr, [sp, #112]
  447ed4:	ldr	x0, [x0, #152]
  447ed8:	bl	41e7f0 <ERR_print_errors@plt>
  447edc:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447ee0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447ee4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  447ee8:	add	x1, x1, #0xca8
  447eec:	stp	xzr, xzr, [sp, #112]
  447ef0:	mov	w21, #0x1                   	// #1
  447ef4:	ldr	x0, [x22, #152]
  447ef8:	bl	41a980 <BIO_puts@plt>
  447efc:	ldr	x0, [x22, #152]
  447f00:	bl	41e7f0 <ERR_print_errors@plt>
  447f04:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447f08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447f0c:	mov	x26, #0x0                   	// #0
  447f10:	mov	x27, #0x0                   	// #0
  447f14:	mov	x28, #0x0                   	// #0
  447f18:	ldr	x0, [x0, #152]
  447f1c:	mov	x25, #0x0                   	// #0
  447f20:	mov	w21, #0x1                   	// #1
  447f24:	stp	xzr, xzr, [sp, #112]
  447f28:	bl	41e7f0 <ERR_print_errors@plt>
  447f2c:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447f30:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447f34:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447f38:	add	x1, x1, #0x548
  447f3c:	mov	x26, #0x0                   	// #0
  447f40:	b	446c50 <ASN1_generate_nconf@plt+0x282e0>
  447f44:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  447f48:	mov	x26, #0x0                   	// #0
  447f4c:	mov	x27, #0x0                   	// #0
  447f50:	mov	x25, #0x0                   	// #0
  447f54:	ldr	x0, [x0, #152]
  447f58:	mov	w21, #0x1                   	// #1
  447f5c:	stp	xzr, xzr, [sp, #112]
  447f60:	bl	41e7f0 <ERR_print_errors@plt>
  447f64:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447f68:	mov	x26, #0x0                   	// #0
  447f6c:	mov	x27, #0x0                   	// #0
  447f70:	mov	w21, #0x1                   	// #1
  447f74:	mov	x25, #0x0                   	// #0
  447f78:	stp	xzr, xzr, [sp, #112]
  447f7c:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  447f80:	ldr	x0, [sp, #248]
  447f84:	bl	446620 <ASN1_generate_nconf@plt+0x27cb0>
  447f88:	mov	x21, x0
  447f8c:	cbz	x0, 447c24 <ASN1_generate_nconf@plt+0x292b4>
  447f90:	ldr	x0, [x20, #8]
  447f94:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  447f98:	add	x1, x1, #0x810
  447f9c:	bl	419740 <BIO_printf@plt>
  447fa0:	ldr	x0, [x20, #8]
  447fa4:	mov	x3, #0x0                   	// #0
  447fa8:	mov	x2, #0x0                   	// #0
  447fac:	mov	w1, #0xb                   	// #11
  447fb0:	bl	41de90 <BIO_ctrl@plt>
  447fb4:	mov	x0, x23
  447fb8:	mov	x23, x21
  447fbc:	bl	41d220 <DH_free@plt>
  447fc0:	ldr	x0, [x20, #152]
  447fc4:	mov	x3, x23
  447fc8:	mov	x2, #0x0                   	// #0
  447fcc:	mov	w1, #0x3                   	// #3
  447fd0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447fd4:	cbz	x0, 448778 <ASN1_generate_nconf@plt+0x29e08>
  447fd8:	mov	x0, x23
  447fdc:	bl	41d220 <DH_free@plt>
  447fe0:	ldr	w4, [sp, #316]
  447fe4:	mov	x1, x28
  447fe8:	ldr	x0, [x20, #32]
  447fec:	ldr	x2, [sp, #160]
  447ff0:	ldr	x3, [sp, #544]
  447ff4:	bl	4612d0 <ASN1_generate_nconf@plt+0x42960>
  447ff8:	cbz	w0, 447ec0 <ASN1_generate_nconf@plt+0x29550>
  447ffc:	ldr	x1, [sp, #408]
  448000:	cbz	x1, 448010 <ASN1_generate_nconf@plt+0x296a0>
  448004:	ldr	x0, [x20, #32]
  448008:	bl	419710 <SSL_CTX_use_serverinfo_file@plt>
  44800c:	cbz	w0, 447e64 <ASN1_generate_nconf@plt+0x294f4>
  448010:	ldr	x0, [x20, #152]
  448014:	cbz	x0, 448030 <ASN1_generate_nconf@plt+0x296c0>
  448018:	ldr	w4, [sp, #316]
  44801c:	mov	x2, x27
  448020:	mov	x1, x26
  448024:	mov	x3, #0x0                   	// #0
  448028:	bl	4612d0 <ASN1_generate_nconf@plt+0x42960>
  44802c:	cbz	w0, 447ec0 <ASN1_generate_nconf@plt+0x29550>
  448030:	ldr	x0, [sp, #112]
  448034:	cbz	x0, 448054 <ASN1_generate_nconf@plt+0x296e4>
  448038:	ldr	w4, [sp, #316]
  44803c:	mov	x2, x25
  448040:	ldr	x0, [x20, #32]
  448044:	ldr	x1, [sp, #112]
  448048:	ldr	x3, [sp, #552]
  44804c:	bl	4612d0 <ASN1_generate_nconf@plt+0x42960>
  448050:	cbz	w0, 447ec0 <ASN1_generate_nconf@plt+0x29550>
  448054:	ldr	w0, [sp, #464]
  448058:	cbnz	w0, 4486f4 <ASN1_generate_nconf@plt+0x29d84>
  44805c:	ldr	x0, [x20, #160]
  448060:	cbz	x0, 44807c <ASN1_generate_nconf@plt+0x2970c>
  448064:	ldr	w0, [x20, #60]
  448068:	cbnz	w0, 44871c <ASN1_generate_nconf@plt+0x29dac>
  44806c:	ldr	x0, [x20, #32]
  448070:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  448074:	add	x1, x1, #0xe00
  448078:	bl	41a6b0 <SSL_CTX_set_psk_server_callback@plt>
  44807c:	ldr	x0, [x20, #32]
  448080:	ldr	x1, [sp, #480]
  448084:	bl	41e0e0 <SSL_CTX_use_psk_identity_hint@plt>
  448088:	cbz	w0, 44865c <ASN1_generate_nconf@plt+0x29cec>
  44808c:	ldr	x0, [sp, #320]
  448090:	cbz	x0, 448648 <ASN1_generate_nconf@plt+0x29cd8>
  448094:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  448098:	add	x1, x1, #0x640
  44809c:	bl	41b1c0 <BIO_new_file@plt>
  4480a0:	mov	x21, x0
  4480a4:	cbz	x0, 448634 <ASN1_generate_nconf@plt+0x29cc4>
  4480a8:	mov	x1, #0x0                   	// #0
  4480ac:	mov	x3, #0x0                   	// #0
  4480b0:	mov	x2, #0x0                   	// #0
  4480b4:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  4480b8:	mov	x1, x0
  4480bc:	mov	x0, x21
  4480c0:	str	x1, [x20, #184]
  4480c4:	bl	41df00 <BIO_free@plt>
  4480c8:	ldr	x0, [x20, #184]
  4480cc:	cbz	x0, 44860c <ASN1_generate_nconf@plt+0x29c9c>
  4480d0:	ldr	x0, [x20, #32]
  4480d4:	adrp	x1, 446000 <ASN1_generate_nconf@plt+0x27690>
  4480d8:	add	x1, x1, #0x688
  4480dc:	bl	41a490 <SSL_CTX_set_psk_find_session_callback@plt>
  4480e0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4480e4:	add	x23, x1, #0xeb8
  4480e8:	ldr	w1, [sp, #220]
  4480ec:	mov	x2, x23
  4480f0:	ldr	x0, [x20, #32]
  4480f4:	bl	41e790 <SSL_CTX_set_verify@plt>
  4480f8:	ldr	x0, [x20, #32]
  4480fc:	add	x1, sp, #0x214
  448100:	mov	w2, #0x4                   	// #4
  448104:	bl	41d820 <SSL_CTX_set_session_id_context@plt>
  448108:	cbz	w0, 4485f4 <ASN1_generate_nconf@plt+0x29c84>
  44810c:	ldr	x0, [x20, #32]
  448110:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448114:	add	x1, x1, #0x1a8
  448118:	bl	41e590 <SSL_CTX_set_cookie_generate_cb@plt>
  44811c:	ldr	x0, [x20, #32]
  448120:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448124:	add	x1, x1, #0x3a0
  448128:	bl	41e170 <SSL_CTX_set_cookie_verify_cb@plt>
  44812c:	ldr	x0, [x20, #32]
  448130:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448134:	add	x1, x1, #0x420
  448138:	bl	419c10 <SSL_CTX_set_stateless_cookie_generate_cb@plt>
  44813c:	ldr	x0, [x20, #32]
  448140:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448144:	add	x1, x1, #0x450
  448148:	bl	41b860 <SSL_CTX_set_stateless_cookie_verify_cb@plt>
  44814c:	ldr	x0, [x20, #152]
  448150:	cbz	x0, 4481cc <ASN1_generate_nconf@plt+0x2985c>
  448154:	ldr	w1, [sp, #220]
  448158:	mov	x2, x23
  44815c:	bl	41e790 <SSL_CTX_set_verify@plt>
  448160:	ldr	x0, [x20, #152]
  448164:	add	x1, sp, #0x214
  448168:	mov	w2, #0x4                   	// #4
  44816c:	bl	41d820 <SSL_CTX_set_session_id_context@plt>
  448170:	cbz	w0, 4485f4 <ASN1_generate_nconf@plt+0x29c84>
  448174:	ldr	x3, [x20, #8]
  448178:	adrp	x21, 445000 <ASN1_generate_nconf@plt+0x26690>
  44817c:	ldr	x0, [x20, #152]
  448180:	add	x21, x21, #0xc88
  448184:	mov	x2, x21
  448188:	mov	w1, #0x35                  	// #53
  44818c:	str	x3, [sp, #632]
  448190:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  448194:	ldr	x0, [x20, #152]
  448198:	add	x3, sp, #0x270
  44819c:	mov	x2, #0x0                   	// #0
  4481a0:	mov	w1, #0x36                  	// #54
  4481a4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4481a8:	ldr	x0, [x20, #32]
  4481ac:	mov	x2, x21
  4481b0:	mov	w1, #0x35                  	// #53
  4481b4:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  4481b8:	ldr	x0, [x20, #32]
  4481bc:	add	x3, sp, #0x270
  4481c0:	mov	x2, #0x0                   	// #0
  4481c4:	mov	w1, #0x36                  	// #54
  4481c8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4481cc:	ldr	x0, [sp, #296]
  4481d0:	cbz	x0, 4485b0 <ASN1_generate_nconf@plt+0x29c40>
  4481d4:	ldr	x0, [sp, #384]
  4481d8:	add	x21, x20, #0x58
  4481dc:	str	x21, [sp, #168]
  4481e0:	bl	41ce50 <SRP_VBASE_new@plt>
  4481e4:	stp	xzr, x0, [x20, #88]
  4481e8:	ldr	x1, [sp, #296]
  4481ec:	str	xzr, [x20, #104]
  4481f0:	bl	41e300 <SRP_VBASE_init@plt>
  4481f4:	mov	w21, w0
  4481f8:	cbnz	w0, 448590 <ASN1_generate_nconf@plt+0x29c20>
  4481fc:	ldr	x0, [x20, #32]
  448200:	mov	x2, x23
  448204:	mov	w1, #0x0                   	// #0
  448208:	bl	41e790 <SSL_CTX_set_verify@plt>
  44820c:	ldr	x0, [x20, #32]
  448210:	ldr	x1, [sp, #168]
  448214:	bl	41cfa0 <SSL_CTX_set_srp_cb_arg@plt>
  448218:	ldr	x0, [x20, #32]
  44821c:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  448220:	add	x1, x1, #0xba0
  448224:	bl	41d1e0 <SSL_CTX_set_srp_username_callback@plt>
  448228:	ldr	w0, [sp, #208]
  44822c:	cbnz	w0, 448528 <ASN1_generate_nconf@plt+0x29bb8>
  448230:	ldr	x0, [x20, #32]
  448234:	ldr	x1, [sp, #488]
  448238:	bl	463558 <ASN1_generate_nconf@plt+0x44be8>
  44823c:	cbnz	w0, 446934 <ASN1_generate_nconf@plt+0x27fc4>
  448240:	ldr	w1, [sp, #212]
  448244:	cmn	w1, #0x1
  448248:	b.eq	448254 <ASN1_generate_nconf@plt+0x298e4>  // b.none
  44824c:	ldr	x0, [x20, #32]
  448250:	bl	41aec0 <SSL_CTX_set_max_early_data@plt>
  448254:	ldr	w1, [sp, #404]
  448258:	cmn	w1, #0x1
  44825c:	b.eq	448268 <ASN1_generate_nconf@plt+0x298f8>  // b.none
  448260:	ldr	x0, [x20, #32]
  448264:	bl	41b090 <SSL_CTX_set_recv_max_early_data@plt>
  448268:	ldr	w0, [sp, #260]
  44826c:	cbnz	w0, 44869c <ASN1_generate_nconf@plt+0x29d2c>
  448270:	ldr	w1, [x20, #124]
  448274:	adrp	x0, 443000 <ASN1_generate_nconf@plt+0x24690>
  448278:	adrp	x21, 444000 <ASN1_generate_nconf@plt+0x25690>
  44827c:	add	x0, x0, #0x398
  448280:	add	x21, x21, #0x508
  448284:	cmp	w1, #0x0
  448288:	csel	x21, x21, x0, ne  // ne = any
  44828c:	ldr	w0, [sp, #500]
  448290:	tst	w0, w22
  448294:	b.ne	448690 <ASN1_generate_nconf@plt+0x29d20>  // b.any
  448298:	ldr	w0, [sp, #496]
  44829c:	mov	x6, x21
  4482a0:	ldr	w3, [sp, #188]
  4482a4:	mov	w5, #0x0                   	// #0
  4482a8:	ldr	w4, [sp, #196]
  4482ac:	mov	w21, #0x0                   	// #0
  4482b0:	str	w0, [sp]
  4482b4:	ldr	x0, [x20, #8]
  4482b8:	str	x0, [sp, #8]
  4482bc:	ldr	x7, [sp, #472]
  4482c0:	ldr	x1, [sp, #576]
  4482c4:	ldr	x2, [sp, #584]
  4482c8:	ldr	x0, [sp, #128]
  4482cc:	add	x0, x0, #0x4
  4482d0:	bl	463b60 <ASN1_generate_nconf@plt+0x451f0>
  4482d4:	ldr	x0, [x20, #8]
  4482d8:	ldr	x1, [x20, #32]
  4482dc:	bl	442e18 <ASN1_generate_nconf@plt+0x244a8>
  4482e0:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4482e4:	bl	41aa00 <BIO_s_null@plt>
  4482e8:	bl	41b620 <BIO_new@plt>
  4482ec:	str	x0, [x20, #8]
  4482f0:	ldr	w1, [x20, #64]
  4482f4:	cbz	w1, 4478c0 <ASN1_generate_nconf@plt+0x28f50>
  4482f8:	ldr	x0, [x20, #72]
  4482fc:	cbnz	x0, 4478c0 <ASN1_generate_nconf@plt+0x28f50>
  448300:	mov	w0, #0x8001                	// #32769
  448304:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  448308:	str	x0, [x20, #72]
  44830c:	b	4478c0 <ASN1_generate_nconf@plt+0x28f50>
  448310:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448314:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  448318:	ldr	x2, [sp, #376]
  44831c:	add	x1, x1, #0xcd8
  448320:	ldr	x0, [x22, #152]
  448324:	bl	419740 <BIO_printf@plt>
  448328:	ldr	x0, [x22, #152]
  44832c:	bl	41e7f0 <ERR_print_errors@plt>
  448330:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  448334:	ldr	x0, [x20, #152]
  448338:	cbz	x0, 447b84 <ASN1_generate_nconf@plt+0x29214>
  44833c:	b	447a88 <ASN1_generate_nconf@plt+0x29118>
  448340:	mov	x2, x1
  448344:	mov	x3, #0x0                   	// #0
  448348:	mov	w1, #0x34                  	// #52
  44834c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448350:	cbz	x0, 448504 <ASN1_generate_nconf@plt+0x29b94>
  448354:	ldr	x0, [x20, #32]
  448358:	b	4479d4 <ASN1_generate_nconf@plt+0x29064>
  44835c:	mov	x3, #0x0                   	// #0
  448360:	mov	x2, #0x100                 	// #256
  448364:	mov	w1, #0x21                  	// #33
  448368:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44836c:	ldr	x0, [x20, #32]
  448370:	b	4479cc <ASN1_generate_nconf@plt+0x2905c>
  448374:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  448378:	add	x1, x1, #0xc28
  44837c:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  448380:	ldr	x0, [x20, #32]
  448384:	b	4479ac <ASN1_generate_nconf@plt+0x2903c>
  448388:	ldrsw	x2, [sp, #192]
  44838c:	mov	x3, #0x0                   	// #0
  448390:	ldr	x0, [x20, #32]
  448394:	mov	w1, #0x7c                  	// #124
  448398:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44839c:	cbnz	x0, 44793c <ASN1_generate_nconf@plt+0x28fcc>
  4483a0:	mov	w21, #0x1                   	// #1
  4483a4:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4483a8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4483ac:	mov	x26, #0x0                   	// #0
  4483b0:	mov	x25, #0x0                   	// #0
  4483b4:	mov	w21, #0x1                   	// #1
  4483b8:	ldr	x0, [x0, #152]
  4483bc:	stp	xzr, xzr, [sp, #112]
  4483c0:	bl	41e7f0 <ERR_print_errors@plt>
  4483c4:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4483c8:	ldr	x0, [x2, #152]
  4483cc:	str	x2, [sp, #168]
  4483d0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4483d4:	add	x1, x1, #0x7b0
  4483d8:	bl	419740 <BIO_printf@plt>
  4483dc:	mov	w21, #0x1                   	// #1
  4483e0:	ldr	x2, [sp, #168]
  4483e4:	ldr	x0, [x2, #152]
  4483e8:	bl	41e7f0 <ERR_print_errors@plt>
  4483ec:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4483f0:	ldr	x0, [x2, #152]
  4483f4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4483f8:	add	x1, x1, #0x768
  4483fc:	str	x2, [sp, #176]
  448400:	bl	419740 <BIO_printf@plt>
  448404:	ldr	x2, [sp, #176]
  448408:	b	447954 <ASN1_generate_nconf@plt+0x28fe4>
  44840c:	ldr	w2, [sp, #304]
  448410:	mov	x3, #0x0                   	// #0
  448414:	ldr	x0, [x20, #32]
  448418:	mov	w1, #0x7e                  	// #126
  44841c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448420:	cbnz	x0, 4479e4 <ASN1_generate_nconf@plt+0x29074>
  448424:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448428:	ldr	w3, [sp, #304]
  44842c:	ldr	x2, [sp, #232]
  448430:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  448434:	ldr	x0, [x0, #152]
  448438:	add	x1, x1, #0xd98
  44843c:	mov	w21, #0x1                   	// #1
  448440:	bl	419740 <BIO_printf@plt>
  448444:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  448448:	mov	x2, x1
  44844c:	mov	x3, #0x0                   	// #0
  448450:	mov	w1, #0x7d                  	// #125
  448454:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448458:	cbnz	x0, 4479dc <ASN1_generate_nconf@plt+0x2906c>
  44845c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448460:	ldr	w3, [sp, #308]
  448464:	ldr	x2, [sp, #232]
  448468:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  44846c:	ldr	x0, [x0, #152]
  448470:	add	x1, x1, #0xd58
  448474:	mov	w21, #0x1                   	// #1
  448478:	bl	419740 <BIO_printf@plt>
  44847c:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  448480:	mov	x3, #0x0                   	// #0
  448484:	mov	x2, #0x80                  	// #128
  448488:	mov	w1, #0x2a                  	// #42
  44848c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448490:	b	4479c0 <ASN1_generate_nconf@plt+0x29050>
  448494:	mov	x3, #0x0                   	// #0
  448498:	mov	x2, #0x0                   	// #0
  44849c:	mov	w1, #0x2c                  	// #44
  4484a0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4484a4:	b	4479c0 <ASN1_generate_nconf@plt+0x29050>
  4484a8:	ldr	x0, [x20, #152]
  4484ac:	mov	x3, #0x0                   	// #0
  4484b0:	mov	x2, #0x100                 	// #256
  4484b4:	mov	w1, #0x21                  	// #33
  4484b8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4484bc:	b	447b2c <ASN1_generate_nconf@plt+0x291bc>
  4484c0:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4484c4:	add	x1, x1, #0xed0
  4484c8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4484cc:	ldr	x0, [x22, #152]
  4484d0:	mov	w21, #0x1                   	// #1
  4484d4:	bl	419740 <BIO_printf@plt>
  4484d8:	ldr	x0, [x22, #152]
  4484dc:	bl	41e7f0 <ERR_print_errors@plt>
  4484e0:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4484e4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4484e8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4484ec:	add	x1, x1, #0xcf8
  4484f0:	b	4484cc <ASN1_generate_nconf@plt+0x29b5c>
  4484f4:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  4484f8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4484fc:	add	x1, x1, #0xe08
  448500:	b	4484cc <ASN1_generate_nconf@plt+0x29b5c>
  448504:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448508:	ldr	w3, [sp, #312]
  44850c:	ldr	x2, [sp, #232]
  448510:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  448514:	ldr	x0, [x0, #152]
  448518:	add	x1, x1, #0xd18
  44851c:	mov	w21, #0x1                   	// #1
  448520:	bl	419740 <BIO_printf@plt>
  448524:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  448528:	ldr	x0, [x20, #32]
  44852c:	adrp	x4, 445000 <ASN1_generate_nconf@plt+0x26690>
  448530:	ldr	x3, [sp, #128]
  448534:	add	x4, x4, #0x658
  448538:	mov	x2, x4
  44853c:	mov	w1, #0x3f                  	// #63
  448540:	add	x23, x3, #0x10
  448544:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  448548:	ldr	x0, [x20, #32]
  44854c:	mov	x3, x23
  448550:	mov	x2, #0x0                   	// #0
  448554:	mov	w1, #0x40                  	// #64
  448558:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44855c:	ldr	x0, [x20, #152]
  448560:	cbz	x0, 448230 <ASN1_generate_nconf@plt+0x298c0>
  448564:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  448568:	add	x4, x1, #0x658
  44856c:	mov	x2, x4
  448570:	mov	w1, #0x3f                  	// #63
  448574:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  448578:	ldr	x0, [x20, #152]
  44857c:	mov	x3, x23
  448580:	mov	x2, #0x0                   	// #0
  448584:	mov	w1, #0x40                  	// #64
  448588:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44858c:	b	448230 <ASN1_generate_nconf@plt+0x298c0>
  448590:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448594:	mov	w3, w21
  448598:	ldr	x2, [sp, #296]
  44859c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4485a0:	ldr	x0, [x0, #152]
  4485a4:	add	x1, x1, #0x900
  4485a8:	bl	419740 <BIO_printf@plt>
  4485ac:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4485b0:	ldr	x0, [sp, #264]
  4485b4:	cbz	x0, 448604 <ASN1_generate_nconf@plt+0x29c94>
  4485b8:	ldr	x0, [sp, #264]
  4485bc:	ldr	x21, [x20, #32]
  4485c0:	bl	41d110 <SSL_load_client_CA_file@plt>
  4485c4:	mov	x1, x0
  4485c8:	mov	x0, x21
  4485cc:	bl	41c8a0 <SSL_CTX_set_client_CA_list@plt>
  4485d0:	ldr	x23, [x20, #152]
  4485d4:	cbz	x23, 448604 <ASN1_generate_nconf@plt+0x29c94>
  4485d8:	ldr	x0, [sp, #264]
  4485dc:	mov	w21, #0x1                   	// #1
  4485e0:	bl	41d110 <SSL_load_client_CA_file@plt>
  4485e4:	mov	x1, x0
  4485e8:	mov	x0, x23
  4485ec:	bl	41c8a0 <SSL_CTX_set_client_CA_list@plt>
  4485f0:	b	448228 <ASN1_generate_nconf@plt+0x298b8>
  4485f4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4485f8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4485fc:	add	x1, x1, #0x8d8
  448600:	b	4484cc <ASN1_generate_nconf@plt+0x29b5c>
  448604:	mov	w21, #0x1                   	// #1
  448608:	b	448228 <ASN1_generate_nconf@plt+0x298b8>
  44860c:	ldr	x2, [sp, #320]
  448610:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  448614:	add	x1, x1, #0xeb0
  448618:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44861c:	ldr	x0, [x22, #152]
  448620:	mov	w21, #0x1                   	// #1
  448624:	bl	419740 <BIO_printf@plt>
  448628:	ldr	x0, [x22, #152]
  44862c:	bl	41e7f0 <ERR_print_errors@plt>
  448630:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  448634:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  448638:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44863c:	add	x1, x1, #0xe90
  448640:	ldr	x2, [sp, #320]
  448644:	b	44861c <ASN1_generate_nconf@plt+0x29cac>
  448648:	ldr	x0, [x20, #160]
  44864c:	cbnz	x0, 4480d0 <ASN1_generate_nconf@plt+0x29760>
  448650:	ldr	x0, [x20, #184]
  448654:	cbz	x0, 4480e0 <ASN1_generate_nconf@plt+0x29770>
  448658:	b	4480d0 <ASN1_generate_nconf@plt+0x29760>
  44865c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  448660:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448664:	add	x1, x1, #0x8a8
  448668:	b	4484cc <ASN1_generate_nconf@plt+0x29b5c>
  44866c:	ldr	x0, [x2, #152]
  448670:	b	4483d0 <ASN1_generate_nconf@plt+0x29a60>
  448674:	ldr	x0, [x2, #152]
  448678:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44867c:	add	x1, x1, #0x768
  448680:	str	x2, [sp, #168]
  448684:	bl	419740 <BIO_printf@plt>
  448688:	ldr	x2, [sp, #168]
  44868c:	b	447ab8 <ASN1_generate_nconf@plt+0x29148>
  448690:	ldr	x0, [sp, #576]
  448694:	bl	419940 <unlink@plt>
  448698:	b	448298 <ASN1_generate_nconf@plt+0x29928>
  44869c:	adrp	x21, 445000 <ASN1_generate_nconf@plt+0x26690>
  4486a0:	add	x21, x21, #0x198
  4486a4:	b	44828c <ASN1_generate_nconf@plt+0x2991c>
  4486a8:	mov	x3, #0x0                   	// #0
  4486ac:	mov	x2, #0x80                  	// #128
  4486b0:	mov	w1, #0x2a                  	// #42
  4486b4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4486b8:	b	447b24 <ASN1_generate_nconf@plt+0x291b4>
  4486bc:	mov	x3, #0x0                   	// #0
  4486c0:	mov	x2, #0x0                   	// #0
  4486c4:	mov	w1, #0x2c                  	// #44
  4486c8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4486cc:	b	447b24 <ASN1_generate_nconf@plt+0x291b4>
  4486d0:	ldr	x0, [x20, #152]
  4486d4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4486d8:	add	x1, x1, #0xc28
  4486dc:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  4486e0:	b	447b0c <ASN1_generate_nconf@plt+0x2919c>
  4486e4:	ldr	w1, [sp, #216]
  4486e8:	ldr	x0, [x20, #32]
  4486ec:	bl	4634f8 <ASN1_generate_nconf@plt+0x44b88>
  4486f0:	b	447aa0 <ASN1_generate_nconf@plt+0x29130>
  4486f4:	ldr	x0, [x20, #32]
  4486f8:	adrp	x21, 442000 <ASN1_generate_nconf@plt+0x23690>
  4486fc:	add	x21, x21, #0xe10
  448700:	mov	x1, x21
  448704:	bl	419f00 <SSL_CTX_set_not_resumable_session_callback@plt>
  448708:	ldr	x0, [x20, #152]
  44870c:	cbz	x0, 44805c <ASN1_generate_nconf@plt+0x296ec>
  448710:	mov	x1, x21
  448714:	bl	419f00 <SSL_CTX_set_not_resumable_session_callback@plt>
  448718:	b	44805c <ASN1_generate_nconf@plt+0x296ec>
  44871c:	ldr	x0, [x20, #8]
  448720:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  448724:	add	x1, x1, #0x880
  448728:	bl	419740 <BIO_printf@plt>
  44872c:	b	44806c <ASN1_generate_nconf@plt+0x296fc>
  448730:	ldr	x0, [sp, #240]
  448734:	cbnz	x0, 447bcc <ASN1_generate_nconf@plt+0x2925c>
  448738:	ldr	x0, [x20, #8]
  44873c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  448740:	add	x1, x1, #0x830
  448744:	mov	x23, #0x0                   	// #0
  448748:	bl	419740 <BIO_printf@plt>
  44874c:	ldr	x0, [x20, #8]
  448750:	mov	x3, #0x0                   	// #0
  448754:	mov	x2, #0x0                   	// #0
  448758:	mov	w1, #0xb                   	// #11
  44875c:	bl	41de90 <BIO_ctrl@plt>
  448760:	ldr	x0, [x20, #32]
  448764:	mov	x3, #0x0                   	// #0
  448768:	mov	x2, #0x1                   	// #1
  44876c:	mov	w1, #0x76                  	// #118
  448770:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448774:	b	447c14 <ASN1_generate_nconf@plt+0x292a4>
  448778:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44877c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  448780:	add	x1, x1, #0x858
  448784:	mov	w21, #0x1                   	// #1
  448788:	ldr	x0, [x22, #152]
  44878c:	bl	41a980 <BIO_puts@plt>
  448790:	ldr	x0, [x22, #152]
  448794:	bl	41e7f0 <ERR_print_errors@plt>
  448798:	mov	x0, x23
  44879c:	bl	41d220 <DH_free@plt>
  4487a0:	b	446934 <ASN1_generate_nconf@plt+0x27fc4>
  4487a4:	nop
  4487a8:	stp	x29, x30, [sp, #-64]!
  4487ac:	mov	x29, sp
  4487b0:	stp	x19, x20, [sp, #16]
  4487b4:	mov	x20, x0
  4487b8:	stp	x21, x22, [sp, #32]
  4487bc:	mov	x21, x1
  4487c0:	mov	x22, x2
  4487c4:	bl	41aa30 <BIO_s_connect@plt>
  4487c8:	bl	41b620 <BIO_new@plt>
  4487cc:	cbz	x0, 4488ec <ASN1_generate_nconf@plt+0x29f7c>
  4487d0:	mov	x19, x0
  4487d4:	mov	x3, x21
  4487d8:	mov	x2, #0x0                   	// #0
  4487dc:	mov	w1, #0x64                  	// #100
  4487e0:	bl	41de90 <BIO_ctrl@plt>
  4487e4:	mov	x0, x19
  4487e8:	mov	x3, #0x0                   	// #0
  4487ec:	mov	x2, #0x10                  	// #16
  4487f0:	mov	w1, #0x9b                  	// #155
  4487f4:	bl	41de90 <BIO_ctrl@plt>
  4487f8:	cbz	x20, 44887c <ASN1_generate_nconf@plt+0x29f0c>
  4487fc:	mov	x0, x20
  448800:	bl	41dc70 <SSL_set_connect_state@plt>
  448804:	mov	x2, x19
  448808:	mov	x1, x19
  44880c:	mov	x21, x20
  448810:	mov	x0, x21
  448814:	bl	41d4c0 <SSL_set_bio@plt>
  448818:	mov	x0, x21
  44881c:	bl	41c230 <SSL_connect@plt>
  448820:	cmp	w0, #0x0
  448824:	b.le	4488a8 <ASN1_generate_nconf@plt+0x29f38>
  448828:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  44882c:	ldr	d0, [x0, #3640]
  448830:	mov	x0, x21
  448834:	str	d0, [sp, #56]
  448838:	bl	41e310 <SSL_get_fd@plt>
  44883c:	tbz	w0, #31, 448854 <ASN1_generate_nconf@plt+0x29ee4>
  448840:	mov	x0, x21
  448844:	ldp	x19, x20, [sp, #16]
  448848:	ldp	x21, x22, [sp, #32]
  44884c:	ldp	x29, x30, [sp], #64
  448850:	ret
  448854:	add	x3, sp, #0x38
  448858:	mov	w4, #0x8                   	// #8
  44885c:	mov	w2, #0xd                   	// #13
  448860:	mov	w1, #0x1                   	// #1
  448864:	bl	41d650 <setsockopt@plt>
  448868:	mov	x0, x21
  44886c:	ldp	x19, x20, [sp, #16]
  448870:	ldp	x21, x22, [sp, #32]
  448874:	ldp	x29, x30, [sp], #64
  448878:	ret
  44887c:	mov	x0, x22
  448880:	bl	41b2f0 <SSL_new@plt>
  448884:	mov	x2, x19
  448888:	mov	x1, x19
  44888c:	mov	x21, x0
  448890:	mov	x0, x21
  448894:	bl	41d4c0 <SSL_set_bio@plt>
  448898:	mov	x0, x21
  44889c:	bl	41c230 <SSL_connect@plt>
  4488a0:	cmp	w0, #0x0
  4488a4:	b.gt	448828 <ASN1_generate_nconf@plt+0x29eb8>
  4488a8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4488ac:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4488b0:	add	x1, x1, #0xbf0
  4488b4:	ldr	x0, [x19, #152]
  4488b8:	bl	419740 <BIO_printf@plt>
  4488bc:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4488c0:	ldr	w0, [x0, #1376]
  4488c4:	cbz	w0, 448904 <ASN1_generate_nconf@plt+0x29f94>
  4488c8:	ldr	x19, [x19, #152]
  4488cc:	sxtw	x0, w0
  4488d0:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  4488d4:	mov	x2, x0
  4488d8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4488dc:	mov	x0, x19
  4488e0:	add	x1, x1, #0xc50
  4488e4:	bl	419740 <BIO_printf@plt>
  4488e8:	cbz	x20, 448910 <ASN1_generate_nconf@plt+0x29fa0>
  4488ec:	mov	x21, #0x0                   	// #0
  4488f0:	mov	x0, x21
  4488f4:	ldp	x19, x20, [sp, #16]
  4488f8:	ldp	x21, x22, [sp, #32]
  4488fc:	ldp	x29, x30, [sp], #64
  448900:	ret
  448904:	ldr	x0, [x19, #152]
  448908:	bl	41e7f0 <ERR_print_errors@plt>
  44890c:	cbnz	x20, 4488ec <ASN1_generate_nconf@plt+0x29f7c>
  448910:	mov	x0, x21
  448914:	mov	x21, #0x0                   	// #0
  448918:	bl	41c800 <SSL_free@plt>
  44891c:	b	448840 <ASN1_generate_nconf@plt+0x29ed0>
  448920:	mov	x12, #0x20c0                	// #8384
  448924:	sub	sp, sp, x12
  448928:	stp	x29, x30, [sp]
  44892c:	mov	x29, sp
  448930:	stp	x19, x20, [sp, #16]
  448934:	mov	w19, w0
  448938:	mov	w0, #0x1e                  	// #30
  44893c:	mov	x20, x1
  448940:	stp	x21, x22, [sp, #32]
  448944:	adrp	x21, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448948:	add	x21, x21, #0xc70
  44894c:	stp	x23, x24, [sp, #48]
  448950:	adrp	x22, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448954:	stp	x25, x26, [sp, #64]
  448958:	adrp	x24, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  44895c:	add	x22, x22, #0x948
  448960:	stp	x27, x28, [sp, #80]
  448964:	add	x24, x24, #0x558
  448968:	mov	w28, #0x0                   	// #0
  44896c:	str	d8, [sp, #96]
  448970:	mov	x26, #0x0                   	// #0
  448974:	str	w0, [sp, #188]
  448978:	bl	419a10 <TLS_client_method@plt>
  44897c:	mov	x2, x0
  448980:	mov	x1, x20
  448984:	mov	w0, w19
  448988:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  44898c:	add	x19, x19, #0xc40
  448990:	str	x2, [sp, #168]
  448994:	mov	x2, x21
  448998:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  44899c:	mov	x23, x0
  4489a0:	mov	x27, #0x0                   	// #0
  4489a4:	mov	x25, #0x0                   	// #0
  4489a8:	mov	w20, #0x3                   	// #3
  4489ac:	str	wzr, [sp, #120]
  4489b0:	stp	xzr, xzr, [sp, #128]
  4489b4:	stp	xzr, xzr, [sp, #144]
  4489b8:	stp	wzr, wzr, [sp, #160]
  4489bc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4489c0:	cbz	w0, 4489ec <ASN1_generate_nconf@plt+0x2a07c>
  4489c4:	add	w0, w0, #0x1
  4489c8:	cmp	w0, #0x13
  4489cc:	b.hi	4489bc <ASN1_generate_nconf@plt+0x2a04c>  // b.pmore
  4489d0:	ldrh	w0, [x19, w0, uxtw #1]
  4489d4:	adr	x1, 4489e0 <ASN1_generate_nconf@plt+0x2a070>
  4489d8:	add	x0, x1, w0, sxth #2
  4489dc:	br	x0
  4489e0:	mov	w20, #0x2                   	// #2
  4489e4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4489e8:	cbnz	w0, 4489c4 <ASN1_generate_nconf@plt+0x2a054>
  4489ec:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4489f0:	cbnz	w0, 448bc4 <ASN1_generate_nconf@plt+0x2a254>
  4489f4:	cbz	x25, 448d98 <ASN1_generate_nconf@plt+0x2a428>
  4489f8:	ldr	x0, [sp, #168]
  4489fc:	bl	41db50 <SSL_CTX_new@plt>
  448a00:	mov	x19, x0
  448a04:	cbz	x0, 448cf8 <ASN1_generate_nconf@plt+0x2a388>
  448a08:	mov	x3, #0x0                   	// #0
  448a0c:	mov	x2, #0x4                   	// #4
  448a10:	mov	w1, #0x21                  	// #33
  448a14:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448a18:	mov	x0, x19
  448a1c:	mov	w1, #0x1                   	// #1
  448a20:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  448a24:	sxtw	x2, w28
  448a28:	mov	x0, x19
  448a2c:	mov	x3, #0x0                   	// #0
  448a30:	mov	w1, #0x7c                  	// #124
  448a34:	bl	41ad80 <SSL_CTX_ctrl@plt>
  448a38:	cbz	x0, 448d50 <ASN1_generate_nconf@plt+0x2a3e0>
  448a3c:	ldr	w0, [sp, #120]
  448a40:	cbnz	w0, 448d5c <ASN1_generate_nconf@plt+0x2a3ec>
  448a44:	cbz	x25, 448a58 <ASN1_generate_nconf@plt+0x2a0e8>
  448a48:	mov	x1, x25
  448a4c:	mov	x0, x19
  448a50:	bl	419a40 <SSL_CTX_set_cipher_list@plt>
  448a54:	cbz	w0, 448d50 <ASN1_generate_nconf@plt+0x2a3e0>
  448a58:	cbz	x27, 448a6c <ASN1_generate_nconf@plt+0x2a0fc>
  448a5c:	mov	x1, x27
  448a60:	mov	x0, x19
  448a64:	bl	41a450 <SSL_CTX_set_ciphersuites@plt>
  448a68:	cbz	w0, 448d50 <ASN1_generate_nconf@plt+0x2a3e0>
  448a6c:	ldp	x1, x2, [sp, #128]
  448a70:	mov	x0, x19
  448a74:	bl	4611e0 <ASN1_generate_nconf@plt+0x42870>
  448a78:	cbz	w0, 448d50 <ASN1_generate_nconf@plt+0x2a3e0>
  448a7c:	ldp	x2, x1, [sp, #144]
  448a80:	mov	x0, x19
  448a84:	ldp	w4, w3, [sp, #160]
  448a88:	bl	45a698 <ASN1_generate_nconf@plt+0x3bd28>
  448a8c:	cbz	w0, 448fd0 <ASN1_generate_nconf@plt+0x2a660>
  448a90:	and	w23, w20, #0x1
  448a94:	tbz	w20, #0, 448e18 <ASN1_generate_nconf@plt+0x2a4a8>
  448a98:	ldr	w1, [sp, #188]
  448a9c:	add	x2, x21, #0x1b0
  448aa0:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448aa4:	add	x0, x0, #0x9a0
  448aa8:	str	x2, [sp, #128]
  448aac:	mov	w25, #0x0                   	// #0
  448ab0:	mov	x24, #0x0                   	// #0
  448ab4:	bl	41e1d0 <printf@plt>
  448ab8:	mov	x0, #0x0                   	// #0
  448abc:	bl	419f10 <time@plt>
  448ac0:	ldrsw	x27, [sp, #188]
  448ac4:	mov	x2, x0
  448ac8:	mov	w1, #0x1                   	// #1
  448acc:	mov	w0, #0x0                   	// #0
  448ad0:	add	x2, x27, x2
  448ad4:	str	x2, [sp, #120]
  448ad8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  448adc:	b	448b2c <ASN1_generate_nconf@plt+0x2a1bc>
  448ae0:	mov	w1, #0x3                   	// #3
  448ae4:	mov	x0, x28
  448ae8:	bl	41a960 <SSL_set_shutdown@plt>
  448aec:	add	w25, w25, #0x1
  448af0:	mov	x0, x28
  448af4:	bl	41e310 <SSL_get_fd@plt>
  448af8:	bl	41c050 <BIO_closesocket@plt>
  448afc:	mov	x0, x28
  448b00:	bl	41a830 <SSL_session_reused@plt>
  448b04:	mov	w1, #0x72                  	// #114
  448b08:	cbz	w0, 448d70 <ASN1_generate_nconf@plt+0x2a400>
  448b0c:	adrp	x27, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  448b10:	mov	w0, w1
  448b14:	ldr	x1, [x27, #4048]
  448b18:	bl	41b360 <fputc@plt>
  448b1c:	ldr	x0, [x27, #4048]
  448b20:	bl	41b970 <fflush@plt>
  448b24:	mov	x0, x28
  448b28:	bl	41c800 <SSL_free@plt>
  448b2c:	mov	x0, #0x0                   	// #0
  448b30:	bl	419f10 <time@plt>
  448b34:	ldr	x1, [sp, #120]
  448b38:	cmp	x0, x1
  448b3c:	b.gt	448dac <ASN1_generate_nconf@plt+0x2a43c>
  448b40:	mov	x2, x19
  448b44:	mov	x1, x22
  448b48:	mov	x0, #0x0                   	// #0
  448b4c:	bl	4487a8 <ASN1_generate_nconf@plt+0x29e38>
  448b50:	mov	x28, x0
  448b54:	cbz	x0, 448be8 <ASN1_generate_nconf@plt+0x2a278>
  448b58:	cbz	x26, 448ae0 <ASN1_generate_nconf@plt+0x2a170>
  448b5c:	ldr	x2, [sp, #128]
  448b60:	mov	x3, x26
  448b64:	add	x0, sp, #0xc0
  448b68:	mov	x1, #0x2000                	// #8192
  448b6c:	bl	41d1c0 <BIO_snprintf@plt>
  448b70:	mov	w2, w0
  448b74:	cmp	w0, #0x0
  448b78:	b.le	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448b7c:	add	x1, sp, #0xc0
  448b80:	mov	x0, x28
  448b84:	bl	41a730 <SSL_write@plt>
  448b88:	cmp	w0, #0x0
  448b8c:	b.gt	448b98 <ASN1_generate_nconf@plt+0x2a228>
  448b90:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448b94:	add	x24, x24, w0, sxtw
  448b98:	add	x1, sp, #0xc0
  448b9c:	mov	x0, x28
  448ba0:	mov	w2, #0x2000                	// #8192
  448ba4:	bl	41b5f0 <SSL_read@plt>
  448ba8:	cmp	w0, #0x0
  448bac:	b.gt	448b94 <ASN1_generate_nconf@plt+0x2a224>
  448bb0:	b	448ae0 <ASN1_generate_nconf@plt+0x2a170>
  448bb4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448bb8:	add	x1, sp, #0xbc
  448bbc:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  448bc0:	cbnz	w0, 4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448bc4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448bc8:	mov	x2, x23
  448bcc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448bd0:	mov	w23, #0x1                   	// #1
  448bd4:	ldr	x0, [x0, #152]
  448bd8:	add	x1, x1, #0x238
  448bdc:	mov	x19, #0x0                   	// #0
  448be0:	mov	x28, #0x0                   	// #0
  448be4:	bl	419740 <BIO_printf@plt>
  448be8:	mov	x0, x28
  448bec:	bl	41c800 <SSL_free@plt>
  448bf0:	mov	x0, x19
  448bf4:	bl	419ba0 <SSL_CTX_free@plt>
  448bf8:	mov	w0, w23
  448bfc:	mov	x12, #0x20c0                	// #8384
  448c00:	ldp	x29, x30, [sp]
  448c04:	ldp	x19, x20, [sp, #16]
  448c08:	ldp	x21, x22, [sp, #32]
  448c0c:	ldp	x23, x24, [sp, #48]
  448c10:	ldp	x25, x26, [sp, #64]
  448c14:	ldp	x27, x28, [sp, #80]
  448c18:	ldr	d8, [sp, #96]
  448c1c:	add	sp, sp, x12
  448c20:	ret
  448c24:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448c28:	mov	x26, x0
  448c2c:	bl	41e440 <strlen@plt>
  448c30:	add	x0, x0, #0x12
  448c34:	cmp	x0, #0x2, lsl #12
  448c38:	b.ls	4489bc <ASN1_generate_nconf@plt+0x2a04c>  // b.plast
  448c3c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448c40:	mov	x2, x23
  448c44:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448c48:	mov	w23, #0x1                   	// #1
  448c4c:	ldr	x0, [x0, #152]
  448c50:	add	x1, x1, #0x970
  448c54:	mov	x19, #0x0                   	// #0
  448c58:	mov	x28, #0x0                   	// #0
  448c5c:	bl	419740 <BIO_printf@plt>
  448c60:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448c64:	mov	w28, #0x300                 	// #768
  448c68:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448c6c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448c70:	mov	x1, x24
  448c74:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  448c78:	cbz	w0, 448bc4 <ASN1_generate_nconf@plt+0x2a254>
  448c7c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448c80:	ldr	w3, [x24]
  448c84:	mov	x2, x23
  448c88:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448c8c:	ldr	x0, [x0, #152]
  448c90:	add	x1, x1, #0x958
  448c94:	bl	419740 <BIO_printf@plt>
  448c98:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448c9c:	mov	w0, #0x1                   	// #1
  448ca0:	str	w0, [sp, #120]
  448ca4:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448ca8:	mov	w20, #0x1                   	// #1
  448cac:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cb0:	mov	w0, #0x1                   	// #1
  448cb4:	str	w0, [sp, #164]
  448cb8:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cbc:	mov	w0, #0x1                   	// #1
  448cc0:	str	w0, [sp, #160]
  448cc4:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cc8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448ccc:	str	x0, [sp, #152]
  448cd0:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cd4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448cd8:	str	x0, [sp, #144]
  448cdc:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448ce0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448ce4:	str	x0, [sp, #136]
  448ce8:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cec:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448cf0:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  448cf4:	cbnz	w0, 4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448cf8:	mov	w23, #0x1                   	// #1
  448cfc:	mov	x19, #0x0                   	// #0
  448d00:	mov	x28, #0x0                   	// #0
  448d04:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448d08:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448d0c:	str	x0, [sp, #128]
  448d10:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448d14:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448d18:	mov	x27, x0
  448d1c:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448d20:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448d24:	mov	x25, x0
  448d28:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448d2c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  448d30:	mov	x22, x0
  448d34:	b	4489bc <ASN1_generate_nconf@plt+0x2a04c>
  448d38:	mov	x0, x21
  448d3c:	mov	w23, #0x0                   	// #0
  448d40:	mov	x19, #0x0                   	// #0
  448d44:	mov	x28, #0x0                   	// #0
  448d48:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  448d4c:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448d50:	mov	w23, #0x1                   	// #1
  448d54:	mov	x28, #0x0                   	// #0
  448d58:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448d5c:	mov	x1, #0x854                 	// #2132
  448d60:	mov	x0, x19
  448d64:	movk	x1, #0x8000, lsl #16
  448d68:	bl	41bfd0 <SSL_CTX_set_options@plt>
  448d6c:	b	448a44 <ASN1_generate_nconf@plt+0x2a0d4>
  448d70:	mov	x0, x28
  448d74:	bl	41a0c0 <SSL_version@plt>
  448d78:	mov	w1, #0x74                  	// #116
  448d7c:	cmp	w0, #0x301
  448d80:	b.eq	448b0c <ASN1_generate_nconf@plt+0x2a19c>  // b.none
  448d84:	cmp	w0, #0x300
  448d88:	mov	w1, #0x33                  	// #51
  448d8c:	mov	w0, #0x2a                  	// #42
  448d90:	csel	w1, w1, w0, eq  // eq = none
  448d94:	b	448b0c <ASN1_generate_nconf@plt+0x2a19c>
  448d98:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448d9c:	add	x0, x0, #0x990
  448da0:	bl	41d590 <getenv@plt>
  448da4:	mov	x25, x0
  448da8:	b	4489f8 <ASN1_generate_nconf@plt+0x2a088>
  448dac:	mov	w1, #0x1                   	// #1
  448db0:	mov	w0, w1
  448db4:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  448db8:	movi	d1, #0x0
  448dbc:	mov	x0, #0x0                   	// #0
  448dc0:	fadd	d8, d0, d1
  448dc4:	bl	419f10 <time@plt>
  448dc8:	fmov	d0, d8
  448dcc:	scvtf	d1, w25
  448dd0:	mov	x2, x24
  448dd4:	mov	w1, w25
  448dd8:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448ddc:	add	x0, x0, #0x9d8
  448de0:	fdiv	d1, d1, d8
  448de4:	bl	41e1d0 <printf@plt>
  448de8:	mov	x0, #0x0                   	// #0
  448dec:	bl	419f10 <time@plt>
  448df0:	sxtw	x3, w25
  448df4:	ldrsw	x2, [sp, #188]
  448df8:	ldr	x1, [sp, #120]
  448dfc:	udiv	x3, x24, x3
  448e00:	sub	x27, x0, x1
  448e04:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448e08:	mov	w1, w25
  448e0c:	add	x2, x27, x2
  448e10:	add	x0, x0, #0xa20
  448e14:	bl	41e1d0 <printf@plt>
  448e18:	tbz	w20, #1, 448d50 <ASN1_generate_nconf@plt+0x2a3e0>
  448e1c:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448e20:	add	x0, x0, #0xa68
  448e24:	bl	41dea0 <puts@plt>
  448e28:	mov	x2, x19
  448e2c:	mov	x1, x22
  448e30:	mov	x0, #0x0                   	// #0
  448e34:	bl	4487a8 <ASN1_generate_nconf@plt+0x29e38>
  448e38:	mov	x28, x0
  448e3c:	cbz	x0, 449054 <ASN1_generate_nconf@plt+0x2a6e4>
  448e40:	cbz	x26, 448e94 <ASN1_generate_nconf@plt+0x2a524>
  448e44:	add	x2, x21, #0x1b0
  448e48:	mov	x3, x26
  448e4c:	add	x0, sp, #0xc0
  448e50:	mov	x1, #0x2000                	// #8192
  448e54:	mov	w23, #0x1                   	// #1
  448e58:	bl	41d1c0 <BIO_snprintf@plt>
  448e5c:	mov	w2, w0
  448e60:	cmp	w0, #0x0
  448e64:	b.le	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448e68:	add	x1, sp, #0xc0
  448e6c:	mov	x0, x28
  448e70:	bl	41a730 <SSL_write@plt>
  448e74:	cmp	w0, #0x0
  448e78:	b.le	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448e7c:	add	x1, sp, #0xc0
  448e80:	mov	x0, x28
  448e84:	mov	w2, #0x2000                	// #8192
  448e88:	bl	41b5f0 <SSL_read@plt>
  448e8c:	cmp	w0, #0x0
  448e90:	b.gt	448e7c <ASN1_generate_nconf@plt+0x2a50c>
  448e94:	mov	w1, #0x3                   	// #3
  448e98:	mov	x0, x28
  448e9c:	bl	41a960 <SSL_set_shutdown@plt>
  448ea0:	add	x21, x21, #0x1b0
  448ea4:	mov	x0, x28
  448ea8:	bl	41e310 <SSL_get_fd@plt>
  448eac:	bl	41c050 <BIO_closesocket@plt>
  448eb0:	mov	w24, #0x0                   	// #0
  448eb4:	mov	x0, #0x0                   	// #0
  448eb8:	bl	419f10 <time@plt>
  448ebc:	ldrsw	x25, [sp, #188]
  448ec0:	mov	x20, #0x0                   	// #0
  448ec4:	add	x25, x25, x0
  448ec8:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  448ecc:	add	x0, x0, #0xab0
  448ed0:	bl	41dea0 <puts@plt>
  448ed4:	mov	w1, #0x1                   	// #1
  448ed8:	mov	w0, #0x0                   	// #0
  448edc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  448ee0:	b	448f28 <ASN1_generate_nconf@plt+0x2a5b8>
  448ee4:	mov	w1, #0x3                   	// #3
  448ee8:	mov	x0, x28
  448eec:	bl	41a960 <SSL_set_shutdown@plt>
  448ef0:	add	w24, w24, #0x1
  448ef4:	mov	x0, x28
  448ef8:	bl	41e310 <SSL_get_fd@plt>
  448efc:	bl	41c050 <BIO_closesocket@plt>
  448f00:	mov	x0, x28
  448f04:	bl	41a830 <SSL_session_reused@plt>
  448f08:	mov	w1, #0x72                  	// #114
  448f0c:	cbz	w0, 448fa8 <ASN1_generate_nconf@plt+0x2a638>
  448f10:	adrp	x23, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  448f14:	mov	w0, w1
  448f18:	ldr	x1, [x23, #4048]
  448f1c:	bl	41b360 <fputc@plt>
  448f20:	ldr	x0, [x23, #4048]
  448f24:	bl	41b970 <fflush@plt>
  448f28:	mov	x0, #0x0                   	// #0
  448f2c:	bl	419f10 <time@plt>
  448f30:	cmp	x0, x25
  448f34:	b.gt	448ff0 <ASN1_generate_nconf@plt+0x2a680>
  448f38:	mov	x2, x19
  448f3c:	mov	x1, x22
  448f40:	mov	x0, x28
  448f44:	bl	4487a8 <ASN1_generate_nconf@plt+0x29e38>
  448f48:	cbz	x0, 448fe8 <ASN1_generate_nconf@plt+0x2a678>
  448f4c:	cbz	x26, 448ee4 <ASN1_generate_nconf@plt+0x2a574>
  448f50:	mov	x2, x21
  448f54:	mov	x3, x26
  448f58:	add	x0, sp, #0xc0
  448f5c:	mov	x1, #0x2000                	// #8192
  448f60:	bl	41d1c0 <BIO_snprintf@plt>
  448f64:	mov	w2, w0
  448f68:	cmp	w0, #0x0
  448f6c:	b.le	448fe8 <ASN1_generate_nconf@plt+0x2a678>
  448f70:	add	x1, sp, #0xc0
  448f74:	mov	x0, x28
  448f78:	bl	41a730 <SSL_write@plt>
  448f7c:	cmp	w0, #0x0
  448f80:	b.gt	448f8c <ASN1_generate_nconf@plt+0x2a61c>
  448f84:	b	448fe8 <ASN1_generate_nconf@plt+0x2a678>
  448f88:	add	x20, x20, w0, sxtw
  448f8c:	add	x1, sp, #0xc0
  448f90:	mov	x0, x28
  448f94:	mov	w2, #0x2000                	// #8192
  448f98:	bl	41b5f0 <SSL_read@plt>
  448f9c:	cmp	w0, #0x0
  448fa0:	b.gt	448f88 <ASN1_generate_nconf@plt+0x2a618>
  448fa4:	b	448ee4 <ASN1_generate_nconf@plt+0x2a574>
  448fa8:	mov	x0, x28
  448fac:	bl	41a0c0 <SSL_version@plt>
  448fb0:	mov	w1, #0x74                  	// #116
  448fb4:	cmp	w0, #0x301
  448fb8:	b.eq	448f10 <ASN1_generate_nconf@plt+0x2a5a0>  // b.none
  448fbc:	cmp	w0, #0x300
  448fc0:	mov	w1, #0x33                  	// #51
  448fc4:	mov	w0, #0x2a                  	// #42
  448fc8:	csel	w1, w1, w0, eq  // eq = none
  448fcc:	b	448f10 <ASN1_generate_nconf@plt+0x2a5a0>
  448fd0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  448fd4:	mov	w23, #0x1                   	// #1
  448fd8:	mov	x28, #0x0                   	// #0
  448fdc:	ldr	x0, [x0, #152]
  448fe0:	bl	41e7f0 <ERR_print_errors@plt>
  448fe4:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448fe8:	mov	w23, #0x1                   	// #1
  448fec:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  448ff0:	mov	w1, #0x1                   	// #1
  448ff4:	mov	w0, w1
  448ff8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  448ffc:	mov	w23, #0x0                   	// #0
  449000:	movi	d2, #0x0
  449004:	scvtf	d1, w24
  449008:	mov	x2, x20
  44900c:	mov	w1, w24
  449010:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  449014:	add	x0, x0, #0x9d8
  449018:	fadd	d0, d0, d2
  44901c:	fdiv	d1, d1, d0
  449020:	bl	41e1d0 <printf@plt>
  449024:	mov	x0, #0x0                   	// #0
  449028:	bl	419f10 <time@plt>
  44902c:	sxtw	x3, w24
  449030:	ldrsw	x2, [sp, #188]
  449034:	sub	x25, x0, x25
  449038:	mov	w1, w24
  44903c:	add	x2, x25, x2
  449040:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  449044:	udiv	x3, x20, x3
  449048:	add	x0, x0, #0xa20
  44904c:	bl	41e1d0 <printf@plt>
  449050:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  449054:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449058:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  44905c:	mov	w23, #0x1                   	// #1
  449060:	add	x1, x1, #0xa90
  449064:	ldr	x0, [x0, #152]
  449068:	bl	419740 <BIO_printf@plt>
  44906c:	b	448be8 <ASN1_generate_nconf@plt+0x2a278>
  449070:	stp	x29, x30, [sp, #-112]!
  449074:	mov	w3, #0x8005                	// #32773
  449078:	mov	x29, sp
  44907c:	stp	x19, x20, [sp, #16]
  449080:	adrp	x20, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  449084:	add	x20, x20, #0xf98
  449088:	mov	x2, x20
  44908c:	stp	x21, x22, [sp, #32]
  449090:	mov	w19, #0x0                   	// #0
  449094:	stp	x23, x24, [sp, #48]
  449098:	mov	x22, #0x0                   	// #0
  44909c:	mov	x24, #0x0                   	// #0
  4490a0:	stp	x25, x26, [sp, #64]
  4490a4:	mov	x23, #0x0                   	// #0
  4490a8:	mov	w26, #0x0                   	// #0
  4490ac:	str	x27, [sp, #80]
  4490b0:	mov	w25, #0x0                   	// #0
  4490b4:	stp	w3, w3, [sp, #104]
  4490b8:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4490bc:	mov	x21, x0
  4490c0:	mov	w27, #0x0                   	// #0
  4490c4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4490c8:	cbz	w0, 449100 <ASN1_generate_nconf@plt+0x2a790>
  4490cc:	cmp	w0, #0x5
  4490d0:	b.eq	4492f0 <ASN1_generate_nconf@plt+0x2a980>  // b.none
  4490d4:	b.gt	449250 <ASN1_generate_nconf@plt+0x2a8e0>
  4490d8:	cmp	w0, #0x2
  4490dc:	b.eq	4492b4 <ASN1_generate_nconf@plt+0x2a944>  // b.none
  4490e0:	b.le	449270 <ASN1_generate_nconf@plt+0x2a900>
  4490e4:	cmp	w0, #0x3
  4490e8:	b.eq	449308 <ASN1_generate_nconf@plt+0x2a998>  // b.none
  4490ec:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4490f0:	mov	x23, x0
  4490f4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4490f8:	cbnz	w0, 4490cc <ASN1_generate_nconf@plt+0x2a75c>
  4490fc:	nop
  449100:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  449104:	mov	w19, w0
  449108:	cbnz	w0, 4492c8 <ASN1_generate_nconf@plt+0x2a958>
  44910c:	ldr	w21, [sp, #104]
  449110:	mov	x0, x23
  449114:	mov	w1, #0x72                  	// #114
  449118:	mov	w2, w21
  44911c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  449120:	mov	x20, x0
  449124:	cbz	x0, 44932c <ASN1_generate_nconf@plt+0x2a9bc>
  449128:	cmp	w21, #0x4
  44912c:	b.eq	44933c <ASN1_generate_nconf@plt+0x2a9cc>  // b.none
  449130:	mov	x3, #0x0                   	// #0
  449134:	mov	x2, #0x0                   	// #0
  449138:	mov	x1, #0x0                   	// #0
  44913c:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  449140:	mov	x21, x0
  449144:	cbz	x21, 44943c <ASN1_generate_nconf@plt+0x2aacc>
  449148:	mov	x0, x20
  44914c:	bl	41df00 <BIO_free@plt>
  449150:	mov	x0, x21
  449154:	bl	41a460 <SSL_SESSION_get0_peer@plt>
  449158:	mov	x23, x0
  44915c:	cbz	x22, 449184 <ASN1_generate_nconf@plt+0x2a814>
  449160:	mov	x0, x22
  449164:	bl	41e440 <strlen@plt>
  449168:	cmp	x0, #0x20
  44916c:	b.hi	4493b8 <ASN1_generate_nconf@plt+0x2aa48>  // b.pmore
  449170:	mov	w2, w0
  449174:	mov	x1, x22
  449178:	mov	x0, x21
  44917c:	bl	419b20 <SSL_SESSION_set1_id_context@plt>
  449180:	cbz	w0, 4493f4 <ASN1_generate_nconf@plt+0x2aa84>
  449184:	cmp	w26, #0x0
  449188:	mov	x20, #0x0                   	// #0
  44918c:	cset	w22, eq  // eq = none
  449190:	cmp	w27, #0x0
  449194:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  449198:	b.eq	449220 <ASN1_generate_nconf@plt+0x2a8b0>  // b.none
  44919c:	ldr	w2, [sp, #108]
  4491a0:	mov	x0, x24
  4491a4:	mov	w1, #0x77                  	// #119
  4491a8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4491ac:	mov	x20, x0
  4491b0:	cbz	x0, 44946c <ASN1_generate_nconf@plt+0x2aafc>
  4491b4:	cbz	w27, 449360 <ASN1_generate_nconf@plt+0x2a9f0>
  4491b8:	mov	x1, x21
  4491bc:	bl	41ae00 <SSL_SESSION_print@plt>
  4491c0:	cbz	w25, 449360 <ASN1_generate_nconf@plt+0x2a9f0>
  4491c4:	cbz	x23, 449484 <ASN1_generate_nconf@plt+0x2ab14>
  4491c8:	mov	x1, x23
  4491cc:	mov	x0, x20
  4491d0:	bl	41d930 <X509_print@plt>
  4491d4:	cmp	x23, #0x0
  4491d8:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  4491dc:	b.eq	449220 <ASN1_generate_nconf@plt+0x2a8b0>  // b.none
  4491e0:	ldr	w0, [sp, #108]
  4491e4:	cmp	w0, #0x4
  4491e8:	b.eq	449474 <ASN1_generate_nconf@plt+0x2ab04>  // b.none
  4491ec:	mov	w1, #0x8005                	// #32773
  4491f0:	cmp	w0, w1
  4491f4:	b.ne	4493d8 <ASN1_generate_nconf@plt+0x2aa68>  // b.any
  4491f8:	mov	x1, x23
  4491fc:	mov	x0, x20
  449200:	bl	41ab80 <PEM_write_bio_X509@plt>
  449204:	cbnz	w0, 449220 <ASN1_generate_nconf@plt+0x2a8b0>
  449208:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44920c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  449210:	mov	w19, #0x1                   	// #1
  449214:	add	x1, x1, #0xed0
  449218:	ldr	x0, [x0, #152]
  44921c:	bl	419740 <BIO_printf@plt>
  449220:	mov	x0, x20
  449224:	bl	41ce30 <BIO_free_all@plt>
  449228:	mov	x0, x21
  44922c:	bl	419800 <SSL_SESSION_free@plt>
  449230:	mov	w0, w19
  449234:	ldp	x19, x20, [sp, #16]
  449238:	ldp	x21, x22, [sp, #32]
  44923c:	ldp	x23, x24, [sp, #48]
  449240:	ldp	x25, x26, [sp, #64]
  449244:	ldr	x27, [sp, #80]
  449248:	ldp	x29, x30, [sp], #112
  44924c:	ret
  449250:	cmp	w0, #0x8
  449254:	b.eq	449320 <ASN1_generate_nconf@plt+0x2a9b0>  // b.none
  449258:	b.le	449298 <ASN1_generate_nconf@plt+0x2a928>
  44925c:	cmp	w0, #0x9
  449260:	b.ne	4490c4 <ASN1_generate_nconf@plt+0x2a754>  // b.any
  449264:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449268:	mov	x22, x0
  44926c:	b	4490c4 <ASN1_generate_nconf@plt+0x2a754>
  449270:	cmn	w0, #0x1
  449274:	b.eq	4492c8 <ASN1_generate_nconf@plt+0x2a958>  // b.none
  449278:	cmp	w0, #0x1
  44927c:	b.ne	4490c4 <ASN1_generate_nconf@plt+0x2a754>  // b.any
  449280:	mov	x0, x20
  449284:	mov	w19, #0x0                   	// #0
  449288:	mov	x20, #0x0                   	// #0
  44928c:	mov	x21, #0x0                   	// #0
  449290:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  449294:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  449298:	cmp	w0, #0x6
  44929c:	b.eq	4492fc <ASN1_generate_nconf@plt+0x2a98c>  // b.none
  4492a0:	cmp	w0, #0x7
  4492a4:	b.ne	4490c4 <ASN1_generate_nconf@plt+0x2a754>  // b.any
  4492a8:	add	w19, w19, #0x1
  4492ac:	mov	w25, w19
  4492b0:	b	4490c4 <ASN1_generate_nconf@plt+0x2a754>
  4492b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4492b8:	add	x2, sp, #0x68
  4492bc:	mov	x1, #0x2                   	// #2
  4492c0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4492c4:	cbnz	w0, 4490c4 <ASN1_generate_nconf@plt+0x2a754>
  4492c8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4492cc:	mov	x2, x21
  4492d0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4492d4:	mov	w19, #0x1                   	// #1
  4492d8:	ldr	x0, [x0, #152]
  4492dc:	add	x1, x1, #0x238
  4492e0:	mov	x20, #0x0                   	// #0
  4492e4:	mov	x21, #0x0                   	// #0
  4492e8:	bl	419740 <BIO_printf@plt>
  4492ec:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  4492f0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4492f4:	mov	x24, x0
  4492f8:	b	4490c4 <ASN1_generate_nconf@plt+0x2a754>
  4492fc:	add	w19, w19, #0x1
  449300:	mov	w27, w19
  449304:	b	4490c4 <ASN1_generate_nconf@plt+0x2a754>
  449308:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44930c:	add	x2, sp, #0x6c
  449310:	mov	x1, #0x82                  	// #130
  449314:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  449318:	cbnz	w0, 4490c4 <ASN1_generate_nconf@plt+0x2a754>
  44931c:	b	4492c8 <ASN1_generate_nconf@plt+0x2a958>
  449320:	add	w19, w19, #0x1
  449324:	mov	w26, w19
  449328:	b	4490c4 <ASN1_generate_nconf@plt+0x2a754>
  44932c:	mov	x21, #0x0                   	// #0
  449330:	mov	w19, #0x1                   	// #1
  449334:	bl	41df00 <BIO_free@plt>
  449338:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  44933c:	mov	x2, x20
  449340:	adrp	x1, 41c000 <RSA_public_decrypt@plt>
  449344:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  449348:	add	x1, x1, #0xc0
  44934c:	add	x0, x0, #0x2e0
  449350:	mov	x3, #0x0                   	// #0
  449354:	bl	419890 <ASN1_d2i_bio@plt>
  449358:	mov	x21, x0
  44935c:	b	449144 <ASN1_generate_nconf@plt+0x2a7d4>
  449360:	orr	w25, w25, w26
  449364:	cbnz	w25, 4491d4 <ASN1_generate_nconf@plt+0x2a864>
  449368:	ldr	w0, [sp, #108]
  44936c:	cmp	w0, #0x4
  449370:	b.eq	449414 <ASN1_generate_nconf@plt+0x2aaa4>  // b.none
  449374:	mov	w1, #0x8005                	// #32773
  449378:	cmp	w0, w1
  44937c:	b.eq	44942c <ASN1_generate_nconf@plt+0x2aabc>  // b.none
  449380:	cmp	w0, #0xe
  449384:	b.ne	4493d8 <ASN1_generate_nconf@plt+0x2aa68>  // b.any
  449388:	mov	x1, x21
  44938c:	mov	x0, x20
  449390:	bl	41d570 <SSL_SESSION_print_keylog@plt>
  449394:	mov	w19, #0x0                   	// #0
  449398:	cbnz	w0, 449220 <ASN1_generate_nconf@plt+0x2a8b0>
  44939c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4493a0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4493a4:	mov	w19, #0x1                   	// #1
  4493a8:	add	x1, x1, #0xeb0
  4493ac:	ldr	x0, [x0, #152]
  4493b0:	bl	419740 <BIO_printf@plt>
  4493b4:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  4493b8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4493bc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4493c0:	mov	w19, #0x1                   	// #1
  4493c4:	add	x1, x1, #0xe60
  4493c8:	ldr	x0, [x0, #152]
  4493cc:	mov	x20, #0x0                   	// #0
  4493d0:	bl	419740 <BIO_printf@plt>
  4493d4:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  4493d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4493dc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4493e0:	mov	w19, #0x1                   	// #1
  4493e4:	add	x1, x1, #0xd08
  4493e8:	ldr	x0, [x0, #152]
  4493ec:	bl	419740 <BIO_printf@plt>
  4493f0:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  4493f4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4493f8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4493fc:	mov	w19, #0x1                   	// #1
  449400:	add	x1, x1, #0xe78
  449404:	ldr	x0, [x0, #152]
  449408:	mov	x20, #0x0                   	// #0
  44940c:	bl	419740 <BIO_printf@plt>
  449410:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  449414:	mov	x2, x21
  449418:	mov	x1, x20
  44941c:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  449420:	add	x0, x0, #0xa0
  449424:	bl	41d2e0 <ASN1_i2d_bio@plt>
  449428:	b	449394 <ASN1_generate_nconf@plt+0x2aa24>
  44942c:	mov	x1, x21
  449430:	mov	x0, x20
  449434:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  449438:	b	449394 <ASN1_generate_nconf@plt+0x2aa24>
  44943c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449440:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  449444:	add	x1, x1, #0xe40
  449448:	mov	w19, #0x1                   	// #1
  44944c:	ldr	x0, [x22, #152]
  449450:	bl	419740 <BIO_printf@plt>
  449454:	ldr	x0, [x22, #152]
  449458:	bl	41e7f0 <ERR_print_errors@plt>
  44945c:	mov	x0, x20
  449460:	mov	x20, #0x0                   	// #0
  449464:	bl	41df00 <BIO_free@plt>
  449468:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  44946c:	mov	w19, #0x1                   	// #1
  449470:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  449474:	mov	x1, x23
  449478:	mov	x0, x20
  44947c:	bl	41d330 <i2d_X509_bio@plt>
  449480:	b	449204 <ASN1_generate_nconf@plt+0x2a894>
  449484:	mov	x0, x20
  449488:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  44948c:	add	x1, x1, #0xe98
  449490:	bl	41a980 <BIO_puts@plt>
  449494:	b	449220 <ASN1_generate_nconf@plt+0x2a8b0>
  449498:	stp	x29, x30, [sp, #-32]!
  44949c:	mov	x29, sp
  4494a0:	stp	x19, x20, [sp, #16]
  4494a4:	mov	x20, x1
  4494a8:	mov	w19, w0
  4494ac:	mov	x0, x1
  4494b0:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  4494b4:	cmp	w0, #0x2b
  4494b8:	b.eq	4494c8 <ASN1_generate_nconf@plt+0x2ab58>  // b.none
  4494bc:	cmp	w0, #0x0
  4494c0:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  4494c4:	b.ne	4494d0 <ASN1_generate_nconf@plt+0x2ab60>  // b.any
  4494c8:	mov	x0, x20
  4494cc:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  4494d0:	mov	w0, w19
  4494d4:	ldp	x19, x20, [sp, #16]
  4494d8:	ldp	x29, x30, [sp], #32
  4494dc:	ret
  4494e0:	stp	x29, x30, [sp, #-320]!
  4494e4:	mov	x29, sp
  4494e8:	stp	x19, x20, [sp, #16]
  4494ec:	mov	w19, w0
  4494f0:	mov	x20, x1
  4494f4:	mov	w0, #0x8007                	// #32775
  4494f8:	mov	w1, #0x8005                	// #32773
  4494fc:	stp	x27, x28, [sp, #80]
  449500:	mov	w27, #0x1                   	// #1
  449504:	str	w0, [sp, #268]
  449508:	str	w0, [sp, #272]
  44950c:	str	w1, [sp, #276]
  449510:	stp	xzr, xzr, [sp, #280]
  449514:	stp	xzr, xzr, [sp, #296]
  449518:	str	xzr, [sp, #312]
  44951c:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  449520:	cbnz	x0, 449538 <ASN1_generate_nconf@plt+0x2abc8>
  449524:	mov	w0, w27
  449528:	ldp	x19, x20, [sp, #16]
  44952c:	ldp	x27, x28, [sp, #80]
  449530:	ldp	x29, x30, [sp], #320
  449534:	ret
  449538:	stp	x25, x26, [sp, #64]
  44953c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  449540:	add	x26, x26, #0x260
  449544:	mov	x1, x20
  449548:	mov	x2, x26
  44954c:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  449550:	add	x25, x25, #0x218
  449554:	stp	x21, x22, [sp, #32]
  449558:	mov	x21, x0
  44955c:	mov	w0, w19
  449560:	stp	x23, x24, [sp, #48]
  449564:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  449568:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44956c:	mov	w19, #0x0                   	// #0
  449570:	mov	w22, #0x40                  	// #64
  449574:	mov	w23, #0x0                   	// #0
  449578:	mov	w20, #0x0                   	// #0
  44957c:	mov	x24, #0x0                   	// #0
  449580:	mov	x28, #0x0                   	// #0
  449584:	stp	xzr, xzr, [sp, #96]
  449588:	stp	xzr, xzr, [sp, #112]
  44958c:	stp	xzr, x0, [sp, #128]
  449590:	add	x0, x1, #0xf30
  449594:	str	xzr, [sp, #144]
  449598:	str	wzr, [sp, #152]
  44959c:	str	wzr, [sp, #160]
  4495a0:	str	xzr, [sp, #168]
  4495a4:	str	x0, [sp, #176]
  4495a8:	stp	xzr, xzr, [sp, #184]
  4495ac:	stp	xzr, xzr, [sp, #200]
  4495b0:	stp	xzr, xzr, [sp, #216]
  4495b4:	str	xzr, [sp, #232]
  4495b8:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4495bc:	mov	w27, w0
  4495c0:	cbz	w0, 4499dc <ASN1_generate_nconf@plt+0x2b06c>
  4495c4:	cmp	w27, #0x22
  4495c8:	b.gt	4496fc <ASN1_generate_nconf@plt+0x2ad8c>
  4495cc:	cmn	w27, #0x1
  4495d0:	b.lt	4495b8 <ASN1_generate_nconf@plt+0x2ac48>  // b.tstop
  4495d4:	add	w27, w27, #0x1
  4495d8:	cmp	w27, #0x23
  4495dc:	b.hi	4495b8 <ASN1_generate_nconf@plt+0x2ac48>  // b.pmore
  4495e0:	ldrh	w0, [x25, w27, uxtw #1]
  4495e4:	adr	x1, 4495f0 <ASN1_generate_nconf@plt+0x2ac80>
  4495e8:	add	x0, x1, w0, sxth #2
  4495ec:	br	x0
  4495f0:	mov	w19, #0x22                  	// #34
  4495f4:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4495f8:	mov	w19, #0x11                  	// #17
  4495fc:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449600:	mov	x28, #0x0                   	// #0
  449604:	str	xzr, [sp, #104]
  449608:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44960c:	ldr	x0, [x23, #152]
  449610:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  449614:	ldr	x2, [sp, #136]
  449618:	add	x1, x1, #0x238
  44961c:	mov	w27, #0x0                   	// #0
  449620:	mov	x20, #0x0                   	// #0
  449624:	bl	419740 <BIO_printf@plt>
  449628:	mov	x26, #0x0                   	// #0
  44962c:	mov	x24, #0x0                   	// #0
  449630:	mov	x25, #0x0                   	// #0
  449634:	str	xzr, [sp, #96]
  449638:	stp	xzr, xzr, [sp, #128]
  44963c:	str	xzr, [sp, #144]
  449640:	ldr	x0, [sp, #144]
  449644:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  449648:	add	x19, x19, #0x260
  44964c:	mov	x1, x19
  449650:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  449654:	ldr	x0, [sp, #288]
  449658:	mov	x1, x19
  44965c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  449660:	mov	x0, x21
  449664:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  449668:	mov	x0, x28
  44966c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  449670:	ldr	x0, [sp, #104]
  449674:	bl	41ddd0 <OPENSSL_sk_free@plt>
  449678:	mov	x0, x20
  44967c:	bl	41dbd0 <X509_STORE_free@plt>
  449680:	mov	x0, #0x0                   	// #0
  449684:	bl	41e260 <X509_free@plt>
  449688:	ldr	x0, [sp, #136]
  44968c:	bl	41e260 <X509_free@plt>
  449690:	mov	x0, x26
  449694:	bl	41e260 <X509_free@plt>
  449698:	mov	x0, x24
  44969c:	bl	41d9c0 <EVP_PKEY_free@plt>
  4496a0:	ldr	x0, [sp, #96]
  4496a4:	bl	41dd20 <PKCS7_free@plt>
  4496a8:	ldr	x0, [sp, #120]
  4496ac:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  4496b0:	mov	x0, x25
  4496b4:	bl	41df00 <BIO_free@plt>
  4496b8:	ldr	x0, [sp, #280]
  4496bc:	bl	41df00 <BIO_free@plt>
  4496c0:	ldr	x0, [sp, #128]
  4496c4:	bl	41ce30 <BIO_free_all@plt>
  4496c8:	ldr	x0, [sp, #312]
  4496cc:	mov	w2, #0x264                 	// #612
  4496d0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4496d4:	add	x1, x1, #0x150
  4496d8:	bl	41b1e0 <CRYPTO_free@plt>
  4496dc:	mov	w0, w27
  4496e0:	ldp	x19, x20, [sp, #16]
  4496e4:	ldp	x21, x22, [sp, #32]
  4496e8:	ldp	x23, x24, [sp, #48]
  4496ec:	ldp	x25, x26, [sp, #64]
  4496f0:	ldp	x27, x28, [sp, #80]
  4496f4:	ldp	x29, x30, [sp], #320
  4496f8:	ret
  4496fc:	cmp	w27, #0x7f3
  449700:	b.eq	4499d0 <ASN1_generate_nconf@plt+0x2b060>  // b.none
  449704:	b.le	449728 <ASN1_generate_nconf@plt+0x2adb8>
  449708:	cmp	w27, #0x7f6
  44970c:	b.eq	4499ac <ASN1_generate_nconf@plt+0x2b03c>  // b.none
  449710:	b.le	449748 <ASN1_generate_nconf@plt+0x2add8>
  449714:	cmp	w27, #0x7f7
  449718:	b.ne	4495b8 <ASN1_generate_nconf@plt+0x2ac48>  // b.any
  44971c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449720:	str	x0, [sp, #184]
  449724:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449728:	cmp	w27, #0x7f0
  44972c:	b.eq	4499c4 <ASN1_generate_nconf@plt+0x2b054>  // b.none
  449730:	b.le	449764 <ASN1_generate_nconf@plt+0x2adf4>
  449734:	cmp	w27, #0x7f1
  449738:	b.eq	4497b0 <ASN1_generate_nconf@plt+0x2ae40>  // b.none
  44973c:	cmp	w27, #0x7f2
  449740:	csinc	w20, w20, wzr, ne  // ne = any
  449744:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449748:	cmp	w27, #0x7f4
  44974c:	b.eq	449994 <ASN1_generate_nconf@plt+0x2b024>  // b.none
  449750:	cmp	w27, #0x7f5
  449754:	b.ne	4495b8 <ASN1_generate_nconf@plt+0x2ac48>  // b.any
  449758:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44975c:	str	x0, [sp, #192]
  449760:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449764:	cmp	w27, #0x5de
  449768:	b.gt	449788 <ASN1_generate_nconf@plt+0x2ae18>
  44976c:	cmp	w27, #0x5dc
  449770:	b.le	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449774:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  449778:	mov	w27, w0
  44977c:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449780:	mov	x20, #0x0                   	// #0
  449784:	b	449628 <ASN1_generate_nconf@plt+0x2acb8>
  449788:	sub	w27, w27, #0x7d1
  44978c:	cmp	w27, #0x1d
  449790:	b.hi	4495b8 <ASN1_generate_nconf@plt+0x2ac48>  // b.pmore
  449794:	mov	x1, x21
  449798:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  44979c:	cbz	w0, 449608 <ASN1_generate_nconf@plt+0x2ac98>
  4497a0:	ldr	w0, [sp, #160]
  4497a4:	add	w0, w0, #0x1
  4497a8:	str	w0, [sp, #160]
  4497ac:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4497b0:	mov	w23, #0x1                   	// #1
  4497b4:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4497b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4497bc:	str	x0, [sp, #224]
  4497c0:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4497c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4497c8:	str	x0, [sp, #96]
  4497cc:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4497d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4497d4:	add	x2, sp, #0x114
  4497d8:	mov	x1, #0x7be                 	// #1982
  4497dc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4497e0:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4497e4:	b	449608 <ASN1_generate_nconf@plt+0x2ac98>
  4497e8:	cbz	x24, 44981c <ASN1_generate_nconf@plt+0x2aeac>
  4497ec:	ldr	x0, [sp, #112]
  4497f0:	cbz	x0, 44a2e0 <ASN1_generate_nconf@plt+0x2b970>
  4497f4:	cbz	x28, 449e6c <ASN1_generate_nconf@plt+0x2b4fc>
  4497f8:	ldr	x1, [sp, #112]
  4497fc:	mov	x0, x28
  449800:	bl	41cf70 <OPENSSL_sk_push@plt>
  449804:	ldr	x0, [sp, #104]
  449808:	cbz	x0, 449e7c <ASN1_generate_nconf@plt+0x2b50c>
  44980c:	ldr	x0, [sp, #104]
  449810:	mov	x1, x24
  449814:	str	xzr, [sp, #112]
  449818:	bl	41cf70 <OPENSSL_sk_push@plt>
  44981c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449820:	mov	x24, x0
  449824:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449828:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  44982c:	add	x1, sp, #0x128
  449830:	bl	45f480 <ASN1_generate_nconf@plt+0x40b10>
  449834:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449838:	b	449608 <ASN1_generate_nconf@plt+0x2ac98>
  44983c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449840:	add	x1, sp, #0x130
  449844:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  449848:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  44984c:	b	449608 <ASN1_generate_nconf@plt+0x2ac98>
  449850:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449854:	str	x0, [sp, #144]
  449858:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  44985c:	ldr	x0, [sp, #112]
  449860:	cbz	x0, 449898 <ASN1_generate_nconf@plt+0x2af28>
  449864:	cbz	x28, 449e5c <ASN1_generate_nconf@plt+0x2b4ec>
  449868:	ldr	x27, [sp, #112]
  44986c:	mov	x0, x28
  449870:	mov	x1, x27
  449874:	bl	41cf70 <OPENSSL_sk_push@plt>
  449878:	ldr	x0, [sp, #104]
  44987c:	cmp	x24, #0x0
  449880:	csel	x24, x24, x27, ne  // ne = any
  449884:	cbz	x0, 449e2c <ASN1_generate_nconf@plt+0x2b4bc>
  449888:	ldr	x0, [sp, #104]
  44988c:	mov	x1, x24
  449890:	mov	x24, #0x0                   	// #0
  449894:	bl	41cf70 <OPENSSL_sk_push@plt>
  449898:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44989c:	str	x0, [sp, #112]
  4498a0:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4498a8:	str	x0, [sp, #200]
  4498ac:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4498b4:	str	x0, [sp, #208]
  4498b8:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498bc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4498c0:	str	x0, [sp, #216]
  4498c4:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498c8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4498cc:	str	x0, [sp, #128]
  4498d0:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498d4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4498d8:	mov	w1, #0x0                   	// #0
  4498dc:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  4498e0:	str	x0, [sp, #120]
  4498e4:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498e8:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  4498ec:	orr	w22, w22, #0x800
  4498f0:	add	x0, x0, #0x2c8
  4498f4:	str	x0, [sp, #176]
  4498f8:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4498fc:	str	wzr, [sp, #152]
  449900:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449904:	mov	w0, #0x1                   	// #1
  449908:	str	w0, [sp, #152]
  44990c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449910:	orr	w22, w22, #0x4
  449914:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449918:	orr	w22, w22, #0x80
  44991c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449920:	orr	w22, w22, #0x200
  449924:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449928:	and	w22, w22, #0xffffffbf
  44992c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449930:	orr	w22, w22, #0x100
  449934:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449938:	orr	w22, w22, #0x2
  44993c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449940:	orr	w22, w22, #0x8
  449944:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449948:	orr	w22, w22, #0x20
  44994c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449950:	orr	w22, w22, #0x10
  449954:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449958:	orr	w22, w22, #0x1
  44995c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449960:	mov	w19, #0x35                  	// #53
  449964:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449968:	mov	w19, #0x24                  	// #36
  44996c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449970:	mov	w19, #0x76                  	// #118
  449974:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449978:	mov	w19, #0x53                  	// #83
  44997c:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  449980:	mov	x0, x26
  449984:	mov	w27, #0x0                   	// #0
  449988:	mov	x20, #0x0                   	// #0
  44998c:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  449990:	b	449628 <ASN1_generate_nconf@plt+0x2acb8>
  449994:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  449998:	add	x2, sp, #0x10c
  44999c:	mov	x1, #0xa                   	// #10
  4499a0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4499a4:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4499a8:	b	449608 <ASN1_generate_nconf@plt+0x2ac98>
  4499ac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4499b0:	add	x2, sp, #0x110
  4499b4:	mov	x1, #0xa                   	// #10
  4499b8:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4499bc:	cbnz	w0, 4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4499c0:	b	449608 <ASN1_generate_nconf@plt+0x2ac98>
  4499c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4499c8:	str	x0, [sp, #232]
  4499cc:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4499d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4499d4:	str	x0, [sp, #168]
  4499d8:	b	4495b8 <ASN1_generate_nconf@plt+0x2ac48>
  4499dc:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4499e0:	mov	w25, w0
  4499e4:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  4499e8:	str	x0, [sp, #240]
  4499ec:	and	w1, w19, #0x40
  4499f0:	str	w1, [sp, #252]
  4499f4:	tbnz	w19, #6, 449aec <ASN1_generate_nconf@plt+0x2b17c>
  4499f8:	ldr	x0, [sp, #104]
  4499fc:	orr	x26, x28, x0
  449a00:	cbnz	x26, 449f38 <ASN1_generate_nconf@plt+0x2b5c8>
  449a04:	cmp	w19, #0x22
  449a08:	b.eq	449e9c <ASN1_generate_nconf@plt+0x2b52c>  // b.none
  449a0c:	cmp	w19, #0x11
  449a10:	b.eq	449f50 <ASN1_generate_nconf@plt+0x2b5e0>  // b.none
  449a14:	cbz	w19, 449600 <ASN1_generate_nconf@plt+0x2ac90>
  449a18:	ldr	x0, [sp, #128]
  449a1c:	add	x2, sp, #0x138
  449a20:	mov	x3, #0x0                   	// #0
  449a24:	mov	x1, #0x0                   	// #0
  449a28:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  449a2c:	cbz	w0, 449f8c <ASN1_generate_nconf@plt+0x2b61c>
  449a30:	and	w22, w22, #0xffffffbf
  449a34:	mov	x28, #0x0                   	// #0
  449a38:	str	xzr, [sp, #104]
  449a3c:	and	w0, w19, #0x20
  449a40:	str	w0, [sp, #128]
  449a44:	mov	w1, w0
  449a48:	tbnz	w19, #4, 449e8c <ASN1_generate_nconf@plt+0x2b51c>
  449a4c:	tbz	w22, #7, 449b4c <ASN1_generate_nconf@plt+0x2b1dc>
  449a50:	mov	w0, #0x2                   	// #2
  449a54:	str	w0, [sp, #272]
  449a58:	cbnz	w1, 449b54 <ASN1_generate_nconf@plt+0x2b1e4>
  449a5c:	mov	w0, #0x2                   	// #2
  449a60:	str	w0, [sp, #268]
  449a64:	cmp	w19, #0x11
  449a68:	b.ne	449b54 <ASN1_generate_nconf@plt+0x2b1e4>  // b.any
  449a6c:	ldr	x0, [sp, #296]
  449a70:	cbz	x0, 44a260 <ASN1_generate_nconf@plt+0x2b8f0>
  449a74:	bl	41b100 <OPENSSL_sk_new_null@plt>
  449a78:	str	x0, [sp, #144]
  449a7c:	mov	x25, x0
  449a80:	cbz	x0, 44a23c <ASN1_generate_nconf@plt+0x2b8cc>
  449a84:	ldr	x26, [sp, #240]
  449a88:	ldr	x0, [x26]
  449a8c:	cbz	x0, 449fe4 <ASN1_generate_nconf@plt+0x2b674>
  449a90:	adrp	x24, 467000 <ASN1_generate_nconf@plt+0x48690>
  449a94:	add	x24, x24, #0x258
  449a98:	b	449aac <ASN1_generate_nconf@plt+0x2b13c>
  449a9c:	mov	x0, x25
  449aa0:	bl	41cf70 <OPENSSL_sk_push@plt>
  449aa4:	ldr	x0, [x26, #8]!
  449aa8:	cbz	x0, 449fe4 <ASN1_generate_nconf@plt+0x2b674>
  449aac:	mov	w1, #0x8005                	// #32773
  449ab0:	mov	x2, x24
  449ab4:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  449ab8:	mov	x1, x0
  449abc:	cbnz	x0, 449a9c <ASN1_generate_nconf@plt+0x2b12c>
  449ac0:	mov	x25, x0
  449ac4:	mov	x20, #0x0                   	// #0
  449ac8:	mov	x26, #0x0                   	// #0
  449acc:	mov	x24, #0x0                   	// #0
  449ad0:	mov	w27, #0x2                   	// #2
  449ad4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449ad8:	str	xzr, [sp, #96]
  449adc:	stp	xzr, xzr, [sp, #128]
  449ae0:	ldr	x0, [x23, #152]
  449ae4:	bl	41e7f0 <ERR_print_errors@plt>
  449ae8:	b	449640 <ASN1_generate_nconf@plt+0x2acd0>
  449aec:	ldr	x0, [sp, #112]
  449af0:	cmp	x24, #0x0
  449af4:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  449af8:	b.eq	449f74 <ASN1_generate_nconf@plt+0x2b604>  // b.none
  449afc:	cbz	x0, 449f1c <ASN1_generate_nconf@plt+0x2b5ac>
  449b00:	cbz	x28, 44a018 <ASN1_generate_nconf@plt+0x2b6a8>
  449b04:	ldr	x1, [sp, #112]
  449b08:	mov	x0, x28
  449b0c:	bl	41cf70 <OPENSSL_sk_push@plt>
  449b10:	ldr	x0, [sp, #104]
  449b14:	cbz	x0, 44a19c <ASN1_generate_nconf@plt+0x2b82c>
  449b18:	ldp	x0, x1, [sp, #104]
  449b1c:	cmp	x24, #0x0
  449b20:	csel	x1, x24, x1, ne  // ne = any
  449b24:	bl	41cf70 <OPENSSL_sk_push@plt>
  449b28:	ldr	x0, [sp, #128]
  449b2c:	add	x2, sp, #0x138
  449b30:	mov	x3, #0x0                   	// #0
  449b34:	mov	x1, #0x0                   	// #0
  449b38:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  449b3c:	cbz	w0, 44a164 <ASN1_generate_nconf@plt+0x2b7f4>
  449b40:	mov	x24, #0x0                   	// #0
  449b44:	str	xzr, [sp, #112]
  449b48:	b	449a3c <ASN1_generate_nconf@plt+0x2b0cc>
  449b4c:	ldr	w0, [sp, #128]
  449b50:	cbz	w0, 449a64 <ASN1_generate_nconf@plt+0x2b0f4>
  449b54:	ldr	x0, [sp, #96]
  449b58:	cbz	x0, 449b78 <ASN1_generate_nconf@plt+0x2b208>
  449b5c:	adrp	x4, 467000 <ASN1_generate_nconf@plt+0x48690>
  449b60:	add	x1, sp, #0x120
  449b64:	add	x4, x4, #0x408
  449b68:	mov	x3, #0x0                   	// #0
  449b6c:	mov	w2, #0x8005                	// #32773
  449b70:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  449b74:	cbz	w0, 44a16c <ASN1_generate_nconf@plt+0x2b7fc>
  449b78:	ldr	x26, [sp, #144]
  449b7c:	cmp	w19, #0x22
  449b80:	cset	w25, eq  // eq = none
  449b84:	cmp	x26, #0x0
  449b88:	csel	w0, w25, wzr, ne  // ne = any
  449b8c:	str	w0, [sp, #240]
  449b90:	cbnz	w0, 449ec4 <ASN1_generate_nconf@plt+0x2b554>
  449b94:	cmp	w19, #0x22
  449b98:	b.eq	44a460 <ASN1_generate_nconf@plt+0x2baf0>  // b.none
  449b9c:	cmp	w19, #0x53
  449ba0:	b.eq	449fc8 <ASN1_generate_nconf@plt+0x2b658>  // b.none
  449ba4:	mov	x24, #0x0                   	// #0
  449ba8:	stp	xzr, xzr, [sp, #136]
  449bac:	ldr	w2, [sp, #268]
  449bb0:	ldr	x0, [sp, #168]
  449bb4:	mov	w1, #0x72                  	// #114
  449bb8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  449bbc:	mov	x25, x0
  449bc0:	cbz	x0, 44a060 <ASN1_generate_nconf@plt+0x2b6f0>
  449bc4:	ldr	w0, [sp, #128]
  449bc8:	cbz	w0, 44a02c <ASN1_generate_nconf@plt+0x2b6bc>
  449bcc:	ldr	w0, [sp, #268]
  449bd0:	mov	w1, #0x8007                	// #32775
  449bd4:	cmp	w0, w1
  449bd8:	b.eq	44a1b0 <ASN1_generate_nconf@plt+0x2b840>  // b.none
  449bdc:	mov	w1, #0x8005                	// #32773
  449be0:	cmp	w0, w1
  449be4:	b.eq	44a26c <ASN1_generate_nconf@plt+0x2b8fc>  // b.none
  449be8:	cmp	w0, #0x4
  449bec:	b.ne	44a034 <ASN1_generate_nconf@plt+0x2b6c4>  // b.any
  449bf0:	mov	x0, x25
  449bf4:	mov	x1, #0x0                   	// #0
  449bf8:	bl	41b340 <d2i_PKCS7_bio@plt>
  449bfc:	str	x0, [sp, #96]
  449c00:	cbz	x0, 44a484 <ASN1_generate_nconf@plt+0x2bb14>
  449c04:	ldr	x26, [sp, #184]
  449c08:	cbz	x26, 449c30 <ASN1_generate_nconf@plt+0x2b2c0>
  449c0c:	ldr	x0, [sp, #280]
  449c10:	bl	41df00 <BIO_free@plt>
  449c14:	mov	x0, x26
  449c18:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449c1c:	add	x1, x1, #0x190
  449c20:	bl	41b1c0 <BIO_new_file@plt>
  449c24:	str	x0, [sp, #128]
  449c28:	str	x0, [sp, #280]
  449c2c:	cbz	x0, 44a4e4 <ASN1_generate_nconf@plt+0x2bb74>
  449c30:	ldr	w2, [sp, #272]
  449c34:	mov	w1, #0x77                  	// #119
  449c38:	ldr	x0, [sp, #192]
  449c3c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  449c40:	str	x0, [sp, #128]
  449c44:	cbz	x0, 44a228 <ASN1_generate_nconf@plt+0x2b8b8>
  449c48:	cmp	w19, #0x24
  449c4c:	b.eq	44a1ec <ASN1_generate_nconf@plt+0x2b87c>  // b.none
  449c50:	cmp	w19, #0x11
  449c54:	b.eq	44a07c <ASN1_generate_nconf@plt+0x2b70c>  // b.none
  449c58:	ldr	w0, [sp, #252]
  449c5c:	cbz	w0, 44a2a0 <ASN1_generate_nconf@plt+0x2b930>
  449c60:	cmp	w19, #0x53
  449c64:	b.eq	44a360 <ASN1_generate_nconf@plt+0x2b9f0>  // b.none
  449c68:	orr	w22, w22, #0x8000
  449c6c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449c70:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  449c74:	add	x1, x1, #0x580
  449c78:	add	x0, x0, #0x440
  449c7c:	mov	w23, #0x0                   	// #0
  449c80:	stp	x1, x0, [sp, #152]
  449c84:	str	x21, [sp, #168]
  449c88:	str	x25, [sp, #184]
  449c8c:	str	w19, [sp, #192]
  449c90:	str	w27, [sp, #224]
  449c94:	ldr	x20, [sp, #96]
  449c98:	ldp	x25, x19, [sp, #104]
  449c9c:	ldr	x21, [sp, #120]
  449ca0:	b	449d34 <ASN1_generate_nconf@plt+0x2b3c4>
  449ca4:	mov	w1, w23
  449ca8:	mov	x0, x28
  449cac:	bl	419630 <OPENSSL_sk_value@plt>
  449cb0:	mov	x19, x0
  449cb4:	mov	w1, w23
  449cb8:	mov	x0, x25
  449cbc:	bl	419630 <OPENSSL_sk_value@plt>
  449cc0:	mov	x27, x0
  449cc4:	ldr	x2, [sp, #152]
  449cc8:	mov	x0, x19
  449ccc:	mov	w1, #0x8005                	// #32773
  449cd0:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  449cd4:	mov	x26, x0
  449cd8:	cbz	x0, 44a288 <ASN1_generate_nconf@plt+0x2b918>
  449cdc:	ldr	w1, [sp, #276]
  449ce0:	mov	x0, x27
  449ce4:	ldr	x5, [sp, #160]
  449ce8:	mov	x4, x21
  449cec:	ldr	x3, [sp, #312]
  449cf0:	mov	w2, #0x0                   	// #0
  449cf4:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  449cf8:	mov	x24, x0
  449cfc:	cbz	x0, 44a288 <ASN1_generate_nconf@plt+0x2b918>
  449d00:	ldr	x3, [sp, #304]
  449d04:	mov	x2, x0
  449d08:	mov	w4, w22
  449d0c:	mov	x1, x26
  449d10:	mov	x0, x20
  449d14:	bl	41d5a0 <PKCS7_sign_add_signer@plt>
  449d18:	cbz	x0, 44a46c <ASN1_generate_nconf@plt+0x2bafc>
  449d1c:	mov	x0, x26
  449d20:	bl	41e260 <X509_free@plt>
  449d24:	mov	x0, x24
  449d28:	add	w23, w23, #0x1
  449d2c:	mov	x24, #0x0                   	// #0
  449d30:	bl	41d9c0 <EVP_PKEY_free@plt>
  449d34:	mov	x0, x28
  449d38:	bl	41dfd0 <OPENSSL_sk_num@plt>
  449d3c:	cmp	w23, w0
  449d40:	b.lt	449ca4 <ASN1_generate_nconf@plt+0x2b334>  // b.tstop
  449d44:	str	x19, [sp, #112]
  449d48:	mov	x20, #0x0                   	// #0
  449d4c:	ldr	w19, [sp, #192]
  449d50:	ldr	w27, [sp, #224]
  449d54:	cmp	w19, #0x53
  449d58:	ldr	x21, [sp, #168]
  449d5c:	ldr	x25, [sp, #184]
  449d60:	b.eq	44a5a4 <ASN1_generate_nconf@plt+0x2bc34>  // b.none
  449d64:	ldr	x0, [sp, #96]
  449d68:	cbz	x0, 44a404 <ASN1_generate_nconf@plt+0x2ba94>
  449d6c:	ldr	w0, [sp, #240]
  449d70:	cbnz	w0, 44a2a8 <ASN1_generate_nconf@plt+0x2b938>
  449d74:	cmp	w19, #0x24
  449d78:	b.ne	44a3d8 <ASN1_generate_nconf@plt+0x2ba68>  // b.any
  449d7c:	ldp	x3, x1, [sp, #280]
  449d80:	mov	w5, w22
  449d84:	ldr	x4, [sp, #128]
  449d88:	mov	x2, x20
  449d8c:	ldr	x19, [sp, #96]
  449d90:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449d94:	mov	x0, x19
  449d98:	bl	419ed0 <PKCS7_verify@plt>
  449d9c:	cbz	w0, 44a570 <ASN1_generate_nconf@plt+0x2bc00>
  449da0:	ldr	x0, [x23, #152]
  449da4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449da8:	add	x1, x1, #0x650
  449dac:	bl	419740 <BIO_printf@plt>
  449db0:	ldr	x1, [sp, #288]
  449db4:	mov	x0, x19
  449db8:	mov	w2, w22
  449dbc:	bl	41a5b0 <PKCS7_get0_signers@plt>
  449dc0:	mov	x19, x0
  449dc4:	ldr	x0, [sp, #112]
  449dc8:	cbz	x0, 449e1c <ASN1_generate_nconf@plt+0x2b4ac>
  449dcc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  449dd0:	add	x1, x1, #0xdd8
  449dd4:	bl	41b1c0 <BIO_new_file@plt>
  449dd8:	mov	x26, x0
  449ddc:	cbz	x0, 44a554 <ASN1_generate_nconf@plt+0x2bbe4>
  449de0:	mov	w22, #0x0                   	// #0
  449de4:	b	449e04 <ASN1_generate_nconf@plt+0x2b494>
  449de8:	mov	w1, w22
  449dec:	mov	x0, x19
  449df0:	bl	419630 <OPENSSL_sk_value@plt>
  449df4:	add	w22, w22, #0x1
  449df8:	mov	x1, x0
  449dfc:	mov	x0, x26
  449e00:	bl	41ab80 <PEM_write_bio_X509@plt>
  449e04:	mov	x0, x19
  449e08:	bl	41dfd0 <OPENSSL_sk_num@plt>
  449e0c:	cmp	w22, w0
  449e10:	b.lt	449de8 <ASN1_generate_nconf@plt+0x2b478>  // b.tstop
  449e14:	mov	x0, x26
  449e18:	bl	41df00 <BIO_free@plt>
  449e1c:	mov	x0, x19
  449e20:	mov	x26, #0x0                   	// #0
  449e24:	bl	41ddd0 <OPENSSL_sk_free@plt>
  449e28:	b	449640 <ASN1_generate_nconf@plt+0x2acd0>
  449e2c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  449e30:	str	x0, [sp, #104]
  449e34:	cbnz	x0, 449888 <ASN1_generate_nconf@plt+0x2af18>
  449e38:	mov	x20, #0x0                   	// #0
  449e3c:	mov	x26, #0x0                   	// #0
  449e40:	mov	x24, #0x0                   	// #0
  449e44:	mov	x25, #0x0                   	// #0
  449e48:	mov	w27, #0x0                   	// #0
  449e4c:	str	xzr, [sp, #96]
  449e50:	stp	xzr, xzr, [sp, #128]
  449e54:	str	xzr, [sp, #144]
  449e58:	b	449640 <ASN1_generate_nconf@plt+0x2acd0>
  449e5c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  449e60:	mov	x28, x0
  449e64:	cbnz	x0, 449868 <ASN1_generate_nconf@plt+0x2aef8>
  449e68:	b	449e38 <ASN1_generate_nconf@plt+0x2b4c8>
  449e6c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  449e70:	mov	x28, x0
  449e74:	cbnz	x0, 4497f8 <ASN1_generate_nconf@plt+0x2ae88>
  449e78:	b	449e38 <ASN1_generate_nconf@plt+0x2b4c8>
  449e7c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  449e80:	str	x0, [sp, #104]
  449e84:	cbnz	x0, 44980c <ASN1_generate_nconf@plt+0x2ae9c>
  449e88:	b	449e38 <ASN1_generate_nconf@plt+0x2b4c8>
  449e8c:	ldr	w0, [sp, #128]
  449e90:	cbnz	w0, 449b54 <ASN1_generate_nconf@plt+0x2b1e4>
  449e94:	tbz	w22, #7, 449a64 <ASN1_generate_nconf@plt+0x2b0f4>
  449e98:	b	449a5c <ASN1_generate_nconf@plt+0x2b0ec>
  449e9c:	ldr	x0, [sp, #144]
  449ea0:	orr	x28, x24, x0
  449ea4:	cbnz	x28, 449a18 <ASN1_generate_nconf@plt+0x2b0a8>
  449ea8:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449eac:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449eb0:	add	x1, x1, #0x348
  449eb4:	str	xzr, [sp, #104]
  449eb8:	ldr	x0, [x23, #152]
  449ebc:	bl	419740 <BIO_printf@plt>
  449ec0:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  449ec4:	mov	x0, x26
  449ec8:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  449ecc:	mov	w1, #0x8005                	// #32773
  449ed0:	add	x2, x2, #0x258
  449ed4:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  449ed8:	str	x0, [sp, #136]
  449edc:	cmp	x24, #0x0
  449ee0:	csel	x24, x24, x26, ne  // ne = any
  449ee4:	cbz	x0, 44a430 <ASN1_generate_nconf@plt+0x2bac0>
  449ee8:	ldr	w1, [sp, #276]
  449eec:	mov	x0, x24
  449ef0:	ldr	x4, [sp, #120]
  449ef4:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  449ef8:	ldr	x3, [sp, #312]
  449efc:	add	x5, x5, #0x440
  449f00:	mov	w2, #0x0                   	// #0
  449f04:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  449f08:	mov	x24, x0
  449f0c:	cbz	x0, 44a2fc <ASN1_generate_nconf@plt+0x2b98c>
  449f10:	str	xzr, [sp, #144]
  449f14:	str	w25, [sp, #240]
  449f18:	b	449bac <ASN1_generate_nconf@plt+0x2b23c>
  449f1c:	cbnz	x28, 449b28 <ASN1_generate_nconf@plt+0x2b1b8>
  449f20:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449f24:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449f28:	add	x1, x1, #0x320
  449f2c:	ldr	x0, [x23, #152]
  449f30:	bl	419740 <BIO_printf@plt>
  449f34:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  449f38:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449f3c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449f40:	add	x1, x1, #0x2f8
  449f44:	ldr	x0, [x23, #152]
  449f48:	bl	41a980 <BIO_puts@plt>
  449f4c:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  449f50:	cbnz	w25, 449a18 <ASN1_generate_nconf@plt+0x2b0a8>
  449f54:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449f58:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449f5c:	mov	x28, #0x0                   	// #0
  449f60:	add	x1, x1, #0x378
  449f64:	ldr	x0, [x23, #152]
  449f68:	str	xzr, [sp, #104]
  449f6c:	bl	419740 <BIO_printf@plt>
  449f70:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  449f74:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449f78:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  449f7c:	add	x1, x1, #0x238
  449f80:	ldr	x0, [x23, #152]
  449f84:	bl	41a980 <BIO_puts@plt>
  449f88:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  449f8c:	str	xzr, [sp, #104]
  449f90:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  449f94:	mov	x28, x26
  449f98:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  449f9c:	mov	x20, #0x0                   	// #0
  449fa0:	ldr	x0, [x0, #152]
  449fa4:	add	x1, x1, #0x580
  449fa8:	mov	x26, #0x0                   	// #0
  449fac:	mov	x24, #0x0                   	// #0
  449fb0:	mov	x25, #0x0                   	// #0
  449fb4:	str	xzr, [sp, #96]
  449fb8:	stp	xzr, xzr, [sp, #136]
  449fbc:	bl	419740 <BIO_printf@plt>
  449fc0:	str	xzr, [sp, #128]
  449fc4:	b	449640 <ASN1_generate_nconf@plt+0x2acd0>
  449fc8:	str	xzr, [sp, #136]
  449fcc:	cbnz	x24, 449ee8 <ASN1_generate_nconf@plt+0x2b578>
  449fd0:	ldr	x0, [sp, #112]
  449fd4:	cbnz	x0, 44a5ec <ASN1_generate_nconf@plt+0x2bc7c>
  449fd8:	mov	x24, x0
  449fdc:	stp	x0, xzr, [sp, #136]
  449fe0:	b	449bac <ASN1_generate_nconf@plt+0x2b23c>
  449fe4:	ldr	x0, [sp, #96]
  449fe8:	cbz	x0, 44a1c4 <ASN1_generate_nconf@plt+0x2b854>
  449fec:	adrp	x4, 467000 <ASN1_generate_nconf@plt+0x48690>
  449ff0:	add	x1, sp, #0x120
  449ff4:	add	x4, x4, #0x408
  449ff8:	mov	x3, #0x0                   	// #0
  449ffc:	mov	w2, #0x8005                	// #32773
  44a000:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  44a004:	cbz	w0, 44a170 <ASN1_generate_nconf@plt+0x2b800>
  44a008:	mov	x24, #0x0                   	// #0
  44a00c:	str	xzr, [sp, #136]
  44a010:	str	wzr, [sp, #240]
  44a014:	b	449bac <ASN1_generate_nconf@plt+0x2b23c>
  44a018:	bl	41b100 <OPENSSL_sk_new_null@plt>
  44a01c:	mov	x28, x0
  44a020:	cbnz	x0, 449b04 <ASN1_generate_nconf@plt+0x2b194>
  44a024:	mov	x20, #0x0                   	// #0
  44a028:	b	449628 <ASN1_generate_nconf@plt+0x2acb8>
  44a02c:	str	xzr, [sp, #96]
  44a030:	b	449c30 <ASN1_generate_nconf@plt+0x2b2c0>
  44a034:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a038:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44a03c:	mov	w27, #0x2                   	// #2
  44a040:	add	x1, x1, #0xb0
  44a044:	ldr	x0, [x23, #152]
  44a048:	mov	x20, #0x0                   	// #0
  44a04c:	mov	x26, #0x0                   	// #0
  44a050:	str	xzr, [sp, #96]
  44a054:	str	xzr, [sp, #128]
  44a058:	bl	419740 <BIO_printf@plt>
  44a05c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a060:	mov	x20, #0x0                   	// #0
  44a064:	mov	x26, #0x0                   	// #0
  44a068:	mov	w27, #0x2                   	// #2
  44a06c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a070:	str	xzr, [sp, #96]
  44a074:	str	xzr, [sp, #128]
  44a078:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a07c:	ldr	w0, [sp, #152]
  44a080:	mov	x1, x25
  44a084:	ldr	x2, [sp, #296]
  44a088:	orr	w22, w22, w0, lsl #12
  44a08c:	ldr	x0, [sp, #144]
  44a090:	mov	w3, w22
  44a094:	bl	41b820 <PKCS7_encrypt@plt>
  44a098:	str	x0, [sp, #96]
  44a09c:	ldr	x0, [sp, #96]
  44a0a0:	cbz	x0, 44a408 <ASN1_generate_nconf@plt+0x2ba98>
  44a0a4:	mov	x20, #0x0                   	// #0
  44a0a8:	ldr	x0, [sp, #216]
  44a0ac:	cbz	x0, 44a0c8 <ASN1_generate_nconf@plt+0x2b758>
  44a0b0:	mov	x2, x0
  44a0b4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a0b8:	ldr	x0, [sp, #128]
  44a0bc:	add	x1, x1, #0x758
  44a0c0:	ldr	x3, [sp, #176]
  44a0c4:	bl	419740 <BIO_printf@plt>
  44a0c8:	ldr	x0, [sp, #208]
  44a0cc:	cbz	x0, 44a0e8 <ASN1_generate_nconf@plt+0x2b778>
  44a0d0:	mov	x2, x0
  44a0d4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a0d8:	ldr	x0, [sp, #128]
  44a0dc:	add	x1, x1, #0x768
  44a0e0:	ldr	x3, [sp, #176]
  44a0e4:	bl	419740 <BIO_printf@plt>
  44a0e8:	ldr	x0, [sp, #200]
  44a0ec:	cbz	x0, 44a108 <ASN1_generate_nconf@plt+0x2b798>
  44a0f0:	mov	x2, x0
  44a0f4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a0f8:	ldr	x0, [sp, #128]
  44a0fc:	add	x1, x1, #0x778
  44a100:	ldr	x3, [sp, #176]
  44a104:	bl	419740 <BIO_printf@plt>
  44a108:	ldr	w0, [sp, #272]
  44a10c:	mov	w1, #0x8007                	// #32775
  44a110:	cmp	w0, w1
  44a114:	b.eq	44a320 <ASN1_generate_nconf@plt+0x2b9b0>  // b.none
  44a118:	mov	w1, #0x8005                	// #32773
  44a11c:	cmp	w0, w1
  44a120:	b.eq	44a53c <ASN1_generate_nconf@plt+0x2bbcc>  // b.none
  44a124:	cmp	w0, #0x4
  44a128:	b.ne	44a340 <ASN1_generate_nconf@plt+0x2b9d0>  // b.any
  44a12c:	ldr	x1, [sp, #96]
  44a130:	mov	w3, w22
  44a134:	ldr	x0, [sp, #128]
  44a138:	mov	x2, x25
  44a13c:	bl	41d040 <i2d_PKCS7_bio_stream@plt>
  44a140:	mov	x26, #0x0                   	// #0
  44a144:	cbnz	w0, 449640 <ASN1_generate_nconf@plt+0x2acd0>
  44a148:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a14c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  44a150:	mov	w27, #0x3                   	// #3
  44a154:	add	x1, x1, #0x348
  44a158:	ldr	x0, [x23, #152]
  44a15c:	bl	419740 <BIO_printf@plt>
  44a160:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a164:	mov	x26, x28
  44a168:	b	449f90 <ASN1_generate_nconf@plt+0x2b620>
  44a16c:	str	xzr, [sp, #144]
  44a170:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a174:	mov	w27, #0x2                   	// #2
  44a178:	mov	x20, #0x0                   	// #0
  44a17c:	mov	x26, #0x0                   	// #0
  44a180:	ldr	x0, [x23, #152]
  44a184:	mov	x24, #0x0                   	// #0
  44a188:	mov	x25, #0x0                   	// #0
  44a18c:	str	xzr, [sp, #96]
  44a190:	stp	xzr, xzr, [sp, #128]
  44a194:	bl	41e7f0 <ERR_print_errors@plt>
  44a198:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a19c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  44a1a0:	str	x0, [sp, #104]
  44a1a4:	cbnz	x0, 449b18 <ASN1_generate_nconf@plt+0x2b1a8>
  44a1a8:	mov	x20, #0x0                   	// #0
  44a1ac:	b	449628 <ASN1_generate_nconf@plt+0x2acb8>
  44a1b0:	add	x1, sp, #0x118
  44a1b4:	mov	x0, x25
  44a1b8:	bl	41da50 <SMIME_read_PKCS7@plt>
  44a1bc:	str	x0, [sp, #96]
  44a1c0:	b	449c00 <ASN1_generate_nconf@plt+0x2b290>
  44a1c4:	ldr	w2, [sp, #268]
  44a1c8:	mov	w1, #0x72                  	// #114
  44a1cc:	ldr	x0, [sp, #168]
  44a1d0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  44a1d4:	mov	x25, x0
  44a1d8:	cbz	x0, 44a50c <ASN1_generate_nconf@plt+0x2bb9c>
  44a1dc:	mov	x24, #0x0                   	// #0
  44a1e0:	str	xzr, [sp, #136]
  44a1e4:	str	wzr, [sp, #240]
  44a1e8:	b	449c30 <ASN1_generate_nconf@plt+0x2b2c0>
  44a1ec:	ldp	x0, x1, [sp, #224]
  44a1f0:	mov	w3, w20
  44a1f4:	mov	w2, w23
  44a1f8:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  44a1fc:	mov	x20, x0
  44a200:	cbz	x0, 44a4ac <ASN1_generate_nconf@plt+0x2bb3c>
  44a204:	adrp	x1, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44a208:	add	x1, x1, #0x498
  44a20c:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  44a210:	ldr	w0, [sp, #160]
  44a214:	cbz	w0, 449d64 <ASN1_generate_nconf@plt+0x2b3f4>
  44a218:	mov	x1, x21
  44a21c:	mov	x0, x20
  44a220:	bl	41df70 <X509_STORE_set1_param@plt>
  44a224:	b	449d64 <ASN1_generate_nconf@plt+0x2b3f4>
  44a228:	mov	x20, #0x0                   	// #0
  44a22c:	mov	x26, #0x0                   	// #0
  44a230:	mov	w27, #0x2                   	// #2
  44a234:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a238:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a23c:	mov	x20, #0x0                   	// #0
  44a240:	mov	x26, #0x0                   	// #0
  44a244:	mov	x24, #0x0                   	// #0
  44a248:	mov	x25, #0x0                   	// #0
  44a24c:	mov	w27, #0x2                   	// #2
  44a250:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a254:	str	xzr, [sp, #96]
  44a258:	stp	xzr, xzr, [sp, #128]
  44a25c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a260:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  44a264:	str	x0, [sp, #296]
  44a268:	b	449a74 <ASN1_generate_nconf@plt+0x2b104>
  44a26c:	mov	x0, x25
  44a270:	mov	x3, #0x0                   	// #0
  44a274:	mov	x2, #0x0                   	// #0
  44a278:	mov	x1, #0x0                   	// #0
  44a27c:	bl	41af40 <PEM_read_bio_PKCS7@plt>
  44a280:	str	x0, [sp, #96]
  44a284:	b	449c00 <ASN1_generate_nconf@plt+0x2b290>
  44a288:	mov	x20, #0x0                   	// #0
  44a28c:	mov	w27, #0x3                   	// #3
  44a290:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a294:	ldr	x21, [sp, #168]
  44a298:	ldr	x25, [sp, #184]
  44a29c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a2a0:	mov	x20, #0x0                   	// #0
  44a2a4:	b	449d64 <ASN1_generate_nconf@plt+0x2b3f4>
  44a2a8:	ldp	x3, x2, [sp, #128]
  44a2ac:	mov	w4, w22
  44a2b0:	ldr	x0, [sp, #96]
  44a2b4:	mov	x1, x24
  44a2b8:	mov	x26, #0x0                   	// #0
  44a2bc:	bl	41a4a0 <PKCS7_decrypt@plt>
  44a2c0:	cbnz	w0, 449640 <ASN1_generate_nconf@plt+0x2acd0>
  44a2c4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a2c8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44a2cc:	mov	w27, #0x4                   	// #4
  44a2d0:	add	x1, x1, #0x100
  44a2d4:	ldr	x0, [x23, #152]
  44a2d8:	bl	419740 <BIO_printf@plt>
  44a2dc:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a2e0:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a2e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44a2e8:	ldr	x2, [sp, #136]
  44a2ec:	add	x1, x1, #0x88
  44a2f0:	ldr	x0, [x23, #152]
  44a2f4:	bl	419740 <BIO_printf@plt>
  44a2f8:	b	44960c <ASN1_generate_nconf@plt+0x2ac9c>
  44a2fc:	mov	x20, #0x0                   	// #0
  44a300:	mov	x26, #0x0                   	// #0
  44a304:	mov	x25, #0x0                   	// #0
  44a308:	mov	w27, #0x2                   	// #2
  44a30c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a310:	str	xzr, [sp, #96]
  44a314:	str	xzr, [sp, #128]
  44a318:	str	xzr, [sp, #144]
  44a31c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a320:	cmp	w19, #0x76
  44a324:	b.eq	44a58c <ASN1_generate_nconf@plt+0x2bc1c>  // b.none
  44a328:	ldr	x1, [sp, #96]
  44a32c:	mov	w3, w22
  44a330:	ldr	x0, [sp, #128]
  44a334:	mov	x2, x25
  44a338:	bl	41a660 <SMIME_write_PKCS7@plt>
  44a33c:	b	44a140 <ASN1_generate_nconf@plt+0x2b7d0>
  44a340:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a344:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44a348:	mov	w27, #0x4                   	// #4
  44a34c:	add	x1, x1, #0x128
  44a350:	ldr	x0, [x23, #152]
  44a354:	mov	x26, #0x0                   	// #0
  44a358:	bl	419740 <BIO_printf@plt>
  44a35c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a360:	tbz	w22, #6, 44a3f4 <ASN1_generate_nconf@plt+0x2ba84>
  44a364:	ldr	w1, [sp, #272]
  44a368:	mov	w0, #0x8007                	// #32775
  44a36c:	cmp	w1, w0
  44a370:	b.eq	44a3fc <ASN1_generate_nconf@plt+0x2ba8c>  // b.none
  44a374:	ldr	x2, [sp, #288]
  44a378:	orr	w20, w22, #0x4000
  44a37c:	mov	w4, w20
  44a380:	mov	x3, x25
  44a384:	mov	x1, #0x0                   	// #0
  44a388:	mov	x0, #0x0                   	// #0
  44a38c:	bl	41d100 <PKCS7_sign@plt>
  44a390:	str	x0, [sp, #96]
  44a394:	cbz	x0, 44a528 <ASN1_generate_nconf@plt+0x2bbb8>
  44a398:	tbz	w22, #1, 44a3d0 <ASN1_generate_nconf@plt+0x2ba60>
  44a39c:	mov	w22, #0x0                   	// #0
  44a3a0:	b	44a3c0 <ASN1_generate_nconf@plt+0x2ba50>
  44a3a4:	ldr	x0, [sp, #288]
  44a3a8:	mov	w1, w22
  44a3ac:	add	w22, w22, #0x1
  44a3b0:	bl	419630 <OPENSSL_sk_value@plt>
  44a3b4:	mov	x1, x0
  44a3b8:	ldr	x0, [sp, #96]
  44a3bc:	bl	41b630 <PKCS7_add_certificate@plt>
  44a3c0:	ldr	x0, [sp, #288]
  44a3c4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  44a3c8:	cmp	w22, w0
  44a3cc:	b.lt	44a3a4 <ASN1_generate_nconf@plt+0x2ba34>  // b.tstop
  44a3d0:	mov	w22, w20
  44a3d4:	b	449c6c <ASN1_generate_nconf@plt+0x2b2fc>
  44a3d8:	cmp	w19, #0x35
  44a3dc:	b.ne	44a0a8 <ASN1_generate_nconf@plt+0x2b738>  // b.any
  44a3e0:	ldr	x1, [sp, #96]
  44a3e4:	mov	x26, #0x0                   	// #0
  44a3e8:	ldr	x0, [sp, #128]
  44a3ec:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  44a3f0:	b	449640 <ASN1_generate_nconf@plt+0x2acd0>
  44a3f4:	ldr	w0, [sp, #152]
  44a3f8:	cbz	w0, 44a374 <ASN1_generate_nconf@plt+0x2ba04>
  44a3fc:	orr	w22, w22, #0x1000
  44a400:	b	44a374 <ASN1_generate_nconf@plt+0x2ba04>
  44a404:	str	x20, [sp, #96]
  44a408:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a40c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44a410:	mov	w27, #0x3                   	// #3
  44a414:	add	x1, x1, #0xd8
  44a418:	ldr	x0, [x23, #152]
  44a41c:	mov	x26, #0x0                   	// #0
  44a420:	ldr	x20, [sp, #96]
  44a424:	str	xzr, [sp, #96]
  44a428:	bl	419740 <BIO_printf@plt>
  44a42c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a430:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a434:	mov	x20, #0x0                   	// #0
  44a438:	mov	x26, #0x0                   	// #0
  44a43c:	mov	x24, #0x0                   	// #0
  44a440:	ldr	x0, [x23, #152]
  44a444:	mov	x25, #0x0                   	// #0
  44a448:	mov	w27, #0x2                   	// #2
  44a44c:	str	xzr, [sp, #96]
  44a450:	str	xzr, [sp, #128]
  44a454:	str	xzr, [sp, #144]
  44a458:	bl	41e7f0 <ERR_print_errors@plt>
  44a45c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a460:	cbz	x24, 44a4bc <ASN1_generate_nconf@plt+0x2bb4c>
  44a464:	str	xzr, [sp, #136]
  44a468:	b	449ee8 <ASN1_generate_nconf@plt+0x2b578>
  44a46c:	mov	x20, x0
  44a470:	mov	w27, #0x3                   	// #3
  44a474:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a478:	ldr	x21, [sp, #168]
  44a47c:	ldr	x25, [sp, #184]
  44a480:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a484:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a488:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a48c:	mov	x20, #0x0                   	// #0
  44a490:	add	x1, x1, #0x478
  44a494:	ldr	x0, [x23, #152]
  44a498:	mov	x26, #0x0                   	// #0
  44a49c:	mov	w27, #0x2                   	// #2
  44a4a0:	str	xzr, [sp, #128]
  44a4a4:	bl	419740 <BIO_printf@plt>
  44a4a8:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a4ac:	mov	x26, #0x0                   	// #0
  44a4b0:	mov	w27, #0x2                   	// #2
  44a4b4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a4b8:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a4bc:	ldr	w2, [sp, #268]
  44a4c0:	mov	w1, #0x72                  	// #114
  44a4c4:	ldr	x0, [sp, #168]
  44a4c8:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  44a4cc:	mov	x25, x0
  44a4d0:	cbz	x0, 44a5cc <ASN1_generate_nconf@plt+0x2bc5c>
  44a4d4:	mov	w0, #0x1                   	// #1
  44a4d8:	stp	xzr, xzr, [sp, #136]
  44a4dc:	str	w0, [sp, #240]
  44a4e0:	b	449bcc <ASN1_generate_nconf@plt+0x2b25c>
  44a4e4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a4e8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a4ec:	ldr	x2, [sp, #184]
  44a4f0:	add	x1, x1, #0x498
  44a4f4:	ldr	x0, [x23, #152]
  44a4f8:	mov	x20, #0x0                   	// #0
  44a4fc:	mov	x26, #0x0                   	// #0
  44a500:	mov	w27, #0x2                   	// #2
  44a504:	bl	419740 <BIO_printf@plt>
  44a508:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a50c:	mov	x20, #0x0                   	// #0
  44a510:	mov	x26, #0x0                   	// #0
  44a514:	mov	x24, #0x0                   	// #0
  44a518:	mov	w27, #0x2                   	// #2
  44a51c:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a520:	stp	xzr, xzr, [sp, #128]
  44a524:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a528:	mov	x20, #0x0                   	// #0
  44a52c:	mov	x26, #0x0                   	// #0
  44a530:	mov	w27, #0x3                   	// #3
  44a534:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a538:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a53c:	ldr	x1, [sp, #96]
  44a540:	mov	w3, w22
  44a544:	ldr	x0, [sp, #128]
  44a548:	mov	x2, x25
  44a54c:	bl	41d4a0 <PEM_write_bio_PKCS7_stream@plt>
  44a550:	b	44a140 <ASN1_generate_nconf@plt+0x2b7d0>
  44a554:	ldr	x0, [x23, #152]
  44a558:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a55c:	ldr	x2, [sp, #112]
  44a560:	add	x1, x1, #0x688
  44a564:	mov	w27, #0x5                   	// #5
  44a568:	bl	419740 <BIO_printf@plt>
  44a56c:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a570:	ldr	x0, [x23, #152]
  44a574:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  44a578:	mov	w27, #0x4                   	// #4
  44a57c:	add	x1, x1, #0x670
  44a580:	mov	x26, #0x0                   	// #0
  44a584:	bl	419740 <BIO_printf@plt>
  44a588:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a58c:	ldr	x1, [sp, #96]
  44a590:	mov	w3, w22
  44a594:	ldr	x0, [sp, #128]
  44a598:	ldr	x2, [sp, #280]
  44a59c:	bl	41a660 <SMIME_write_PKCS7@plt>
  44a5a0:	b	44a140 <ASN1_generate_nconf@plt+0x2b7d0>
  44a5a4:	tbnz	w22, #12, 44a09c <ASN1_generate_nconf@plt+0x2b72c>
  44a5a8:	ldr	x0, [sp, #96]
  44a5ac:	mov	w2, w22
  44a5b0:	mov	x1, x25
  44a5b4:	bl	41e480 <PKCS7_final@plt>
  44a5b8:	cbnz	w0, 44a09c <ASN1_generate_nconf@plt+0x2b72c>
  44a5bc:	mov	w27, #0x3                   	// #3
  44a5c0:	mov	x26, #0x0                   	// #0
  44a5c4:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a5c8:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a5cc:	mov	x20, #0x0                   	// #0
  44a5d0:	mov	x26, #0x0                   	// #0
  44a5d4:	mov	w27, #0x2                   	// #2
  44a5d8:	adrp	x23, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a5dc:	str	xzr, [sp, #96]
  44a5e0:	stp	xzr, xzr, [sp, #128]
  44a5e4:	str	xzr, [sp, #144]
  44a5e8:	b	449ae0 <ASN1_generate_nconf@plt+0x2b170>
  44a5ec:	str	x24, [sp, #136]
  44a5f0:	mov	x24, x0
  44a5f4:	b	449ee8 <ASN1_generate_nconf@plt+0x2b578>
  44a5f8:	stp	x29, x30, [sp, #-16]!
  44a5fc:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44a600:	mov	w0, #0xe                   	// #14
  44a604:	mov	x29, sp
  44a608:	add	x1, x1, #0x5f8
  44a60c:	bl	41bf30 <signal@plt>
  44a610:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a614:	ldp	x29, x30, [sp], #16
  44a618:	str	wzr, [x0, #2768]
  44a61c:	ret
  44a620:	stp	x29, x30, [sp, #-64]!
  44a624:	mov	x29, sp
  44a628:	stp	x19, x20, [sp, #16]
  44a62c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a630:	ldr	w19, [x20, #2768]
  44a634:	ldr	x0, [x0]
  44a638:	stp	x21, x22, [sp, #32]
  44a63c:	ldr	x22, [x0, #16]
  44a640:	cbz	w19, 44a68c <ASN1_generate_nconf@plt+0x2bd1c>
  44a644:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a648:	add	x20, x20, #0xad0
  44a64c:	add	x21, x21, #0xfd0
  44a650:	mov	w19, #0x0                   	// #0
  44a654:	str	x23, [sp, #48]
  44a658:	mov	w23, #0x7fffffff            	// #2147483647
  44a65c:	b	44a664 <ASN1_generate_nconf@plt+0x2bcf4>
  44a660:	b.eq	44a688 <ASN1_generate_nconf@plt+0x2bd18>  // b.none
  44a664:	ldr	w2, [x20, #4]
  44a668:	mov	x0, x22
  44a66c:	ldr	x1, [x21]
  44a670:	add	w19, w19, #0x1
  44a674:	ldr	w1, [x1, x2, lsl #2]
  44a678:	bl	41d790 <RAND_bytes@plt>
  44a67c:	ldr	w0, [x20]
  44a680:	cmp	w19, w23
  44a684:	cbnz	w0, 44a660 <ASN1_generate_nconf@plt+0x2bcf0>
  44a688:	ldr	x23, [sp, #48]
  44a68c:	mov	w0, w19
  44a690:	ldp	x19, x20, [sp, #16]
  44a694:	ldp	x21, x22, [sp, #32]
  44a698:	ldp	x29, x30, [sp], #64
  44a69c:	ret
  44a6a0:	stp	x29, x30, [sp, #-64]!
  44a6a4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a6a8:	mov	x29, sp
  44a6ac:	stp	x21, x22, [sp, #32]
  44a6b0:	add	x21, x1, #0xad0
  44a6b4:	stp	x19, x20, [sp, #16]
  44a6b8:	ldr	w19, [x1, #2768]
  44a6bc:	ldr	x1, [x0]
  44a6c0:	stp	x23, x24, [sp, #48]
  44a6c4:	ldr	w0, [x21, #4]
  44a6c8:	add	x20, x0, #0x45
  44a6cc:	add	x0, x1, x0, lsl #3
  44a6d0:	add	x20, x1, x20, lsl #3
  44a6d4:	ldr	x23, [x1, #536]
  44a6d8:	ldr	x22, [x0, #328]
  44a6dc:	cbz	w19, 44a710 <ASN1_generate_nconf@plt+0x2bda0>
  44a6e0:	mov	w19, #0x0                   	// #0
  44a6e4:	mov	w24, #0x7fffffff            	// #2147483647
  44a6e8:	b	44a6f0 <ASN1_generate_nconf@plt+0x2bd80>
  44a6ec:	b.eq	44a710 <ASN1_generate_nconf@plt+0x2bda0>  // b.none
  44a6f0:	mov	x2, x20
  44a6f4:	mov	x1, x23
  44a6f8:	mov	x0, x22
  44a6fc:	bl	41b6b0 <EVP_PKEY_derive@plt>
  44a700:	ldr	w0, [x21]
  44a704:	add	w19, w19, #0x1
  44a708:	cmp	w19, w24
  44a70c:	cbnz	w0, 44a6ec <ASN1_generate_nconf@plt+0x2bd7c>
  44a710:	mov	w0, w19
  44a714:	ldp	x19, x20, [sp, #16]
  44a718:	ldp	x21, x22, [sp, #32]
  44a71c:	ldp	x23, x24, [sp, #48]
  44a720:	ldp	x29, x30, [sp], #64
  44a724:	ret
  44a728:	stp	x29, x30, [sp, #-128]!
  44a72c:	mov	x29, sp
  44a730:	stp	x19, x20, [sp, #16]
  44a734:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a738:	ldr	w19, [x20, #2768]
  44a73c:	ldr	x0, [x0]
  44a740:	stp	x21, x22, [sp, #32]
  44a744:	ldr	x22, [x0, #16]
  44a748:	cbz	w19, 44a7ac <ASN1_generate_nconf@plt+0x2be3c>
  44a74c:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a750:	add	x20, x20, #0xad0
  44a754:	add	x21, x21, #0xfd0
  44a758:	mov	w19, #0x0                   	// #0
  44a75c:	str	x23, [sp, #48]
  44a760:	mov	w23, #0x7fffffff            	// #2147483647
  44a764:	b	44a778 <ASN1_generate_nconf@plt+0x2be08>
  44a768:	ldr	w0, [x20]
  44a76c:	cmp	w19, w23
  44a770:	cbz	w0, 44a7c0 <ASN1_generate_nconf@plt+0x2be50>
  44a774:	b.eq	44a7c0 <ASN1_generate_nconf@plt+0x2be50>  // b.none
  44a778:	ldr	w1, [x20, #4]
  44a77c:	add	x2, sp, #0x40
  44a780:	ldr	x0, [x21]
  44a784:	add	w19, w19, #0x1
  44a788:	ldr	x4, [x20, #8]
  44a78c:	mov	x5, #0x0                   	// #0
  44a790:	ldrsw	x1, [x0, x1, lsl #2]
  44a794:	mov	x3, #0x0                   	// #0
  44a798:	mov	x0, x22
  44a79c:	bl	41c2c0 <EVP_Digest@plt>
  44a7a0:	cbnz	w0, 44a768 <ASN1_generate_nconf@plt+0x2bdf8>
  44a7a4:	ldr	x23, [sp, #48]
  44a7a8:	mov	w19, #0xffffffff            	// #-1
  44a7ac:	mov	w0, w19
  44a7b0:	ldp	x19, x20, [sp, #16]
  44a7b4:	ldp	x21, x22, [sp, #32]
  44a7b8:	ldp	x29, x30, [sp], #128
  44a7bc:	ret
  44a7c0:	mov	w0, w19
  44a7c4:	ldp	x19, x20, [sp, #16]
  44a7c8:	ldp	x21, x22, [sp, #32]
  44a7cc:	ldr	x23, [sp, #48]
  44a7d0:	ldp	x29, x30, [sp], #128
  44a7d4:	ret
  44a7d8:	stp	x29, x30, [sp, #-144]!
  44a7dc:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a7e0:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  44a7e4:	mov	x29, sp
  44a7e8:	stp	x23, x24, [sp, #48]
  44a7ec:	add	x23, x1, #0xad0
  44a7f0:	ldrh	w2, [x2, #512]
  44a7f4:	ldr	x0, [x0]
  44a7f8:	stp	x19, x20, [sp, #16]
  44a7fc:	ldr	w20, [x23, #16]
  44a800:	mov	x4, #0xcc                  	// #204
  44a804:	mov	x5, #0x0                   	// #0
  44a808:	stp	x21, x22, [sp, #32]
  44a80c:	strh	w2, [sp, #112]
  44a810:	stur	xzr, [sp, #114]
  44a814:	stp	x4, x5, [sp, #128]
  44a818:	ldr	x21, [x0, #16]
  44a81c:	strh	wzr, [sp, #122]
  44a820:	strb	wzr, [sp, #124]
  44a824:	ldr	x19, [x0, #744]
  44a828:	cbnz	w20, 44a8f0 <ASN1_generate_nconf@plt+0x2bf80>
  44a82c:	ldr	w0, [x1, #2768]
  44a830:	cbz	w0, 44a8d8 <ASN1_generate_nconf@plt+0x2bf68>
  44a834:	adrp	x24, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a838:	add	x22, sp, #0x6c
  44a83c:	add	x24, x24, #0xfd0
  44a840:	stp	x25, x26, [sp, #64]
  44a844:	add	x25, sp, #0x70
  44a848:	mov	w26, #0x7fffffff            	// #2147483647
  44a84c:	str	x27, [sp, #80]
  44a850:	add	x27, x23, #0x20
  44a854:	b	44a85c <ASN1_generate_nconf@plt+0x2beec>
  44a858:	b.eq	44a9b8 <ASN1_generate_nconf@plt+0x2c048>  // b.none
  44a85c:	mov	x4, x27
  44a860:	mov	x3, #0x0                   	// #0
  44a864:	mov	x2, #0x0                   	// #0
  44a868:	mov	x1, #0x0                   	// #0
  44a86c:	mov	x0, x19
  44a870:	bl	41e720 <EVP_EncryptInit_ex@plt>
  44a874:	mov	x3, x25
  44a878:	mov	x2, x22
  44a87c:	mov	w4, #0xd                   	// #13
  44a880:	mov	x1, #0x0                   	// #0
  44a884:	mov	x0, x19
  44a888:	bl	41e740 <EVP_EncryptUpdate@plt>
  44a88c:	ldr	w5, [x23, #4]
  44a890:	mov	x3, x21
  44a894:	ldr	x4, [x24]
  44a898:	mov	x2, x22
  44a89c:	mov	x1, x21
  44a8a0:	mov	x0, x19
  44a8a4:	add	w20, w20, #0x1
  44a8a8:	ldr	w4, [x4, x5, lsl #2]
  44a8ac:	bl	41e740 <EVP_EncryptUpdate@plt>
  44a8b0:	ldrsw	x1, [sp, #108]
  44a8b4:	mov	x2, x22
  44a8b8:	mov	x0, x19
  44a8bc:	add	x1, x21, x1
  44a8c0:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  44a8c4:	ldr	w0, [x23]
  44a8c8:	cmp	w20, w26
  44a8cc:	cbnz	w0, 44a858 <ASN1_generate_nconf@plt+0x2bee8>
  44a8d0:	ldp	x25, x26, [sp, #64]
  44a8d4:	ldr	x27, [sp, #80]
  44a8d8:	mov	w0, w20
  44a8dc:	ldp	x19, x20, [sp, #16]
  44a8e0:	ldp	x21, x22, [sp, #32]
  44a8e4:	ldp	x23, x24, [sp, #48]
  44a8e8:	ldp	x29, x30, [sp], #144
  44a8ec:	ret
  44a8f0:	ldr	w20, [x1, #2768]
  44a8f4:	cbz	w20, 44a8d8 <ASN1_generate_nconf@plt+0x2bf68>
  44a8f8:	adrp	x24, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a8fc:	add	x22, sp, #0x6c
  44a900:	add	x24, x24, #0xfd0
  44a904:	mov	w20, #0x0                   	// #0
  44a908:	stp	x25, x26, [sp, #64]
  44a90c:	add	x25, sp, #0x70
  44a910:	mov	w26, #0x7fffffff            	// #2147483647
  44a914:	str	x27, [sp, #80]
  44a918:	add	x27, x23, #0x20
  44a91c:	b	44a924 <ASN1_generate_nconf@plt+0x2bfb4>
  44a920:	b.eq	44a9b8 <ASN1_generate_nconf@plt+0x2c048>  // b.none
  44a924:	mov	x4, x27
  44a928:	mov	x3, #0x0                   	// #0
  44a92c:	mov	x2, #0x0                   	// #0
  44a930:	mov	x1, #0x0                   	// #0
  44a934:	mov	x0, x19
  44a938:	bl	41a950 <EVP_DecryptInit_ex@plt>
  44a93c:	add	x3, sp, #0x80
  44a940:	mov	w2, #0x10                  	// #16
  44a944:	mov	w1, #0x11                  	// #17
  44a948:	mov	x0, x19
  44a94c:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44a950:	add	w20, w20, #0x1
  44a954:	mov	x3, x25
  44a958:	mov	x2, x22
  44a95c:	mov	w4, #0xd                   	// #13
  44a960:	mov	x1, #0x0                   	// #0
  44a964:	mov	x0, x19
  44a968:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  44a96c:	ldr	w5, [x23, #4]
  44a970:	mov	x3, x21
  44a974:	ldr	x4, [x24]
  44a978:	mov	x2, x22
  44a97c:	mov	x1, x21
  44a980:	mov	x0, x19
  44a984:	ldr	w4, [x4, x5, lsl #2]
  44a988:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  44a98c:	ldrsw	x1, [sp, #108]
  44a990:	mov	x2, x22
  44a994:	mov	x0, x19
  44a998:	add	x1, x21, x1
  44a99c:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  44a9a0:	ldr	w0, [x23]
  44a9a4:	cmp	w20, w26
  44a9a8:	cbnz	w0, 44a920 <ASN1_generate_nconf@plt+0x2bfb0>
  44a9ac:	ldp	x25, x26, [sp, #64]
  44a9b0:	ldr	x27, [sp, #80]
  44a9b4:	b	44a8d8 <ASN1_generate_nconf@plt+0x2bf68>
  44a9b8:	mov	w20, #0x7fffffff            	// #2147483647
  44a9bc:	mov	w0, w20
  44a9c0:	ldp	x19, x20, [sp, #16]
  44a9c4:	ldp	x21, x22, [sp, #32]
  44a9c8:	ldp	x23, x24, [sp, #48]
  44a9cc:	ldp	x25, x26, [sp, #64]
  44a9d0:	ldr	x27, [sp, #80]
  44a9d4:	ldp	x29, x30, [sp], #144
  44a9d8:	ret
  44a9dc:	nop
  44a9e0:	stp	x29, x30, [sp, #-112]!
  44a9e4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44a9e8:	mov	x29, sp
  44a9ec:	stp	x19, x20, [sp, #16]
  44a9f0:	add	x20, x1, #0xad0
  44a9f4:	ldr	x0, [x0]
  44a9f8:	stp	x21, x22, [sp, #32]
  44a9fc:	ldr	w19, [x20, #16]
  44aa00:	stp	x23, x24, [sp, #48]
  44aa04:	ldr	x22, [x0, #16]
  44aa08:	ldr	x21, [x0, #744]
  44aa0c:	cbnz	w19, 44aabc <ASN1_generate_nconf@plt+0x2c14c>
  44aa10:	ldr	w0, [x1, #2768]
  44aa14:	add	x24, sp, #0x5c
  44aa18:	cbz	w0, 44aa94 <ASN1_generate_nconf@plt+0x2c124>
  44aa1c:	adrp	x23, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44aa20:	add	x24, sp, #0x5c
  44aa24:	add	x23, x23, #0xfd0
  44aa28:	stp	x25, x26, [sp, #64]
  44aa2c:	mov	w25, #0x7fffffff            	// #2147483647
  44aa30:	b	44aa38 <ASN1_generate_nconf@plt+0x2c0c8>
  44aa34:	b.eq	44ab7c <ASN1_generate_nconf@plt+0x2c20c>  // b.none
  44aa38:	ldr	w5, [x20, #4]
  44aa3c:	mov	x2, x24
  44aa40:	ldr	x4, [x23]
  44aa44:	mov	x3, #0x0                   	// #0
  44aa48:	mov	x1, #0x0                   	// #0
  44aa4c:	mov	x0, x21
  44aa50:	add	w19, w19, #0x1
  44aa54:	ldr	w4, [x4, x5, lsl #2]
  44aa58:	bl	41e740 <EVP_EncryptUpdate@plt>
  44aa5c:	ldr	w5, [x20, #4]
  44aa60:	mov	x3, x22
  44aa64:	ldr	x4, [x23]
  44aa68:	mov	x2, x24
  44aa6c:	mov	x1, x22
  44aa70:	mov	x0, x21
  44aa74:	ldr	w4, [x4, x5, lsl #2]
  44aa78:	bl	41e740 <EVP_EncryptUpdate@plt>
  44aa7c:	ldr	w0, [x20]
  44aa80:	cmp	w19, w25
  44aa84:	cbnz	w0, 44aa34 <ASN1_generate_nconf@plt+0x2c0c4>
  44aa88:	ldr	w0, [x20, #16]
  44aa8c:	ldp	x25, x26, [sp, #64]
  44aa90:	cbnz	w0, 44ab54 <ASN1_generate_nconf@plt+0x2c1e4>
  44aa94:	mov	x2, x24
  44aa98:	mov	x1, x22
  44aa9c:	mov	x0, x21
  44aaa0:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  44aaa4:	mov	w0, w19
  44aaa8:	ldp	x19, x20, [sp, #16]
  44aaac:	ldp	x21, x22, [sp, #32]
  44aab0:	ldp	x23, x24, [sp, #48]
  44aab4:	ldp	x29, x30, [sp], #112
  44aab8:	ret
  44aabc:	ldr	w19, [x1, #2768]
  44aac0:	add	x24, sp, #0x5c
  44aac4:	cbz	w19, 44ab54 <ASN1_generate_nconf@plt+0x2c1e4>
  44aac8:	adrp	x23, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44aacc:	add	x24, sp, #0x5c
  44aad0:	add	x23, x23, #0xfd0
  44aad4:	mov	w19, #0x0                   	// #0
  44aad8:	stp	x25, x26, [sp, #64]
  44aadc:	add	x26, x20, #0x20
  44aae0:	mov	w25, #0x7fffffff            	// #2147483647
  44aae4:	b	44aaec <ASN1_generate_nconf@plt+0x2c17c>
  44aae8:	b.eq	44ab7c <ASN1_generate_nconf@plt+0x2c20c>  // b.none
  44aaec:	add	x3, sp, #0x60
  44aaf0:	mov	w2, #0xc                   	// #12
  44aaf4:	mov	w1, #0x11                  	// #17
  44aaf8:	mov	x0, x21
  44aafc:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44ab00:	add	w19, w19, #0x1
  44ab04:	mov	x4, x26
  44ab08:	mov	x3, #0x0                   	// #0
  44ab0c:	mov	x2, #0x0                   	// #0
  44ab10:	mov	x1, #0x0                   	// #0
  44ab14:	mov	x0, x21
  44ab18:	bl	41a950 <EVP_DecryptInit_ex@plt>
  44ab1c:	ldr	w5, [x20, #4]
  44ab20:	mov	x3, x22
  44ab24:	ldr	x4, [x23]
  44ab28:	mov	x2, x24
  44ab2c:	mov	x1, x22
  44ab30:	mov	x0, x21
  44ab34:	ldr	w4, [x4, x5, lsl #2]
  44ab38:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  44ab3c:	ldr	w0, [x20]
  44ab40:	cmp	w19, w25
  44ab44:	cbnz	w0, 44aae8 <ASN1_generate_nconf@plt+0x2c178>
  44ab48:	ldr	w0, [x20, #16]
  44ab4c:	ldp	x25, x26, [sp, #64]
  44ab50:	cbz	w0, 44aa94 <ASN1_generate_nconf@plt+0x2c124>
  44ab54:	mov	x2, x24
  44ab58:	mov	x1, x22
  44ab5c:	mov	x0, x21
  44ab60:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  44ab64:	mov	w0, w19
  44ab68:	ldp	x19, x20, [sp, #16]
  44ab6c:	ldp	x21, x22, [sp, #32]
  44ab70:	ldp	x23, x24, [sp, #48]
  44ab74:	ldp	x29, x30, [sp], #112
  44ab78:	ret
  44ab7c:	ldr	w0, [x20, #16]
  44ab80:	mov	w19, #0x7fffffff            	// #2147483647
  44ab84:	ldp	x25, x26, [sp, #64]
  44ab88:	cbz	w0, 44aa94 <ASN1_generate_nconf@plt+0x2c124>
  44ab8c:	b	44ab54 <ASN1_generate_nconf@plt+0x2c1e4>
  44ab90:	stp	x29, x30, [sp, #-96]!
  44ab94:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ab98:	mov	x29, sp
  44ab9c:	stp	x19, x20, [sp, #16]
  44aba0:	add	x20, x1, #0xad0
  44aba4:	ldr	x0, [x0]
  44aba8:	stp	x21, x22, [sp, #32]
  44abac:	ldr	w19, [x20, #16]
  44abb0:	stp	x23, x24, [sp, #48]
  44abb4:	ldr	x21, [x0, #16]
  44abb8:	ldr	x22, [x0, #744]
  44abbc:	cbnz	w19, 44ac74 <ASN1_generate_nconf@plt+0x2c304>
  44abc0:	ldr	w0, [x1, #2768]
  44abc4:	add	x24, sp, #0x5c
  44abc8:	cbz	w0, 44ac4c <ASN1_generate_nconf@plt+0x2c2dc>
  44abcc:	adrp	x23, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44abd0:	add	x24, sp, #0x5c
  44abd4:	add	x23, x23, #0xfd0
  44abd8:	stp	x25, x26, [sp, #64]
  44abdc:	add	x26, x20, #0x20
  44abe0:	mov	w25, #0x7fffffff            	// #2147483647
  44abe4:	b	44abec <ASN1_generate_nconf@plt+0x2c27c>
  44abe8:	b.eq	44ad2c <ASN1_generate_nconf@plt+0x2c3bc>  // b.none
  44abec:	ldr	w5, [x20, #4]
  44abf0:	mov	x3, x21
  44abf4:	ldr	x4, [x23]
  44abf8:	mov	x2, x24
  44abfc:	mov	x1, x21
  44ac00:	mov	x0, x22
  44ac04:	add	w19, w19, #0x1
  44ac08:	ldr	w4, [x4, x5, lsl #2]
  44ac0c:	bl	41e740 <EVP_EncryptUpdate@plt>
  44ac10:	cmp	w0, #0x1
  44ac14:	b.eq	44ac34 <ASN1_generate_nconf@plt+0x2c2c4>  // b.none
  44ac18:	mov	x4, x26
  44ac1c:	mov	x0, x22
  44ac20:	mov	w5, #0xffffffff            	// #-1
  44ac24:	mov	x3, #0x0                   	// #0
  44ac28:	mov	x2, #0x0                   	// #0
  44ac2c:	mov	x1, #0x0                   	// #0
  44ac30:	bl	419a90 <EVP_CipherInit_ex@plt>
  44ac34:	ldr	w0, [x20]
  44ac38:	cmp	w19, w25
  44ac3c:	cbnz	w0, 44abe8 <ASN1_generate_nconf@plt+0x2c278>
  44ac40:	ldr	w0, [x20, #16]
  44ac44:	ldp	x25, x26, [sp, #64]
  44ac48:	cbnz	w0, 44ad04 <ASN1_generate_nconf@plt+0x2c394>
  44ac4c:	mov	x2, x24
  44ac50:	mov	x1, x21
  44ac54:	mov	x0, x22
  44ac58:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  44ac5c:	mov	w0, w19
  44ac60:	ldp	x19, x20, [sp, #16]
  44ac64:	ldp	x21, x22, [sp, #32]
  44ac68:	ldp	x23, x24, [sp, #48]
  44ac6c:	ldp	x29, x30, [sp], #96
  44ac70:	ret
  44ac74:	ldr	w19, [x1, #2768]
  44ac78:	add	x24, sp, #0x5c
  44ac7c:	cbz	w19, 44ad04 <ASN1_generate_nconf@plt+0x2c394>
  44ac80:	adrp	x23, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ac84:	add	x24, sp, #0x5c
  44ac88:	add	x23, x23, #0xfd0
  44ac8c:	mov	w19, #0x0                   	// #0
  44ac90:	stp	x25, x26, [sp, #64]
  44ac94:	add	x26, x20, #0x20
  44ac98:	mov	w25, #0x7fffffff            	// #2147483647
  44ac9c:	b	44aca4 <ASN1_generate_nconf@plt+0x2c334>
  44aca0:	b.eq	44ad2c <ASN1_generate_nconf@plt+0x2c3bc>  // b.none
  44aca4:	ldr	w5, [x20, #4]
  44aca8:	mov	x3, x21
  44acac:	ldr	x4, [x23]
  44acb0:	mov	x2, x24
  44acb4:	mov	x1, x21
  44acb8:	mov	x0, x22
  44acbc:	add	w19, w19, #0x1
  44acc0:	ldr	w4, [x4, x5, lsl #2]
  44acc4:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  44acc8:	cmp	w0, #0x1
  44accc:	b.eq	44acec <ASN1_generate_nconf@plt+0x2c37c>  // b.none
  44acd0:	mov	x4, x26
  44acd4:	mov	x0, x22
  44acd8:	mov	w5, #0xffffffff            	// #-1
  44acdc:	mov	x3, #0x0                   	// #0
  44ace0:	mov	x2, #0x0                   	// #0
  44ace4:	mov	x1, #0x0                   	// #0
  44ace8:	bl	419a90 <EVP_CipherInit_ex@plt>
  44acec:	ldr	w0, [x20]
  44acf0:	cmp	w19, w25
  44acf4:	cbnz	w0, 44aca0 <ASN1_generate_nconf@plt+0x2c330>
  44acf8:	ldr	w0, [x20, #16]
  44acfc:	ldp	x25, x26, [sp, #64]
  44ad00:	cbz	w0, 44ac4c <ASN1_generate_nconf@plt+0x2c2dc>
  44ad04:	mov	x2, x24
  44ad08:	mov	x1, x21
  44ad0c:	mov	x0, x22
  44ad10:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  44ad14:	mov	w0, w19
  44ad18:	ldp	x19, x20, [sp, #16]
  44ad1c:	ldp	x21, x22, [sp, #32]
  44ad20:	ldp	x23, x24, [sp, #48]
  44ad24:	ldp	x29, x30, [sp], #96
  44ad28:	ret
  44ad2c:	ldr	w0, [x20, #16]
  44ad30:	mov	w19, #0x7fffffff            	// #2147483647
  44ad34:	ldp	x25, x26, [sp, #64]
  44ad38:	cbz	w0, 44ac4c <ASN1_generate_nconf@plt+0x2c2dc>
  44ad3c:	b	44ad04 <ASN1_generate_nconf@plt+0x2c394>
  44ad40:	stp	x29, x30, [sp, #-64]!
  44ad44:	mov	x29, sp
  44ad48:	stp	x19, x20, [sp, #16]
  44ad4c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ad50:	ldr	w19, [x20, #2768]
  44ad54:	ldr	x0, [x0]
  44ad58:	stp	x21, x22, [sp, #32]
  44ad5c:	stp	x23, x24, [sp, #48]
  44ad60:	ldr	x22, [x0, #16]
  44ad64:	ldr	x23, [x0, #760]
  44ad68:	cbz	w19, 44adb0 <ASN1_generate_nconf@plt+0x2c440>
  44ad6c:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ad70:	add	x20, x20, #0xad0
  44ad74:	add	x21, x21, #0xfd0
  44ad78:	mov	w19, #0x0                   	// #0
  44ad7c:	mov	w24, #0x7fffffff            	// #2147483647
  44ad80:	b	44ad88 <ASN1_generate_nconf@plt+0x2c418>
  44ad84:	b.eq	44adb0 <ASN1_generate_nconf@plt+0x2c440>  // b.none
  44ad88:	ldr	w3, [x20, #4]
  44ad8c:	mov	x1, x22
  44ad90:	ldr	x2, [x21]
  44ad94:	mov	x0, x23
  44ad98:	add	w19, w19, #0x1
  44ad9c:	ldrsw	x2, [x2, x3, lsl #2]
  44ada0:	bl	41b3f0 <CRYPTO_gcm128_aad@plt>
  44ada4:	ldr	w0, [x20]
  44ada8:	cmp	w19, w24
  44adac:	cbnz	w0, 44ad84 <ASN1_generate_nconf@plt+0x2c414>
  44adb0:	mov	w0, w19
  44adb4:	ldp	x19, x20, [sp, #16]
  44adb8:	ldp	x21, x22, [sp, #32]
  44adbc:	ldp	x23, x24, [sp, #48]
  44adc0:	ldp	x29, x30, [sp], #64
  44adc4:	ret
  44adc8:	stp	x29, x30, [sp, #-80]!
  44adcc:	mov	x29, sp
  44add0:	stp	x19, x20, [sp, #16]
  44add4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44add8:	ldr	w19, [x20, #2768]
  44addc:	ldr	x0, [x0]
  44ade0:	stp	x21, x22, [sp, #32]
  44ade4:	stp	x23, x24, [sp, #48]
  44ade8:	ldp	x22, x23, [x0, #16]
  44adec:	cbz	w19, 44ae50 <ASN1_generate_nconf@plt+0x2c4e0>
  44adf0:	add	x20, x20, #0xad0
  44adf4:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44adf8:	mov	w19, #0x0                   	// #0
  44adfc:	add	x21, x21, #0xfd0
  44ae00:	mov	w24, #0x7fffffff            	// #2147483647
  44ae04:	stp	x25, x26, [sp, #64]
  44ae08:	add	x26, x20, #0x20
  44ae0c:	add	x25, x20, #0x40
  44ae10:	b	44ae18 <ASN1_generate_nconf@plt+0x2c4a8>
  44ae14:	b.eq	44ae4c <ASN1_generate_nconf@plt+0x2c4dc>  // b.none
  44ae18:	ldr	w6, [x20, #4]
  44ae1c:	mov	w5, #0x1                   	// #1
  44ae20:	ldr	x2, [x21]
  44ae24:	add	w19, w19, w5
  44ae28:	mov	x4, x26
  44ae2c:	mov	x3, x25
  44ae30:	mov	x1, x23
  44ae34:	mov	x0, x22
  44ae38:	ldrsw	x2, [x2, x6, lsl #2]
  44ae3c:	bl	41cab0 <AES_ige_encrypt@plt>
  44ae40:	ldr	w2, [x20]
  44ae44:	cmp	w19, w24
  44ae48:	cbnz	w2, 44ae14 <ASN1_generate_nconf@plt+0x2c4a4>
  44ae4c:	ldp	x25, x26, [sp, #64]
  44ae50:	mov	w0, w19
  44ae54:	ldp	x19, x20, [sp, #16]
  44ae58:	ldp	x21, x22, [sp, #32]
  44ae5c:	ldp	x23, x24, [sp, #48]
  44ae60:	ldp	x29, x30, [sp], #80
  44ae64:	ret
  44ae68:	stp	x29, x30, [sp, #-80]!
  44ae6c:	mov	x29, sp
  44ae70:	stp	x19, x20, [sp, #16]
  44ae74:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ae78:	ldr	w19, [x20, #2768]
  44ae7c:	ldr	x0, [x0]
  44ae80:	stp	x21, x22, [sp, #32]
  44ae84:	stp	x23, x24, [sp, #48]
  44ae88:	ldp	x22, x23, [x0, #16]
  44ae8c:	cbz	w19, 44aef0 <ASN1_generate_nconf@plt+0x2c580>
  44ae90:	add	x20, x20, #0xad0
  44ae94:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ae98:	mov	w19, #0x0                   	// #0
  44ae9c:	add	x21, x21, #0xfd0
  44aea0:	mov	w24, #0x7fffffff            	// #2147483647
  44aea4:	stp	x25, x26, [sp, #64]
  44aea8:	add	x26, x20, #0x20
  44aeac:	add	x25, x20, #0x140
  44aeb0:	b	44aeb8 <ASN1_generate_nconf@plt+0x2c548>
  44aeb4:	b.eq	44aeec <ASN1_generate_nconf@plt+0x2c57c>  // b.none
  44aeb8:	ldr	w6, [x20, #4]
  44aebc:	mov	w5, #0x1                   	// #1
  44aec0:	ldr	x2, [x21]
  44aec4:	add	w19, w19, w5
  44aec8:	mov	x4, x26
  44aecc:	mov	x3, x25
  44aed0:	mov	x1, x23
  44aed4:	mov	x0, x22
  44aed8:	ldrsw	x2, [x2, x6, lsl #2]
  44aedc:	bl	41cab0 <AES_ige_encrypt@plt>
  44aee0:	ldr	w2, [x20]
  44aee4:	cmp	w19, w24
  44aee8:	cbnz	w2, 44aeb4 <ASN1_generate_nconf@plt+0x2c544>
  44aeec:	ldp	x25, x26, [sp, #64]
  44aef0:	mov	w0, w19
  44aef4:	ldp	x19, x20, [sp, #16]
  44aef8:	ldp	x21, x22, [sp, #32]
  44aefc:	ldp	x23, x24, [sp, #48]
  44af00:	ldp	x29, x30, [sp], #80
  44af04:	ret
  44af08:	stp	x29, x30, [sp, #-80]!
  44af0c:	mov	x29, sp
  44af10:	stp	x19, x20, [sp, #16]
  44af14:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44af18:	ldr	w19, [x20, #2768]
  44af1c:	ldr	x0, [x0]
  44af20:	stp	x21, x22, [sp, #32]
  44af24:	stp	x23, x24, [sp, #48]
  44af28:	ldp	x22, x23, [x0, #16]
  44af2c:	cbz	w19, 44af90 <ASN1_generate_nconf@plt+0x2c620>
  44af30:	add	x20, x20, #0xad0
  44af34:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44af38:	mov	w19, #0x0                   	// #0
  44af3c:	add	x21, x21, #0xfd0
  44af40:	mov	w24, #0x7fffffff            	// #2147483647
  44af44:	stp	x25, x26, [sp, #64]
  44af48:	add	x26, x20, #0x20
  44af4c:	add	x25, x20, #0x240
  44af50:	b	44af58 <ASN1_generate_nconf@plt+0x2c5e8>
  44af54:	b.eq	44af8c <ASN1_generate_nconf@plt+0x2c61c>  // b.none
  44af58:	ldr	w6, [x20, #4]
  44af5c:	mov	w5, #0x1                   	// #1
  44af60:	ldr	x2, [x21]
  44af64:	add	w19, w19, w5
  44af68:	mov	x4, x26
  44af6c:	mov	x3, x25
  44af70:	mov	x1, x23
  44af74:	mov	x0, x22
  44af78:	ldrsw	x2, [x2, x6, lsl #2]
  44af7c:	bl	41cab0 <AES_ige_encrypt@plt>
  44af80:	ldr	w2, [x20]
  44af84:	cmp	w19, w24
  44af88:	cbnz	w2, 44af54 <ASN1_generate_nconf@plt+0x2c5e4>
  44af8c:	ldp	x25, x26, [sp, #64]
  44af90:	mov	w0, w19
  44af94:	ldp	x19, x20, [sp, #16]
  44af98:	ldp	x21, x22, [sp, #32]
  44af9c:	ldp	x23, x24, [sp, #48]
  44afa0:	ldp	x29, x30, [sp], #80
  44afa4:	ret
  44afa8:	stp	x29, x30, [sp, #-80]!
  44afac:	mov	x29, sp
  44afb0:	stp	x19, x20, [sp, #16]
  44afb4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44afb8:	ldr	w19, [x20, #2768]
  44afbc:	ldr	x0, [x0]
  44afc0:	stp	x21, x22, [sp, #32]
  44afc4:	ldr	x21, [x0, #16]
  44afc8:	cbz	w19, 44b034 <ASN1_generate_nconf@plt+0x2c6c4>
  44afcc:	add	x20, x20, #0xad0
  44afd0:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44afd4:	mov	w19, #0x0                   	// #0
  44afd8:	add	x22, x22, #0xfd0
  44afdc:	stp	x23, x24, [sp, #48]
  44afe0:	add	x24, x20, #0x40
  44afe4:	mov	w23, #0x7fffffff            	// #2147483647
  44afe8:	str	x25, [sp, #64]
  44afec:	add	x25, x20, #0x20
  44aff0:	b	44aff8 <ASN1_generate_nconf@plt+0x2c688>
  44aff4:	b.eq	44b02c <ASN1_generate_nconf@plt+0x2c6bc>  // b.none
  44aff8:	ldr	w6, [x20, #4]
  44affc:	mov	x0, x21
  44b000:	ldr	x2, [x22]
  44b004:	mov	w5, #0x1                   	// #1
  44b008:	mov	x4, x25
  44b00c:	add	w19, w19, w5
  44b010:	mov	x3, x24
  44b014:	mov	x1, x21
  44b018:	ldrsw	x2, [x2, x6, lsl #2]
  44b01c:	bl	41d390 <AES_cbc_encrypt@plt>
  44b020:	ldr	w0, [x20]
  44b024:	cmp	w19, w23
  44b028:	cbnz	w0, 44aff4 <ASN1_generate_nconf@plt+0x2c684>
  44b02c:	ldp	x23, x24, [sp, #48]
  44b030:	ldr	x25, [sp, #64]
  44b034:	mov	w0, w19
  44b038:	ldp	x19, x20, [sp, #16]
  44b03c:	ldp	x21, x22, [sp, #32]
  44b040:	ldp	x29, x30, [sp], #80
  44b044:	ret
  44b048:	stp	x29, x30, [sp, #-80]!
  44b04c:	mov	x29, sp
  44b050:	stp	x19, x20, [sp, #16]
  44b054:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b058:	ldr	w19, [x20, #2768]
  44b05c:	ldr	x0, [x0]
  44b060:	stp	x21, x22, [sp, #32]
  44b064:	ldr	x21, [x0, #16]
  44b068:	cbz	w19, 44b0d4 <ASN1_generate_nconf@plt+0x2c764>
  44b06c:	add	x20, x20, #0xad0
  44b070:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b074:	mov	w19, #0x0                   	// #0
  44b078:	add	x22, x22, #0xfd0
  44b07c:	stp	x23, x24, [sp, #48]
  44b080:	add	x24, x20, #0x140
  44b084:	mov	w23, #0x7fffffff            	// #2147483647
  44b088:	str	x25, [sp, #64]
  44b08c:	add	x25, x20, #0x20
  44b090:	b	44b098 <ASN1_generate_nconf@plt+0x2c728>
  44b094:	b.eq	44b0cc <ASN1_generate_nconf@plt+0x2c75c>  // b.none
  44b098:	ldr	w6, [x20, #4]
  44b09c:	mov	x0, x21
  44b0a0:	ldr	x2, [x22]
  44b0a4:	mov	w5, #0x1                   	// #1
  44b0a8:	mov	x4, x25
  44b0ac:	add	w19, w19, w5
  44b0b0:	mov	x3, x24
  44b0b4:	mov	x1, x21
  44b0b8:	ldrsw	x2, [x2, x6, lsl #2]
  44b0bc:	bl	41d390 <AES_cbc_encrypt@plt>
  44b0c0:	ldr	w0, [x20]
  44b0c4:	cmp	w19, w23
  44b0c8:	cbnz	w0, 44b094 <ASN1_generate_nconf@plt+0x2c724>
  44b0cc:	ldp	x23, x24, [sp, #48]
  44b0d0:	ldr	x25, [sp, #64]
  44b0d4:	mov	w0, w19
  44b0d8:	ldp	x19, x20, [sp, #16]
  44b0dc:	ldp	x21, x22, [sp, #32]
  44b0e0:	ldp	x29, x30, [sp], #80
  44b0e4:	ret
  44b0e8:	stp	x29, x30, [sp, #-80]!
  44b0ec:	mov	x29, sp
  44b0f0:	stp	x19, x20, [sp, #16]
  44b0f4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b0f8:	ldr	w19, [x20, #2768]
  44b0fc:	ldr	x0, [x0]
  44b100:	stp	x21, x22, [sp, #32]
  44b104:	ldr	x21, [x0, #16]
  44b108:	cbz	w19, 44b174 <ASN1_generate_nconf@plt+0x2c804>
  44b10c:	add	x20, x20, #0xad0
  44b110:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b114:	mov	w19, #0x0                   	// #0
  44b118:	add	x22, x22, #0xfd0
  44b11c:	stp	x23, x24, [sp, #48]
  44b120:	add	x24, x20, #0x240
  44b124:	mov	w23, #0x7fffffff            	// #2147483647
  44b128:	str	x25, [sp, #64]
  44b12c:	add	x25, x20, #0x20
  44b130:	b	44b138 <ASN1_generate_nconf@plt+0x2c7c8>
  44b134:	b.eq	44b16c <ASN1_generate_nconf@plt+0x2c7fc>  // b.none
  44b138:	ldr	w6, [x20, #4]
  44b13c:	mov	x0, x21
  44b140:	ldr	x2, [x22]
  44b144:	mov	w5, #0x1                   	// #1
  44b148:	mov	x4, x25
  44b14c:	add	w19, w19, w5
  44b150:	mov	x3, x24
  44b154:	mov	x1, x21
  44b158:	ldrsw	x2, [x2, x6, lsl #2]
  44b15c:	bl	41d390 <AES_cbc_encrypt@plt>
  44b160:	ldr	w0, [x20]
  44b164:	cmp	w19, w23
  44b168:	cbnz	w0, 44b134 <ASN1_generate_nconf@plt+0x2c7c4>
  44b16c:	ldp	x23, x24, [sp, #48]
  44b170:	ldr	x25, [sp, #64]
  44b174:	mov	w0, w19
  44b178:	ldp	x19, x20, [sp, #16]
  44b17c:	ldp	x21, x22, [sp, #32]
  44b180:	ldp	x29, x30, [sp], #80
  44b184:	ret
  44b188:	stp	x29, x30, [sp, #-80]!
  44b18c:	mov	x29, sp
  44b190:	stp	x19, x20, [sp, #16]
  44b194:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b198:	ldr	w19, [x20, #2768]
  44b19c:	ldr	x0, [x0]
  44b1a0:	stp	x21, x22, [sp, #32]
  44b1a4:	ldr	x21, [x0, #16]
  44b1a8:	cbz	w19, 44b224 <ASN1_generate_nconf@plt+0x2c8b4>
  44b1ac:	add	x20, x20, #0xad0
  44b1b0:	mov	w19, #0x0                   	// #0
  44b1b4:	add	x22, x20, #0x440
  44b1b8:	stp	x23, x24, [sp, #48]
  44b1bc:	add	x24, x20, #0x340
  44b1c0:	add	x23, x20, #0x3c0
  44b1c4:	stp	x25, x26, [sp, #64]
  44b1c8:	adrp	x26, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b1cc:	add	x25, x20, #0x338
  44b1d0:	add	x26, x26, #0xfd0
  44b1d4:	b	44b1dc <ASN1_generate_nconf@plt+0x2c86c>
  44b1d8:	b.eq	44b21c <ASN1_generate_nconf@plt+0x2c8ac>  // b.none
  44b1dc:	ldr	w2, [x20, #4]
  44b1e0:	mov	x1, x21
  44b1e4:	ldr	x0, [x26]
  44b1e8:	mov	w7, #0x1                   	// #1
  44b1ec:	mov	x6, x25
  44b1f0:	add	w19, w19, w7
  44b1f4:	mov	x5, x24
  44b1f8:	mov	x4, x23
  44b1fc:	ldrsw	x2, [x0, x2, lsl #2]
  44b200:	mov	x3, x22
  44b204:	mov	x0, x21
  44b208:	bl	41e4f0 <DES_ede3_cbc_encrypt@plt>
  44b20c:	ldr	w0, [x20]
  44b210:	mov	w1, #0x7fffffff            	// #2147483647
  44b214:	cmp	w19, w1
  44b218:	cbnz	w0, 44b1d8 <ASN1_generate_nconf@plt+0x2c868>
  44b21c:	ldp	x23, x24, [sp, #48]
  44b220:	ldp	x25, x26, [sp, #64]
  44b224:	mov	w0, w19
  44b228:	ldp	x19, x20, [sp, #16]
  44b22c:	ldp	x21, x22, [sp, #32]
  44b230:	ldp	x29, x30, [sp], #80
  44b234:	ret
  44b238:	stp	x29, x30, [sp, #-80]!
  44b23c:	mov	x29, sp
  44b240:	stp	x19, x20, [sp, #16]
  44b244:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b248:	ldr	w19, [x20, #2768]
  44b24c:	ldr	x0, [x0]
  44b250:	stp	x21, x22, [sp, #32]
  44b254:	ldr	x21, [x0, #16]
  44b258:	cbz	w19, 44b2c4 <ASN1_generate_nconf@plt+0x2c954>
  44b25c:	add	x20, x20, #0xad0
  44b260:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b264:	mov	w19, #0x0                   	// #0
  44b268:	add	x22, x22, #0xfd0
  44b26c:	stp	x23, x24, [sp, #48]
  44b270:	add	x24, x20, #0x440
  44b274:	mov	w23, #0x7fffffff            	// #2147483647
  44b278:	str	x25, [sp, #64]
  44b27c:	add	x25, x20, #0x338
  44b280:	b	44b288 <ASN1_generate_nconf@plt+0x2c918>
  44b284:	b.eq	44b2bc <ASN1_generate_nconf@plt+0x2c94c>  // b.none
  44b288:	ldr	w6, [x20, #4]
  44b28c:	mov	x0, x21
  44b290:	ldr	x2, [x22]
  44b294:	mov	w5, #0x1                   	// #1
  44b298:	mov	x4, x25
  44b29c:	add	w19, w19, w5
  44b2a0:	mov	x3, x24
  44b2a4:	mov	x1, x21
  44b2a8:	ldrsw	x2, [x2, x6, lsl #2]
  44b2ac:	bl	41b200 <DES_ncbc_encrypt@plt>
  44b2b0:	ldr	w0, [x20]
  44b2b4:	cmp	w19, w23
  44b2b8:	cbnz	w0, 44b284 <ASN1_generate_nconf@plt+0x2c914>
  44b2bc:	ldp	x23, x24, [sp, #48]
  44b2c0:	ldr	x25, [sp, #64]
  44b2c4:	mov	w0, w19
  44b2c8:	ldp	x19, x20, [sp, #16]
  44b2cc:	ldp	x21, x22, [sp, #32]
  44b2d0:	ldp	x29, x30, [sp], #80
  44b2d4:	ret
  44b2d8:	stp	x29, x30, [sp, #-64]!
  44b2dc:	mov	x29, sp
  44b2e0:	stp	x19, x20, [sp, #16]
  44b2e4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b2e8:	ldr	w19, [x20, #2768]
  44b2ec:	ldr	x0, [x0]
  44b2f0:	stp	x21, x22, [sp, #32]
  44b2f4:	ldr	x21, [x0, #16]
  44b2f8:	cbz	w19, 44b350 <ASN1_generate_nconf@plt+0x2c9e0>
  44b2fc:	add	x20, x20, #0xad0
  44b300:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b304:	mov	w19, #0x0                   	// #0
  44b308:	add	x22, x22, #0xfd0
  44b30c:	stp	x23, x24, [sp, #48]
  44b310:	add	x24, x20, #0x4c0
  44b314:	mov	w23, #0x7fffffff            	// #2147483647
  44b318:	b	44b320 <ASN1_generate_nconf@plt+0x2c9b0>
  44b31c:	b.eq	44b34c <ASN1_generate_nconf@plt+0x2c9dc>  // b.none
  44b320:	ldr	w4, [x20, #4]
  44b324:	mov	x3, x21
  44b328:	ldr	x1, [x22]
  44b32c:	mov	x2, x21
  44b330:	mov	x0, x24
  44b334:	add	w19, w19, #0x1
  44b338:	ldrsw	x1, [x1, x4, lsl #2]
  44b33c:	bl	41bc70 <RC4@plt>
  44b340:	ldr	w1, [x20]
  44b344:	cmp	w19, w23
  44b348:	cbnz	w1, 44b31c <ASN1_generate_nconf@plt+0x2c9ac>
  44b34c:	ldp	x23, x24, [sp, #48]
  44b350:	mov	w0, w19
  44b354:	ldp	x19, x20, [sp, #16]
  44b358:	ldp	x21, x22, [sp, #32]
  44b35c:	ldp	x29, x30, [sp], #64
  44b360:	ret
  44b364:	nop
  44b368:	stp	x29, x30, [sp, #-96]!
  44b36c:	mov	x29, sp
  44b370:	stp	x19, x20, [sp, #16]
  44b374:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b378:	ldr	w19, [x20, #2768]
  44b37c:	ldr	x0, [x0]
  44b380:	stp	x21, x22, [sp, #32]
  44b384:	ldr	x22, [x0, #16]
  44b388:	cbz	w19, 44b3f4 <ASN1_generate_nconf@plt+0x2ca84>
  44b38c:	add	x20, x20, #0xad0
  44b390:	mov	w19, #0x0                   	// #0
  44b394:	stp	x23, x24, [sp, #48]
  44b398:	adrp	x24, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b39c:	mov	w23, #0x7fffffff            	// #2147483647
  44b3a0:	add	x24, x24, #0xfd0
  44b3a4:	b	44b3b8 <ASN1_generate_nconf@plt+0x2ca48>
  44b3a8:	ldr	w0, [x20]
  44b3ac:	cmp	w19, w23
  44b3b0:	cbz	w0, 44b408 <ASN1_generate_nconf@plt+0x2ca98>
  44b3b4:	b.eq	44b408 <ASN1_generate_nconf@plt+0x2ca98>  // b.none
  44b3b8:	ldr	w1, [x20, #4]
  44b3bc:	add	w19, w19, #0x1
  44b3c0:	ldr	x0, [x24]
  44b3c4:	ldrsw	x21, [x0, x1, lsl #2]
  44b3c8:	bl	41d3b0 <EVP_ripemd160@plt>
  44b3cc:	add	x2, sp, #0x48
  44b3d0:	mov	x4, x0
  44b3d4:	mov	x1, x21
  44b3d8:	mov	x0, x22
  44b3dc:	mov	x5, #0x0                   	// #0
  44b3e0:	mov	x3, #0x0                   	// #0
  44b3e4:	bl	41c2c0 <EVP_Digest@plt>
  44b3e8:	cbnz	w0, 44b3a8 <ASN1_generate_nconf@plt+0x2ca38>
  44b3ec:	ldp	x23, x24, [sp, #48]
  44b3f0:	mov	w19, #0xffffffff            	// #-1
  44b3f4:	mov	w0, w19
  44b3f8:	ldp	x19, x20, [sp, #16]
  44b3fc:	ldp	x21, x22, [sp, #32]
  44b400:	ldp	x29, x30, [sp], #96
  44b404:	ret
  44b408:	mov	w0, w19
  44b40c:	ldp	x19, x20, [sp, #16]
  44b410:	ldp	x21, x22, [sp, #32]
  44b414:	ldp	x23, x24, [sp, #48]
  44b418:	ldp	x29, x30, [sp], #96
  44b41c:	ret
  44b420:	stp	x29, x30, [sp, #-128]!
  44b424:	mov	x29, sp
  44b428:	stp	x19, x20, [sp, #16]
  44b42c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b430:	ldr	w19, [x20, #2768]
  44b434:	ldr	x0, [x0]
  44b438:	stp	x21, x22, [sp, #32]
  44b43c:	ldr	x22, [x0, #16]
  44b440:	cbz	w19, 44b490 <ASN1_generate_nconf@plt+0x2cb20>
  44b444:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b448:	add	x20, x20, #0xad0
  44b44c:	add	x21, x21, #0xfd0
  44b450:	mov	w19, #0x0                   	// #0
  44b454:	str	x23, [sp, #48]
  44b458:	mov	w23, #0x7fffffff            	// #2147483647
  44b45c:	b	44b464 <ASN1_generate_nconf@plt+0x2caf4>
  44b460:	b.eq	44b48c <ASN1_generate_nconf@plt+0x2cb1c>  // b.none
  44b464:	ldr	w3, [x20, #4]
  44b468:	add	x2, sp, #0x40
  44b46c:	ldr	x1, [x21]
  44b470:	mov	x0, x22
  44b474:	add	w19, w19, #0x1
  44b478:	ldrsw	x1, [x1, x3, lsl #2]
  44b47c:	bl	41bad0 <WHIRLPOOL@plt>
  44b480:	ldr	w0, [x20]
  44b484:	cmp	w19, w23
  44b488:	cbnz	w0, 44b460 <ASN1_generate_nconf@plt+0x2caf0>
  44b48c:	ldr	x23, [sp, #48]
  44b490:	mov	w0, w19
  44b494:	ldp	x19, x20, [sp, #16]
  44b498:	ldp	x21, x22, [sp, #32]
  44b49c:	ldp	x29, x30, [sp], #128
  44b4a0:	ret
  44b4a4:	nop
  44b4a8:	stp	x29, x30, [sp, #-128]!
  44b4ac:	mov	x29, sp
  44b4b0:	stp	x19, x20, [sp, #16]
  44b4b4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b4b8:	ldr	w19, [x20, #2768]
  44b4bc:	ldr	x0, [x0]
  44b4c0:	stp	x21, x22, [sp, #32]
  44b4c4:	ldr	x22, [x0, #16]
  44b4c8:	cbz	w19, 44b518 <ASN1_generate_nconf@plt+0x2cba8>
  44b4cc:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b4d0:	add	x20, x20, #0xad0
  44b4d4:	add	x21, x21, #0xfd0
  44b4d8:	mov	w19, #0x0                   	// #0
  44b4dc:	str	x23, [sp, #48]
  44b4e0:	mov	w23, #0x7fffffff            	// #2147483647
  44b4e4:	b	44b4ec <ASN1_generate_nconf@plt+0x2cb7c>
  44b4e8:	b.eq	44b514 <ASN1_generate_nconf@plt+0x2cba4>  // b.none
  44b4ec:	ldr	w3, [x20, #4]
  44b4f0:	add	x2, sp, #0x40
  44b4f4:	ldr	x1, [x21]
  44b4f8:	mov	x0, x22
  44b4fc:	add	w19, w19, #0x1
  44b500:	ldrsw	x1, [x1, x3, lsl #2]
  44b504:	bl	419b60 <SHA512@plt>
  44b508:	ldr	w0, [x20]
  44b50c:	cmp	w19, w23
  44b510:	cbnz	w0, 44b4e8 <ASN1_generate_nconf@plt+0x2cb78>
  44b514:	ldr	x23, [sp, #48]
  44b518:	mov	w0, w19
  44b51c:	ldp	x19, x20, [sp, #16]
  44b520:	ldp	x21, x22, [sp, #32]
  44b524:	ldp	x29, x30, [sp], #128
  44b528:	ret
  44b52c:	nop
  44b530:	stp	x29, x30, [sp, #-96]!
  44b534:	mov	x29, sp
  44b538:	stp	x19, x20, [sp, #16]
  44b53c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b540:	ldr	w19, [x20, #2768]
  44b544:	ldr	x0, [x0]
  44b548:	stp	x21, x22, [sp, #32]
  44b54c:	ldr	x22, [x0, #16]
  44b550:	cbz	w19, 44b5a0 <ASN1_generate_nconf@plt+0x2cc30>
  44b554:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b558:	add	x20, x20, #0xad0
  44b55c:	add	x21, x21, #0xfd0
  44b560:	mov	w19, #0x0                   	// #0
  44b564:	str	x23, [sp, #48]
  44b568:	mov	w23, #0x7fffffff            	// #2147483647
  44b56c:	b	44b574 <ASN1_generate_nconf@plt+0x2cc04>
  44b570:	b.eq	44b59c <ASN1_generate_nconf@plt+0x2cc2c>  // b.none
  44b574:	ldr	w3, [x20, #4]
  44b578:	add	x2, sp, #0x40
  44b57c:	ldr	x1, [x21]
  44b580:	mov	x0, x22
  44b584:	add	w19, w19, #0x1
  44b588:	ldrsw	x1, [x1, x3, lsl #2]
  44b58c:	bl	41aa50 <SHA256@plt>
  44b590:	ldr	w0, [x20]
  44b594:	cmp	w19, w23
  44b598:	cbnz	w0, 44b570 <ASN1_generate_nconf@plt+0x2cc00>
  44b59c:	ldr	x23, [sp, #48]
  44b5a0:	mov	w0, w19
  44b5a4:	ldp	x19, x20, [sp, #16]
  44b5a8:	ldp	x21, x22, [sp, #32]
  44b5ac:	ldp	x29, x30, [sp], #96
  44b5b0:	ret
  44b5b4:	nop
  44b5b8:	stp	x29, x30, [sp, #-96]!
  44b5bc:	mov	x29, sp
  44b5c0:	stp	x19, x20, [sp, #16]
  44b5c4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b5c8:	ldr	w19, [x20, #2768]
  44b5cc:	ldr	x0, [x0]
  44b5d0:	stp	x21, x22, [sp, #32]
  44b5d4:	ldr	x22, [x0, #16]
  44b5d8:	cbz	w19, 44b628 <ASN1_generate_nconf@plt+0x2ccb8>
  44b5dc:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b5e0:	add	x20, x20, #0xad0
  44b5e4:	add	x21, x21, #0xfd0
  44b5e8:	mov	w19, #0x0                   	// #0
  44b5ec:	str	x23, [sp, #48]
  44b5f0:	mov	w23, #0x7fffffff            	// #2147483647
  44b5f4:	b	44b5fc <ASN1_generate_nconf@plt+0x2cc8c>
  44b5f8:	b.eq	44b624 <ASN1_generate_nconf@plt+0x2ccb4>  // b.none
  44b5fc:	ldr	w3, [x20, #4]
  44b600:	add	x2, sp, #0x48
  44b604:	ldr	x1, [x21]
  44b608:	mov	x0, x22
  44b60c:	add	w19, w19, #0x1
  44b610:	ldrsw	x1, [x1, x3, lsl #2]
  44b614:	bl	41dbf0 <SHA1@plt>
  44b618:	ldr	w0, [x20]
  44b61c:	cmp	w19, w23
  44b620:	cbnz	w0, 44b5f8 <ASN1_generate_nconf@plt+0x2cc88>
  44b624:	ldr	x23, [sp, #48]
  44b628:	mov	w0, w19
  44b62c:	ldp	x19, x20, [sp, #16]
  44b630:	ldp	x21, x22, [sp, #32]
  44b634:	ldp	x29, x30, [sp], #96
  44b638:	ret
  44b63c:	nop
  44b640:	stp	x29, x30, [sp, #-80]!
  44b644:	mov	x29, sp
  44b648:	stp	x21, x22, [sp, #32]
  44b64c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b650:	stp	x19, x20, [sp, #16]
  44b654:	ldr	w19, [x21, #2768]
  44b658:	ldr	x0, [x0]
  44b65c:	stp	x23, x24, [sp, #48]
  44b660:	ldr	x23, [x0, #16]
  44b664:	ldr	x20, [x0, #752]
  44b668:	cbz	w19, 44b6d8 <ASN1_generate_nconf@plt+0x2cd68>
  44b66c:	adrp	x22, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b670:	add	x21, x21, #0xad0
  44b674:	add	x22, x22, #0xfd0
  44b678:	mov	w19, #0x0                   	// #0
  44b67c:	mov	w24, #0x7fffffff            	// #2147483647
  44b680:	b	44b688 <ASN1_generate_nconf@plt+0x2cd18>
  44b684:	b.eq	44b6d8 <ASN1_generate_nconf@plt+0x2cd68>  // b.none
  44b688:	mov	x4, #0x0                   	// #0
  44b68c:	mov	x3, #0x0                   	// #0
  44b690:	mov	w2, #0x0                   	// #0
  44b694:	mov	x1, #0x0                   	// #0
  44b698:	mov	x0, x20
  44b69c:	bl	41d240 <HMAC_Init_ex@plt>
  44b6a0:	ldr	w3, [x21, #4]
  44b6a4:	mov	x1, x23
  44b6a8:	ldr	x2, [x22]
  44b6ac:	mov	x0, x20
  44b6b0:	add	w19, w19, #0x1
  44b6b4:	ldrsw	x2, [x2, x3, lsl #2]
  44b6b8:	bl	41a5c0 <HMAC_Update@plt>
  44b6bc:	add	x1, sp, #0x40
  44b6c0:	mov	x0, x20
  44b6c4:	mov	x2, #0x0                   	// #0
  44b6c8:	bl	41db90 <HMAC_Final@plt>
  44b6cc:	ldr	w0, [x21]
  44b6d0:	cmp	w19, w24
  44b6d4:	cbnz	w0, 44b684 <ASN1_generate_nconf@plt+0x2cd14>
  44b6d8:	mov	w0, w19
  44b6dc:	ldp	x19, x20, [sp, #16]
  44b6e0:	ldp	x21, x22, [sp, #32]
  44b6e4:	ldp	x23, x24, [sp, #48]
  44b6e8:	ldp	x29, x30, [sp], #80
  44b6ec:	ret
  44b6f0:	stp	x29, x30, [sp, #-80]!
  44b6f4:	mov	x29, sp
  44b6f8:	stp	x19, x20, [sp, #16]
  44b6fc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b700:	ldr	w19, [x20, #2768]
  44b704:	ldr	x0, [x0]
  44b708:	stp	x21, x22, [sp, #32]
  44b70c:	ldr	x22, [x0, #16]
  44b710:	cbz	w19, 44b760 <ASN1_generate_nconf@plt+0x2cdf0>
  44b714:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b718:	add	x20, x20, #0xad0
  44b71c:	add	x21, x21, #0xfd0
  44b720:	mov	w19, #0x0                   	// #0
  44b724:	str	x23, [sp, #48]
  44b728:	mov	w23, #0x7fffffff            	// #2147483647
  44b72c:	b	44b734 <ASN1_generate_nconf@plt+0x2cdc4>
  44b730:	b.eq	44b75c <ASN1_generate_nconf@plt+0x2cdec>  // b.none
  44b734:	ldr	w3, [x20, #4]
  44b738:	add	x2, sp, #0x40
  44b73c:	ldr	x1, [x21]
  44b740:	mov	x0, x22
  44b744:	add	w19, w19, #0x1
  44b748:	ldrsw	x1, [x1, x3, lsl #2]
  44b74c:	bl	41b480 <MD5@plt>
  44b750:	ldr	w0, [x20]
  44b754:	cmp	w19, w23
  44b758:	cbnz	w0, 44b730 <ASN1_generate_nconf@plt+0x2cdc0>
  44b75c:	ldr	x23, [sp, #48]
  44b760:	mov	w0, w19
  44b764:	ldp	x19, x20, [sp, #16]
  44b768:	ldp	x21, x22, [sp, #32]
  44b76c:	ldp	x29, x30, [sp], #80
  44b770:	ret
  44b774:	nop
  44b778:	stp	x29, x30, [sp, #-80]!
  44b77c:	mov	x29, sp
  44b780:	stp	x19, x20, [sp, #16]
  44b784:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b788:	ldr	w19, [x20, #2768]
  44b78c:	ldr	x0, [x0]
  44b790:	stp	x21, x22, [sp, #32]
  44b794:	ldr	x22, [x0, #16]
  44b798:	cbz	w19, 44b804 <ASN1_generate_nconf@plt+0x2ce94>
  44b79c:	add	x20, x20, #0xad0
  44b7a0:	mov	w19, #0x0                   	// #0
  44b7a4:	stp	x23, x24, [sp, #48]
  44b7a8:	adrp	x24, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b7ac:	mov	w23, #0x7fffffff            	// #2147483647
  44b7b0:	add	x24, x24, #0xfd0
  44b7b4:	b	44b7c8 <ASN1_generate_nconf@plt+0x2ce58>
  44b7b8:	ldr	w0, [x20]
  44b7bc:	cmp	w19, w23
  44b7c0:	cbz	w0, 44b818 <ASN1_generate_nconf@plt+0x2cea8>
  44b7c4:	b.eq	44b818 <ASN1_generate_nconf@plt+0x2cea8>  // b.none
  44b7c8:	ldr	w1, [x20, #4]
  44b7cc:	add	w19, w19, #0x1
  44b7d0:	ldr	x0, [x24]
  44b7d4:	ldrsw	x21, [x0, x1, lsl #2]
  44b7d8:	bl	41ddc0 <EVP_md4@plt>
  44b7dc:	add	x2, sp, #0x40
  44b7e0:	mov	x4, x0
  44b7e4:	mov	x1, x21
  44b7e8:	mov	x0, x22
  44b7ec:	mov	x5, #0x0                   	// #0
  44b7f0:	mov	x3, #0x0                   	// #0
  44b7f4:	bl	41c2c0 <EVP_Digest@plt>
  44b7f8:	cbnz	w0, 44b7b8 <ASN1_generate_nconf@plt+0x2ce48>
  44b7fc:	ldp	x23, x24, [sp, #48]
  44b800:	mov	w19, #0xffffffff            	// #-1
  44b804:	mov	w0, w19
  44b808:	ldp	x19, x20, [sp, #16]
  44b80c:	ldp	x21, x22, [sp, #32]
  44b810:	ldp	x29, x30, [sp], #80
  44b814:	ret
  44b818:	mov	w0, w19
  44b81c:	ldp	x19, x20, [sp, #16]
  44b820:	ldp	x21, x22, [sp, #32]
  44b824:	ldp	x23, x24, [sp, #48]
  44b828:	ldp	x29, x30, [sp], #80
  44b82c:	ret
  44b830:	stp	x29, x30, [sp, #-80]!
  44b834:	mov	x29, sp
  44b838:	stp	x19, x20, [sp, #16]
  44b83c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b840:	ldr	w19, [x20, #2768]
  44b844:	ldr	x0, [x0]
  44b848:	stp	x21, x22, [sp, #32]
  44b84c:	ldr	x22, [x0, #16]
  44b850:	cbz	w19, 44b8bc <ASN1_generate_nconf@plt+0x2cf4c>
  44b854:	add	x20, x20, #0xad0
  44b858:	mov	w19, #0x0                   	// #0
  44b85c:	stp	x23, x24, [sp, #48]
  44b860:	adrp	x24, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b864:	mov	w23, #0x7fffffff            	// #2147483647
  44b868:	add	x24, x24, #0xfd0
  44b86c:	b	44b880 <ASN1_generate_nconf@plt+0x2cf10>
  44b870:	ldr	w0, [x20]
  44b874:	cmp	w19, w23
  44b878:	cbz	w0, 44b8d0 <ASN1_generate_nconf@plt+0x2cf60>
  44b87c:	b.eq	44b8d0 <ASN1_generate_nconf@plt+0x2cf60>  // b.none
  44b880:	ldr	w1, [x20, #4]
  44b884:	add	w19, w19, #0x1
  44b888:	ldr	x0, [x24]
  44b88c:	ldrsw	x21, [x0, x1, lsl #2]
  44b890:	bl	41c750 <EVP_mdc2@plt>
  44b894:	add	x2, sp, #0x40
  44b898:	mov	x4, x0
  44b89c:	mov	x1, x21
  44b8a0:	mov	x0, x22
  44b8a4:	mov	x5, #0x0                   	// #0
  44b8a8:	mov	x3, #0x0                   	// #0
  44b8ac:	bl	41c2c0 <EVP_Digest@plt>
  44b8b0:	cbnz	w0, 44b870 <ASN1_generate_nconf@plt+0x2cf00>
  44b8b4:	ldp	x23, x24, [sp, #48]
  44b8b8:	mov	w19, #0xffffffff            	// #-1
  44b8bc:	mov	w0, w19
  44b8c0:	ldp	x19, x20, [sp, #16]
  44b8c4:	ldp	x21, x22, [sp, #32]
  44b8c8:	ldp	x29, x30, [sp], #80
  44b8cc:	ret
  44b8d0:	mov	w0, w19
  44b8d4:	ldp	x19, x20, [sp, #16]
  44b8d8:	ldp	x21, x22, [sp, #32]
  44b8dc:	ldp	x23, x24, [sp, #48]
  44b8e0:	ldp	x29, x30, [sp], #80
  44b8e4:	ret
  44b8e8:	stp	x29, x30, [sp, #-256]!
  44b8ec:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b8f0:	mov	w4, #0x1                   	// #1
  44b8f4:	mov	x29, sp
  44b8f8:	str	w4, [x3, #2768]
  44b8fc:	stp	x23, x24, [sp, #48]
  44b900:	mov	x24, x1
  44b904:	stp	x25, x26, [sp, #64]
  44b908:	str	x2, [sp, #104]
  44b90c:	stp	wzr, wzr, [sp, #112]
  44b910:	str	xzr, [sp, #120]
  44b914:	cbz	w0, 44bd04 <ASN1_generate_nconf@plt+0x2d394>
  44b918:	cmp	w0, #0x0
  44b91c:	mov	w26, #0x0                   	// #0
  44b920:	b.le	44bbe4 <ASN1_generate_nconf@plt+0x2d274>
  44b924:	sub	w0, w0, #0x1
  44b928:	stp	x19, x20, [sp, #16]
  44b92c:	add	x0, x0, #0x1
  44b930:	add	x20, sp, #0x80
  44b934:	stp	x21, x22, [sp, #32]
  44b938:	add	x0, x0, x0, lsl #1
  44b93c:	mov	x19, #0x0                   	// #0
  44b940:	mov	w23, #0x0                   	// #0
  44b944:	lsl	x21, x0, #8
  44b948:	mov	w26, #0x0                   	// #0
  44b94c:	str	x27, [sp, #80]
  44b950:	ldr	x0, [sp, #104]
  44b954:	mov	x4, x20
  44b958:	mov	x3, x24
  44b95c:	add	x2, sp, #0x70
  44b960:	add	x0, x0, x19
  44b964:	mov	x5, #0x8                   	// #8
  44b968:	ldr	x1, [x0, #8]
  44b96c:	str	x0, [sp, #128]
  44b970:	bl	41bb00 <ASYNC_start_job@plt>
  44b974:	cmp	w0, #0x2
  44b978:	b.eq	44bcd0 <ASN1_generate_nconf@plt+0x2d360>  // b.none
  44b97c:	b.gt	44bbf8 <ASN1_generate_nconf@plt+0x2d288>
  44b980:	cmp	w0, #0x1
  44b984:	b.hi	44bc10 <ASN1_generate_nconf@plt+0x2d2a0>  // b.pmore
  44b988:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44b98c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44b990:	add	x1, x1, #0x9b0
  44b994:	ldr	x0, [x19, #152]
  44b998:	bl	419740 <BIO_printf@plt>
  44b99c:	ldr	x0, [x19, #152]
  44b9a0:	bl	41e7f0 <ERR_print_errors@plt>
  44b9a4:	mov	w25, #0x1                   	// #1
  44b9a8:	cbz	w23, 44bca4 <ASN1_generate_nconf@plt+0x2d334>
  44b9ac:	nop
  44b9b0:	mov	x27, #0x0                   	// #0
  44b9b4:	mov	w19, #0x0                   	// #0
  44b9b8:	mov	x22, #0x1                   	// #1
  44b9bc:	stp	xzr, xzr, [sp, #128]
  44b9c0:	stp	xzr, xzr, [sp, #144]
  44b9c4:	stp	xzr, xzr, [sp, #160]
  44b9c8:	stp	xzr, xzr, [sp, #176]
  44b9cc:	stp	xzr, xzr, [sp, #192]
  44b9d0:	stp	xzr, xzr, [sp, #208]
  44b9d4:	stp	xzr, xzr, [sp, #224]
  44b9d8:	stp	xzr, xzr, [sp, #240]
  44b9dc:	nop
  44b9e0:	add	x2, sp, #0x78
  44b9e4:	ldr	x0, [sp, #104]
  44b9e8:	mov	x1, #0x0                   	// #0
  44b9ec:	add	x3, x0, x27
  44b9f0:	ldr	x0, [x0, x27]
  44b9f4:	cbz	x0, 44ba68 <ASN1_generate_nconf@plt+0x2d0f8>
  44b9f8:	ldr	x0, [x3, #8]
  44b9fc:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44ba00:	add	x2, sp, #0x78
  44ba04:	add	x1, sp, #0x74
  44ba08:	cbz	w0, 44bc28 <ASN1_generate_nconf@plt+0x2d2b8>
  44ba0c:	ldr	x0, [sp, #120]
  44ba10:	cmp	x0, #0x1
  44ba14:	b.hi	44bc28 <ASN1_generate_nconf@plt+0x2d2b8>  // b.pmore
  44ba18:	ldr	x0, [sp, #104]
  44ba1c:	add	x0, x0, x27
  44ba20:	ldr	x0, [x0, #8]
  44ba24:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44ba28:	ldr	w2, [sp, #116]
  44ba2c:	cmp	w2, #0x0
  44ba30:	add	w1, w2, #0x3f
  44ba34:	csel	w1, w1, w2, lt  // lt = tstop
  44ba38:	negs	w0, w2
  44ba3c:	and	w3, w2, #0x3f
  44ba40:	and	w0, w0, #0x3f
  44ba44:	asr	w1, w1, #6
  44ba48:	csneg	w0, w3, w0, mi  // mi = first
  44ba4c:	cmp	w19, w2
  44ba50:	sxtw	x1, w1
  44ba54:	csel	w19, w19, w2, ge  // ge = tcont
  44ba58:	lsl	x0, x22, x0
  44ba5c:	ldr	x2, [x20, x1, lsl #3]
  44ba60:	orr	x0, x0, x2
  44ba64:	str	x0, [x20, x1, lsl #3]
  44ba68:	add	x27, x27, #0x300
  44ba6c:	cmp	x21, x27
  44ba70:	b.ne	44b9e0 <ASN1_generate_nconf@plt+0x2d070>  // b.any
  44ba74:	cmp	w19, #0x3ff
  44ba78:	b.gt	44bc50 <ASN1_generate_nconf@plt+0x2d2e0>
  44ba7c:	add	w0, w19, #0x1
  44ba80:	mov	x1, x20
  44ba84:	mov	x4, #0x0                   	// #0
  44ba88:	mov	x3, #0x0                   	// #0
  44ba8c:	mov	x2, #0x0                   	// #0
  44ba90:	bl	41ae70 <select@plt>
  44ba94:	cmn	w0, #0x1
  44ba98:	b.eq	44bc78 <ASN1_generate_nconf@plt+0x2d308>  // b.none
  44ba9c:	cbz	w0, 44b9b0 <ASN1_generate_nconf@plt+0x2d040>
  44baa0:	adrp	x22, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44baa4:	mov	x19, #0x0                   	// #0
  44baa8:	add	x22, x22, #0x9b0
  44baac:	b	44baec <ASN1_generate_nconf@plt+0x2d17c>
  44bab0:	tbnz	w0, #31, 44bae0 <ASN1_generate_nconf@plt+0x2d170>
  44bab4:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bab8:	mov	x1, x22
  44babc:	ldr	x2, [sp, #104]
  44bac0:	sub	w23, w23, #0x1
  44bac4:	ldr	x0, [x27, #152]
  44bac8:	mov	w25, #0x1                   	// #1
  44bacc:	str	xzr, [x2, x19]
  44bad0:	bl	419740 <BIO_printf@plt>
  44bad4:	ldr	x0, [x27, #152]
  44bad8:	bl	41e7f0 <ERR_print_errors@plt>
  44badc:	nop
  44bae0:	add	x19, x19, #0x300
  44bae4:	cmp	x21, x19
  44bae8:	b.eq	44bbcc <ASN1_generate_nconf@plt+0x2d25c>  // b.none
  44baec:	ldr	x0, [sp, #104]
  44baf0:	add	x1, x0, x19
  44baf4:	ldr	x0, [x0, x19]
  44baf8:	cbz	x0, 44bae0 <ASN1_generate_nconf@plt+0x2d170>
  44bafc:	ldr	x0, [x1, #8]
  44bb00:	add	x2, sp, #0x78
  44bb04:	mov	x1, #0x0                   	// #0
  44bb08:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44bb0c:	cbz	w0, 44bcd8 <ASN1_generate_nconf@plt+0x2d368>
  44bb10:	ldr	x0, [sp, #120]
  44bb14:	cmp	x0, #0x1
  44bb18:	b.hi	44bcd8 <ASN1_generate_nconf@plt+0x2d368>  // b.pmore
  44bb1c:	ldr	x0, [sp, #104]
  44bb20:	add	x1, sp, #0x74
  44bb24:	add	x2, sp, #0x78
  44bb28:	add	x0, x0, x19
  44bb2c:	ldr	x0, [x0, #8]
  44bb30:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44bb34:	ldr	x1, [sp, #120]
  44bb38:	cmp	x1, #0x1
  44bb3c:	b.ne	44bb74 <ASN1_generate_nconf@plt+0x2d204>  // b.any
  44bb40:	ldr	w0, [sp, #116]
  44bb44:	cmp	w0, #0x0
  44bb48:	add	w2, w0, #0x3f
  44bb4c:	csel	w2, w2, w0, lt  // lt = tstop
  44bb50:	negs	w3, w0
  44bb54:	and	w3, w3, #0x3f
  44bb58:	and	w0, w0, #0x3f
  44bb5c:	asr	w2, w2, #6
  44bb60:	csneg	w0, w0, w3, mi  // mi = first
  44bb64:	lsl	x1, x1, x0
  44bb68:	ldr	x0, [x20, w2, sxtw #3]
  44bb6c:	tst	x1, x0
  44bb70:	b.eq	44bae0 <ASN1_generate_nconf@plt+0x2d170>  // b.none
  44bb74:	ldr	x4, [sp, #104]
  44bb78:	mov	x3, x24
  44bb7c:	add	x2, sp, #0x70
  44bb80:	mov	x5, #0x300                 	// #768
  44bb84:	add	x4, x4, x19
  44bb88:	mov	x0, x4
  44bb8c:	ldr	x1, [x4, #8]
  44bb90:	bl	41bb00 <ASYNC_start_job@plt>
  44bb94:	cmp	w0, #0x1
  44bb98:	b.le	44bab0 <ASN1_generate_nconf@plt+0x2d140>
  44bb9c:	cmp	w0, #0x3
  44bba0:	b.ne	44bae0 <ASN1_generate_nconf@plt+0x2d170>  // b.any
  44bba4:	ldr	w0, [sp, #112]
  44bba8:	cmn	w0, #0x1
  44bbac:	b.eq	44bcc8 <ASN1_generate_nconf@plt+0x2d358>  // b.none
  44bbb0:	add	w26, w26, w0
  44bbb4:	ldr	x0, [sp, #104]
  44bbb8:	sub	w23, w23, #0x1
  44bbbc:	str	xzr, [x0, x19]
  44bbc0:	add	x19, x19, #0x300
  44bbc4:	cmp	x21, x19
  44bbc8:	b.ne	44baec <ASN1_generate_nconf@plt+0x2d17c>  // b.any
  44bbcc:	cmp	w23, #0x0
  44bbd0:	b.gt	44b9b0 <ASN1_generate_nconf@plt+0x2d040>
  44bbd4:	cbnz	w25, 44bca4 <ASN1_generate_nconf@plt+0x2d334>
  44bbd8:	ldp	x19, x20, [sp, #16]
  44bbdc:	ldp	x21, x22, [sp, #32]
  44bbe0:	ldr	x27, [sp, #80]
  44bbe4:	mov	w0, w26
  44bbe8:	ldp	x23, x24, [sp, #48]
  44bbec:	ldp	x25, x26, [sp, #64]
  44bbf0:	ldp	x29, x30, [sp], #256
  44bbf4:	ret
  44bbf8:	cmp	w0, #0x3
  44bbfc:	b.ne	44bc10 <ASN1_generate_nconf@plt+0x2d2a0>  // b.any
  44bc00:	ldr	w0, [sp, #112]
  44bc04:	cmn	w0, #0x1
  44bc08:	b.eq	44b9a4 <ASN1_generate_nconf@plt+0x2d034>  // b.none
  44bc0c:	add	w26, w26, w0
  44bc10:	add	x19, x19, #0x300
  44bc14:	cmp	x21, x19
  44bc18:	b.ne	44b950 <ASN1_generate_nconf@plt+0x2cfe0>  // b.any
  44bc1c:	cbz	w23, 44bbd8 <ASN1_generate_nconf@plt+0x2d268>
  44bc20:	mov	w25, #0x0                   	// #0
  44bc24:	b	44b9b0 <ASN1_generate_nconf@plt+0x2d040>
  44bc28:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bc2c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bc30:	add	x1, x1, #0x9c8
  44bc34:	mov	w25, #0x1                   	// #1
  44bc38:	ldr	x0, [x22, #152]
  44bc3c:	bl	419740 <BIO_printf@plt>
  44bc40:	ldr	x0, [x22, #152]
  44bc44:	bl	41e7f0 <ERR_print_errors@plt>
  44bc48:	cmp	w19, #0x3ff
  44bc4c:	b.le	44ba7c <ASN1_generate_nconf@plt+0x2d10c>
  44bc50:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bc54:	mov	w2, w19
  44bc58:	mov	w3, #0x400                 	// #1024
  44bc5c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bc60:	ldr	x0, [x20, #152]
  44bc64:	add	x1, x1, #0x9e8
  44bc68:	bl	419740 <BIO_printf@plt>
  44bc6c:	ldr	x0, [x20, #152]
  44bc70:	bl	41e7f0 <ERR_print_errors@plt>
  44bc74:	b	44bca4 <ASN1_generate_nconf@plt+0x2d334>
  44bc78:	bl	41bcb0 <__errno_location@plt>
  44bc7c:	ldr	w0, [x0]
  44bc80:	cmp	w0, #0x4
  44bc84:	b.eq	44b9b0 <ASN1_generate_nconf@plt+0x2d040>  // b.none
  44bc88:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bc8c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bc90:	add	x1, x1, #0xa48
  44bc94:	ldr	x0, [x19, #152]
  44bc98:	bl	419740 <BIO_printf@plt>
  44bc9c:	ldr	x0, [x19, #152]
  44bca0:	bl	41e7f0 <ERR_print_errors@plt>
  44bca4:	mov	w26, #0xffffffff            	// #-1
  44bca8:	mov	w0, w26
  44bcac:	ldp	x19, x20, [sp, #16]
  44bcb0:	ldp	x21, x22, [sp, #32]
  44bcb4:	ldp	x23, x24, [sp, #48]
  44bcb8:	ldp	x25, x26, [sp, #64]
  44bcbc:	ldr	x27, [sp, #80]
  44bcc0:	ldp	x29, x30, [sp], #256
  44bcc4:	ret
  44bcc8:	mov	w25, #0x1                   	// #1
  44bccc:	b	44bbb4 <ASN1_generate_nconf@plt+0x2d244>
  44bcd0:	add	w23, w23, #0x1
  44bcd4:	b	44bc10 <ASN1_generate_nconf@plt+0x2d2a0>
  44bcd8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bcdc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bce0:	add	x1, x1, #0x9c8
  44bce4:	mov	w25, #0x1                   	// #1
  44bce8:	ldr	x0, [x19, #152]
  44bcec:	bl	419740 <BIO_printf@plt>
  44bcf0:	ldr	x0, [x19, #152]
  44bcf4:	bl	41e7f0 <ERR_print_errors@plt>
  44bcf8:	cmp	w23, #0x0
  44bcfc:	b.gt	44b9b0 <ASN1_generate_nconf@plt+0x2d040>
  44bd00:	b	44bbd4 <ASN1_generate_nconf@plt+0x2d264>
  44bd04:	add	x0, sp, #0x68
  44bd08:	blr	x1
  44bd0c:	mov	w26, w0
  44bd10:	mov	w0, w26
  44bd14:	ldp	x23, x24, [sp, #48]
  44bd18:	ldp	x25, x26, [sp, #64]
  44bd1c:	ldp	x29, x30, [sp], #256
  44bd20:	ret
  44bd24:	nop
  44bd28:	stp	x29, x30, [sp, #-80]!
  44bd2c:	mov	x29, sp
  44bd30:	stp	x19, x20, [sp, #16]
  44bd34:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bd38:	ldr	w19, [x20, #2768]
  44bd3c:	ldr	x0, [x0]
  44bd40:	stp	x21, x22, [sp, #32]
  44bd44:	ldp	x21, x22, [x0, #16]
  44bd48:	cbz	w19, 44bdcc <ASN1_generate_nconf@plt+0x2d45c>
  44bd4c:	add	x20, x20, #0xad0
  44bd50:	mov	w19, #0x0                   	// #0
  44bd54:	stp	x23, x24, [sp, #48]
  44bd58:	add	x23, x0, #0x38
  44bd5c:	add	x24, x0, #0x48
  44bd60:	str	x25, [sp, #64]
  44bd64:	mov	w25, #0x7fffffff            	// #2147483647
  44bd68:	b	44bd7c <ASN1_generate_nconf@plt+0x2d40c>
  44bd6c:	ldr	w0, [x20]
  44bd70:	cmp	w19, w25
  44bd74:	cbz	w0, 44bde0 <ASN1_generate_nconf@plt+0x2d470>
  44bd78:	b.eq	44bde0 <ASN1_generate_nconf@plt+0x2d470>  // b.none
  44bd7c:	ldr	w5, [x20, #4]
  44bd80:	mov	x4, x23
  44bd84:	mov	x3, x22
  44bd88:	mov	x1, x21
  44bd8c:	add	w19, w19, #0x1
  44bd90:	mov	w2, #0x24                  	// #36
  44bd94:	mov	w0, #0x72                  	// #114
  44bd98:	ldr	x5, [x24, x5, lsl #3]
  44bd9c:	bl	41d1b0 <RSA_sign@plt>
  44bda0:	cbnz	w0, 44bd6c <ASN1_generate_nconf@plt+0x2d3fc>
  44bda4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bda8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bdac:	add	x1, x1, #0xa60
  44bdb0:	mov	w19, #0xffffffff            	// #-1
  44bdb4:	ldr	x0, [x20, #152]
  44bdb8:	bl	419740 <BIO_printf@plt>
  44bdbc:	ldr	x0, [x20, #152]
  44bdc0:	bl	41e7f0 <ERR_print_errors@plt>
  44bdc4:	ldp	x23, x24, [sp, #48]
  44bdc8:	ldr	x25, [sp, #64]
  44bdcc:	mov	w0, w19
  44bdd0:	ldp	x19, x20, [sp, #16]
  44bdd4:	ldp	x21, x22, [sp, #32]
  44bdd8:	ldp	x29, x30, [sp], #80
  44bddc:	ret
  44bde0:	mov	w0, w19
  44bde4:	ldp	x19, x20, [sp, #16]
  44bde8:	ldp	x21, x22, [sp, #32]
  44bdec:	ldp	x23, x24, [sp, #48]
  44bdf0:	ldr	x25, [sp, #64]
  44bdf4:	ldp	x29, x30, [sp], #80
  44bdf8:	ret
  44bdfc:	nop
  44be00:	stp	x29, x30, [sp, #-80]!
  44be04:	mov	x29, sp
  44be08:	stp	x19, x20, [sp, #16]
  44be0c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44be10:	ldr	w19, [x20, #2768]
  44be14:	ldr	x0, [x0]
  44be18:	stp	x21, x22, [sp, #32]
  44be1c:	stp	x23, x24, [sp, #48]
  44be20:	ldr	w23, [x0, #56]
  44be24:	ldp	x21, x22, [x0, #16]
  44be28:	cbz	w19, 44bea4 <ASN1_generate_nconf@plt+0x2d534>
  44be2c:	add	x24, x0, #0x48
  44be30:	add	x20, x20, #0xad0
  44be34:	mov	w19, #0x0                   	// #0
  44be38:	str	x25, [sp, #64]
  44be3c:	mov	w25, #0x7fffffff            	// #2147483647
  44be40:	b	44be54 <ASN1_generate_nconf@plt+0x2d4e4>
  44be44:	ldr	w0, [x20]
  44be48:	cmp	w19, w25
  44be4c:	cbz	w0, 44bebc <ASN1_generate_nconf@plt+0x2d54c>
  44be50:	b.eq	44bebc <ASN1_generate_nconf@plt+0x2d54c>  // b.none
  44be54:	ldr	w5, [x20, #4]
  44be58:	mov	w4, w23
  44be5c:	mov	x3, x22
  44be60:	mov	x1, x21
  44be64:	mov	w2, #0x24                  	// #36
  44be68:	mov	w0, #0x72                  	// #114
  44be6c:	add	w19, w19, #0x1
  44be70:	ldr	x5, [x24, x5, lsl #3]
  44be74:	bl	41aed0 <RSA_verify@plt>
  44be78:	cmp	w0, #0x0
  44be7c:	b.gt	44be44 <ASN1_generate_nconf@plt+0x2d4d4>
  44be80:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44be84:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44be88:	add	x1, x1, #0xa78
  44be8c:	mov	w19, #0xffffffff            	// #-1
  44be90:	ldr	x0, [x20, #152]
  44be94:	bl	419740 <BIO_printf@plt>
  44be98:	ldr	x0, [x20, #152]
  44be9c:	bl	41e7f0 <ERR_print_errors@plt>
  44bea0:	ldr	x25, [sp, #64]
  44bea4:	mov	w0, w19
  44bea8:	ldp	x19, x20, [sp, #16]
  44beac:	ldp	x21, x22, [sp, #32]
  44beb0:	ldp	x23, x24, [sp, #48]
  44beb4:	ldp	x29, x30, [sp], #80
  44beb8:	ret
  44bebc:	mov	w0, w19
  44bec0:	ldp	x19, x20, [sp, #16]
  44bec4:	ldp	x21, x22, [sp, #32]
  44bec8:	ldp	x23, x24, [sp, #48]
  44becc:	ldr	x25, [sp, #64]
  44bed0:	ldp	x29, x30, [sp], #80
  44bed4:	ret
  44bed8:	stp	x29, x30, [sp, #-80]!
  44bedc:	mov	x29, sp
  44bee0:	stp	x19, x20, [sp, #16]
  44bee4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bee8:	ldr	w19, [x20, #2768]
  44beec:	ldr	x0, [x0]
  44bef0:	stp	x21, x22, [sp, #32]
  44bef4:	ldp	x21, x22, [x0, #16]
  44bef8:	cbz	w19, 44bf7c <ASN1_generate_nconf@plt+0x2d60c>
  44befc:	add	x20, x20, #0xad0
  44bf00:	mov	w19, #0x0                   	// #0
  44bf04:	stp	x23, x24, [sp, #48]
  44bf08:	add	x23, x0, #0x80
  44bf0c:	add	x24, x0, #0x38
  44bf10:	str	x25, [sp, #64]
  44bf14:	mov	w25, #0x7fffffff            	// #2147483647
  44bf18:	b	44bf2c <ASN1_generate_nconf@plt+0x2d5bc>
  44bf1c:	ldr	w0, [x20]
  44bf20:	cmp	w19, w25
  44bf24:	cbz	w0, 44bf90 <ASN1_generate_nconf@plt+0x2d620>
  44bf28:	b.eq	44bf90 <ASN1_generate_nconf@plt+0x2d620>  // b.none
  44bf2c:	ldr	w5, [x20, #4]
  44bf30:	mov	x4, x24
  44bf34:	mov	x3, x22
  44bf38:	mov	x1, x21
  44bf3c:	add	w19, w19, #0x1
  44bf40:	mov	w2, #0x14                  	// #20
  44bf44:	mov	w0, #0x0                   	// #0
  44bf48:	ldr	x5, [x23, x5, lsl #3]
  44bf4c:	bl	419ad0 <DSA_sign@plt>
  44bf50:	cbnz	w0, 44bf1c <ASN1_generate_nconf@plt+0x2d5ac>
  44bf54:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bf58:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44bf5c:	add	x1, x1, #0xa90
  44bf60:	mov	w19, #0xffffffff            	// #-1
  44bf64:	ldr	x0, [x20, #152]
  44bf68:	bl	419740 <BIO_printf@plt>
  44bf6c:	ldr	x0, [x20, #152]
  44bf70:	bl	41e7f0 <ERR_print_errors@plt>
  44bf74:	ldp	x23, x24, [sp, #48]
  44bf78:	ldr	x25, [sp, #64]
  44bf7c:	mov	w0, w19
  44bf80:	ldp	x19, x20, [sp, #16]
  44bf84:	ldp	x21, x22, [sp, #32]
  44bf88:	ldp	x29, x30, [sp], #80
  44bf8c:	ret
  44bf90:	mov	w0, w19
  44bf94:	ldp	x19, x20, [sp, #16]
  44bf98:	ldp	x21, x22, [sp, #32]
  44bf9c:	ldp	x23, x24, [sp, #48]
  44bfa0:	ldr	x25, [sp, #64]
  44bfa4:	ldp	x29, x30, [sp], #80
  44bfa8:	ret
  44bfac:	nop
  44bfb0:	stp	x29, x30, [sp, #-80]!
  44bfb4:	mov	x29, sp
  44bfb8:	stp	x19, x20, [sp, #16]
  44bfbc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44bfc0:	ldr	w19, [x20, #2768]
  44bfc4:	ldr	x0, [x0]
  44bfc8:	stp	x21, x22, [sp, #32]
  44bfcc:	stp	x23, x24, [sp, #48]
  44bfd0:	ldr	w24, [x0, #56]
  44bfd4:	ldp	x21, x22, [x0, #16]
  44bfd8:	cbz	w19, 44c054 <ASN1_generate_nconf@plt+0x2d6e4>
  44bfdc:	add	x23, x0, #0x80
  44bfe0:	add	x20, x20, #0xad0
  44bfe4:	mov	w19, #0x0                   	// #0
  44bfe8:	str	x25, [sp, #64]
  44bfec:	mov	w25, #0x7fffffff            	// #2147483647
  44bff0:	b	44c004 <ASN1_generate_nconf@plt+0x2d694>
  44bff4:	ldr	w0, [x20]
  44bff8:	cmp	w19, w25
  44bffc:	cbz	w0, 44c06c <ASN1_generate_nconf@plt+0x2d6fc>
  44c000:	b.eq	44c06c <ASN1_generate_nconf@plt+0x2d6fc>  // b.none
  44c004:	ldr	w5, [x20, #4]
  44c008:	mov	w4, w24
  44c00c:	mov	x3, x22
  44c010:	mov	x1, x21
  44c014:	mov	w2, #0x14                  	// #20
  44c018:	mov	w0, #0x0                   	// #0
  44c01c:	add	w19, w19, #0x1
  44c020:	ldr	x5, [x23, x5, lsl #3]
  44c024:	bl	41dcf0 <DSA_verify@plt>
  44c028:	cmp	w0, #0x0
  44c02c:	b.gt	44bff4 <ASN1_generate_nconf@plt+0x2d684>
  44c030:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c034:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c038:	add	x1, x1, #0xaa8
  44c03c:	mov	w19, #0xffffffff            	// #-1
  44c040:	ldr	x0, [x20, #152]
  44c044:	bl	419740 <BIO_printf@plt>
  44c048:	ldr	x0, [x20, #152]
  44c04c:	bl	41e7f0 <ERR_print_errors@plt>
  44c050:	ldr	x25, [sp, #64]
  44c054:	mov	w0, w19
  44c058:	ldp	x19, x20, [sp, #16]
  44c05c:	ldp	x21, x22, [sp, #32]
  44c060:	ldp	x23, x24, [sp, #48]
  44c064:	ldp	x29, x30, [sp], #80
  44c068:	ret
  44c06c:	mov	w0, w19
  44c070:	ldp	x19, x20, [sp, #16]
  44c074:	ldp	x21, x22, [sp, #32]
  44c078:	ldp	x23, x24, [sp, #48]
  44c07c:	ldr	x25, [sp, #64]
  44c080:	ldp	x29, x30, [sp], #80
  44c084:	ret
  44c088:	stp	x29, x30, [sp, #-80]!
  44c08c:	mov	x29, sp
  44c090:	stp	x19, x20, [sp, #16]
  44c094:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c098:	ldr	w19, [x20, #2768]
  44c09c:	ldr	x0, [x0]
  44c0a0:	stp	x21, x22, [sp, #32]
  44c0a4:	stp	x23, x24, [sp, #48]
  44c0a8:	ldp	x21, x23, [x0, #16]
  44c0ac:	cbz	w19, 44c128 <ASN1_generate_nconf@plt+0x2d7b8>
  44c0b0:	add	x22, x0, #0x98
  44c0b4:	add	x24, x0, #0x38
  44c0b8:	add	x20, x20, #0xad0
  44c0bc:	mov	w19, #0x0                   	// #0
  44c0c0:	str	x25, [sp, #64]
  44c0c4:	mov	w25, #0x7fffffff            	// #2147483647
  44c0c8:	b	44c0dc <ASN1_generate_nconf@plt+0x2d76c>
  44c0cc:	ldr	w0, [x20]
  44c0d0:	cmp	w19, w25
  44c0d4:	cbz	w0, 44c140 <ASN1_generate_nconf@plt+0x2d7d0>
  44c0d8:	b.eq	44c140 <ASN1_generate_nconf@plt+0x2d7d0>  // b.none
  44c0dc:	ldr	w5, [x20, #4]
  44c0e0:	mov	x4, x24
  44c0e4:	mov	x3, x23
  44c0e8:	mov	x1, x21
  44c0ec:	add	w19, w19, #0x1
  44c0f0:	mov	w2, #0x14                  	// #20
  44c0f4:	mov	w0, #0x0                   	// #0
  44c0f8:	ldr	x5, [x22, x5, lsl #3]
  44c0fc:	bl	41bcd0 <ECDSA_sign@plt>
  44c100:	cbnz	w0, 44c0cc <ASN1_generate_nconf@plt+0x2d75c>
  44c104:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c108:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c10c:	add	x1, x1, #0xac0
  44c110:	mov	w19, #0xffffffff            	// #-1
  44c114:	ldr	x0, [x20, #152]
  44c118:	bl	419740 <BIO_printf@plt>
  44c11c:	ldr	x0, [x20, #152]
  44c120:	bl	41e7f0 <ERR_print_errors@plt>
  44c124:	ldr	x25, [sp, #64]
  44c128:	mov	w0, w19
  44c12c:	ldp	x19, x20, [sp, #16]
  44c130:	ldp	x21, x22, [sp, #32]
  44c134:	ldp	x23, x24, [sp, #48]
  44c138:	ldp	x29, x30, [sp], #80
  44c13c:	ret
  44c140:	mov	w0, w19
  44c144:	ldp	x19, x20, [sp, #16]
  44c148:	ldp	x21, x22, [sp, #32]
  44c14c:	ldp	x23, x24, [sp, #48]
  44c150:	ldr	x25, [sp, #64]
  44c154:	ldp	x29, x30, [sp], #80
  44c158:	ret
  44c15c:	nop
  44c160:	stp	x29, x30, [sp, #-80]!
  44c164:	mov	x29, sp
  44c168:	stp	x19, x20, [sp, #16]
  44c16c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c170:	ldr	w19, [x20, #2768]
  44c174:	ldr	x0, [x0]
  44c178:	stp	x21, x22, [sp, #32]
  44c17c:	stp	x23, x24, [sp, #48]
  44c180:	ldr	w24, [x0, #56]
  44c184:	ldp	x21, x23, [x0, #16]
  44c188:	cbz	w19, 44c204 <ASN1_generate_nconf@plt+0x2d894>
  44c18c:	add	x22, x0, #0x98
  44c190:	add	x20, x20, #0xad0
  44c194:	mov	w19, #0x0                   	// #0
  44c198:	str	x25, [sp, #64]
  44c19c:	mov	w25, #0x7fffffff            	// #2147483647
  44c1a0:	b	44c1b4 <ASN1_generate_nconf@plt+0x2d844>
  44c1a4:	ldr	w0, [x20]
  44c1a8:	cmp	w19, w25
  44c1ac:	cbz	w0, 44c21c <ASN1_generate_nconf@plt+0x2d8ac>
  44c1b0:	b.eq	44c21c <ASN1_generate_nconf@plt+0x2d8ac>  // b.none
  44c1b4:	ldr	w5, [x20, #4]
  44c1b8:	mov	w4, w24
  44c1bc:	mov	x3, x23
  44c1c0:	mov	x1, x21
  44c1c4:	mov	w2, #0x14                  	// #20
  44c1c8:	mov	w0, #0x0                   	// #0
  44c1cc:	add	w19, w19, #0x1
  44c1d0:	ldr	x5, [x22, x5, lsl #3]
  44c1d4:	bl	4195c0 <ECDSA_verify@plt>
  44c1d8:	cmp	w0, #0x1
  44c1dc:	b.eq	44c1a4 <ASN1_generate_nconf@plt+0x2d834>  // b.none
  44c1e0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c1e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c1e8:	add	x1, x1, #0xad8
  44c1ec:	mov	w19, #0xffffffff            	// #-1
  44c1f0:	ldr	x0, [x20, #152]
  44c1f4:	bl	419740 <BIO_printf@plt>
  44c1f8:	ldr	x0, [x20, #152]
  44c1fc:	bl	41e7f0 <ERR_print_errors@plt>
  44c200:	ldr	x25, [sp, #64]
  44c204:	mov	w0, w19
  44c208:	ldp	x19, x20, [sp, #16]
  44c20c:	ldp	x21, x22, [sp, #32]
  44c210:	ldp	x23, x24, [sp, #48]
  44c214:	ldp	x29, x30, [sp], #80
  44c218:	ret
  44c21c:	mov	w0, w19
  44c220:	ldp	x19, x20, [sp, #16]
  44c224:	ldp	x21, x22, [sp, #32]
  44c228:	ldp	x23, x24, [sp, #48]
  44c22c:	ldr	x25, [sp, #64]
  44c230:	ldp	x29, x30, [sp], #80
  44c234:	ret
  44c238:	stp	x29, x30, [sp, #-80]!
  44c23c:	mov	x29, sp
  44c240:	stp	x19, x20, [sp, #16]
  44c244:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c248:	ldr	w19, [x20, #2768]
  44c24c:	ldr	x0, [x0]
  44c250:	stp	x21, x22, [sp, #32]
  44c254:	stp	x23, x24, [sp, #48]
  44c258:	ldp	x21, x23, [x0, #16]
  44c25c:	cbz	w19, 44c2d4 <ASN1_generate_nconf@plt+0x2d964>
  44c260:	add	x22, x0, #0x208
  44c264:	add	x24, x0, #0x40
  44c268:	add	x20, x20, #0xad0
  44c26c:	mov	w19, #0x0                   	// #0
  44c270:	str	x25, [sp, #64]
  44c274:	mov	w25, #0x7fffffff            	// #2147483647
  44c278:	b	44c28c <ASN1_generate_nconf@plt+0x2d91c>
  44c27c:	ldr	w0, [x20]
  44c280:	cmp	w19, w25
  44c284:	cbz	w0, 44c2ec <ASN1_generate_nconf@plt+0x2d97c>
  44c288:	b.eq	44c2ec <ASN1_generate_nconf@plt+0x2d97c>  // b.none
  44c28c:	ldr	w0, [x20, #4]
  44c290:	mov	x3, x21
  44c294:	mov	x2, x24
  44c298:	mov	x1, x23
  44c29c:	add	w19, w19, #0x1
  44c2a0:	mov	x4, #0x14                  	// #20
  44c2a4:	ldr	x0, [x22, x0, lsl #3]
  44c2a8:	bl	41c2f0 <EVP_DigestSign@plt>
  44c2ac:	cbnz	w0, 44c27c <ASN1_generate_nconf@plt+0x2d90c>
  44c2b0:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c2b4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c2b8:	add	x1, x1, #0xaf0
  44c2bc:	mov	w19, #0xffffffff            	// #-1
  44c2c0:	ldr	x0, [x20, #152]
  44c2c4:	bl	419740 <BIO_printf@plt>
  44c2c8:	ldr	x0, [x20, #152]
  44c2cc:	bl	41e7f0 <ERR_print_errors@plt>
  44c2d0:	ldr	x25, [sp, #64]
  44c2d4:	mov	w0, w19
  44c2d8:	ldp	x19, x20, [sp, #16]
  44c2dc:	ldp	x21, x22, [sp, #32]
  44c2e0:	ldp	x23, x24, [sp, #48]
  44c2e4:	ldp	x29, x30, [sp], #80
  44c2e8:	ret
  44c2ec:	mov	w0, w19
  44c2f0:	ldp	x19, x20, [sp, #16]
  44c2f4:	ldp	x21, x22, [sp, #32]
  44c2f8:	ldp	x23, x24, [sp, #48]
  44c2fc:	ldr	x25, [sp, #64]
  44c300:	ldp	x29, x30, [sp], #80
  44c304:	ret
  44c308:	stp	x29, x30, [sp, #-80]!
  44c30c:	mov	x29, sp
  44c310:	stp	x19, x20, [sp, #16]
  44c314:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c318:	ldr	w19, [x20, #2768]
  44c31c:	ldr	x0, [x0]
  44c320:	stp	x21, x22, [sp, #32]
  44c324:	stp	x23, x24, [sp, #48]
  44c328:	ldp	x21, x23, [x0, #16]
  44c32c:	ldr	x24, [x0, #64]
  44c330:	cbz	w19, 44c3a8 <ASN1_generate_nconf@plt+0x2da38>
  44c334:	add	x22, x0, #0x208
  44c338:	add	x20, x20, #0xad0
  44c33c:	mov	w19, #0x0                   	// #0
  44c340:	str	x25, [sp, #64]
  44c344:	mov	w25, #0x7fffffff            	// #2147483647
  44c348:	b	44c35c <ASN1_generate_nconf@plt+0x2d9ec>
  44c34c:	ldr	w0, [x20]
  44c350:	cmp	w19, w25
  44c354:	cbz	w0, 44c3c0 <ASN1_generate_nconf@plt+0x2da50>
  44c358:	b.eq	44c3c0 <ASN1_generate_nconf@plt+0x2da50>  // b.none
  44c35c:	ldr	w0, [x20, #4]
  44c360:	mov	x3, x21
  44c364:	mov	x2, x24
  44c368:	mov	x1, x23
  44c36c:	mov	x4, #0x14                  	// #20
  44c370:	add	w19, w19, #0x1
  44c374:	ldr	x0, [x22, x0, lsl #3]
  44c378:	bl	41e6d0 <EVP_DigestVerify@plt>
  44c37c:	cmp	w0, #0x1
  44c380:	b.eq	44c34c <ASN1_generate_nconf@plt+0x2d9dc>  // b.none
  44c384:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c388:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c38c:	add	x1, x1, #0xb08
  44c390:	mov	w19, #0xffffffff            	// #-1
  44c394:	ldr	x0, [x20, #152]
  44c398:	bl	419740 <BIO_printf@plt>
  44c39c:	ldr	x0, [x20, #152]
  44c3a0:	bl	41e7f0 <ERR_print_errors@plt>
  44c3a4:	ldr	x25, [sp, #64]
  44c3a8:	mov	w0, w19
  44c3ac:	ldp	x19, x20, [sp, #16]
  44c3b0:	ldp	x21, x22, [sp, #32]
  44c3b4:	ldp	x23, x24, [sp, #48]
  44c3b8:	ldp	x29, x30, [sp], #80
  44c3bc:	ret
  44c3c0:	mov	w0, w19
  44c3c4:	ldp	x19, x20, [sp, #16]
  44c3c8:	ldp	x21, x22, [sp, #32]
  44c3cc:	ldp	x23, x24, [sp, #48]
  44c3d0:	ldr	x25, [sp, #64]
  44c3d4:	ldp	x29, x30, [sp], #80
  44c3d8:	ret
  44c3dc:	nop
  44c3e0:	stp	x29, x30, [sp, #-32]!
  44c3e4:	adrp	x4, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  44c3e8:	mov	x7, x0
  44c3ec:	mov	x29, sp
  44c3f0:	stp	x19, x20, [sp, #16]
  44c3f4:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c3f8:	ldr	w4, [x4, #148]
  44c3fc:	ldr	x0, [x20, #152]
  44c400:	cmp	w4, #0x0
  44c404:	adrp	x6, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c408:	add	x6, x6, #0xb20
  44c40c:	mov	w19, w3
  44c410:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c414:	add	x5, x5, #0xb38
  44c418:	mov	x3, x7
  44c41c:	mov	x4, x1
  44c420:	csel	x1, x6, x5, ne  // ne = any
  44c424:	mov	w5, w19
  44c428:	bl	419740 <BIO_printf@plt>
  44c42c:	ldr	x0, [x20, #152]
  44c430:	mov	x3, #0x0                   	// #0
  44c434:	mov	x2, #0x0                   	// #0
  44c438:	mov	w1, #0xb                   	// #11
  44c43c:	bl	41de90 <BIO_ctrl@plt>
  44c440:	mov	w0, w19
  44c444:	ldp	x19, x20, [sp, #16]
  44c448:	ldp	x29, x30, [sp], #32
  44c44c:	b	419c60 <alarm@plt>
  44c450:	stp	x29, x30, [sp, #-96]!
  44c454:	cmp	w0, #0x400
  44c458:	mov	x29, sp
  44c45c:	stp	x19, x20, [sp, #16]
  44c460:	stp	x21, x22, [sp, #32]
  44c464:	stp	x23, x24, [sp, #48]
  44c468:	stp	x25, x26, [sp, #64]
  44c46c:	str	x27, [sp, #80]
  44c470:	b.eq	44c600 <ASN1_generate_nconf@plt+0x2dc90>  // b.none
  44c474:	cmp	w0, #0x800
  44c478:	b.eq	44c4a8 <ASN1_generate_nconf@plt+0x2db38>  // b.none
  44c47c:	cmp	w0, #0x200
  44c480:	mov	x20, #0x0                   	// #0
  44c484:	b.eq	44c5d8 <ASN1_generate_nconf@plt+0x2dc68>  // b.none
  44c488:	mov	x0, x20
  44c48c:	ldp	x19, x20, [sp, #16]
  44c490:	ldp	x21, x22, [sp, #32]
  44c494:	ldp	x23, x24, [sp, #48]
  44c498:	ldp	x25, x26, [sp, #64]
  44c49c:	ldr	x27, [sp, #80]
  44c4a0:	ldp	x29, x30, [sp], #96
  44c4a4:	ret
  44c4a8:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44c4ac:	add	x0, x0, #0xfd0
  44c4b0:	mov	w26, #0x100                 	// #256
  44c4b4:	add	x22, x0, #0x1d0
  44c4b8:	add	x21, x0, #0x1f0
  44c4bc:	add	x23, x0, #0x2f0
  44c4c0:	add	x24, x0, #0x3f0
  44c4c4:	add	x19, x0, #0x4f0
  44c4c8:	mov	w27, w26
  44c4cc:	bl	41e640 <DSA_new@plt>
  44c4d0:	mov	x20, x0
  44c4d4:	cbz	x0, 44c488 <ASN1_generate_nconf@plt+0x2db18>
  44c4d8:	mov	x0, x19
  44c4dc:	mov	x2, #0x0                   	// #0
  44c4e0:	mov	w1, #0x14                  	// #20
  44c4e4:	bl	41a850 <BN_bin2bn@plt>
  44c4e8:	mov	w1, w27
  44c4ec:	mov	x25, x0
  44c4f0:	mov	x2, #0x0                   	// #0
  44c4f4:	mov	x0, x24
  44c4f8:	bl	41a850 <BN_bin2bn@plt>
  44c4fc:	mov	x19, x0
  44c500:	mov	w1, w26
  44c504:	mov	x0, x23
  44c508:	mov	x2, #0x0                   	// #0
  44c50c:	bl	41a850 <BN_bin2bn@plt>
  44c510:	mov	x2, #0x0                   	// #0
  44c514:	mov	w1, #0x14                  	// #20
  44c518:	mov	x23, x0
  44c51c:	mov	x0, x22
  44c520:	bl	41a850 <BN_bin2bn@plt>
  44c524:	mov	x22, x0
  44c528:	mov	w1, w26
  44c52c:	mov	x0, x21
  44c530:	mov	x2, #0x0                   	// #0
  44c534:	bl	41a850 <BN_bin2bn@plt>
  44c538:	cmp	x25, #0x0
  44c53c:	mov	x21, x0
  44c540:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  44c544:	b.eq	44c584 <ASN1_generate_nconf@plt+0x2dc14>  // b.none
  44c548:	cmp	x23, #0x0
  44c54c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  44c550:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  44c554:	b.eq	44c584 <ASN1_generate_nconf@plt+0x2dc14>  // b.none
  44c558:	mov	x3, x0
  44c55c:	mov	x2, x22
  44c560:	mov	x1, x23
  44c564:	mov	x0, x20
  44c568:	bl	41b850 <DSA_set0_pqg@plt>
  44c56c:	cbz	w0, 44c584 <ASN1_generate_nconf@plt+0x2dc14>
  44c570:	mov	x2, x25
  44c574:	mov	x1, x19
  44c578:	mov	x0, x20
  44c57c:	bl	41b1b0 <DSA_set0_key@plt>
  44c580:	cbnz	w0, 44c488 <ASN1_generate_nconf@plt+0x2db18>
  44c584:	mov	x0, x20
  44c588:	bl	41cd80 <DSA_free@plt>
  44c58c:	mov	x0, x25
  44c590:	bl	41e870 <BN_free@plt>
  44c594:	mov	x0, x19
  44c598:	bl	41e870 <BN_free@plt>
  44c59c:	mov	x0, x23
  44c5a0:	bl	41e870 <BN_free@plt>
  44c5a4:	mov	x0, x22
  44c5a8:	bl	41e870 <BN_free@plt>
  44c5ac:	mov	x0, x21
  44c5b0:	mov	x20, #0x0                   	// #0
  44c5b4:	bl	41e870 <BN_free@plt>
  44c5b8:	mov	x0, x20
  44c5bc:	ldp	x19, x20, [sp, #16]
  44c5c0:	ldp	x21, x22, [sp, #32]
  44c5c4:	ldp	x23, x24, [sp, #48]
  44c5c8:	ldp	x25, x26, [sp, #64]
  44c5cc:	ldr	x27, [sp, #80]
  44c5d0:	ldp	x29, x30, [sp], #96
  44c5d4:	ret
  44c5d8:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44c5dc:	add	x0, x0, #0xfd0
  44c5e0:	add	x22, x0, #0x510
  44c5e4:	add	x21, x0, #0x530
  44c5e8:	add	x23, x0, #0x570
  44c5ec:	add	x24, x0, #0x5b0
  44c5f0:	add	x19, x0, #0x600
  44c5f4:	mov	w26, #0x40                  	// #64
  44c5f8:	mov	w27, #0x41                  	// #65
  44c5fc:	b	44c4cc <ASN1_generate_nconf@plt+0x2db5c>
  44c600:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44c604:	add	x0, x0, #0xfd0
  44c608:	mov	w26, #0x80                  	// #128
  44c60c:	add	x22, x0, #0x10
  44c610:	add	x21, x0, #0x30
  44c614:	add	x23, x0, #0xb0
  44c618:	add	x24, x0, #0x130
  44c61c:	add	x19, x0, #0x1b0
  44c620:	mov	w27, w26
  44c624:	b	44c4cc <ASN1_generate_nconf@plt+0x2db5c>
  44c628:	mov	x12, #0x19b0                	// #6576
  44c62c:	sub	sp, sp, x12
  44c630:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  44c634:	add	x2, x2, #0x200
  44c638:	add	x3, x2, #0x3c8
  44c63c:	mov	w4, #0xa                   	// #10
  44c640:	stp	x29, x30, [sp]
  44c644:	mov	x29, sp
  44c648:	mov	w6, #0x2                   	// #2
  44c64c:	str	w4, [sp, #168]
  44c650:	ldp	x4, x5, [x3]
  44c654:	str	w6, [sp, #328]
  44c658:	ldr	x3, [x3, #16]
  44c65c:	add	x6, sp, #0x200
  44c660:	str	x3, [sp, #408]
  44c664:	mov	w3, #0x6                   	// #6
  44c668:	str	w3, [sp, #136]
  44c66c:	add	x3, sp, #0x2d0
  44c670:	stp	x19, x20, [sp, #16]
  44c674:	mov	w20, #0x1                   	// #1
  44c678:	stp	x21, x22, [sp, #32]
  44c67c:	mov	w21, #0x869f                	// #34463
  44c680:	movk	w21, #0x1, lsl #16
  44c684:	stp	x23, x24, [sp, #48]
  44c688:	stp	x25, x26, [sp, #64]
  44c68c:	mov	w26, #0x3                   	// #3
  44c690:	stp	x27, x28, [sp, #80]
  44c694:	mov	w27, #0x0                   	// #0
  44c698:	stp	x4, x5, [x6, #-120]
  44c69c:	str	wzr, [sp, #128]
  44c6a0:	stp	x2, xzr, [sp, #144]
  44c6a4:	add	x2, x2, #0x3e0
  44c6a8:	str	wzr, [sp, #160]
  44c6ac:	str	wzr, [sp, #304]
  44c6b0:	str	wzr, [sp, #320]
  44c6b4:	str	wzr, [sp, #324]
  44c6b8:	str	xzr, [sp, #344]
  44c6bc:	str	wzr, [sp, #352]
  44c6c0:	stp	xzr, xzr, [sp, #416]
  44c6c4:	str	xzr, [sp, #432]
  44c6c8:	str	wzr, [sp, #440]
  44c6cc:	str	xzr, [sp, #192]
  44c6d0:	stp	xzr, xzr, [x6]
  44c6d4:	stp	xzr, xzr, [x3]
  44c6d8:	stp	xzr, xzr, [x6, #16]
  44c6dc:	stp	xzr, xzr, [x3, #16]
  44c6e0:	stp	xzr, xzr, [x6, #32]
  44c6e4:	stp	xzr, xzr, [x3, #32]
  44c6e8:	stp	xzr, xzr, [x6, #48]
  44c6ec:	stp	xzr, xzr, [x3, #48]
  44c6f0:	stp	xzr, xzr, [x6, #64]
  44c6f4:	stp	xzr, xzr, [x3, #64]
  44c6f8:	stp	xzr, xzr, [x3, #80]
  44c6fc:	stp	xzr, xzr, [x6, #96]
  44c700:	stp	xzr, xzr, [x6, #112]
  44c704:	stp	xzr, xzr, [x6, #128]
  44c708:	stp	xzr, xzr, [x6, #144]
  44c70c:	stp	xzr, xzr, [x6, #160]
  44c710:	stp	xzr, xzr, [x6, #176]
  44c714:	stp	xzr, xzr, [x6, #192]
  44c718:	str	xzr, [sp, #336]
  44c71c:	str	xzr, [sp, #592]
  44c720:	str	xzr, [sp, #816]
  44c724:	str	wzr, [sp, #824]
  44c728:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  44c72c:	mov	x24, x0
  44c730:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  44c734:	mov	w19, w0
  44c738:	cbz	w0, 44c794 <ASN1_generate_nconf@plt+0x2de24>
  44c73c:	cmp	w19, #0x8
  44c740:	b.eq	44cd84 <ASN1_generate_nconf@plt+0x2e414>  // b.none
  44c744:	b.gt	44cb28 <ASN1_generate_nconf@plt+0x2e1b8>
  44c748:	cmp	w19, #0x4
  44c74c:	b.eq	44cd78 <ASN1_generate_nconf@plt+0x2e408>  // b.none
  44c750:	b.gt	44cb7c <ASN1_generate_nconf@plt+0x2e20c>
  44c754:	cmp	w19, #0x2
  44c758:	b.eq	44cd6c <ASN1_generate_nconf@plt+0x2e3fc>  // b.none
  44c75c:	b.le	44cb50 <ASN1_generate_nconf@plt+0x2e1e0>
  44c760:	cmp	w19, #0x3
  44c764:	b.ne	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.any
  44c768:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44c76c:	add	x19, x19, #0xad0
  44c770:	str	xzr, [x19, #8]
  44c774:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44c778:	bl	41ce60 <EVP_get_cipherbyname@plt>
  44c77c:	str	x0, [sp, #152]
  44c780:	cbz	x0, 44cd90 <ASN1_generate_nconf@plt+0x2e420>
  44c784:	str	w20, [sp, #792]
  44c788:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  44c78c:	mov	w19, w0
  44c790:	cbnz	w0, 44c73c <ASN1_generate_nconf@plt+0x2ddcc>
  44c794:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  44c798:	str	w0, [sp, #208]
  44c79c:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  44c7a0:	mov	x23, x0
  44c7a4:	ldr	x20, [x0]
  44c7a8:	cbz	x20, 44c948 <ASN1_generate_nconf@plt+0x2dfd8>
  44c7ac:	adrp	x21, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44c7b0:	add	x21, x21, #0xfd0
  44c7b4:	adrp	x28, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c7b8:	add	x0, x28, #0xe90
  44c7bc:	str	x0, [sp, #120]
  44c7c0:	adrp	x25, 470000 <ASN1_generate_nconf@plt+0x51690>
  44c7c4:	ldr	x0, [x21, #1920]
  44c7c8:	add	x25, x25, #0x3f8
  44c7cc:	ldr	x1, [x21, #1936]
  44c7d0:	str	x1, [sp, #200]
  44c7d4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  44c7d8:	add	x1, x1, #0x70
  44c7dc:	stp	x0, x1, [sp, #216]
  44c7e0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c7e4:	add	x0, x0, #0xe98
  44c7e8:	str	x0, [sp, #176]
  44c7ec:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c7f0:	add	x0, x0, #0xea0
  44c7f4:	str	x0, [sp, #232]
  44c7f8:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c7fc:	add	x0, x0, #0xeb0
  44c800:	str	x0, [sp, #248]
  44c804:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c808:	add	x0, x0, #0xec0
  44c80c:	str	x0, [sp, #264]
  44c810:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c814:	add	x0, x0, #0xed0
  44c818:	str	x0, [sp, #280]
  44c81c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c820:	ldr	x0, [sp, #144]
  44c824:	add	x1, x1, #0xea8
  44c828:	str	x1, [sp, #240]
  44c82c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c830:	add	x22, x0, #0x230
  44c834:	add	x1, x1, #0xeb8
  44c838:	str	x1, [sp, #256]
  44c83c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44c840:	add	x1, x1, #0xec8
  44c844:	str	x1, [sp, #272]
  44c848:	ldr	x0, [sp, #144]
  44c84c:	add	x28, x0, #0x10
  44c850:	ldr	x1, [x28]
  44c854:	mov	x0, x20
  44c858:	bl	41d250 <strcmp@plt>
  44c85c:	cbz	w0, 44cdd0 <ASN1_generate_nconf@plt+0x2e460>
  44c860:	add	x28, x28, #0x10
  44c864:	cmp	x28, x22
  44c868:	b.ne	44c850 <ASN1_generate_nconf@plt+0x2dee0>  // b.any
  44c86c:	mov	x1, x25
  44c870:	mov	x0, x20
  44c874:	bl	41d250 <strcmp@plt>
  44c878:	cbz	w0, 44cde4 <ASN1_generate_nconf@plt+0x2e474>
  44c87c:	ldr	x1, [sp, #120]
  44c880:	mov	x0, x20
  44c884:	bl	41d250 <strcmp@plt>
  44c888:	cbz	w0, 44cdf0 <ASN1_generate_nconf@plt+0x2e480>
  44c88c:	ldr	x1, [sp, #176]
  44c890:	mov	x0, x20
  44c894:	bl	41d250 <strcmp@plt>
  44c898:	cbz	w0, 44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  44c89c:	ldr	x1, [sp, #224]
  44c8a0:	mov	x0, x20
  44c8a4:	bl	41d250 <strcmp@plt>
  44c8a8:	cbz	w0, 44ce08 <ASN1_generate_nconf@plt+0x2e498>
  44c8ac:	ldr	x1, [sp, #232]
  44c8b0:	mov	x0, x20
  44c8b4:	bl	41d250 <strcmp@plt>
  44c8b8:	cbz	w0, 4511d4 <ASN1_generate_nconf@plt+0x32864>
  44c8bc:	ldr	x1, [sp, #240]
  44c8c0:	mov	x0, x20
  44c8c4:	bl	41d250 <strcmp@plt>
  44c8c8:	cbz	w0, 4511cc <ASN1_generate_nconf@plt+0x3285c>
  44c8cc:	ldr	x1, [sp, #248]
  44c8d0:	mov	x0, x20
  44c8d4:	bl	41d250 <strcmp@plt>
  44c8d8:	cbz	w0, 4511c4 <ASN1_generate_nconf@plt+0x32854>
  44c8dc:	ldr	x1, [sp, #256]
  44c8e0:	mov	x0, x20
  44c8e4:	bl	41d250 <strcmp@plt>
  44c8e8:	cbz	w0, 45116c <ASN1_generate_nconf@plt+0x327fc>
  44c8ec:	ldr	x1, [sp, #264]
  44c8f0:	mov	x0, x20
  44c8f4:	bl	41d250 <strcmp@plt>
  44c8f8:	cbz	w0, 451164 <ASN1_generate_nconf@plt+0x327f4>
  44c8fc:	ldr	x1, [sp, #272]
  44c900:	mov	x0, x20
  44c904:	bl	41d250 <strcmp@plt>
  44c908:	cbz	w0, 451150 <ASN1_generate_nconf@plt+0x327e0>
  44c90c:	ldr	x1, [sp, #280]
  44c910:	mov	x0, x20
  44c914:	bl	41d250 <strcmp@plt>
  44c918:	cbz	w0, 451230 <ASN1_generate_nconf@plt+0x328c0>
  44c91c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  44c920:	mov	x0, x20
  44c924:	add	x1, x1, #0xfd0
  44c928:	bl	41d250 <strcmp@plt>
  44c92c:	cbnz	w0, 44ce50 <ASN1_generate_nconf@plt+0x2e4e0>
  44c930:	movi	v0.2s, #0x1
  44c934:	mov	w0, #0x1                   	// #1
  44c938:	str	w0, [sp, #352]
  44c93c:	str	d0, [sp, #344]
  44c940:	ldr	x20, [x23, #8]!
  44c944:	cbnz	x20, 44c848 <ASN1_generate_nconf@plt+0x2ded8>
  44c948:	ldr	w0, [sp, #128]
  44c94c:	cbz	w0, 44ce24 <ASN1_generate_nconf@plt+0x2e4b4>
  44c950:	ldr	x0, [sp, #152]
  44c954:	cbz	x0, 45023c <ASN1_generate_nconf@plt+0x318cc>
  44c958:	bl	419e40 <EVP_CIPHER_flags@plt>
  44c95c:	tbz	w0, #21, 4500c4 <ASN1_generate_nconf@plt+0x31754>
  44c960:	ldr	w0, [sp, #160]
  44c964:	cbnz	w0, 44ce34 <ASN1_generate_nconf@plt+0x2e4c4>
  44c968:	ldr	w0, [sp, #304]
  44c96c:	cbz	w0, 44ce48 <ASN1_generate_nconf@plt+0x2e4d8>
  44c970:	mov	w1, w0
  44c974:	mov	x0, x1
  44c978:	bl	41e710 <ASYNC_init_thread@plt>
  44c97c:	str	w0, [sp, #176]
  44c980:	cbz	w0, 451990 <ASN1_generate_nconf@plt+0x33020>
  44c984:	ldr	w0, [sp, #304]
  44c988:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44c98c:	add	x1, x1, #0x48
  44c990:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44c994:	cmp	w0, #0x0
  44c998:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44c99c:	csinc	w20, w0, wzr, ne  // ne = any
  44c9a0:	str	w20, [sp, #248]
  44c9a4:	add	x22, x22, #0x88
  44c9a8:	add	x25, x25, #0x98
  44c9ac:	add	w0, w20, w20, lsl #1
  44c9b0:	lsl	w0, w0, #8
  44c9b4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44c9b8:	mov	w2, #0x300                 	// #768
  44c9bc:	add	x3, x0, #0x8
  44c9c0:	mov	x24, x0
  44c9c4:	mov	w1, #0x0                   	// #0
  44c9c8:	umull	x2, w20, w2
  44c9cc:	mov	x20, x3
  44c9d0:	str	x2, [sp, #184]
  44c9d4:	mov	x21, x2
  44c9d8:	str	x3, [sp, #256]
  44c9dc:	bl	41e7a0 <memset@plt>
  44c9e0:	str	w19, [sp, #120]
  44c9e4:	ldr	w0, [sp, #136]
  44c9e8:	mov	x19, x20
  44c9ec:	sub	w23, w0, #0x1
  44c9f0:	add	x0, x21, #0x8
  44c9f4:	add	x28, x0, x24
  44c9f8:	str	x28, [sp, #232]
  44c9fc:	lsl	x23, x23, #2
  44ca00:	ldr	w0, [sp, #304]
  44ca04:	cbz	w0, 44ca14 <ASN1_generate_nconf@plt+0x2e0a4>
  44ca08:	bl	41b500 <ASYNC_WAIT_CTX_new@plt>
  44ca0c:	str	x0, [x19]
  44ca10:	cbz	x0, 451194 <ASN1_generate_nconf@plt+0x32824>
  44ca14:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ca18:	mov	w2, #0x24                  	// #36
  44ca1c:	adrp	x3, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ca20:	mov	x1, x22
  44ca24:	ldr	x0, [x0, #4048]
  44ca28:	add	x21, x3, #0xfd0
  44ca2c:	ldr	w0, [x0, x23]
  44ca30:	cmp	w0, w2
  44ca34:	csel	w0, w0, w2, ge  // ge = tcont
  44ca38:	add	w20, w0, #0x40
  44ca3c:	mov	w0, w20
  44ca40:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44ca44:	str	x0, [x19, #24]
  44ca48:	mov	x1, x22
  44ca4c:	mov	w0, w20
  44ca50:	sxtw	x20, w20
  44ca54:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44ca58:	mov	x1, x0
  44ca5c:	ldr	x0, [x19, #24]
  44ca60:	str	x1, [x19, #32]
  44ca64:	mov	x2, x20
  44ca68:	mov	w1, #0x0                   	// #0
  44ca6c:	bl	41e7a0 <memset@plt>
  44ca70:	ldr	x0, [x19, #32]
  44ca74:	mov	x2, x20
  44ca78:	mov	w1, #0x0                   	// #0
  44ca7c:	bl	41e7a0 <memset@plt>
  44ca80:	ldrsw	x2, [sp, #320]
  44ca84:	mov	x1, x25
  44ca88:	ldur	q0, [x19, #24]
  44ca8c:	mov	w0, #0x100                 	// #256
  44ca90:	dup	v1.2d, x2
  44ca94:	add	v0.2d, v0.2d, v1.2d
  44ca98:	stur	q0, [x19, #8]
  44ca9c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44caa0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44caa4:	str	x0, [x19, #528]
  44caa8:	add	x1, x1, #0xa8
  44caac:	mov	w0, #0x100                 	// #256
  44cab0:	add	x19, x19, #0x300
  44cab4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44cab8:	stur	x0, [x19, #-232]
  44cabc:	cmp	x28, x19
  44cac0:	b.ne	44ca00 <ASN1_generate_nconf@plt+0x2e090>  // b.any
  44cac4:	ldr	w19, [sp, #120]
  44cac8:	cbnz	w27, 45025c <ASN1_generate_nconf@plt+0x318ec>
  44cacc:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cad0:	add	x20, x20, #0xad0
  44cad4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cad8:	str	x0, [sp, #120]
  44cadc:	ldr	x0, [sp, #192]
  44cae0:	mov	w1, #0x0                   	// #0
  44cae4:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  44cae8:	str	x0, [sp, #192]
  44caec:	ldr	w1, [sp, #792]
  44caf0:	ldr	w0, [sp, #208]
  44caf4:	orr	w1, w0, w1
  44caf8:	cbnz	w1, 44cfe4 <ASN1_generate_nconf@plt+0x2e674>
  44cafc:	mov	x0, #0x1                   	// #1
  44cb00:	add	x27, sp, #0x2c0
  44cb04:	mov	w1, w0
  44cb08:	cmp	w0, #0x17
  44cb0c:	b.eq	44cb20 <ASN1_generate_nconf@plt+0x2e1b0>  // b.none
  44cb10:	add	x2, x27, x0, lsl #2
  44cb14:	cmp	w0, #0x1f
  44cb18:	stur	w1, [x2, #-4]
  44cb1c:	b.eq	44cfac <ASN1_generate_nconf@plt+0x2e63c>  // b.none
  44cb20:	add	x0, x0, #0x1
  44cb24:	b	44cb08 <ASN1_generate_nconf@plt+0x2e198>
  44cb28:	cmp	w19, #0x5e0
  44cb2c:	b.eq	44cd58 <ASN1_generate_nconf@plt+0x2e3e8>  // b.none
  44cb30:	b.le	44cbbc <ASN1_generate_nconf@plt+0x2e24c>
  44cb34:	cmp	w19, #0x5e2
  44cb38:	b.eq	44cd2c <ASN1_generate_nconf@plt+0x2e3bc>  // b.none
  44cb3c:	cmp	w19, #0x5e3
  44cb40:	b.ne	44cb98 <ASN1_generate_nconf@plt+0x2e228>  // b.any
  44cb44:	mov	w0, #0x1                   	// #1
  44cb48:	str	w0, [sp, #128]
  44cb4c:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cb50:	cmn	w19, #0x1
  44cb54:	b.eq	44cc4c <ASN1_generate_nconf@plt+0x2e2dc>  // b.none
  44cb58:	cmp	w19, #0x1
  44cb5c:	b.ne	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.any
  44cb60:	ldr	x0, [sp, #144]
  44cb64:	mov	w19, #0x0                   	// #0
  44cb68:	add	x0, x0, #0x3e0
  44cb6c:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  44cb70:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cb74:	str	x0, [sp, #120]
  44cb78:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  44cb7c:	cmp	w19, #0x6
  44cb80:	b.eq	44cd14 <ASN1_generate_nconf@plt+0x2e3a4>  // b.none
  44cb84:	cmp	w19, #0x7
  44cb88:	b.ne	44cbec <ASN1_generate_nconf@plt+0x2e27c>  // b.any
  44cb8c:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  44cb90:	str	w20, [x19, #148]
  44cb94:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cb98:	cmp	w19, #0x5e1
  44cb9c:	b.ne	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.any
  44cba0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cba4:	mov	w2, #0xa                   	// #10
  44cba8:	mov	x1, #0x0                   	// #0
  44cbac:	bl	41d2c0 <strtol@plt>
  44cbb0:	mov	w26, w0
  44cbb4:	str	w0, [sp, #168]
  44cbb8:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cbbc:	cmp	w19, #0xa
  44cbc0:	b.eq	44ccc8 <ASN1_generate_nconf@plt+0x2e358>  // b.none
  44cbc4:	b.le	44cc00 <ASN1_generate_nconf@plt+0x2e290>
  44cbc8:	sub	w19, w19, #0x5dd
  44cbcc:	cmp	w19, #0x1
  44cbd0:	b.hi	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.pmore
  44cbd4:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  44cbd8:	cbnz	w0, 44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cbdc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cbe0:	mov	w19, #0x1                   	// #1
  44cbe4:	str	x0, [sp, #120]
  44cbe8:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  44cbec:	cmp	w19, #0x5
  44cbf0:	b.ne	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.any
  44cbf4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cbf8:	str	x0, [sp, #192]
  44cbfc:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cc00:	cmp	w19, #0x9
  44cc04:	b.ne	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.any
  44cc08:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cc0c:	add	x1, sp, #0x140
  44cc10:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  44cc14:	cbz	w0, 44cbdc <ASN1_generate_nconf@plt+0x2e26c>
  44cc18:	ldr	w0, [sp, #320]
  44cc1c:	cmp	w0, #0x40
  44cc20:	b.le	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cc24:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cc28:	str	x0, [sp, #120]
  44cc2c:	mov	x2, x24
  44cc30:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cc34:	ldr	x0, [x0, #152]
  44cc38:	add	x1, x1, #0xe70
  44cc3c:	mov	w3, #0x40                  	// #64
  44cc40:	bl	419740 <BIO_printf@plt>
  44cc44:	ldr	x0, [sp, #120]
  44cc48:	b	44cc54 <ASN1_generate_nconf@plt+0x2e2e4>
  44cc4c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cc50:	str	x0, [sp, #120]
  44cc54:	ldr	x0, [x0, #152]
  44cc58:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  44cc5c:	mov	x2, x24
  44cc60:	add	x1, x1, #0x238
  44cc64:	mov	w19, #0x1                   	// #1
  44cc68:	bl	419740 <BIO_printf@plt>
  44cc6c:	ldr	x0, [sp, #120]
  44cc70:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44cc74:	mov	x24, #0x0                   	// #0
  44cc78:	add	x23, x23, #0x300
  44cc7c:	str	xzr, [sp, #192]
  44cc80:	ldr	x0, [x0, #152]
  44cc84:	bl	41e7f0 <ERR_print_errors@plt>
  44cc88:	mov	x1, x23
  44cc8c:	mov	x0, x24
  44cc90:	mov	w2, #0xd3a                 	// #3386
  44cc94:	bl	41b1e0 <CRYPTO_free@plt>
  44cc98:	ldr	x0, [sp, #192]
  44cc9c:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  44cca0:	mov	w0, w19
  44cca4:	mov	x12, #0x19b0                	// #6576
  44cca8:	ldp	x29, x30, [sp]
  44ccac:	ldp	x19, x20, [sp, #16]
  44ccb0:	ldp	x21, x22, [sp, #32]
  44ccb4:	ldp	x23, x24, [sp, #48]
  44ccb8:	ldp	x25, x26, [sp, #64]
  44ccbc:	ldp	x27, x28, [sp, #80]
  44ccc0:	add	sp, sp, x12
  44ccc4:	ret
  44ccc8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cccc:	mov	w2, w19
  44ccd0:	mov	x1, #0x0                   	// #0
  44ccd4:	bl	41d2c0 <strtol@plt>
  44ccd8:	mov	x19, x0
  44ccdc:	bl	41c8e0 <ASYNC_is_capable@plt>
  44cce0:	str	w19, [sp, #304]
  44cce4:	cbz	w0, 4511fc <ASN1_generate_nconf@plt+0x3288c>
  44cce8:	cmp	w19, w21
  44ccec:	b.ls	44c730 <ASN1_generate_nconf@plt+0x2ddc0>  // b.plast
  44ccf0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ccf4:	str	x0, [sp, #120]
  44ccf8:	mov	x2, x24
  44ccfc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cd00:	ldr	x0, [x0, #152]
  44cd04:	add	x1, x1, #0xe50
  44cd08:	bl	419740 <BIO_printf@plt>
  44cd0c:	ldr	x0, [sp, #120]
  44cd10:	b	44cc54 <ASN1_generate_nconf@plt+0x2e2e4>
  44cd14:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cd18:	mov	w2, #0xa                   	// #10
  44cd1c:	mov	x1, #0x0                   	// #0
  44cd20:	bl	41d2c0 <strtol@plt>
  44cd24:	mov	w27, w0
  44cd28:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd2c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cd30:	mov	w1, #0x1                   	// #1
  44cd34:	mov	w2, #0xa                   	// #10
  44cd38:	str	w1, [sp, #136]
  44cd3c:	mov	x1, #0x0                   	// #0
  44cd40:	bl	41d2c0 <strtol@plt>
  44cd44:	str	w0, [sp, #324]
  44cd48:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44cd4c:	add	x0, sp, #0x144
  44cd50:	str	x0, [x1, #4048]
  44cd54:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd58:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cd5c:	add	x1, sp, #0x148
  44cd60:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  44cd64:	cbnz	w0, 44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd68:	b	44cbdc <ASN1_generate_nconf@plt+0x2e26c>
  44cd6c:	adrp	x0, 4a2000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4300>
  44cd70:	str	wzr, [x0, #1908]
  44cd74:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd78:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cd7c:	str	w20, [x19, #2784]
  44cd80:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd84:	mov	w0, #0x1                   	// #1
  44cd88:	str	w0, [sp, #160]
  44cd8c:	b	44c730 <ASN1_generate_nconf@plt+0x2ddc0>
  44cd90:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cd94:	bl	41a9b0 <EVP_get_digestbyname@plt>
  44cd98:	str	x0, [x19, #8]
  44cd9c:	cbnz	x0, 44c784 <ASN1_generate_nconf@plt+0x2de14>
  44cda0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cda4:	str	x0, [sp, #120]
  44cda8:	mov	w19, #0x1                   	// #1
  44cdac:	ldr	x20, [x0, #152]
  44cdb0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  44cdb4:	mov	x2, x24
  44cdb8:	mov	x3, x0
  44cdbc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cdc0:	mov	x0, x20
  44cdc4:	add	x1, x1, #0xdf0
  44cdc8:	bl	419740 <BIO_printf@plt>
  44cdcc:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  44cdd0:	ldr	w1, [x28, #8]
  44cdd4:	add	x0, sp, #0x2c0
  44cdd8:	mov	w2, #0x1                   	// #1
  44cddc:	str	w2, [x0, x1, lsl #2]
  44cde0:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  44cde4:	movi	v0.2s, #0x1
  44cde8:	str	d0, [sp, #736]
  44cdec:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  44cdf0:	mov	w0, #0x1                   	// #1
  44cdf4:	movi	v0.2s, #0x1
  44cdf8:	str	w0, [sp, #724]
  44cdfc:	add	x0, sp, #0x2d0
  44ce00:	stur	d0, [x0, #76]
  44ce04:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  44ce08:	movi	v0.4s, #0x1
  44ce0c:	mov	x0, #0x100000001           	// #4294967297
  44ce10:	str	x0, [sp, #432]
  44ce14:	mov	w0, #0x1                   	// #1
  44ce18:	str	w0, [sp, #440]
  44ce1c:	str	q0, [sp, #416]
  44ce20:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  44ce24:	ldr	w0, [sp, #160]
  44ce28:	cbz	w0, 44c968 <ASN1_generate_nconf@plt+0x2dff8>
  44ce2c:	ldr	x0, [sp, #152]
  44ce30:	cbz	x0, 451174 <ASN1_generate_nconf@plt+0x32804>
  44ce34:	ldr	x0, [sp, #152]
  44ce38:	bl	419e40 <EVP_CIPHER_flags@plt>
  44ce3c:	tbz	w0, #22, 451238 <ASN1_generate_nconf@plt+0x328c8>
  44ce40:	ldr	w0, [sp, #304]
  44ce44:	cbnz	w0, 4511dc <ASN1_generate_nconf@plt+0x3286c>
  44ce48:	str	wzr, [sp, #176]
  44ce4c:	b	44c984 <ASN1_generate_nconf@plt+0x2e014>
  44ce50:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ce54:	mov	x0, x20
  44ce58:	add	x1, x1, #0xee0
  44ce5c:	bl	41d250 <strcmp@plt>
  44ce60:	cbz	w0, 451280 <ASN1_generate_nconf@plt+0x32910>
  44ce64:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ce68:	mov	x0, x20
  44ce6c:	add	x1, x1, #0xee8
  44ce70:	bl	41d250 <strcmp@plt>
  44ce74:	cbz	w0, 45126c <ASN1_generate_nconf@plt+0x328fc>
  44ce78:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ce7c:	mov	x0, x20
  44ce80:	add	x1, x1, #0xef0
  44ce84:	bl	41d250 <strcmp@plt>
  44ce88:	cbz	w0, 451344 <ASN1_generate_nconf@plt+0x329d4>
  44ce8c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ce90:	mov	x0, x20
  44ce94:	add	x1, x1, #0xef8
  44ce98:	bl	41d250 <strcmp@plt>
  44ce9c:	cbz	w0, 451330 <ASN1_generate_nconf@plt+0x329c0>
  44cea0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cea4:	mov	x0, x20
  44cea8:	add	x1, x1, #0xf00
  44ceac:	bl	41d250 <strcmp@plt>
  44ceb0:	cbz	w0, 451318 <ASN1_generate_nconf@plt+0x329a8>
  44ceb4:	mov	x0, x20
  44ceb8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cebc:	add	x1, x1, #0xf10
  44cec0:	bl	41d250 <strcmp@plt>
  44cec4:	add	x28, x21, #0x620
  44cec8:	add	x2, x21, #0x780
  44cecc:	cbz	w0, 4512fc <ASN1_generate_nconf@plt+0x3298c>
  44ced0:	str	x22, [sp, #184]
  44ced4:	mov	x22, x21
  44ced8:	mov	w21, w19
  44cedc:	mov	x19, x2
  44cee0:	ldr	x1, [x28]
  44cee4:	mov	x0, x20
  44cee8:	bl	41d250 <strcmp@plt>
  44ceec:	cbz	w0, 451288 <ASN1_generate_nconf@plt+0x32918>
  44cef0:	add	x28, x28, #0x10
  44cef4:	cmp	x28, x19
  44cef8:	b.ne	44cee0 <ASN1_generate_nconf@plt+0x2e570>  // b.any
  44cefc:	ldr	x2, [sp, #144]
  44cf00:	mov	x0, x20
  44cf04:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cf08:	add	x1, x1, #0xf18
  44cf0c:	add	x28, x2, #0x230
  44cf10:	mov	w19, w21
  44cf14:	bl	41d250 <strcmp@plt>
  44cf18:	mov	x21, x22
  44cf1c:	ldr	x2, [sp, #144]
  44cf20:	ldr	x22, [sp, #184]
  44cf24:	add	x2, x2, #0x3b0
  44cf28:	cbz	w0, 4512bc <ASN1_generate_nconf@plt+0x3294c>
  44cf2c:	ldr	x1, [x28]
  44cf30:	mov	x0, x20
  44cf34:	str	x2, [sp, #184]
  44cf38:	bl	41d250 <strcmp@plt>
  44cf3c:	ldr	x2, [sp, #184]
  44cf40:	cbz	w0, 4512a8 <ASN1_generate_nconf@plt+0x32938>
  44cf44:	add	x28, x28, #0x10
  44cf48:	cmp	x28, x2
  44cf4c:	b.ne	44cf2c <ASN1_generate_nconf@plt+0x2e5bc>  // b.any
  44cf50:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cf54:	mov	x0, x20
  44cf58:	add	x1, x1, #0xf20
  44cf5c:	bl	41d250 <strcmp@plt>
  44cf60:	cbz	w0, 4512f0 <ASN1_generate_nconf@plt+0x32980>
  44cf64:	ldr	x1, [sp, #216]
  44cf68:	mov	x0, x20
  44cf6c:	bl	41d250 <strcmp@plt>
  44cf70:	cbz	w0, 4512e8 <ASN1_generate_nconf@plt+0x32978>
  44cf74:	ldr	x1, [sp, #200]
  44cf78:	mov	x0, x20
  44cf7c:	bl	41d250 <strcmp@plt>
  44cf80:	cbz	w0, 4512d0 <ASN1_generate_nconf@plt+0x32960>
  44cf84:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44cf88:	str	x0, [sp, #120]
  44cf8c:	mov	x3, x20
  44cf90:	mov	x2, x24
  44cf94:	ldr	x0, [x0, #152]
  44cf98:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44cf9c:	mov	w19, #0x1                   	// #1
  44cfa0:	add	x1, x1, #0xf28
  44cfa4:	bl	419740 <BIO_printf@plt>
  44cfa8:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  44cfac:	movi	v0.4s, #0x1
  44cfb0:	mov	x0, #0x100000001           	// #4294967297
  44cfb4:	stp	x0, x0, [sp, #336]
  44cfb8:	str	w1, [sp, #352]
  44cfbc:	str	x0, [sp, #432]
  44cfc0:	str	w1, [sp, #440]
  44cfc4:	str	x0, [sp, #592]
  44cfc8:	str	q0, [sp, #416]
  44cfcc:	stp	q0, q0, [sp, #512]
  44cfd0:	stp	q0, q0, [sp, #544]
  44cfd4:	str	q0, [sp, #576]
  44cfd8:	stp	q0, q0, [sp, #608]
  44cfdc:	stp	q0, q0, [sp, #640]
  44cfe0:	stp	q0, q0, [sp, #672]
  44cfe4:	ldr	w0, [sp, #816]
  44cfe8:	ldp	q0, q3, [sp, #704]
  44cfec:	cmp	w0, #0x0
  44cff0:	movi	v1.4s, #0x1
  44cff4:	ldr	w1, [x20, #1476]
  44cff8:	ldr	q2, [sp, #736]
  44cffc:	str	w0, [sp, #272]
  44d000:	cmeq	v0.4s, v0.4s, #0
  44d004:	ldr	w0, [x21, #1956]
  44d008:	cmeq	v3.4s, v3.4s, #0
  44d00c:	ldr	w2, [sp, #820]
  44d010:	cmeq	v2.4s, v2.4s, #0
  44d014:	orr	w0, w0, w1
  44d018:	ldr	w3, [sp, #824]
  44d01c:	bic	v0.16b, v1.16b, v0.16b
  44d020:	str	w3, [sp, #240]
  44d024:	mvn	v3.16b, v3.16b
  44d028:	str	w2, [sp, #264]
  44d02c:	mvn	v2.16b, v2.16b
  44d030:	sub	v0.4s, v0.4s, v3.4s
  44d034:	ldp	q1, q3, [sp, #752]
  44d038:	sub	v0.4s, v0.4s, v2.4s
  44d03c:	cmeq	v1.4s, v1.4s, #0
  44d040:	cmeq	v3.4s, v3.4s, #0
  44d044:	ldr	q2, [sp, #784]
  44d048:	mvn	v1.16b, v1.16b
  44d04c:	mvn	v3.16b, v3.16b
  44d050:	cmeq	v2.4s, v2.4s, #0
  44d054:	sub	v0.4s, v0.4s, v1.4s
  44d058:	ldr	q1, [sp, #800]
  44d05c:	mvn	v2.16b, v2.16b
  44d060:	sub	v0.4s, v0.4s, v3.4s
  44d064:	cmeq	v1.4s, v1.4s, #0
  44d068:	sub	v0.4s, v0.4s, v2.4s
  44d06c:	mvn	v1.16b, v1.16b
  44d070:	sub	v0.4s, v0.4s, v1.4s
  44d074:	addv	s0, v0.4s
  44d078:	mov	w1, v0.s[0]
  44d07c:	cinc	w1, w1, ne  // ne = any
  44d080:	cmp	w2, #0x0
  44d084:	cinc	w1, w1, ne  // ne = any
  44d088:	cmp	w3, #0x0
  44d08c:	cinc	w1, w1, ne  // ne = any
  44d090:	str	w1, [sp, #224]
  44d094:	cbz	w0, 451978 <ASN1_generate_nconf@plt+0x33008>
  44d098:	ldr	x0, [sp, #184]
  44d09c:	add	x27, x24, #0x48
  44d0a0:	add	x28, sp, #0x968
  44d0a4:	add	x23, x0, #0x48
  44d0a8:	add	x0, x24, x23
  44d0ac:	str	x0, [sp, #200]
  44d0b0:	ldr	x0, [sp, #144]
  44d0b4:	add	x23, x0, #0x5b0
  44d0b8:	add	x22, x0, #0x5f0
  44d0bc:	ldr	w0, [sp, #328]
  44d0c0:	cmp	w0, #0x2
  44d0c4:	b.gt	44d108 <ASN1_generate_nconf@plt+0x2e798>
  44d0c8:	mov	x25, #0x0                   	// #0
  44d0cc:	ldrsw	x2, [x22, x25, lsl #2]
  44d0d0:	mov	x1, x28
  44d0d4:	ldr	x0, [x23, x25, lsl #3]
  44d0d8:	str	x0, [sp, #2408]
  44d0dc:	mov	x0, #0x0                   	// #0
  44d0e0:	bl	41a160 <d2i_RSAPrivateKey@plt>
  44d0e4:	str	x0, [x27, x25, lsl #3]
  44d0e8:	cbz	x0, 4500f8 <ASN1_generate_nconf@plt+0x31788>
  44d0ec:	add	x25, x25, #0x1
  44d0f0:	cmp	x25, #0x7
  44d0f4:	b.ne	44d0cc <ASN1_generate_nconf@plt+0x2e75c>  // b.any
  44d0f8:	ldr	x0, [sp, #200]
  44d0fc:	add	x27, x27, #0x300
  44d100:	cmp	x0, x27
  44d104:	b.ne	44d0bc <ASN1_generate_nconf@plt+0x2e74c>  // b.any
  44d108:	ldr	x0, [sp, #184]
  44d10c:	add	x22, x24, #0x80
  44d110:	str	x22, [sp, #200]
  44d114:	add	x23, x0, #0x80
  44d118:	add	x23, x24, x23
  44d11c:	mov	w0, #0x200                 	// #512
  44d120:	bl	44c450 <ASN1_generate_nconf@plt+0x2dae0>
  44d124:	str	x0, [x22]
  44d128:	mov	w0, #0x400                 	// #1024
  44d12c:	bl	44c450 <ASN1_generate_nconf@plt+0x2dae0>
  44d130:	str	x0, [x22, #8]
  44d134:	mov	w0, #0x800                 	// #2048
  44d138:	bl	44c450 <ASN1_generate_nconf@plt+0x2dae0>
  44d13c:	str	x0, [x22, #16]
  44d140:	add	x22, x22, #0x300
  44d144:	cmp	x23, x22
  44d148:	b.ne	44d11c <ASN1_generate_nconf@plt+0x2e7ac>  // b.any
  44d14c:	add	x1, x20, #0x440
  44d150:	add	x0, x21, #0x7a8
  44d154:	bl	41bb80 <DES_set_key_unchecked@plt>
  44d158:	add	x25, sp, #0x738
  44d15c:	ldr	x23, [sp, #144]
  44d160:	add	x1, x20, #0x3c0
  44d164:	add	x0, x21, #0x7b0
  44d168:	bl	41bb80 <DES_set_key_unchecked@plt>
  44d16c:	add	x22, x23, #0x610
  44d170:	add	x1, x20, #0x340
  44d174:	add	x0, x21, #0x7b8
  44d178:	bl	41bb80 <DES_set_key_unchecked@plt>
  44d17c:	add	x2, x20, #0x240
  44d180:	mov	w1, #0x80                  	// #128
  44d184:	mov	x0, x22
  44d188:	bl	41b840 <AES_set_encrypt_key@plt>
  44d18c:	add	x2, x20, #0x140
  44d190:	mov	w1, #0xc0                  	// #192
  44d194:	add	x0, x23, #0x620
  44d198:	bl	41b840 <AES_set_encrypt_key@plt>
  44d19c:	add	x2, x20, #0x40
  44d1a0:	mov	w1, #0x100                 	// #256
  44d1a4:	add	x0, x23, #0x640
  44d1a8:	bl	41b840 <AES_set_encrypt_key@plt>
  44d1ac:	add	x2, sp, #0x620
  44d1b0:	mov	w1, #0x80                  	// #128
  44d1b4:	mov	x0, x22
  44d1b8:	bl	419f70 <Camellia_set_key@plt>
  44d1bc:	add	x3, sp, #0x850
  44d1c0:	mov	x2, x25
  44d1c4:	mov	x27, x3
  44d1c8:	mov	w1, #0xc0                  	// #192
  44d1cc:	add	x0, x23, #0x660
  44d1d0:	str	x3, [sp, #216]
  44d1d4:	bl	419f70 <Camellia_set_key@plt>
  44d1d8:	mov	x2, x27
  44d1dc:	mov	w1, #0x100                 	// #256
  44d1e0:	add	x0, x23, #0x680
  44d1e4:	bl	419f70 <Camellia_set_key@plt>
  44d1e8:	mov	x0, x22
  44d1ec:	add	x1, sp, #0x448
  44d1f0:	bl	41cf30 <IDEA_set_encrypt_key@plt>
  44d1f4:	mov	x0, x22
  44d1f8:	add	x1, sp, #0x340
  44d1fc:	bl	41e7e0 <SEED_set_key@plt>
  44d200:	mov	x2, x22
  44d204:	add	x0, x20, #0x4c0
  44d208:	mov	w1, #0x10                  	// #16
  44d20c:	bl	41d7f0 <RC4_set_key@plt>
  44d210:	mov	w3, #0x80                  	// #128
  44d214:	mov	x2, x22
  44d218:	add	x0, sp, #0x520
  44d21c:	mov	w1, #0x10                  	// #16
  44d220:	bl	41c1a0 <RC2_set_key@plt>
  44d224:	mov	x2, x22
  44d228:	mov	x0, x28
  44d22c:	mov	w1, #0x10                  	// #16
  44d230:	bl	419580 <BF_set_key@plt>
  44d234:	mov	x2, x22
  44d238:	add	x0, sp, #0x3c0
  44d23c:	mov	w1, #0x10                  	// #16
  44d240:	bl	41db80 <CAST_set_key@plt>
  44d244:	mov	w0, #0xe                   	// #14
  44d248:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44d24c:	add	x1, x1, #0x5f8
  44d250:	bl	41bf30 <signal@plt>
  44d254:	ldr	w0, [sp, #708]
  44d258:	cbz	w0, 44d3a8 <ASN1_generate_nconf@plt+0x2ea38>
  44d25c:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d260:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d264:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d268:	add	x22, x22, #0x98
  44d26c:	ldr	x2, [x0, #4048]
  44d270:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d274:	add	x0, x0, #0xb58
  44d278:	add	x23, x27, #0x830
  44d27c:	stp	d8, d9, [sp, #96]
  44d280:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d284:	add	x1, x1, #0xb68
  44d288:	str	x0, [sp, #280]
  44d28c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d290:	add	x0, x0, #0xba0
  44d294:	str	wzr, [x20, #4]
  44d298:	str	x1, [sp, #208]
  44d29c:	str	x0, [sp, #288]
  44d2a0:	mov	w0, #0x0                   	// #0
  44d2a4:	ldr	w1, [x20, #1476]
  44d2a8:	add	x5, x21, #0x7c0
  44d2ac:	ldr	w4, [x2, w0, uxtw #2]
  44d2b0:	mov	w3, w26
  44d2b4:	str	x5, [sp, #296]
  44d2b8:	cmp	w1, #0x0
  44d2bc:	ldr	x0, [x22]
  44d2c0:	ldr	x5, [sp, #208]
  44d2c4:	ldr	x2, [x21, #1992]
  44d2c8:	ldr	x1, [sp, #280]
  44d2cc:	csel	x1, x1, x5, ne  // ne = any
  44d2d0:	bl	419740 <BIO_printf@plt>
  44d2d4:	ldr	x0, [x22]
  44d2d8:	mov	x3, #0x0                   	// #0
  44d2dc:	mov	x2, #0x0                   	// #0
  44d2e0:	mov	w1, #0xb                   	// #11
  44d2e4:	bl	41de90 <BIO_ctrl@plt>
  44d2e8:	mov	w0, w26
  44d2ec:	bl	419c60 <alarm@plt>
  44d2f0:	ldr	w1, [x21, #1956]
  44d2f4:	mov	w0, #0x0                   	// #0
  44d2f8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d2fc:	ldr	w0, [sp, #304]
  44d300:	mov	x2, x24
  44d304:	mov	x1, x23
  44d308:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44d30c:	mov	w27, w0
  44d310:	ldr	w1, [x21, #1956]
  44d314:	mov	w0, #0x1                   	// #1
  44d318:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d31c:	fmov	d8, d0
  44d320:	mov	w0, #0x0                   	// #0
  44d324:	bl	419c60 <alarm@plt>
  44d328:	ldr	w4, [x20, #4]
  44d32c:	cmn	w27, #0x1
  44d330:	ldr	x5, [sp, #296]
  44d334:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44d338:	ldr	w1, [x20, #1476]
  44d33c:	fmov	d0, d8
  44d340:	str	w4, [sp, #296]
  44d344:	mov	w2, w27
  44d348:	ldr	x0, [x22]
  44d34c:	cmp	w1, #0x0
  44d350:	ldr	x3, [x5, #8]
  44d354:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d358:	ldr	x4, [sp, #288]
  44d35c:	add	x1, x1, #0xb90
  44d360:	csel	x1, x1, x4, ne  // ne = any
  44d364:	bl	419740 <BIO_printf@plt>
  44d368:	scvtf	d1, w27
  44d36c:	ldr	w4, [sp, #296]
  44d370:	ldr	x2, [x21]
  44d374:	ldr	w0, [x20, #4]
  44d378:	add	x3, x20, w4, sxtw #3
  44d37c:	fdiv	d1, d1, d8
  44d380:	ldr	w1, [x2, w4, sxtw #2]
  44d384:	add	w0, w0, #0x1
  44d388:	ldr	w4, [sp, #136]
  44d38c:	str	w0, [x20, #4]
  44d390:	scvtf	d0, w1
  44d394:	cmp	w0, w4
  44d398:	fmul	d1, d0, d1
  44d39c:	str	d1, [x3, #1536]
  44d3a0:	b.cc	44d2a4 <ASN1_generate_nconf@plt+0x2e934>  // b.lo, b.ul, b.last
  44d3a4:	ldp	d8, d9, [sp, #96]
  44d3a8:	ldr	w0, [sp, #712]
  44d3ac:	cbz	w0, 44d4fc <ASN1_generate_nconf@plt+0x2eb8c>
  44d3b0:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d3b4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d3b8:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d3bc:	add	x22, x22, #0x98
  44d3c0:	ldr	x2, [x0, #4048]
  44d3c4:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d3c8:	add	x0, x0, #0xb58
  44d3cc:	add	x23, x27, #0x778
  44d3d0:	stp	d8, d9, [sp, #96]
  44d3d4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d3d8:	add	x1, x1, #0xb68
  44d3dc:	str	x0, [sp, #280]
  44d3e0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d3e4:	add	x0, x0, #0xba0
  44d3e8:	str	wzr, [x20, #4]
  44d3ec:	str	x1, [sp, #208]
  44d3f0:	str	x0, [sp, #288]
  44d3f4:	mov	w0, #0x0                   	// #0
  44d3f8:	ldr	w1, [x20, #1476]
  44d3fc:	add	x5, x21, #0x7c0
  44d400:	ldr	w4, [x2, w0, uxtw #2]
  44d404:	mov	w3, w26
  44d408:	str	x5, [sp, #296]
  44d40c:	cmp	w1, #0x0
  44d410:	ldr	x0, [x22]
  44d414:	ldr	x5, [sp, #208]
  44d418:	ldr	x2, [x21, #2000]
  44d41c:	ldr	x1, [sp, #280]
  44d420:	csel	x1, x1, x5, ne  // ne = any
  44d424:	bl	419740 <BIO_printf@plt>
  44d428:	ldr	x0, [x22]
  44d42c:	mov	x3, #0x0                   	// #0
  44d430:	mov	x2, #0x0                   	// #0
  44d434:	mov	w1, #0xb                   	// #11
  44d438:	bl	41de90 <BIO_ctrl@plt>
  44d43c:	mov	w0, w26
  44d440:	bl	419c60 <alarm@plt>
  44d444:	ldr	w1, [x21, #1956]
  44d448:	mov	w0, #0x0                   	// #0
  44d44c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d450:	ldr	w0, [sp, #304]
  44d454:	mov	x2, x24
  44d458:	mov	x1, x23
  44d45c:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44d460:	mov	w27, w0
  44d464:	ldr	w1, [x21, #1956]
  44d468:	mov	w0, #0x1                   	// #1
  44d46c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d470:	fmov	d8, d0
  44d474:	mov	w0, #0x0                   	// #0
  44d478:	bl	419c60 <alarm@plt>
  44d47c:	ldr	w4, [x20, #4]
  44d480:	cmn	w27, #0x1
  44d484:	ldr	x5, [sp, #296]
  44d488:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44d48c:	ldr	w1, [x20, #1476]
  44d490:	fmov	d0, d8
  44d494:	str	w4, [sp, #296]
  44d498:	mov	w2, w27
  44d49c:	ldr	x0, [x22]
  44d4a0:	cmp	w1, #0x0
  44d4a4:	ldr	x3, [x5, #16]
  44d4a8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d4ac:	ldr	x4, [sp, #288]
  44d4b0:	add	x1, x1, #0xb90
  44d4b4:	csel	x1, x1, x4, ne  // ne = any
  44d4b8:	bl	419740 <BIO_printf@plt>
  44d4bc:	scvtf	d1, w27
  44d4c0:	ldr	w4, [sp, #296]
  44d4c4:	ldr	x2, [x21]
  44d4c8:	ldr	w0, [x20, #4]
  44d4cc:	add	x3, x20, w4, sxtw #3
  44d4d0:	fdiv	d1, d1, d8
  44d4d4:	ldr	w1, [x2, w4, sxtw #2]
  44d4d8:	add	w0, w0, #0x1
  44d4dc:	ldr	w4, [sp, #136]
  44d4e0:	str	w0, [x20, #4]
  44d4e4:	scvtf	d0, w1
  44d4e8:	cmp	w0, w4
  44d4ec:	fmul	d1, d0, d1
  44d4f0:	str	d1, [x3, #1584]
  44d4f4:	b.cc	44d3f8 <ASN1_generate_nconf@plt+0x2ea88>  // b.lo, b.ul, b.last
  44d4f8:	ldp	d8, d9, [sp, #96]
  44d4fc:	ldr	w0, [sp, #716]
  44d500:	cbz	w0, 44d650 <ASN1_generate_nconf@plt+0x2ece0>
  44d504:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d508:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d50c:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d510:	add	x22, x22, #0x98
  44d514:	ldr	x2, [x0, #4048]
  44d518:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d51c:	add	x0, x0, #0xb58
  44d520:	add	x23, x27, #0x6f0
  44d524:	stp	d8, d9, [sp, #96]
  44d528:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d52c:	add	x1, x1, #0xb68
  44d530:	str	x0, [sp, #280]
  44d534:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d538:	add	x0, x0, #0xba0
  44d53c:	str	wzr, [x20, #4]
  44d540:	str	x1, [sp, #208]
  44d544:	str	x0, [sp, #288]
  44d548:	mov	w0, #0x0                   	// #0
  44d54c:	ldr	w1, [x20, #1476]
  44d550:	add	x5, x21, #0x7c0
  44d554:	ldr	w4, [x2, w0, uxtw #2]
  44d558:	mov	w3, w26
  44d55c:	str	x5, [sp, #296]
  44d560:	cmp	w1, #0x0
  44d564:	ldr	x0, [x22]
  44d568:	ldr	x5, [sp, #208]
  44d56c:	ldr	x2, [x21, #2008]
  44d570:	ldr	x1, [sp, #280]
  44d574:	csel	x1, x1, x5, ne  // ne = any
  44d578:	bl	419740 <BIO_printf@plt>
  44d57c:	ldr	x0, [x22]
  44d580:	mov	x3, #0x0                   	// #0
  44d584:	mov	x2, #0x0                   	// #0
  44d588:	mov	w1, #0xb                   	// #11
  44d58c:	bl	41de90 <BIO_ctrl@plt>
  44d590:	mov	w0, w26
  44d594:	bl	419c60 <alarm@plt>
  44d598:	ldr	w1, [x21, #1956]
  44d59c:	mov	w0, #0x0                   	// #0
  44d5a0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d5a4:	ldr	w0, [sp, #304]
  44d5a8:	mov	x2, x24
  44d5ac:	mov	x1, x23
  44d5b0:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44d5b4:	mov	w27, w0
  44d5b8:	ldr	w1, [x21, #1956]
  44d5bc:	mov	w0, #0x1                   	// #1
  44d5c0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d5c4:	fmov	d8, d0
  44d5c8:	mov	w0, #0x0                   	// #0
  44d5cc:	bl	419c60 <alarm@plt>
  44d5d0:	ldr	w4, [x20, #4]
  44d5d4:	cmn	w27, #0x1
  44d5d8:	ldr	x5, [sp, #296]
  44d5dc:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44d5e0:	ldr	w1, [x20, #1476]
  44d5e4:	fmov	d0, d8
  44d5e8:	str	w4, [sp, #296]
  44d5ec:	mov	w2, w27
  44d5f0:	ldr	x0, [x22]
  44d5f4:	cmp	w1, #0x0
  44d5f8:	ldr	x3, [x5, #24]
  44d5fc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d600:	ldr	x4, [sp, #288]
  44d604:	add	x1, x1, #0xb90
  44d608:	csel	x1, x1, x4, ne  // ne = any
  44d60c:	bl	419740 <BIO_printf@plt>
  44d610:	scvtf	d1, w27
  44d614:	ldr	w4, [sp, #296]
  44d618:	ldr	x2, [x21]
  44d61c:	ldr	w0, [x20, #4]
  44d620:	add	x3, x20, w4, sxtw #3
  44d624:	fdiv	d1, d1, d8
  44d628:	ldr	w1, [x2, w4, sxtw #2]
  44d62c:	add	w0, w0, #0x1
  44d630:	ldr	w4, [sp, #136]
  44d634:	str	w0, [x20, #4]
  44d638:	scvtf	d0, w1
  44d63c:	cmp	w0, w4
  44d640:	fmul	d1, d0, d1
  44d644:	str	d1, [x3, #1632]
  44d648:	b.cc	44d54c <ASN1_generate_nconf@plt+0x2ebdc>  // b.lo, b.ul, b.last
  44d64c:	ldp	d8, d9, [sp, #96]
  44d650:	ldr	w0, [sp, #720]
  44d654:	cbz	w0, 44d828 <ASN1_generate_nconf@plt+0x2eeb8>
  44d658:	ldr	x0, [sp, #184]
  44d65c:	add	x27, x24, #0x2f0
  44d660:	mov	x22, x27
  44d664:	stp	d8, d9, [sp, #96]
  44d668:	add	x0, x0, #0x2f0
  44d66c:	add	x0, x24, x0
  44d670:	str	x0, [sp, #208]
  44d674:	ldr	x0, [sp, #144]
  44d678:	add	x0, x0, #0x6a0
  44d67c:	str	x0, [sp, #280]
  44d680:	bl	419650 <HMAC_CTX_new@plt>
  44d684:	str	x0, [x22]
  44d688:	mov	x23, x0
  44d68c:	cbz	x0, 4519e4 <ASN1_generate_nconf@plt+0x33074>
  44d690:	bl	41aca0 <EVP_md5@plt>
  44d694:	mov	x3, x0
  44d698:	ldr	x1, [sp, #280]
  44d69c:	mov	x0, x23
  44d6a0:	mov	x4, #0x0                   	// #0
  44d6a4:	mov	w2, #0x10                  	// #16
  44d6a8:	add	x22, x22, #0x300
  44d6ac:	bl	41d240 <HMAC_Init_ex@plt>
  44d6b0:	ldr	x0, [sp, #208]
  44d6b4:	cmp	x0, x22
  44d6b8:	b.ne	44d680 <ASN1_generate_nconf@plt+0x2ed10>  // b.any
  44d6bc:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d6c0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d6c4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d6c8:	add	x22, x22, #0x98
  44d6cc:	ldr	x2, [x0, #4048]
  44d6d0:	adrp	x0, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d6d4:	add	x0, x0, #0x640
  44d6d8:	add	x1, x1, #0xb68
  44d6dc:	mov	x23, x0
  44d6e0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d6e4:	add	x0, x0, #0xb58
  44d6e8:	stp	x1, x0, [sp, #280]
  44d6ec:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d6f0:	add	x0, x0, #0xba0
  44d6f4:	str	wzr, [x20, #4]
  44d6f8:	str	x0, [sp, #296]
  44d6fc:	mov	w0, #0x0                   	// #0
  44d700:	ldr	w1, [x20, #1476]
  44d704:	add	x5, x21, #0x7c0
  44d708:	ldr	w4, [x2, w0, uxtw #2]
  44d70c:	mov	w3, w26
  44d710:	str	x5, [sp, #312]
  44d714:	cmp	w1, #0x0
  44d718:	ldr	x0, [x22]
  44d71c:	ldr	x5, [sp, #280]
  44d720:	ldr	x2, [x21, #2016]
  44d724:	ldr	x1, [sp, #288]
  44d728:	csel	x1, x1, x5, ne  // ne = any
  44d72c:	bl	419740 <BIO_printf@plt>
  44d730:	ldr	x0, [x22]
  44d734:	mov	x3, #0x0                   	// #0
  44d738:	mov	x2, #0x0                   	// #0
  44d73c:	mov	w1, #0xb                   	// #11
  44d740:	bl	41de90 <BIO_ctrl@plt>
  44d744:	mov	w0, w26
  44d748:	bl	419c60 <alarm@plt>
  44d74c:	ldr	w1, [x21, #1956]
  44d750:	mov	w0, #0x0                   	// #0
  44d754:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d758:	ldr	w0, [sp, #304]
  44d75c:	mov	x2, x24
  44d760:	mov	x1, x23
  44d764:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44d768:	mov	w2, w0
  44d76c:	ldr	w1, [x21, #1956]
  44d770:	mov	w0, #0x1                   	// #1
  44d774:	str	w2, [sp, #308]
  44d778:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d77c:	fmov	d8, d0
  44d780:	mov	w0, #0x0                   	// #0
  44d784:	bl	419c60 <alarm@plt>
  44d788:	ldr	w2, [sp, #308]
  44d78c:	ldr	w4, [x20, #4]
  44d790:	cmn	w2, #0x1
  44d794:	ldr	x5, [sp, #312]
  44d798:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44d79c:	ldr	w1, [x20, #1476]
  44d7a0:	fmov	d0, d8
  44d7a4:	str	w4, [sp, #312]
  44d7a8:	ldr	x0, [x22]
  44d7ac:	cmp	w1, #0x0
  44d7b0:	ldr	x3, [x5, #32]
  44d7b4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d7b8:	ldr	x4, [sp, #296]
  44d7bc:	add	x1, x1, #0xb90
  44d7c0:	str	w2, [sp, #308]
  44d7c4:	csel	x1, x1, x4, ne  // ne = any
  44d7c8:	bl	419740 <BIO_printf@plt>
  44d7cc:	ldr	w2, [sp, #308]
  44d7d0:	ldr	w4, [sp, #312]
  44d7d4:	ldr	w0, [x20, #4]
  44d7d8:	scvtf	d1, w2
  44d7dc:	ldr	x2, [x21]
  44d7e0:	add	x3, x20, w4, sxtw #3
  44d7e4:	add	w0, w0, #0x1
  44d7e8:	str	w0, [x20, #4]
  44d7ec:	fdiv	d1, d1, d8
  44d7f0:	ldr	w1, [x2, w4, sxtw #2]
  44d7f4:	ldr	w4, [sp, #136]
  44d7f8:	scvtf	d0, w1
  44d7fc:	cmp	w0, w4
  44d800:	fmul	d1, d0, d1
  44d804:	str	d1, [x3, #1680]
  44d808:	b.cc	44d700 <ASN1_generate_nconf@plt+0x2ed90>  // b.lo, b.ul, b.last
  44d80c:	ldr	x0, [x27]
  44d810:	add	x27, x27, #0x300
  44d814:	bl	41c770 <HMAC_CTX_free@plt>
  44d818:	ldr	x0, [sp, #208]
  44d81c:	cmp	x0, x27
  44d820:	b.ne	44d80c <ASN1_generate_nconf@plt+0x2ee9c>  // b.any
  44d824:	ldp	d8, d9, [sp, #96]
  44d828:	ldr	w0, [sp, #724]
  44d82c:	cbz	w0, 44d97c <ASN1_generate_nconf@plt+0x2f00c>
  44d830:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d834:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d838:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d83c:	add	x22, x22, #0x98
  44d840:	ldr	x2, [x0, #4048]
  44d844:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d848:	add	x0, x0, #0xb58
  44d84c:	add	x23, x27, #0x5b8
  44d850:	stp	d8, d9, [sp, #96]
  44d854:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d858:	add	x1, x1, #0xb68
  44d85c:	str	x0, [sp, #280]
  44d860:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d864:	add	x0, x0, #0xba0
  44d868:	str	wzr, [x20, #4]
  44d86c:	str	x1, [sp, #208]
  44d870:	str	x0, [sp, #288]
  44d874:	mov	w0, #0x0                   	// #0
  44d878:	ldr	w1, [x20, #1476]
  44d87c:	add	x5, x21, #0x7c0
  44d880:	ldr	w4, [x2, w0, uxtw #2]
  44d884:	mov	w3, w26
  44d888:	str	x5, [sp, #296]
  44d88c:	cmp	w1, #0x0
  44d890:	ldr	x0, [x22]
  44d894:	ldr	x5, [sp, #208]
  44d898:	ldr	x2, [x21, #2024]
  44d89c:	ldr	x1, [sp, #280]
  44d8a0:	csel	x1, x1, x5, ne  // ne = any
  44d8a4:	bl	419740 <BIO_printf@plt>
  44d8a8:	ldr	x0, [x22]
  44d8ac:	mov	x3, #0x0                   	// #0
  44d8b0:	mov	x2, #0x0                   	// #0
  44d8b4:	mov	w1, #0xb                   	// #11
  44d8b8:	bl	41de90 <BIO_ctrl@plt>
  44d8bc:	mov	w0, w26
  44d8c0:	bl	419c60 <alarm@plt>
  44d8c4:	ldr	w1, [x21, #1956]
  44d8c8:	mov	w0, #0x0                   	// #0
  44d8cc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d8d0:	ldr	w0, [sp, #304]
  44d8d4:	mov	x2, x24
  44d8d8:	mov	x1, x23
  44d8dc:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44d8e0:	mov	w27, w0
  44d8e4:	ldr	w1, [x21, #1956]
  44d8e8:	mov	w0, #0x1                   	// #1
  44d8ec:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44d8f0:	fmov	d8, d0
  44d8f4:	mov	w0, #0x0                   	// #0
  44d8f8:	bl	419c60 <alarm@plt>
  44d8fc:	ldr	w4, [x20, #4]
  44d900:	cmn	w27, #0x1
  44d904:	ldr	x5, [sp, #296]
  44d908:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44d90c:	ldr	w1, [x20, #1476]
  44d910:	fmov	d0, d8
  44d914:	str	w4, [sp, #296]
  44d918:	mov	w2, w27
  44d91c:	ldr	x0, [x22]
  44d920:	cmp	w1, #0x0
  44d924:	ldr	x3, [x5, #40]
  44d928:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d92c:	ldr	x4, [sp, #288]
  44d930:	add	x1, x1, #0xb90
  44d934:	csel	x1, x1, x4, ne  // ne = any
  44d938:	bl	419740 <BIO_printf@plt>
  44d93c:	scvtf	d1, w27
  44d940:	ldr	w4, [sp, #296]
  44d944:	ldr	x2, [x21]
  44d948:	ldr	w0, [x20, #4]
  44d94c:	add	x3, x20, w4, sxtw #3
  44d950:	fdiv	d1, d1, d8
  44d954:	ldr	w1, [x2, w4, sxtw #2]
  44d958:	add	w0, w0, #0x1
  44d95c:	ldr	w4, [sp, #136]
  44d960:	str	w0, [x20, #4]
  44d964:	scvtf	d0, w1
  44d968:	cmp	w0, w4
  44d96c:	fmul	d1, d0, d1
  44d970:	str	d1, [x3, #1728]
  44d974:	b.cc	44d878 <ASN1_generate_nconf@plt+0x2ef08>  // b.lo, b.ul, b.last
  44d978:	ldp	d8, d9, [sp, #96]
  44d97c:	ldr	w0, [sp, #796]
  44d980:	cbz	w0, 44dad0 <ASN1_generate_nconf@plt+0x2f160>
  44d984:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44d988:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44d98c:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44d990:	add	x22, x22, #0x98
  44d994:	ldr	x2, [x0, #4048]
  44d998:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d99c:	add	x0, x0, #0xb58
  44d9a0:	add	x23, x27, #0x530
  44d9a4:	stp	d8, d9, [sp, #96]
  44d9a8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d9ac:	add	x1, x1, #0xb68
  44d9b0:	str	x0, [sp, #280]
  44d9b4:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44d9b8:	add	x0, x0, #0xba0
  44d9bc:	str	wzr, [x20, #4]
  44d9c0:	str	x1, [sp, #208]
  44d9c4:	str	x0, [sp, #288]
  44d9c8:	mov	w0, #0x0                   	// #0
  44d9cc:	ldr	w1, [x20, #1476]
  44d9d0:	add	x5, x21, #0x7c0
  44d9d4:	ldr	w4, [x2, w0, uxtw #2]
  44d9d8:	mov	w3, w26
  44d9dc:	str	x5, [sp, #296]
  44d9e0:	cmp	w1, #0x0
  44d9e4:	ldr	x0, [x22]
  44d9e8:	ldr	x5, [sp, #208]
  44d9ec:	ldr	x2, [x21, #2168]
  44d9f0:	ldr	x1, [sp, #280]
  44d9f4:	csel	x1, x1, x5, ne  // ne = any
  44d9f8:	bl	419740 <BIO_printf@plt>
  44d9fc:	ldr	x0, [x22]
  44da00:	mov	x3, #0x0                   	// #0
  44da04:	mov	x2, #0x0                   	// #0
  44da08:	mov	w1, #0xb                   	// #11
  44da0c:	bl	41de90 <BIO_ctrl@plt>
  44da10:	mov	w0, w26
  44da14:	bl	419c60 <alarm@plt>
  44da18:	ldr	w1, [x21, #1956]
  44da1c:	mov	w0, #0x0                   	// #0
  44da20:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44da24:	ldr	w0, [sp, #304]
  44da28:	mov	x2, x24
  44da2c:	mov	x1, x23
  44da30:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44da34:	mov	w27, w0
  44da38:	ldr	w1, [x21, #1956]
  44da3c:	mov	w0, #0x1                   	// #1
  44da40:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44da44:	fmov	d8, d0
  44da48:	mov	w0, #0x0                   	// #0
  44da4c:	bl	419c60 <alarm@plt>
  44da50:	ldr	w4, [x20, #4]
  44da54:	cmn	w27, #0x1
  44da58:	ldr	x5, [sp, #296]
  44da5c:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44da60:	ldr	w1, [x20, #1476]
  44da64:	fmov	d0, d8
  44da68:	str	w4, [sp, #296]
  44da6c:	mov	w2, w27
  44da70:	ldr	x0, [x22]
  44da74:	cmp	w1, #0x0
  44da78:	ldr	x3, [x5, #184]
  44da7c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44da80:	ldr	x4, [sp, #288]
  44da84:	add	x1, x1, #0xb90
  44da88:	csel	x1, x1, x4, ne  // ne = any
  44da8c:	bl	419740 <BIO_printf@plt>
  44da90:	scvtf	d1, w27
  44da94:	ldr	w4, [sp, #296]
  44da98:	ldr	x2, [x21]
  44da9c:	ldr	w0, [x20, #4]
  44daa0:	add	x3, x20, w4, sxtw #3
  44daa4:	fdiv	d1, d1, d8
  44daa8:	ldr	w1, [x2, w4, sxtw #2]
  44daac:	add	w0, w0, #0x1
  44dab0:	ldr	w4, [sp, #136]
  44dab4:	str	w0, [x20, #4]
  44dab8:	scvtf	d0, w1
  44dabc:	cmp	w0, w4
  44dac0:	fmul	d1, d0, d1
  44dac4:	str	d1, [x3, #2592]
  44dac8:	b.cc	44d9cc <ASN1_generate_nconf@plt+0x2f05c>  // b.lo, b.ul, b.last
  44dacc:	ldp	d8, d9, [sp, #96]
  44dad0:	ldr	w0, [sp, #800]
  44dad4:	cbz	w0, 44dc24 <ASN1_generate_nconf@plt+0x2f2b4>
  44dad8:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44dadc:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44dae0:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44dae4:	add	x22, x22, #0x98
  44dae8:	ldr	x2, [x0, #4048]
  44daec:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44daf0:	add	x0, x0, #0xb58
  44daf4:	add	x23, x27, #0x4a8
  44daf8:	stp	d8, d9, [sp, #96]
  44dafc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44db00:	add	x1, x1, #0xb68
  44db04:	str	x0, [sp, #280]
  44db08:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44db0c:	add	x0, x0, #0xba0
  44db10:	str	wzr, [x20, #4]
  44db14:	str	x1, [sp, #208]
  44db18:	str	x0, [sp, #288]
  44db1c:	mov	w0, #0x0                   	// #0
  44db20:	ldr	w1, [x20, #1476]
  44db24:	add	x5, x21, #0x7c0
  44db28:	ldr	w4, [x2, w0, uxtw #2]
  44db2c:	mov	w3, w26
  44db30:	str	x5, [sp, #296]
  44db34:	cmp	w1, #0x0
  44db38:	ldr	x0, [x22]
  44db3c:	ldr	x5, [sp, #208]
  44db40:	ldr	x2, [x21, #2176]
  44db44:	ldr	x1, [sp, #280]
  44db48:	csel	x1, x1, x5, ne  // ne = any
  44db4c:	bl	419740 <BIO_printf@plt>
  44db50:	ldr	x0, [x22]
  44db54:	mov	x3, #0x0                   	// #0
  44db58:	mov	x2, #0x0                   	// #0
  44db5c:	mov	w1, #0xb                   	// #11
  44db60:	bl	41de90 <BIO_ctrl@plt>
  44db64:	mov	w0, w26
  44db68:	bl	419c60 <alarm@plt>
  44db6c:	ldr	w1, [x21, #1956]
  44db70:	mov	w0, #0x0                   	// #0
  44db74:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44db78:	ldr	w0, [sp, #304]
  44db7c:	mov	x2, x24
  44db80:	mov	x1, x23
  44db84:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44db88:	mov	w27, w0
  44db8c:	ldr	w1, [x21, #1956]
  44db90:	mov	w0, #0x1                   	// #1
  44db94:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44db98:	fmov	d8, d0
  44db9c:	mov	w0, #0x0                   	// #0
  44dba0:	bl	419c60 <alarm@plt>
  44dba4:	ldr	w4, [x20, #4]
  44dba8:	cmn	w27, #0x1
  44dbac:	ldr	x5, [sp, #296]
  44dbb0:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44dbb4:	ldr	w1, [x20, #1476]
  44dbb8:	fmov	d0, d8
  44dbbc:	str	w4, [sp, #296]
  44dbc0:	mov	w2, w27
  44dbc4:	ldr	x0, [x22]
  44dbc8:	cmp	w1, #0x0
  44dbcc:	ldr	x3, [x5, #192]
  44dbd0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dbd4:	ldr	x4, [sp, #288]
  44dbd8:	add	x1, x1, #0xb90
  44dbdc:	csel	x1, x1, x4, ne  // ne = any
  44dbe0:	bl	419740 <BIO_printf@plt>
  44dbe4:	scvtf	d1, w27
  44dbe8:	ldr	w4, [sp, #296]
  44dbec:	ldr	x2, [x21]
  44dbf0:	ldr	w0, [x20, #4]
  44dbf4:	add	x3, x20, w4, sxtw #3
  44dbf8:	fdiv	d1, d1, d8
  44dbfc:	ldr	w1, [x2, w4, sxtw #2]
  44dc00:	add	w0, w0, #0x1
  44dc04:	ldr	w4, [sp, #136]
  44dc08:	str	w0, [x20, #4]
  44dc0c:	scvtf	d0, w1
  44dc10:	cmp	w0, w4
  44dc14:	fmul	d1, d0, d1
  44dc18:	str	d1, [x3, #2640]
  44dc1c:	b.cc	44db20 <ASN1_generate_nconf@plt+0x2f1b0>  // b.lo, b.ul, b.last
  44dc20:	ldp	d8, d9, [sp, #96]
  44dc24:	ldr	w0, [sp, #804]
  44dc28:	cbz	w0, 44dd78 <ASN1_generate_nconf@plt+0x2f408>
  44dc2c:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44dc30:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44dc34:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44dc38:	add	x22, x22, #0x98
  44dc3c:	ldr	x2, [x0, #4048]
  44dc40:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dc44:	add	x0, x0, #0xb58
  44dc48:	add	x23, x27, #0x420
  44dc4c:	stp	d8, d9, [sp, #96]
  44dc50:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dc54:	add	x1, x1, #0xb68
  44dc58:	str	x0, [sp, #280]
  44dc5c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dc60:	add	x0, x0, #0xba0
  44dc64:	str	wzr, [x20, #4]
  44dc68:	str	x1, [sp, #208]
  44dc6c:	str	x0, [sp, #288]
  44dc70:	mov	w0, #0x0                   	// #0
  44dc74:	ldr	w1, [x20, #1476]
  44dc78:	add	x5, x21, #0x7c0
  44dc7c:	ldr	w4, [x2, w0, uxtw #2]
  44dc80:	mov	w3, w26
  44dc84:	str	x5, [sp, #296]
  44dc88:	cmp	w1, #0x0
  44dc8c:	ldr	x0, [x22]
  44dc90:	ldr	x5, [sp, #208]
  44dc94:	ldr	x2, [x21, #2184]
  44dc98:	ldr	x1, [sp, #280]
  44dc9c:	csel	x1, x1, x5, ne  // ne = any
  44dca0:	bl	419740 <BIO_printf@plt>
  44dca4:	ldr	x0, [x22]
  44dca8:	mov	x3, #0x0                   	// #0
  44dcac:	mov	x2, #0x0                   	// #0
  44dcb0:	mov	w1, #0xb                   	// #11
  44dcb4:	bl	41de90 <BIO_ctrl@plt>
  44dcb8:	mov	w0, w26
  44dcbc:	bl	419c60 <alarm@plt>
  44dcc0:	ldr	w1, [x21, #1956]
  44dcc4:	mov	w0, #0x0                   	// #0
  44dcc8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44dccc:	ldr	w0, [sp, #304]
  44dcd0:	mov	x2, x24
  44dcd4:	mov	x1, x23
  44dcd8:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44dcdc:	mov	w27, w0
  44dce0:	ldr	w1, [x21, #1956]
  44dce4:	mov	w0, #0x1                   	// #1
  44dce8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44dcec:	fmov	d8, d0
  44dcf0:	mov	w0, #0x0                   	// #0
  44dcf4:	bl	419c60 <alarm@plt>
  44dcf8:	ldr	w4, [x20, #4]
  44dcfc:	cmn	w27, #0x1
  44dd00:	ldr	x5, [sp, #296]
  44dd04:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44dd08:	ldr	w1, [x20, #1476]
  44dd0c:	fmov	d0, d8
  44dd10:	str	w4, [sp, #296]
  44dd14:	mov	w2, w27
  44dd18:	ldr	x0, [x22]
  44dd1c:	cmp	w1, #0x0
  44dd20:	ldr	x3, [x5, #200]
  44dd24:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dd28:	ldr	x4, [sp, #288]
  44dd2c:	add	x1, x1, #0xb90
  44dd30:	csel	x1, x1, x4, ne  // ne = any
  44dd34:	bl	419740 <BIO_printf@plt>
  44dd38:	scvtf	d1, w27
  44dd3c:	ldr	w4, [sp, #296]
  44dd40:	ldr	x2, [x21]
  44dd44:	ldr	w0, [x20, #4]
  44dd48:	add	x3, x20, w4, sxtw #3
  44dd4c:	fdiv	d1, d1, d8
  44dd50:	ldr	w1, [x2, w4, sxtw #2]
  44dd54:	add	w0, w0, #0x1
  44dd58:	ldr	w4, [sp, #136]
  44dd5c:	str	w0, [x20, #4]
  44dd60:	scvtf	d0, w1
  44dd64:	cmp	w0, w4
  44dd68:	fmul	d1, d0, d1
  44dd6c:	str	d1, [x3, #2688]
  44dd70:	b.cc	44dc74 <ASN1_generate_nconf@plt+0x2f304>  // b.lo, b.ul, b.last
  44dd74:	ldp	d8, d9, [sp, #96]
  44dd78:	ldr	w0, [sp, #728]
  44dd7c:	cbz	w0, 44decc <ASN1_generate_nconf@plt+0x2f55c>
  44dd80:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44dd84:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44dd88:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44dd8c:	add	x22, x22, #0x98
  44dd90:	ldr	x2, [x0, #4048]
  44dd94:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dd98:	add	x0, x0, #0xb58
  44dd9c:	add	x23, x27, #0x368
  44dda0:	stp	d8, d9, [sp, #96]
  44dda4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dda8:	add	x1, x1, #0xb68
  44ddac:	str	x0, [sp, #280]
  44ddb0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ddb4:	add	x0, x0, #0xba0
  44ddb8:	str	wzr, [x20, #4]
  44ddbc:	str	x1, [sp, #208]
  44ddc0:	str	x0, [sp, #288]
  44ddc4:	mov	w0, #0x0                   	// #0
  44ddc8:	ldr	w1, [x20, #1476]
  44ddcc:	add	x5, x21, #0x7c0
  44ddd0:	ldr	w4, [x2, w0, uxtw #2]
  44ddd4:	mov	w3, w26
  44ddd8:	str	x5, [sp, #296]
  44dddc:	cmp	w1, #0x0
  44dde0:	ldr	x0, [x22]
  44dde4:	ldr	x5, [sp, #208]
  44dde8:	ldr	x2, [x21, #2032]
  44ddec:	ldr	x1, [sp, #280]
  44ddf0:	csel	x1, x1, x5, ne  // ne = any
  44ddf4:	bl	419740 <BIO_printf@plt>
  44ddf8:	ldr	x0, [x22]
  44ddfc:	mov	x3, #0x0                   	// #0
  44de00:	mov	x2, #0x0                   	// #0
  44de04:	mov	w1, #0xb                   	// #11
  44de08:	bl	41de90 <BIO_ctrl@plt>
  44de0c:	mov	w0, w26
  44de10:	bl	419c60 <alarm@plt>
  44de14:	ldr	w1, [x21, #1956]
  44de18:	mov	w0, #0x0                   	// #0
  44de1c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44de20:	ldr	w0, [sp, #304]
  44de24:	mov	x2, x24
  44de28:	mov	x1, x23
  44de2c:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44de30:	mov	w27, w0
  44de34:	ldr	w1, [x21, #1956]
  44de38:	mov	w0, #0x1                   	// #1
  44de3c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44de40:	fmov	d8, d0
  44de44:	mov	w0, #0x0                   	// #0
  44de48:	bl	419c60 <alarm@plt>
  44de4c:	ldr	w4, [x20, #4]
  44de50:	cmn	w27, #0x1
  44de54:	ldr	x5, [sp, #296]
  44de58:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44de5c:	ldr	w1, [x20, #1476]
  44de60:	fmov	d0, d8
  44de64:	str	w4, [sp, #296]
  44de68:	mov	w2, w27
  44de6c:	ldr	x0, [x22]
  44de70:	cmp	w1, #0x0
  44de74:	ldr	x3, [x5, #48]
  44de78:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44de7c:	ldr	x4, [sp, #288]
  44de80:	add	x1, x1, #0xb90
  44de84:	csel	x1, x1, x4, ne  // ne = any
  44de88:	bl	419740 <BIO_printf@plt>
  44de8c:	scvtf	d1, w27
  44de90:	ldr	w4, [sp, #296]
  44de94:	ldr	x2, [x21]
  44de98:	ldr	w0, [x20, #4]
  44de9c:	add	x3, x20, w4, sxtw #3
  44dea0:	fdiv	d1, d1, d8
  44dea4:	ldr	w1, [x2, w4, sxtw #2]
  44dea8:	add	w0, w0, #0x1
  44deac:	ldr	w4, [sp, #136]
  44deb0:	str	w0, [x20, #4]
  44deb4:	scvtf	d0, w1
  44deb8:	cmp	w0, w4
  44debc:	fmul	d1, d0, d1
  44dec0:	str	d1, [x3, #1776]
  44dec4:	b.cc	44ddc8 <ASN1_generate_nconf@plt+0x2f458>  // b.lo, b.ul, b.last
  44dec8:	ldp	d8, d9, [sp, #96]
  44decc:	ldr	w0, [sp, #732]
  44ded0:	cbz	w0, 44e020 <ASN1_generate_nconf@plt+0x2f6b0>
  44ded4:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ded8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44dedc:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44dee0:	add	x22, x22, #0x98
  44dee4:	ldr	x2, [x0, #4048]
  44dee8:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44deec:	add	x0, x0, #0xb58
  44def0:	add	x27, x27, #0x2d8
  44def4:	stp	d8, d9, [sp, #96]
  44def8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44defc:	add	x1, x1, #0xb68
  44df00:	str	x0, [sp, #280]
  44df04:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44df08:	add	x0, x0, #0xba0
  44df0c:	str	wzr, [x20, #4]
  44df10:	str	x1, [sp, #208]
  44df14:	str	x0, [sp, #288]
  44df18:	mov	w0, #0x0                   	// #0
  44df1c:	ldr	w1, [x20, #1476]
  44df20:	add	x5, x21, #0x7c0
  44df24:	ldr	w4, [x2, w0, uxtw #2]
  44df28:	mov	w3, w26
  44df2c:	str	x5, [sp, #296]
  44df30:	cmp	w1, #0x0
  44df34:	ldr	x0, [x22]
  44df38:	ldr	x5, [sp, #208]
  44df3c:	ldr	x2, [x21, #2040]
  44df40:	ldr	x1, [sp, #280]
  44df44:	csel	x1, x1, x5, ne  // ne = any
  44df48:	bl	419740 <BIO_printf@plt>
  44df4c:	ldr	x0, [x22]
  44df50:	mov	x3, #0x0                   	// #0
  44df54:	mov	x2, #0x0                   	// #0
  44df58:	mov	w1, #0xb                   	// #11
  44df5c:	bl	41de90 <BIO_ctrl@plt>
  44df60:	mov	w0, w26
  44df64:	bl	419c60 <alarm@plt>
  44df68:	ldr	w1, [x21, #1956]
  44df6c:	mov	w0, #0x0                   	// #0
  44df70:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44df74:	ldr	w0, [sp, #304]
  44df78:	mov	x2, x24
  44df7c:	mov	x1, x27
  44df80:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44df84:	mov	w23, w0
  44df88:	ldr	w1, [x21, #1956]
  44df8c:	mov	w0, #0x1                   	// #1
  44df90:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44df94:	fmov	d8, d0
  44df98:	mov	w0, #0x0                   	// #0
  44df9c:	bl	419c60 <alarm@plt>
  44dfa0:	ldr	w4, [x20, #4]
  44dfa4:	cmn	w23, #0x1
  44dfa8:	ldr	x5, [sp, #296]
  44dfac:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44dfb0:	ldr	w1, [x20, #1476]
  44dfb4:	fmov	d0, d8
  44dfb8:	str	w4, [sp, #296]
  44dfbc:	mov	w2, w23
  44dfc0:	ldr	x0, [x22]
  44dfc4:	cmp	w1, #0x0
  44dfc8:	ldr	x3, [x5, #56]
  44dfcc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44dfd0:	ldr	x4, [sp, #288]
  44dfd4:	add	x1, x1, #0xb90
  44dfd8:	csel	x1, x1, x4, ne  // ne = any
  44dfdc:	bl	419740 <BIO_printf@plt>
  44dfe0:	scvtf	d0, w23
  44dfe4:	ldr	w4, [sp, #296]
  44dfe8:	ldr	x2, [x21]
  44dfec:	ldr	w0, [x20, #4]
  44dff0:	add	x1, x20, w4, sxtw #3
  44dff4:	fdiv	d0, d0, d8
  44dff8:	ldr	w3, [x2, w4, sxtw #2]
  44dffc:	add	w0, w0, #0x1
  44e000:	ldr	w4, [sp, #136]
  44e004:	str	w0, [x20, #4]
  44e008:	scvtf	d1, w3
  44e00c:	cmp	w0, w4
  44e010:	fmul	d0, d1, d0
  44e014:	str	d0, [x1, #1824]
  44e018:	b.cc	44df1c <ASN1_generate_nconf@plt+0x2f5ac>  // b.lo, b.ul, b.last
  44e01c:	ldp	d8, d9, [sp, #96]
  44e020:	ldr	w0, [sp, #736]
  44e024:	cbz	w0, 44e174 <ASN1_generate_nconf@plt+0x2f804>
  44e028:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e02c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e030:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44e034:	add	x22, x22, #0x98
  44e038:	ldr	x2, [x0, #4048]
  44e03c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e040:	add	x0, x0, #0xb58
  44e044:	add	x27, x27, #0x238
  44e048:	stp	d8, d9, [sp, #96]
  44e04c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e050:	add	x1, x1, #0xb68
  44e054:	str	x0, [sp, #280]
  44e058:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e05c:	add	x0, x0, #0xba0
  44e060:	str	wzr, [x20, #4]
  44e064:	str	x1, [sp, #208]
  44e068:	str	x0, [sp, #288]
  44e06c:	mov	w0, #0x0                   	// #0
  44e070:	ldr	w1, [x20, #1476]
  44e074:	add	x5, x21, #0x7c0
  44e078:	ldr	w4, [x2, w0, uxtw #2]
  44e07c:	mov	w3, w26
  44e080:	str	x5, [sp, #296]
  44e084:	cmp	w1, #0x0
  44e088:	ldr	x0, [x22]
  44e08c:	ldr	x5, [sp, #208]
  44e090:	ldr	x2, [x21, #2048]
  44e094:	ldr	x1, [sp, #280]
  44e098:	csel	x1, x1, x5, ne  // ne = any
  44e09c:	bl	419740 <BIO_printf@plt>
  44e0a0:	ldr	x0, [x22]
  44e0a4:	mov	x3, #0x0                   	// #0
  44e0a8:	mov	x2, #0x0                   	// #0
  44e0ac:	mov	w1, #0xb                   	// #11
  44e0b0:	bl	41de90 <BIO_ctrl@plt>
  44e0b4:	mov	w0, w26
  44e0b8:	bl	419c60 <alarm@plt>
  44e0bc:	ldr	w1, [x21, #1956]
  44e0c0:	mov	w0, #0x0                   	// #0
  44e0c4:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e0c8:	ldr	w0, [sp, #304]
  44e0cc:	mov	x2, x24
  44e0d0:	mov	x1, x27
  44e0d4:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e0d8:	mov	w23, w0
  44e0dc:	ldr	w1, [x21, #1956]
  44e0e0:	mov	w0, #0x1                   	// #1
  44e0e4:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e0e8:	fmov	d8, d0
  44e0ec:	mov	w0, #0x0                   	// #0
  44e0f0:	bl	419c60 <alarm@plt>
  44e0f4:	ldr	w4, [x20, #4]
  44e0f8:	cmn	w23, #0x1
  44e0fc:	ldr	x5, [sp, #296]
  44e100:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e104:	ldr	w1, [x20, #1476]
  44e108:	fmov	d0, d8
  44e10c:	str	w4, [sp, #296]
  44e110:	mov	w2, w23
  44e114:	ldr	x0, [x22]
  44e118:	cmp	w1, #0x0
  44e11c:	ldr	x3, [x5, #64]
  44e120:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e124:	ldr	x4, [sp, #288]
  44e128:	add	x1, x1, #0xb90
  44e12c:	csel	x1, x1, x4, ne  // ne = any
  44e130:	bl	419740 <BIO_printf@plt>
  44e134:	scvtf	d0, w23
  44e138:	ldr	w4, [sp, #296]
  44e13c:	ldr	x2, [x21]
  44e140:	ldr	w0, [x20, #4]
  44e144:	add	x1, x20, w4, sxtw #3
  44e148:	fdiv	d0, d0, d8
  44e14c:	ldr	w3, [x2, w4, sxtw #2]
  44e150:	add	w0, w0, #0x1
  44e154:	ldr	w4, [sp, #136]
  44e158:	str	w0, [x20, #4]
  44e15c:	scvtf	d1, w3
  44e160:	cmp	w0, w4
  44e164:	fmul	d0, d1, d0
  44e168:	str	d0, [x1, #1872]
  44e16c:	b.cc	44e070 <ASN1_generate_nconf@plt+0x2f700>  // b.lo, b.ul, b.last
  44e170:	ldp	d8, d9, [sp, #96]
  44e174:	ldr	w0, [sp, #740]
  44e178:	cbz	w0, 44e2c8 <ASN1_generate_nconf@plt+0x2f958>
  44e17c:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e180:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e184:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44e188:	add	x22, x22, #0x98
  44e18c:	ldr	x2, [x0, #4048]
  44e190:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e194:	add	x0, x0, #0xb58
  44e198:	add	x27, x27, #0x188
  44e19c:	stp	d8, d9, [sp, #96]
  44e1a0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e1a4:	add	x1, x1, #0xb68
  44e1a8:	str	x0, [sp, #280]
  44e1ac:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e1b0:	add	x0, x0, #0xba0
  44e1b4:	str	wzr, [x20, #4]
  44e1b8:	str	x1, [sp, #208]
  44e1bc:	str	x0, [sp, #288]
  44e1c0:	mov	w0, #0x0                   	// #0
  44e1c4:	ldr	w1, [x20, #1476]
  44e1c8:	add	x5, x21, #0x7c0
  44e1cc:	ldr	w4, [x2, w0, uxtw #2]
  44e1d0:	mov	w3, w26
  44e1d4:	str	x5, [sp, #296]
  44e1d8:	cmp	w1, #0x0
  44e1dc:	ldr	x0, [x22]
  44e1e0:	ldr	x5, [sp, #208]
  44e1e4:	ldr	x2, [x21, #2056]
  44e1e8:	ldr	x1, [sp, #280]
  44e1ec:	csel	x1, x1, x5, ne  // ne = any
  44e1f0:	bl	419740 <BIO_printf@plt>
  44e1f4:	ldr	x0, [x22]
  44e1f8:	mov	x3, #0x0                   	// #0
  44e1fc:	mov	x2, #0x0                   	// #0
  44e200:	mov	w1, #0xb                   	// #11
  44e204:	bl	41de90 <BIO_ctrl@plt>
  44e208:	mov	w0, w26
  44e20c:	bl	419c60 <alarm@plt>
  44e210:	ldr	w1, [x21, #1956]
  44e214:	mov	w0, #0x0                   	// #0
  44e218:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e21c:	ldr	w0, [sp, #304]
  44e220:	mov	x2, x24
  44e224:	mov	x1, x27
  44e228:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e22c:	mov	w23, w0
  44e230:	ldr	w1, [x21, #1956]
  44e234:	mov	w0, #0x1                   	// #1
  44e238:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e23c:	fmov	d8, d0
  44e240:	mov	w0, #0x0                   	// #0
  44e244:	bl	419c60 <alarm@plt>
  44e248:	ldr	w4, [x20, #4]
  44e24c:	cmn	w23, #0x1
  44e250:	ldr	x5, [sp, #296]
  44e254:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e258:	ldr	w1, [x20, #1476]
  44e25c:	fmov	d0, d8
  44e260:	str	w4, [sp, #296]
  44e264:	mov	w2, w23
  44e268:	ldr	x0, [x22]
  44e26c:	cmp	w1, #0x0
  44e270:	ldr	x3, [x5, #72]
  44e274:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e278:	ldr	x4, [sp, #288]
  44e27c:	add	x1, x1, #0xb90
  44e280:	csel	x1, x1, x4, ne  // ne = any
  44e284:	bl	419740 <BIO_printf@plt>
  44e288:	scvtf	d0, w23
  44e28c:	ldr	w4, [sp, #296]
  44e290:	ldr	x2, [x21]
  44e294:	ldr	w0, [x20, #4]
  44e298:	add	x1, x20, w4, sxtw #3
  44e29c:	fdiv	d0, d0, d8
  44e2a0:	ldr	w3, [x2, w4, sxtw #2]
  44e2a4:	add	w0, w0, #0x1
  44e2a8:	ldr	w4, [sp, #136]
  44e2ac:	str	w0, [x20, #4]
  44e2b0:	scvtf	d1, w3
  44e2b4:	cmp	w0, w4
  44e2b8:	fmul	d0, d1, d0
  44e2bc:	str	d0, [x1, #1920]
  44e2c0:	b.cc	44e1c4 <ASN1_generate_nconf@plt+0x2f854>  // b.lo, b.ul, b.last
  44e2c4:	ldp	d8, d9, [sp, #96]
  44e2c8:	ldr	w0, [sp, #768]
  44e2cc:	cbz	w0, 44e41c <ASN1_generate_nconf@plt+0x2faac>
  44e2d0:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e2d4:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e2d8:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44e2dc:	add	x22, x22, #0x98
  44e2e0:	ldr	x2, [x0, #4048]
  44e2e4:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e2e8:	add	x0, x0, #0xb58
  44e2ec:	add	x27, x27, #0xe8
  44e2f0:	stp	d8, d9, [sp, #96]
  44e2f4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e2f8:	add	x1, x1, #0xb68
  44e2fc:	str	x0, [sp, #280]
  44e300:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e304:	add	x0, x0, #0xba0
  44e308:	str	wzr, [x20, #4]
  44e30c:	str	x1, [sp, #208]
  44e310:	str	x0, [sp, #288]
  44e314:	mov	w0, #0x0                   	// #0
  44e318:	ldr	w1, [x20, #1476]
  44e31c:	add	x5, x21, #0x7c0
  44e320:	ldr	w4, [x2, w0, uxtw #2]
  44e324:	mov	w3, w26
  44e328:	str	x5, [sp, #296]
  44e32c:	cmp	w1, #0x0
  44e330:	ldr	x0, [x22]
  44e334:	ldr	x5, [sp, #208]
  44e338:	ldr	x2, [x21, #2112]
  44e33c:	ldr	x1, [sp, #280]
  44e340:	csel	x1, x1, x5, ne  // ne = any
  44e344:	bl	419740 <BIO_printf@plt>
  44e348:	ldr	x0, [x22]
  44e34c:	mov	x3, #0x0                   	// #0
  44e350:	mov	x2, #0x0                   	// #0
  44e354:	mov	w1, #0xb                   	// #11
  44e358:	bl	41de90 <BIO_ctrl@plt>
  44e35c:	mov	w0, w26
  44e360:	bl	419c60 <alarm@plt>
  44e364:	ldr	w1, [x21, #1956]
  44e368:	mov	w0, #0x0                   	// #0
  44e36c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e370:	ldr	w0, [sp, #304]
  44e374:	mov	x2, x24
  44e378:	mov	x1, x27
  44e37c:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e380:	mov	w23, w0
  44e384:	ldr	w1, [x21, #1956]
  44e388:	mov	w0, #0x1                   	// #1
  44e38c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e390:	fmov	d8, d0
  44e394:	mov	w0, #0x0                   	// #0
  44e398:	bl	419c60 <alarm@plt>
  44e39c:	ldr	w4, [x20, #4]
  44e3a0:	cmn	w23, #0x1
  44e3a4:	ldr	x5, [sp, #296]
  44e3a8:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e3ac:	ldr	w1, [x20, #1476]
  44e3b0:	fmov	d0, d8
  44e3b4:	str	w4, [sp, #296]
  44e3b8:	mov	w2, w23
  44e3bc:	ldr	x0, [x22]
  44e3c0:	cmp	w1, #0x0
  44e3c4:	ldr	x3, [x5, #128]
  44e3c8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e3cc:	ldr	x4, [sp, #288]
  44e3d0:	add	x1, x1, #0xb90
  44e3d4:	csel	x1, x1, x4, ne  // ne = any
  44e3d8:	bl	419740 <BIO_printf@plt>
  44e3dc:	scvtf	d0, w23
  44e3e0:	ldr	w4, [sp, #296]
  44e3e4:	ldr	x2, [x21]
  44e3e8:	ldr	w0, [x20, #4]
  44e3ec:	add	x1, x20, w4, sxtw #3
  44e3f0:	fdiv	d0, d0, d8
  44e3f4:	ldr	w3, [x2, w4, sxtw #2]
  44e3f8:	add	w0, w0, #0x1
  44e3fc:	ldr	w4, [sp, #136]
  44e400:	str	w0, [x20, #4]
  44e404:	scvtf	d1, w3
  44e408:	cmp	w0, w4
  44e40c:	fmul	d0, d1, d0
  44e410:	str	d0, [x1, #2256]
  44e414:	b.cc	44e318 <ASN1_generate_nconf@plt+0x2f9a8>  // b.lo, b.ul, b.last
  44e418:	ldp	d8, d9, [sp, #96]
  44e41c:	ldr	w0, [sp, #772]
  44e420:	cbz	w0, 44e570 <ASN1_generate_nconf@plt+0x2fc00>
  44e424:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e428:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e42c:	adrp	x27, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44e430:	add	x22, x22, #0x98
  44e434:	ldr	x2, [x0, #4048]
  44e438:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e43c:	add	x0, x0, #0xb58
  44e440:	add	x27, x27, #0x48
  44e444:	stp	d8, d9, [sp, #96]
  44e448:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e44c:	add	x1, x1, #0xb68
  44e450:	str	x0, [sp, #280]
  44e454:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e458:	add	x0, x0, #0xba0
  44e45c:	str	wzr, [x20, #4]
  44e460:	str	x1, [sp, #208]
  44e464:	str	x0, [sp, #288]
  44e468:	mov	w0, #0x0                   	// #0
  44e46c:	ldr	w1, [x20, #1476]
  44e470:	add	x5, x21, #0x7c0
  44e474:	ldr	w4, [x2, w0, uxtw #2]
  44e478:	mov	w3, w26
  44e47c:	str	x5, [sp, #296]
  44e480:	cmp	w1, #0x0
  44e484:	ldr	x0, [x22]
  44e488:	ldr	x5, [sp, #208]
  44e48c:	ldr	x2, [x21, #2120]
  44e490:	ldr	x1, [sp, #280]
  44e494:	csel	x1, x1, x5, ne  // ne = any
  44e498:	bl	419740 <BIO_printf@plt>
  44e49c:	ldr	x0, [x22]
  44e4a0:	mov	x3, #0x0                   	// #0
  44e4a4:	mov	x2, #0x0                   	// #0
  44e4a8:	mov	w1, #0xb                   	// #11
  44e4ac:	bl	41de90 <BIO_ctrl@plt>
  44e4b0:	mov	w0, w26
  44e4b4:	bl	419c60 <alarm@plt>
  44e4b8:	ldr	w1, [x21, #1956]
  44e4bc:	mov	w0, #0x0                   	// #0
  44e4c0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e4c4:	ldr	w0, [sp, #304]
  44e4c8:	mov	x2, x24
  44e4cc:	mov	x1, x27
  44e4d0:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e4d4:	mov	w23, w0
  44e4d8:	ldr	w1, [x21, #1956]
  44e4dc:	mov	w0, #0x1                   	// #1
  44e4e0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e4e4:	fmov	d8, d0
  44e4e8:	mov	w0, #0x0                   	// #0
  44e4ec:	bl	419c60 <alarm@plt>
  44e4f0:	ldr	w4, [x20, #4]
  44e4f4:	cmn	w23, #0x1
  44e4f8:	ldr	x5, [sp, #296]
  44e4fc:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e500:	ldr	w1, [x20, #1476]
  44e504:	fmov	d0, d8
  44e508:	str	w4, [sp, #296]
  44e50c:	mov	w2, w23
  44e510:	ldr	x0, [x22]
  44e514:	cmp	w1, #0x0
  44e518:	ldr	x3, [x5, #136]
  44e51c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e520:	ldr	x4, [sp, #288]
  44e524:	add	x1, x1, #0xb90
  44e528:	csel	x1, x1, x4, ne  // ne = any
  44e52c:	bl	419740 <BIO_printf@plt>
  44e530:	scvtf	d0, w23
  44e534:	ldr	w4, [sp, #296]
  44e538:	ldr	x2, [x21]
  44e53c:	ldr	w0, [x20, #4]
  44e540:	add	x1, x20, w4, sxtw #3
  44e544:	fdiv	d0, d0, d8
  44e548:	ldr	w3, [x2, w4, sxtw #2]
  44e54c:	add	w0, w0, #0x1
  44e550:	ldr	w4, [sp, #136]
  44e554:	str	w0, [x20, #4]
  44e558:	scvtf	d1, w3
  44e55c:	cmp	w0, w4
  44e560:	fmul	d0, d1, d0
  44e564:	str	d0, [x1, #2304]
  44e568:	b.cc	44e46c <ASN1_generate_nconf@plt+0x2fafc>  // b.lo, b.ul, b.last
  44e56c:	ldp	d8, d9, [sp, #96]
  44e570:	ldr	w0, [sp, #776]
  44e574:	cbz	w0, 44e6c4 <ASN1_generate_nconf@plt+0x2fd54>
  44e578:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e57c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e580:	adrp	x27, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44e584:	add	x22, x22, #0x98
  44e588:	ldr	x2, [x0, #4048]
  44e58c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e590:	add	x0, x0, #0xb58
  44e594:	add	x27, x27, #0xfa8
  44e598:	stp	d8, d9, [sp, #96]
  44e59c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e5a0:	add	x1, x1, #0xb68
  44e5a4:	str	x0, [sp, #280]
  44e5a8:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e5ac:	add	x0, x0, #0xba0
  44e5b0:	str	wzr, [x20, #4]
  44e5b4:	str	x1, [sp, #208]
  44e5b8:	str	x0, [sp, #288]
  44e5bc:	mov	w0, #0x0                   	// #0
  44e5c0:	ldr	w1, [x20, #1476]
  44e5c4:	add	x5, x21, #0x7c0
  44e5c8:	ldr	w4, [x2, w0, uxtw #2]
  44e5cc:	mov	w3, w26
  44e5d0:	str	x5, [sp, #296]
  44e5d4:	cmp	w1, #0x0
  44e5d8:	ldr	x0, [x22]
  44e5dc:	ldr	x5, [sp, #208]
  44e5e0:	ldr	x2, [x21, #2128]
  44e5e4:	ldr	x1, [sp, #280]
  44e5e8:	csel	x1, x1, x5, ne  // ne = any
  44e5ec:	bl	419740 <BIO_printf@plt>
  44e5f0:	ldr	x0, [x22]
  44e5f4:	mov	x3, #0x0                   	// #0
  44e5f8:	mov	x2, #0x0                   	// #0
  44e5fc:	mov	w1, #0xb                   	// #11
  44e600:	bl	41de90 <BIO_ctrl@plt>
  44e604:	mov	w0, w26
  44e608:	bl	419c60 <alarm@plt>
  44e60c:	ldr	w1, [x21, #1956]
  44e610:	mov	w0, #0x0                   	// #0
  44e614:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e618:	ldr	w0, [sp, #304]
  44e61c:	mov	x2, x24
  44e620:	mov	x1, x27
  44e624:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e628:	mov	w23, w0
  44e62c:	ldr	w1, [x21, #1956]
  44e630:	mov	w0, #0x1                   	// #1
  44e634:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e638:	fmov	d8, d0
  44e63c:	mov	w0, #0x0                   	// #0
  44e640:	bl	419c60 <alarm@plt>
  44e644:	ldr	w4, [x20, #4]
  44e648:	cmn	w23, #0x1
  44e64c:	ldr	x5, [sp, #296]
  44e650:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e654:	ldr	w1, [x20, #1476]
  44e658:	fmov	d0, d8
  44e65c:	str	w4, [sp, #296]
  44e660:	mov	w2, w23
  44e664:	ldr	x0, [x22]
  44e668:	cmp	w1, #0x0
  44e66c:	ldr	x3, [x5, #144]
  44e670:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e674:	ldr	x4, [sp, #288]
  44e678:	add	x1, x1, #0xb90
  44e67c:	csel	x1, x1, x4, ne  // ne = any
  44e680:	bl	419740 <BIO_printf@plt>
  44e684:	scvtf	d0, w23
  44e688:	ldr	w4, [sp, #296]
  44e68c:	ldr	x2, [x21]
  44e690:	ldr	w0, [x20, #4]
  44e694:	add	x1, x20, w4, sxtw #3
  44e698:	fdiv	d0, d0, d8
  44e69c:	ldr	w3, [x2, w4, sxtw #2]
  44e6a0:	add	w0, w0, #0x1
  44e6a4:	ldr	w4, [sp, #136]
  44e6a8:	str	w0, [x20, #4]
  44e6ac:	scvtf	d1, w3
  44e6b0:	cmp	w0, w4
  44e6b4:	fmul	d0, d1, d0
  44e6b8:	str	d0, [x1, #2352]
  44e6bc:	b.cc	44e5c0 <ASN1_generate_nconf@plt+0x2fc50>  // b.lo, b.ul, b.last
  44e6c0:	ldp	d8, d9, [sp, #96]
  44e6c4:	ldr	w0, [sp, #808]
  44e6c8:	cbz	w0, 44e818 <ASN1_generate_nconf@plt+0x2fea8>
  44e6cc:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e6d0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e6d4:	adrp	x27, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44e6d8:	add	x22, x22, #0x98
  44e6dc:	ldr	x2, [x0, #4048]
  44e6e0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e6e4:	add	x0, x0, #0xb58
  44e6e8:	add	x27, x27, #0xf08
  44e6ec:	stp	d8, d9, [sp, #96]
  44e6f0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e6f4:	add	x1, x1, #0xb68
  44e6f8:	str	x0, [sp, #280]
  44e6fc:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e700:	add	x0, x0, #0xba0
  44e704:	str	wzr, [x20, #4]
  44e708:	str	x1, [sp, #208]
  44e70c:	str	x0, [sp, #288]
  44e710:	mov	w0, #0x0                   	// #0
  44e714:	ldr	w1, [x20, #1476]
  44e718:	add	x5, x21, #0x7c0
  44e71c:	ldr	w4, [x2, w0, uxtw #2]
  44e720:	mov	w3, w26
  44e724:	str	x5, [sp, #296]
  44e728:	cmp	w1, #0x0
  44e72c:	ldr	x0, [x22]
  44e730:	ldr	x5, [sp, #208]
  44e734:	ldr	x2, [x21, #2192]
  44e738:	ldr	x1, [sp, #280]
  44e73c:	csel	x1, x1, x5, ne  // ne = any
  44e740:	bl	419740 <BIO_printf@plt>
  44e744:	ldr	x0, [x22]
  44e748:	mov	x3, #0x0                   	// #0
  44e74c:	mov	x2, #0x0                   	// #0
  44e750:	mov	w1, #0xb                   	// #11
  44e754:	bl	41de90 <BIO_ctrl@plt>
  44e758:	mov	w0, w26
  44e75c:	bl	419c60 <alarm@plt>
  44e760:	ldr	w1, [x21, #1956]
  44e764:	mov	w0, #0x0                   	// #0
  44e768:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e76c:	ldr	w0, [sp, #304]
  44e770:	mov	x2, x24
  44e774:	mov	x1, x27
  44e778:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e77c:	mov	w23, w0
  44e780:	ldr	w1, [x21, #1956]
  44e784:	mov	w0, #0x1                   	// #1
  44e788:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e78c:	fmov	d8, d0
  44e790:	mov	w0, #0x0                   	// #0
  44e794:	bl	419c60 <alarm@plt>
  44e798:	ldr	w4, [x20, #4]
  44e79c:	cmn	w23, #0x1
  44e7a0:	ldr	x5, [sp, #296]
  44e7a4:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e7a8:	ldr	w1, [x20, #1476]
  44e7ac:	fmov	d0, d8
  44e7b0:	str	w4, [sp, #296]
  44e7b4:	mov	w2, w23
  44e7b8:	ldr	x0, [x22]
  44e7bc:	cmp	w1, #0x0
  44e7c0:	ldr	x3, [x5, #208]
  44e7c4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e7c8:	ldr	x4, [sp, #288]
  44e7cc:	add	x1, x1, #0xb90
  44e7d0:	csel	x1, x1, x4, ne  // ne = any
  44e7d4:	bl	419740 <BIO_printf@plt>
  44e7d8:	scvtf	d0, w23
  44e7dc:	ldr	w4, [sp, #296]
  44e7e0:	ldr	x2, [x21]
  44e7e4:	ldr	w0, [x20, #4]
  44e7e8:	add	x1, x20, w4, sxtw #3
  44e7ec:	fdiv	d0, d0, d8
  44e7f0:	ldr	w3, [x2, w4, sxtw #2]
  44e7f4:	add	w0, w0, #0x1
  44e7f8:	ldr	w4, [sp, #136]
  44e7fc:	str	w0, [x20, #4]
  44e800:	scvtf	d1, w3
  44e804:	cmp	w0, w4
  44e808:	fmul	d0, d1, d0
  44e80c:	str	d0, [x1, #2736]
  44e810:	b.cc	44e714 <ASN1_generate_nconf@plt+0x2fda4>  // b.lo, b.ul, b.last
  44e814:	ldp	d8, d9, [sp, #96]
  44e818:	ldr	w0, [sp, #812]
  44e81c:	cbz	w0, 44e96c <ASN1_generate_nconf@plt+0x2fffc>
  44e820:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e824:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e828:	adrp	x27, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44e82c:	add	x22, x22, #0x98
  44e830:	ldr	x2, [x0, #4048]
  44e834:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e838:	add	x0, x0, #0xb58
  44e83c:	add	x27, x27, #0xe68
  44e840:	stp	d8, d9, [sp, #96]
  44e844:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e848:	add	x1, x1, #0xb68
  44e84c:	str	x0, [sp, #280]
  44e850:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e854:	add	x0, x0, #0xba0
  44e858:	str	wzr, [x20, #4]
  44e85c:	str	x1, [sp, #208]
  44e860:	str	x0, [sp, #288]
  44e864:	mov	w0, #0x0                   	// #0
  44e868:	ldr	w1, [x20, #1476]
  44e86c:	add	x5, x21, #0x7c0
  44e870:	ldr	w4, [x2, w0, uxtw #2]
  44e874:	mov	w3, w26
  44e878:	str	x5, [sp, #296]
  44e87c:	cmp	w1, #0x0
  44e880:	ldr	x0, [x22]
  44e884:	ldr	x5, [sp, #208]
  44e888:	ldr	x2, [x21, #2200]
  44e88c:	ldr	x1, [sp, #280]
  44e890:	csel	x1, x1, x5, ne  // ne = any
  44e894:	bl	419740 <BIO_printf@plt>
  44e898:	ldr	x0, [x22]
  44e89c:	mov	x3, #0x0                   	// #0
  44e8a0:	mov	x2, #0x0                   	// #0
  44e8a4:	mov	w1, #0xb                   	// #11
  44e8a8:	bl	41de90 <BIO_ctrl@plt>
  44e8ac:	mov	w0, w26
  44e8b0:	bl	419c60 <alarm@plt>
  44e8b4:	ldr	w1, [x21, #1956]
  44e8b8:	mov	w0, #0x0                   	// #0
  44e8bc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e8c0:	ldr	w0, [sp, #304]
  44e8c4:	mov	x2, x24
  44e8c8:	mov	x1, x27
  44e8cc:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44e8d0:	mov	w23, w0
  44e8d4:	ldr	w1, [x21, #1956]
  44e8d8:	mov	w0, #0x1                   	// #1
  44e8dc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44e8e0:	fmov	d8, d0
  44e8e4:	mov	w0, #0x0                   	// #0
  44e8e8:	bl	419c60 <alarm@plt>
  44e8ec:	ldr	w4, [x20, #4]
  44e8f0:	cmn	w23, #0x1
  44e8f4:	ldr	x5, [sp, #296]
  44e8f8:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44e8fc:	ldr	w1, [x20, #1476]
  44e900:	fmov	d0, d8
  44e904:	str	w4, [sp, #296]
  44e908:	mov	w2, w23
  44e90c:	ldr	x0, [x22]
  44e910:	cmp	w1, #0x0
  44e914:	ldr	x3, [x5, #216]
  44e918:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e91c:	ldr	x4, [sp, #288]
  44e920:	add	x1, x1, #0xb90
  44e924:	csel	x1, x1, x4, ne  // ne = any
  44e928:	bl	419740 <BIO_printf@plt>
  44e92c:	scvtf	d0, w23
  44e930:	ldr	w4, [sp, #296]
  44e934:	ldr	x2, [x21]
  44e938:	ldr	w0, [x20, #4]
  44e93c:	add	x1, x20, w4, sxtw #3
  44e940:	fdiv	d0, d0, d8
  44e944:	ldr	w3, [x2, w4, sxtw #2]
  44e948:	add	w0, w0, #0x1
  44e94c:	ldr	w4, [sp, #136]
  44e950:	str	w0, [x20, #4]
  44e954:	scvtf	d1, w3
  44e958:	cmp	w0, w4
  44e95c:	fmul	d0, d1, d0
  44e960:	str	d0, [x1, #2784]
  44e964:	b.cc	44e868 <ASN1_generate_nconf@plt+0x2fef8>  // b.lo, b.ul, b.last
  44e968:	ldp	d8, d9, [sp, #96]
  44e96c:	ldr	w0, [sp, #272]
  44e970:	cbz	w0, 44eac0 <ASN1_generate_nconf@plt+0x30150>
  44e974:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44e978:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44e97c:	adrp	x27, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44e980:	add	x22, x22, #0x98
  44e984:	ldr	x2, [x0, #4048]
  44e988:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e98c:	add	x0, x0, #0xb58
  44e990:	add	x27, x27, #0xdc8
  44e994:	stp	d8, d9, [sp, #96]
  44e998:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e99c:	add	x1, x1, #0xb68
  44e9a0:	str	x0, [sp, #272]
  44e9a4:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44e9a8:	add	x0, x0, #0xba0
  44e9ac:	str	wzr, [x20, #4]
  44e9b0:	str	x1, [sp, #208]
  44e9b4:	str	x0, [sp, #280]
  44e9b8:	mov	w0, #0x0                   	// #0
  44e9bc:	ldr	w1, [x20, #1476]
  44e9c0:	add	x5, x21, #0x7c0
  44e9c4:	ldr	w4, [x2, w0, uxtw #2]
  44e9c8:	mov	w3, w26
  44e9cc:	str	x5, [sp, #288]
  44e9d0:	cmp	w1, #0x0
  44e9d4:	ldr	x0, [x22]
  44e9d8:	ldr	x5, [sp, #208]
  44e9dc:	ldr	x2, [x21, #2208]
  44e9e0:	ldr	x1, [sp, #272]
  44e9e4:	csel	x1, x1, x5, ne  // ne = any
  44e9e8:	bl	419740 <BIO_printf@plt>
  44e9ec:	ldr	x0, [x22]
  44e9f0:	mov	x3, #0x0                   	// #0
  44e9f4:	mov	x2, #0x0                   	// #0
  44e9f8:	mov	w1, #0xb                   	// #11
  44e9fc:	bl	41de90 <BIO_ctrl@plt>
  44ea00:	mov	w0, w26
  44ea04:	bl	419c60 <alarm@plt>
  44ea08:	ldr	w1, [x21, #1956]
  44ea0c:	mov	w0, #0x0                   	// #0
  44ea10:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ea14:	ldr	w0, [sp, #304]
  44ea18:	mov	x2, x24
  44ea1c:	mov	x1, x27
  44ea20:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44ea24:	mov	w23, w0
  44ea28:	ldr	w1, [x21, #1956]
  44ea2c:	mov	w0, #0x1                   	// #1
  44ea30:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ea34:	fmov	d8, d0
  44ea38:	mov	w0, #0x0                   	// #0
  44ea3c:	bl	419c60 <alarm@plt>
  44ea40:	ldr	w4, [x20, #4]
  44ea44:	cmn	w23, #0x1
  44ea48:	ldr	x5, [sp, #288]
  44ea4c:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44ea50:	ldr	w1, [x20, #1476]
  44ea54:	fmov	d0, d8
  44ea58:	str	w4, [sp, #288]
  44ea5c:	mov	w2, w23
  44ea60:	ldr	x0, [x22]
  44ea64:	cmp	w1, #0x0
  44ea68:	ldr	x3, [x5, #224]
  44ea6c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ea70:	ldr	x4, [sp, #280]
  44ea74:	add	x1, x1, #0xb90
  44ea78:	csel	x1, x1, x4, ne  // ne = any
  44ea7c:	bl	419740 <BIO_printf@plt>
  44ea80:	scvtf	d0, w23
  44ea84:	ldr	w4, [sp, #288]
  44ea88:	ldr	x2, [x21]
  44ea8c:	ldr	w0, [x20, #4]
  44ea90:	add	x1, x20, w4, sxtw #3
  44ea94:	fdiv	d0, d0, d8
  44ea98:	ldr	w3, [x2, w4, sxtw #2]
  44ea9c:	add	w0, w0, #0x1
  44eaa0:	ldr	w4, [sp, #136]
  44eaa4:	str	w0, [x20, #4]
  44eaa8:	scvtf	d1, w3
  44eaac:	cmp	w0, w4
  44eab0:	fmul	d0, d1, d0
  44eab4:	str	d0, [x1, #2832]
  44eab8:	b.cc	44e9bc <ASN1_generate_nconf@plt+0x3004c>  // b.lo, b.ul, b.last
  44eabc:	ldp	d8, d9, [sp, #96]
  44eac0:	ldr	w0, [sp, #264]
  44eac4:	cbz	w0, 44ecb0 <ASN1_generate_nconf@plt+0x30340>
  44eac8:	ldr	x0, [sp, #184]
  44eacc:	add	x5, x20, #0x240
  44ead0:	add	x27, x24, #0x2f8
  44ead4:	adrp	x4, 41a000 <SSL_CONF_CTX_set_flags@plt>
  44ead8:	add	x0, x0, #0x2f8
  44eadc:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44eae0:	add	x4, x4, #0x440
  44eae4:	add	x22, x22, #0x258
  44eae8:	mov	x23, x27
  44eaec:	str	x28, [sp, #264]
  44eaf0:	mov	x28, x21
  44eaf4:	mov	x21, x20
  44eaf8:	mov	w20, w19
  44eafc:	mov	x19, x5
  44eb00:	add	x0, x24, x0
  44eb04:	str	x0, [sp, #208]
  44eb08:	stp	d8, d9, [sp, #96]
  44eb0c:	mov	x1, x4
  44eb10:	mov	x0, x19
  44eb14:	bl	41c810 <CRYPTO_gcm128_new@plt>
  44eb18:	str	x0, [x23]
  44eb1c:	mov	x1, x22
  44eb20:	mov	x2, #0xc                   	// #12
  44eb24:	add	x23, x23, #0x300
  44eb28:	bl	41b690 <CRYPTO_gcm128_setiv@plt>
  44eb2c:	ldr	x0, [sp, #208]
  44eb30:	cmp	x0, x23
  44eb34:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  44eb38:	add	x4, x0, #0x440
  44eb3c:	b.ne	44eb0c <ASN1_generate_nconf@plt+0x3019c>  // b.any
  44eb40:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44eb44:	mov	w19, w20
  44eb48:	mov	x20, x21
  44eb4c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44eb50:	ldr	x2, [x0, #4048]
  44eb54:	adrp	x0, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44eb58:	add	x0, x0, #0xd40
  44eb5c:	mov	x21, x28
  44eb60:	add	x1, x1, #0xb68
  44eb64:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44eb68:	ldr	x28, [sp, #264]
  44eb6c:	stp	x0, x1, [sp, #264]
  44eb70:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44eb74:	add	x0, x0, #0xb58
  44eb78:	add	x22, x22, #0x98
  44eb7c:	str	x0, [sp, #280]
  44eb80:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44eb84:	add	x0, x0, #0xba0
  44eb88:	str	wzr, [x20, #4]
  44eb8c:	str	x0, [sp, #288]
  44eb90:	mov	w0, #0x0                   	// #0
  44eb94:	ldr	w1, [x20, #1476]
  44eb98:	add	x5, x21, #0x7c0
  44eb9c:	ldr	w4, [x2, w0, uxtw #2]
  44eba0:	mov	w3, w26
  44eba4:	str	x5, [sp, #296]
  44eba8:	cmp	w1, #0x0
  44ebac:	ldr	x0, [x22]
  44ebb0:	ldr	x5, [sp, #272]
  44ebb4:	ldr	x2, [x21, #2216]
  44ebb8:	ldr	x1, [sp, #280]
  44ebbc:	csel	x1, x1, x5, ne  // ne = any
  44ebc0:	bl	419740 <BIO_printf@plt>
  44ebc4:	ldr	x0, [x22]
  44ebc8:	mov	x3, #0x0                   	// #0
  44ebcc:	mov	x2, #0x0                   	// #0
  44ebd0:	mov	w1, #0xb                   	// #11
  44ebd4:	bl	41de90 <BIO_ctrl@plt>
  44ebd8:	mov	w0, w26
  44ebdc:	bl	419c60 <alarm@plt>
  44ebe0:	ldr	w1, [x21, #1956]
  44ebe4:	mov	w0, #0x0                   	// #0
  44ebe8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ebec:	ldr	w0, [sp, #304]
  44ebf0:	mov	x2, x24
  44ebf4:	ldr	x1, [sp, #264]
  44ebf8:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44ebfc:	mov	w23, w0
  44ec00:	ldr	w1, [x21, #1956]
  44ec04:	mov	w0, #0x1                   	// #1
  44ec08:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ec0c:	fmov	d8, d0
  44ec10:	mov	w0, #0x0                   	// #0
  44ec14:	bl	419c60 <alarm@plt>
  44ec18:	ldr	w4, [x20, #4]
  44ec1c:	cmn	w23, #0x1
  44ec20:	ldr	x5, [sp, #296]
  44ec24:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44ec28:	ldr	w1, [x20, #1476]
  44ec2c:	fmov	d0, d8
  44ec30:	str	w4, [sp, #296]
  44ec34:	mov	w2, w23
  44ec38:	ldr	x0, [x22]
  44ec3c:	cmp	w1, #0x0
  44ec40:	ldr	x3, [x5, #232]
  44ec44:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ec48:	ldr	x4, [sp, #288]
  44ec4c:	add	x1, x1, #0xb90
  44ec50:	csel	x1, x1, x4, ne  // ne = any
  44ec54:	bl	419740 <BIO_printf@plt>
  44ec58:	scvtf	d0, w23
  44ec5c:	ldr	w4, [sp, #296]
  44ec60:	ldr	x2, [x21]
  44ec64:	ldr	w0, [x20, #4]
  44ec68:	add	x1, x20, w4, sxtw #3
  44ec6c:	fdiv	d0, d0, d8
  44ec70:	ldr	w3, [x2, w4, sxtw #2]
  44ec74:	add	w0, w0, #0x1
  44ec78:	ldr	w4, [sp, #136]
  44ec7c:	str	w0, [x20, #4]
  44ec80:	scvtf	d1, w3
  44ec84:	cmp	w0, w4
  44ec88:	fmul	d0, d1, d0
  44ec8c:	str	d0, [x1, #2880]
  44ec90:	b.cc	44eb94 <ASN1_generate_nconf@plt+0x30224>  // b.lo, b.ul, b.last
  44ec94:	ldr	x0, [x27]
  44ec98:	add	x27, x27, #0x300
  44ec9c:	bl	41d7b0 <CRYPTO_gcm128_release@plt>
  44eca0:	ldr	x0, [sp, #208]
  44eca4:	cmp	x0, x27
  44eca8:	b.ne	44ec94 <ASN1_generate_nconf@plt+0x30324>  // b.any
  44ecac:	ldp	d8, d9, [sp, #96]
  44ecb0:	ldr	w0, [sp, #780]
  44ecb4:	cbz	w0, 44ee3c <ASN1_generate_nconf@plt+0x304cc>
  44ecb8:	ldr	w0, [sp, #304]
  44ecbc:	cbnz	w0, 451a88 <ASN1_generate_nconf@plt+0x33118>
  44ecc0:	ldr	w0, [sp, #176]
  44ecc4:	str	wzr, [x20, #4]
  44ecc8:	cbnz	w0, 44ee3c <ASN1_generate_nconf@plt+0x304cc>
  44eccc:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ecd0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ecd4:	add	x22, x22, #0x98
  44ecd8:	mov	x27, #0x7fffffff            	// #2147483647
  44ecdc:	ldr	x2, [x0, #4048]
  44ece0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ece4:	add	x0, x0, #0xb68
  44ece8:	str	x0, [sp, #208]
  44ecec:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ecf0:	add	x0, x0, #0xb58
  44ecf4:	str	x0, [sp, #264]
  44ecf8:	mov	w0, #0x0                   	// #0
  44ecfc:	str	w19, [sp, #272]
  44ed00:	stp	d8, d9, [sp, #96]
  44ed04:	ldr	w1, [x20, #1476]
  44ed08:	ldr	w4, [x2, w0, uxtw #2]
  44ed0c:	mov	w3, w26
  44ed10:	ldr	x0, [x22]
  44ed14:	cmp	w1, #0x0
  44ed18:	ldr	x5, [sp, #208]
  44ed1c:	ldr	x2, [x21, #2136]
  44ed20:	ldr	x1, [sp, #264]
  44ed24:	csel	x1, x1, x5, ne  // ne = any
  44ed28:	bl	419740 <BIO_printf@plt>
  44ed2c:	ldr	x0, [x22]
  44ed30:	mov	x3, #0x0                   	// #0
  44ed34:	mov	x2, #0x0                   	// #0
  44ed38:	mov	w1, #0xb                   	// #11
  44ed3c:	bl	41de90 <BIO_ctrl@plt>
  44ed40:	mov	w0, w26
  44ed44:	bl	419c60 <alarm@plt>
  44ed48:	ldr	w1, [x21, #1956]
  44ed4c:	mov	w0, #0x0                   	// #0
  44ed50:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ed54:	mov	w0, #0x1                   	// #1
  44ed58:	str	w0, [x20]
  44ed5c:	ldr	w23, [x20]
  44ed60:	cbz	w23, 44eda8 <ASN1_generate_nconf@plt+0x30438>
  44ed64:	add	x19, x20, #0x20
  44ed68:	mov	x23, #0x0                   	// #0
  44ed6c:	b	44ed78 <ASN1_generate_nconf@plt+0x30408>
  44ed70:	cmp	x23, x27
  44ed74:	b.eq	451aa8 <ASN1_generate_nconf@plt+0x33138>  // b.none
  44ed78:	ldr	w2, [x20, #4]
  44ed7c:	mov	x4, x19
  44ed80:	ldr	x0, [x21]
  44ed84:	add	x3, sp, #0x620
  44ed88:	ldr	x1, [x24, #16]
  44ed8c:	mov	w5, #0x1                   	// #1
  44ed90:	ldrsw	x2, [x0, x2, lsl #2]
  44ed94:	add	x23, x23, #0x1
  44ed98:	mov	x0, x1
  44ed9c:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44eda0:	ldr	w0, [x20]
  44eda4:	cbnz	w0, 44ed70 <ASN1_generate_nconf@plt+0x30400>
  44eda8:	ldr	w1, [x21, #1956]
  44edac:	mov	w0, #0x1                   	// #1
  44edb0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44edb4:	fmov	d8, d0
  44edb8:	mov	w0, #0x0                   	// #0
  44edbc:	bl	419c60 <alarm@plt>
  44edc0:	fmov	d0, d8
  44edc4:	ldr	w2, [x20, #1476]
  44edc8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44edcc:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44edd0:	add	x1, x1, #0xba0
  44edd4:	cmp	w2, #0x0
  44edd8:	add	x4, x4, #0xb90
  44eddc:	csel	x1, x4, x1, ne  // ne = any
  44ede0:	ldr	w4, [x20, #4]
  44ede4:	ldr	x0, [x22]
  44ede8:	mov	w2, w23
  44edec:	ldr	x3, [x21, #2136]
  44edf0:	str	w4, [sp, #280]
  44edf4:	bl	419740 <BIO_printf@plt>
  44edf8:	scvtf	d0, w23
  44edfc:	ldr	w4, [sp, #280]
  44ee00:	ldr	x2, [x21]
  44ee04:	ldr	w0, [x20, #4]
  44ee08:	add	x1, x20, w4, sxtw #3
  44ee0c:	fdiv	d0, d0, d8
  44ee10:	ldr	w3, [x2, w4, sxtw #2]
  44ee14:	add	w0, w0, #0x1
  44ee18:	ldr	w4, [sp, #136]
  44ee1c:	str	w0, [x20, #4]
  44ee20:	scvtf	d1, w3
  44ee24:	cmp	w0, w4
  44ee28:	fmul	d0, d1, d0
  44ee2c:	str	d0, [x1, #2400]
  44ee30:	b.cc	44ed04 <ASN1_generate_nconf@plt+0x30394>  // b.lo, b.ul, b.last
  44ee34:	ldr	w19, [sp, #272]
  44ee38:	ldp	d8, d9, [sp, #96]
  44ee3c:	ldr	w0, [sp, #784]
  44ee40:	cbz	w0, 451a38 <ASN1_generate_nconf@plt+0x330c8>
  44ee44:	ldr	w0, [sp, #304]
  44ee48:	cbnz	w0, 451ac8 <ASN1_generate_nconf@plt+0x33158>
  44ee4c:	ldr	w0, [sp, #176]
  44ee50:	str	wzr, [x20, #4]
  44ee54:	cbnz	w0, 451a38 <ASN1_generate_nconf@plt+0x330c8>
  44ee58:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44ee5c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44ee60:	add	x22, x22, #0x98
  44ee64:	stp	d8, d9, [sp, #96]
  44ee68:	ldr	x2, [x0, #4048]
  44ee6c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ee70:	add	x0, x0, #0xb68
  44ee74:	str	x0, [sp, #208]
  44ee78:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ee7c:	add	x0, x0, #0xb58
  44ee80:	str	x0, [sp, #264]
  44ee84:	mov	w0, #0x0                   	// #0
  44ee88:	ldr	w1, [x20, #1476]
  44ee8c:	mov	w3, w26
  44ee90:	ldr	w4, [x2, w0, uxtw #2]
  44ee94:	ldr	x0, [x22]
  44ee98:	cmp	w1, #0x0
  44ee9c:	ldr	x5, [sp, #208]
  44eea0:	ldr	x2, [x21, #2144]
  44eea4:	ldr	x1, [sp, #264]
  44eea8:	csel	x1, x1, x5, ne  // ne = any
  44eeac:	bl	419740 <BIO_printf@plt>
  44eeb0:	ldr	x0, [x22]
  44eeb4:	mov	x3, #0x0                   	// #0
  44eeb8:	mov	x2, #0x0                   	// #0
  44eebc:	mov	w1, #0xb                   	// #11
  44eec0:	bl	41de90 <BIO_ctrl@plt>
  44eec4:	mov	w0, w26
  44eec8:	bl	419c60 <alarm@plt>
  44eecc:	ldr	w0, [sp, #304]
  44eed0:	cbnz	w0, 451ab0 <ASN1_generate_nconf@plt+0x33140>
  44eed4:	ldr	w1, [x21, #1956]
  44eed8:	mov	w0, #0x0                   	// #0
  44eedc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44eee0:	mov	w0, #0x1                   	// #1
  44eee4:	str	w0, [x20]
  44eee8:	ldr	w23, [x20]
  44eeec:	cbz	w23, 44ef38 <ASN1_generate_nconf@plt+0x305c8>
  44eef0:	add	x27, x20, #0x20
  44eef4:	mov	x23, #0x0                   	// #0
  44eef8:	b	44ef08 <ASN1_generate_nconf@plt+0x30598>
  44eefc:	mov	x0, #0x7fffffff            	// #2147483647
  44ef00:	cmp	x23, x0
  44ef04:	b.eq	451a80 <ASN1_generate_nconf@plt+0x33110>  // b.none
  44ef08:	ldr	w2, [x20, #4]
  44ef0c:	mov	x4, x27
  44ef10:	ldr	x0, [x21]
  44ef14:	mov	x3, x25
  44ef18:	ldr	x1, [x24, #16]
  44ef1c:	mov	w5, #0x1                   	// #1
  44ef20:	ldrsw	x2, [x0, x2, lsl #2]
  44ef24:	add	x23, x23, #0x1
  44ef28:	mov	x0, x1
  44ef2c:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44ef30:	ldr	w0, [x20]
  44ef34:	cbnz	w0, 44eefc <ASN1_generate_nconf@plt+0x3058c>
  44ef38:	ldr	w1, [x21, #1956]
  44ef3c:	mov	w0, #0x1                   	// #1
  44ef40:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44ef44:	fmov	d8, d0
  44ef48:	mov	w0, #0x0                   	// #0
  44ef4c:	bl	419c60 <alarm@plt>
  44ef50:	fmov	d0, d8
  44ef54:	ldr	w2, [x20, #1476]
  44ef58:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ef5c:	ldr	x0, [x22]
  44ef60:	cmp	w2, #0x0
  44ef64:	ldr	x3, [x21, #2144]
  44ef68:	add	x4, x4, #0xb90
  44ef6c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ef70:	add	x1, x1, #0xba0
  44ef74:	csel	x1, x4, x1, ne  // ne = any
  44ef78:	ldr	w27, [x20, #4]
  44ef7c:	mov	w2, w23
  44ef80:	bl	419740 <BIO_printf@plt>
  44ef84:	scvtf	d0, w23
  44ef88:	ldr	w0, [x20, #4]
  44ef8c:	ldr	x2, [x21]
  44ef90:	add	x1, x20, w27, sxtw #3
  44ef94:	add	w0, w0, #0x1
  44ef98:	ldr	w4, [sp, #136]
  44ef9c:	fdiv	d0, d0, d8
  44efa0:	str	w0, [x20, #4]
  44efa4:	ldr	w3, [x2, w27, sxtw #2]
  44efa8:	cmp	w0, w4
  44efac:	scvtf	d1, w3
  44efb0:	fmul	d0, d1, d0
  44efb4:	str	d0, [x1, #2448]
  44efb8:	b.cc	44ee88 <ASN1_generate_nconf@plt+0x30518>  // b.lo, b.ul, b.last
  44efbc:	ldr	w0, [sp, #788]
  44efc0:	cbz	w0, 451a08 <ASN1_generate_nconf@plt+0x33098>
  44efc4:	str	wzr, [x20, #4]
  44efc8:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44efcc:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44efd0:	add	x23, x27, #0xb68
  44efd4:	str	w19, [sp, #264]
  44efd8:	ldr	x2, [x0, #4048]
  44efdc:	mov	x19, x20
  44efe0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44efe4:	add	x0, x0, #0xb58
  44efe8:	mov	x25, #0x7fffffff            	// #2147483647
  44efec:	str	x0, [sp, #208]
  44eff0:	mov	w0, #0x0                   	// #0
  44eff4:	ldr	w1, [x19, #1476]
  44eff8:	mov	w3, w26
  44effc:	ldr	w4, [x2, w0, uxtw #2]
  44f000:	ldr	x0, [x22]
  44f004:	cmp	w1, #0x0
  44f008:	ldr	x2, [x21, #2152]
  44f00c:	ldr	x1, [sp, #208]
  44f010:	csel	x1, x1, x23, ne  // ne = any
  44f014:	bl	419740 <BIO_printf@plt>
  44f018:	ldr	x0, [x22]
  44f01c:	mov	x3, #0x0                   	// #0
  44f020:	mov	x2, #0x0                   	// #0
  44f024:	mov	w1, #0xb                   	// #11
  44f028:	bl	41de90 <BIO_ctrl@plt>
  44f02c:	mov	w0, w26
  44f030:	bl	419c60 <alarm@plt>
  44f034:	ldr	w1, [x21, #1956]
  44f038:	mov	w0, #0x0                   	// #0
  44f03c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f040:	mov	w0, #0x1                   	// #1
  44f044:	str	w0, [x19]
  44f048:	ldr	w27, [x19]
  44f04c:	cbz	w27, 44f0a4 <ASN1_generate_nconf@plt+0x30734>
  44f050:	add	x20, x19, #0x20
  44f054:	mov	x0, x21
  44f058:	mov	x27, #0x0                   	// #0
  44f05c:	mov	x21, x20
  44f060:	mov	x20, x0
  44f064:	b	44f070 <ASN1_generate_nconf@plt+0x30700>
  44f068:	cmp	x27, x25
  44f06c:	b.eq	451ae8 <ASN1_generate_nconf@plt+0x33178>  // b.none
  44f070:	ldr	w2, [x19, #4]
  44f074:	mov	x4, x21
  44f078:	ldr	x0, [x20]
  44f07c:	mov	w5, #0x1                   	// #1
  44f080:	ldr	x1, [x24, #16]
  44f084:	add	x27, x27, #0x1
  44f088:	ldrsw	x2, [x0, x2, lsl #2]
  44f08c:	ldr	x3, [sp, #216]
  44f090:	mov	x0, x1
  44f094:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44f098:	ldr	w0, [x19]
  44f09c:	cbnz	w0, 44f068 <ASN1_generate_nconf@plt+0x306f8>
  44f0a0:	mov	x21, x20
  44f0a4:	ldr	w1, [x21, #1956]
  44f0a8:	mov	w0, #0x1                   	// #1
  44f0ac:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f0b0:	fmov	d8, d0
  44f0b4:	mov	w0, #0x0                   	// #0
  44f0b8:	bl	419c60 <alarm@plt>
  44f0bc:	fmov	d0, d8
  44f0c0:	ldr	w2, [x19, #1476]
  44f0c4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f0c8:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f0cc:	add	x1, x1, #0xba0
  44f0d0:	cmp	w2, #0x0
  44f0d4:	add	x4, x4, #0xb90
  44f0d8:	csel	x1, x4, x1, ne  // ne = any
  44f0dc:	ldr	w4, [x19, #4]
  44f0e0:	ldr	x0, [x22]
  44f0e4:	mov	w2, w27
  44f0e8:	ldr	x3, [x21, #2152]
  44f0ec:	str	w4, [sp, #272]
  44f0f0:	bl	419740 <BIO_printf@plt>
  44f0f4:	scvtf	d0, w27
  44f0f8:	ldr	w4, [sp, #272]
  44f0fc:	ldr	x2, [x21]
  44f100:	ldr	w0, [x19, #4]
  44f104:	add	x1, x19, w4, sxtw #3
  44f108:	fdiv	d0, d0, d8
  44f10c:	ldr	w3, [x2, w4, sxtw #2]
  44f110:	add	w0, w0, #0x1
  44f114:	ldr	w4, [sp, #136]
  44f118:	str	w0, [x19, #4]
  44f11c:	scvtf	d1, w3
  44f120:	cmp	w0, w4
  44f124:	fmul	d0, d1, d0
  44f128:	str	d0, [x1, #2496]
  44f12c:	b.cc	44eff4 <ASN1_generate_nconf@plt+0x30684>  // b.lo, b.ul, b.last
  44f130:	mov	x20, x19
  44f134:	ldr	w19, [sp, #264]
  44f138:	ldp	d8, d9, [sp, #96]
  44f13c:	ldr	w0, [sp, #744]
  44f140:	cbz	w0, 44f2d0 <ASN1_generate_nconf@plt+0x30960>
  44f144:	ldr	w0, [sp, #304]
  44f148:	cbz	w0, 44f168 <ASN1_generate_nconf@plt+0x307f8>
  44f14c:	ldr	x0, [sp, #120]
  44f150:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44f154:	ldr	x2, [x21, #2064]
  44f158:	add	x1, x1, #0x268
  44f15c:	ldr	x0, [x0, #152]
  44f160:	bl	419740 <BIO_printf@plt>
  44f164:	str	wzr, [sp, #744]
  44f168:	ldr	w0, [sp, #176]
  44f16c:	str	wzr, [x20, #4]
  44f170:	cbnz	w0, 44f2d0 <ASN1_generate_nconf@plt+0x30960>
  44f174:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f178:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f17c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44f180:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f184:	ldr	x2, [x0, #4048]
  44f188:	add	x0, x25, #0xb68
  44f18c:	add	x22, x22, #0x98
  44f190:	str	x0, [sp, #208]
  44f194:	add	x0, x27, #0xb58
  44f198:	mov	x23, #0x7fffffff            	// #2147483647
  44f19c:	str	x0, [sp, #216]
  44f1a0:	mov	w0, #0x0                   	// #0
  44f1a4:	stp	d8, d9, [sp, #96]
  44f1a8:	ldr	w1, [x20, #1476]
  44f1ac:	ldr	w4, [x2, w0, uxtw #2]
  44f1b0:	mov	w3, w26
  44f1b4:	cmp	w1, #0x0
  44f1b8:	ldp	x5, x1, [sp, #208]
  44f1bc:	ldr	x0, [x22]
  44f1c0:	ldr	x2, [x21, #2064]
  44f1c4:	csel	x1, x1, x5, ne  // ne = any
  44f1c8:	bl	419740 <BIO_printf@plt>
  44f1cc:	ldr	x0, [x22]
  44f1d0:	mov	x3, #0x0                   	// #0
  44f1d4:	mov	x2, #0x0                   	// #0
  44f1d8:	mov	w1, #0xb                   	// #11
  44f1dc:	bl	41de90 <BIO_ctrl@plt>
  44f1e0:	mov	w0, w26
  44f1e4:	bl	419c60 <alarm@plt>
  44f1e8:	ldr	w1, [x21, #1956]
  44f1ec:	mov	w0, #0x0                   	// #0
  44f1f0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f1f4:	mov	w0, #0x1                   	// #1
  44f1f8:	str	w0, [x20]
  44f1fc:	ldr	w25, [x20]
  44f200:	cbz	w25, 44f248 <ASN1_generate_nconf@plt+0x308d8>
  44f204:	add	x27, x20, #0x20
  44f208:	mov	x25, #0x0                   	// #0
  44f20c:	b	44f218 <ASN1_generate_nconf@plt+0x308a8>
  44f210:	cmp	x25, x23
  44f214:	b.eq	453188 <ASN1_generate_nconf@plt+0x34818>  // b.none
  44f218:	ldr	w2, [x20, #4]
  44f21c:	mov	x4, x27
  44f220:	ldr	x0, [x21]
  44f224:	add	x3, sp, #0x448
  44f228:	ldr	x1, [x24, #16]
  44f22c:	mov	w5, #0x1                   	// #1
  44f230:	ldrsw	x2, [x0, x2, lsl #2]
  44f234:	add	x25, x25, #0x1
  44f238:	mov	x0, x1
  44f23c:	bl	41c7f0 <IDEA_cbc_encrypt@plt>
  44f240:	ldr	w0, [x20]
  44f244:	cbnz	w0, 44f210 <ASN1_generate_nconf@plt+0x308a0>
  44f248:	ldr	w1, [x21, #1956]
  44f24c:	mov	w0, #0x1                   	// #1
  44f250:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f254:	fmov	d8, d0
  44f258:	mov	w0, #0x0                   	// #0
  44f25c:	bl	419c60 <alarm@plt>
  44f260:	fmov	d0, d8
  44f264:	ldr	w2, [x20, #1476]
  44f268:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f26c:	ldr	x0, [x22]
  44f270:	cmp	w2, #0x0
  44f274:	ldr	x3, [x21, #2064]
  44f278:	add	x4, x4, #0xb90
  44f27c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f280:	add	x1, x1, #0xba0
  44f284:	csel	x1, x4, x1, ne  // ne = any
  44f288:	ldr	w27, [x20, #4]
  44f28c:	mov	w2, w25
  44f290:	bl	419740 <BIO_printf@plt>
  44f294:	scvtf	d0, w25
  44f298:	ldr	w0, [x20, #4]
  44f29c:	ldr	x2, [x21]
  44f2a0:	add	x1, x20, w27, sxtw #3
  44f2a4:	add	w0, w0, #0x1
  44f2a8:	ldr	w4, [sp, #136]
  44f2ac:	fdiv	d0, d0, d8
  44f2b0:	str	w0, [x20, #4]
  44f2b4:	ldr	w3, [x2, w27, sxtw #2]
  44f2b8:	cmp	w0, w4
  44f2bc:	scvtf	d1, w3
  44f2c0:	fmul	d0, d1, d0
  44f2c4:	str	d0, [x1, #1968]
  44f2c8:	b.cc	44f1a8 <ASN1_generate_nconf@plt+0x30838>  // b.lo, b.ul, b.last
  44f2cc:	ldp	d8, d9, [sp, #96]
  44f2d0:	ldr	w0, [sp, #748]
  44f2d4:	cbz	w0, 44f464 <ASN1_generate_nconf@plt+0x30af4>
  44f2d8:	ldr	w0, [sp, #304]
  44f2dc:	cbz	w0, 44f2fc <ASN1_generate_nconf@plt+0x3098c>
  44f2e0:	ldr	x0, [sp, #120]
  44f2e4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44f2e8:	ldr	x2, [x21, #2072]
  44f2ec:	add	x1, x1, #0x268
  44f2f0:	ldr	x0, [x0, #152]
  44f2f4:	bl	419740 <BIO_printf@plt>
  44f2f8:	str	wzr, [sp, #748]
  44f2fc:	ldr	w0, [sp, #176]
  44f300:	str	wzr, [x20, #4]
  44f304:	cbnz	w0, 44f464 <ASN1_generate_nconf@plt+0x30af4>
  44f308:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f30c:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f310:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44f314:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f318:	ldr	x2, [x0, #4048]
  44f31c:	add	x0, x25, #0xb68
  44f320:	add	x22, x22, #0x98
  44f324:	str	x0, [sp, #208]
  44f328:	add	x0, x27, #0xb58
  44f32c:	mov	x23, #0x7fffffff            	// #2147483647
  44f330:	str	x0, [sp, #216]
  44f334:	mov	w0, #0x0                   	// #0
  44f338:	stp	d8, d9, [sp, #96]
  44f33c:	ldr	w1, [x20, #1476]
  44f340:	ldr	w4, [x2, w0, uxtw #2]
  44f344:	mov	w3, w26
  44f348:	cmp	w1, #0x0
  44f34c:	ldp	x5, x1, [sp, #208]
  44f350:	ldr	x0, [x22]
  44f354:	ldr	x2, [x21, #2072]
  44f358:	csel	x1, x1, x5, ne  // ne = any
  44f35c:	bl	419740 <BIO_printf@plt>
  44f360:	ldr	x0, [x22]
  44f364:	mov	x3, #0x0                   	// #0
  44f368:	mov	x2, #0x0                   	// #0
  44f36c:	mov	w1, #0xb                   	// #11
  44f370:	bl	41de90 <BIO_ctrl@plt>
  44f374:	mov	w0, w26
  44f378:	bl	419c60 <alarm@plt>
  44f37c:	ldr	w1, [x21, #1956]
  44f380:	mov	w0, #0x0                   	// #0
  44f384:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f388:	mov	w0, #0x1                   	// #1
  44f38c:	str	w0, [x20]
  44f390:	ldr	w25, [x20]
  44f394:	cbz	w25, 44f3dc <ASN1_generate_nconf@plt+0x30a6c>
  44f398:	add	x27, x20, #0x20
  44f39c:	mov	x25, #0x0                   	// #0
  44f3a0:	b	44f3ac <ASN1_generate_nconf@plt+0x30a3c>
  44f3a4:	cmp	x25, x23
  44f3a8:	b.eq	451a00 <ASN1_generate_nconf@plt+0x33090>  // b.none
  44f3ac:	ldr	w2, [x20, #4]
  44f3b0:	mov	x4, x27
  44f3b4:	ldr	x0, [x21]
  44f3b8:	add	x3, sp, #0x340
  44f3bc:	ldr	x1, [x24, #16]
  44f3c0:	mov	w5, #0x1                   	// #1
  44f3c4:	ldrsw	x2, [x0, x2, lsl #2]
  44f3c8:	add	x25, x25, #0x1
  44f3cc:	mov	x0, x1
  44f3d0:	bl	41e470 <SEED_cbc_encrypt@plt>
  44f3d4:	ldr	w0, [x20]
  44f3d8:	cbnz	w0, 44f3a4 <ASN1_generate_nconf@plt+0x30a34>
  44f3dc:	ldr	w1, [x21, #1956]
  44f3e0:	mov	w0, #0x1                   	// #1
  44f3e4:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f3e8:	fmov	d8, d0
  44f3ec:	mov	w0, #0x0                   	// #0
  44f3f0:	bl	419c60 <alarm@plt>
  44f3f4:	fmov	d0, d8
  44f3f8:	ldr	w2, [x20, #1476]
  44f3fc:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f400:	ldr	x0, [x22]
  44f404:	cmp	w2, #0x0
  44f408:	ldr	x3, [x21, #2072]
  44f40c:	add	x4, x4, #0xb90
  44f410:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f414:	add	x1, x1, #0xba0
  44f418:	csel	x1, x4, x1, ne  // ne = any
  44f41c:	ldr	w27, [x20, #4]
  44f420:	mov	w2, w25
  44f424:	bl	419740 <BIO_printf@plt>
  44f428:	scvtf	d0, w25
  44f42c:	ldr	w0, [x20, #4]
  44f430:	ldr	x2, [x21]
  44f434:	add	x1, x20, w27, sxtw #3
  44f438:	add	w0, w0, #0x1
  44f43c:	ldr	w4, [sp, #136]
  44f440:	fdiv	d0, d0, d8
  44f444:	str	w0, [x20, #4]
  44f448:	ldr	w3, [x2, w27, sxtw #2]
  44f44c:	cmp	w0, w4
  44f450:	scvtf	d1, w3
  44f454:	fmul	d0, d1, d0
  44f458:	str	d0, [x1, #2016]
  44f45c:	b.cc	44f33c <ASN1_generate_nconf@plt+0x309cc>  // b.lo, b.ul, b.last
  44f460:	ldp	d8, d9, [sp, #96]
  44f464:	ldr	w0, [sp, #752]
  44f468:	cbz	w0, 453198 <ASN1_generate_nconf@plt+0x34828>
  44f46c:	ldr	w0, [sp, #304]
  44f470:	cbnz	w0, 451a18 <ASN1_generate_nconf@plt+0x330a8>
  44f474:	ldr	w0, [sp, #176]
  44f478:	str	wzr, [x20, #4]
  44f47c:	cbnz	w0, 453198 <ASN1_generate_nconf@plt+0x34828>
  44f480:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f484:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f488:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44f48c:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f490:	ldr	x2, [x0, #4048]
  44f494:	add	x0, x25, #0xb68
  44f498:	add	x22, x22, #0x98
  44f49c:	str	x0, [sp, #208]
  44f4a0:	add	x0, x27, #0xb58
  44f4a4:	mov	x23, #0x7fffffff            	// #2147483647
  44f4a8:	str	x0, [sp, #216]
  44f4ac:	mov	w0, #0x0                   	// #0
  44f4b0:	stp	d8, d9, [sp, #96]
  44f4b4:	ldr	w1, [x20, #1476]
  44f4b8:	ldr	w4, [x2, w0, uxtw #2]
  44f4bc:	mov	w3, w26
  44f4c0:	cmp	w1, #0x0
  44f4c4:	ldp	x5, x1, [sp, #208]
  44f4c8:	ldr	x0, [x22]
  44f4cc:	ldr	x2, [x21, #2080]
  44f4d0:	csel	x1, x1, x5, ne  // ne = any
  44f4d4:	bl	419740 <BIO_printf@plt>
  44f4d8:	ldr	x0, [x22]
  44f4dc:	mov	x3, #0x0                   	// #0
  44f4e0:	mov	x2, #0x0                   	// #0
  44f4e4:	mov	w1, #0xb                   	// #11
  44f4e8:	bl	41de90 <BIO_ctrl@plt>
  44f4ec:	mov	w0, w26
  44f4f0:	bl	419c60 <alarm@plt>
  44f4f4:	ldr	w0, [sp, #304]
  44f4f8:	cbnz	w0, 451ab0 <ASN1_generate_nconf@plt+0x33140>
  44f4fc:	ldr	w1, [x21, #1956]
  44f500:	mov	w0, #0x0                   	// #0
  44f504:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f508:	mov	w0, #0x1                   	// #1
  44f50c:	str	w0, [x20]
  44f510:	ldr	w25, [x20]
  44f514:	cbz	w25, 44f55c <ASN1_generate_nconf@plt+0x30bec>
  44f518:	add	x27, x20, #0x20
  44f51c:	mov	x25, #0x0                   	// #0
  44f520:	b	44f52c <ASN1_generate_nconf@plt+0x30bbc>
  44f524:	cmp	x25, x23
  44f528:	b.eq	453190 <ASN1_generate_nconf@plt+0x34820>  // b.none
  44f52c:	ldr	w2, [x20, #4]
  44f530:	mov	x4, x27
  44f534:	ldr	x0, [x21]
  44f538:	add	x3, sp, #0x520
  44f53c:	ldr	x1, [x24, #16]
  44f540:	mov	w5, #0x1                   	// #1
  44f544:	ldrsw	x2, [x0, x2, lsl #2]
  44f548:	add	x25, x25, #0x1
  44f54c:	mov	x0, x1
  44f550:	bl	41abc0 <RC2_cbc_encrypt@plt>
  44f554:	ldr	w0, [x20]
  44f558:	cbnz	w0, 44f524 <ASN1_generate_nconf@plt+0x30bb4>
  44f55c:	ldr	w1, [x21, #1956]
  44f560:	mov	w0, #0x1                   	// #1
  44f564:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f568:	fmov	d8, d0
  44f56c:	mov	w0, #0x0                   	// #0
  44f570:	bl	419c60 <alarm@plt>
  44f574:	fmov	d0, d8
  44f578:	ldr	w2, [x20, #1476]
  44f57c:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f580:	ldr	x0, [x22]
  44f584:	cmp	w2, #0x0
  44f588:	ldr	x3, [x21, #2080]
  44f58c:	add	x4, x4, #0xb90
  44f590:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f594:	add	x1, x1, #0xba0
  44f598:	csel	x1, x4, x1, ne  // ne = any
  44f59c:	ldr	w27, [x20, #4]
  44f5a0:	mov	w2, w25
  44f5a4:	bl	419740 <BIO_printf@plt>
  44f5a8:	scvtf	d0, w25
  44f5ac:	ldr	w0, [x20, #4]
  44f5b0:	ldr	x2, [x21]
  44f5b4:	add	x1, x20, w27, sxtw #3
  44f5b8:	add	w0, w0, #0x1
  44f5bc:	ldr	w4, [sp, #136]
  44f5c0:	fdiv	d0, d0, d8
  44f5c4:	str	w0, [x20, #4]
  44f5c8:	ldr	w3, [x2, w27, sxtw #2]
  44f5cc:	cmp	w0, w4
  44f5d0:	scvtf	d1, w3
  44f5d4:	fmul	d0, d1, d0
  44f5d8:	str	d0, [x1, #2064]
  44f5dc:	b.cc	44f4b4 <ASN1_generate_nconf@plt+0x30b44>  // b.lo, b.ul, b.last
  44f5e0:	ldr	w0, [sp, #760]
  44f5e4:	cbz	w0, 453164 <ASN1_generate_nconf@plt+0x347f4>
  44f5e8:	str	wzr, [x20, #4]
  44f5ec:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f5f0:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f5f4:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f5f8:	mov	x23, #0x7fffffff            	// #2147483647
  44f5fc:	ldr	x2, [x0, #4048]
  44f600:	add	x0, x25, #0xb68
  44f604:	str	x0, [sp, #208]
  44f608:	add	x0, x27, #0xb58
  44f60c:	str	x0, [sp, #216]
  44f610:	mov	w0, #0x0                   	// #0
  44f614:	ldr	w1, [x20, #1476]
  44f618:	mov	w3, w26
  44f61c:	ldr	w4, [x2, w0, uxtw #2]
  44f620:	cmp	w1, #0x0
  44f624:	ldp	x5, x1, [sp, #208]
  44f628:	ldr	x0, [x22]
  44f62c:	ldr	x2, [x21, #2096]
  44f630:	csel	x1, x1, x5, ne  // ne = any
  44f634:	bl	419740 <BIO_printf@plt>
  44f638:	ldr	x0, [x22]
  44f63c:	mov	x3, #0x0                   	// #0
  44f640:	mov	x2, #0x0                   	// #0
  44f644:	mov	w1, #0xb                   	// #11
  44f648:	bl	41de90 <BIO_ctrl@plt>
  44f64c:	mov	w0, w26
  44f650:	bl	419c60 <alarm@plt>
  44f654:	ldr	w1, [x21, #1956]
  44f658:	mov	w0, #0x0                   	// #0
  44f65c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f660:	mov	w0, #0x1                   	// #1
  44f664:	str	w0, [x20]
  44f668:	ldr	w25, [x20]
  44f66c:	cbz	w25, 44f6b4 <ASN1_generate_nconf@plt+0x30d44>
  44f670:	add	x27, x20, #0x20
  44f674:	mov	x25, #0x0                   	// #0
  44f678:	b	44f684 <ASN1_generate_nconf@plt+0x30d14>
  44f67c:	cmp	x25, x23
  44f680:	b.eq	453174 <ASN1_generate_nconf@plt+0x34804>  // b.none
  44f684:	ldr	w2, [x20, #4]
  44f688:	mov	x4, x27
  44f68c:	ldr	x0, [x21]
  44f690:	mov	x3, x28
  44f694:	ldr	x1, [x24, #16]
  44f698:	mov	w5, #0x1                   	// #1
  44f69c:	ldrsw	x2, [x0, x2, lsl #2]
  44f6a0:	add	x25, x25, #0x1
  44f6a4:	mov	x0, x1
  44f6a8:	bl	41c130 <BF_cbc_encrypt@plt>
  44f6ac:	ldr	w0, [x20]
  44f6b0:	cbnz	w0, 44f67c <ASN1_generate_nconf@plt+0x30d0c>
  44f6b4:	ldr	w1, [x21, #1956]
  44f6b8:	mov	w0, #0x1                   	// #1
  44f6bc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f6c0:	fmov	d8, d0
  44f6c4:	mov	w0, #0x0                   	// #0
  44f6c8:	bl	419c60 <alarm@plt>
  44f6cc:	fmov	d0, d8
  44f6d0:	ldr	w2, [x20, #1476]
  44f6d4:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f6d8:	ldr	x0, [x22]
  44f6dc:	cmp	w2, #0x0
  44f6e0:	ldr	x3, [x21, #2096]
  44f6e4:	add	x4, x4, #0xb90
  44f6e8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f6ec:	add	x1, x1, #0xba0
  44f6f0:	csel	x1, x4, x1, ne  // ne = any
  44f6f4:	ldr	w27, [x20, #4]
  44f6f8:	mov	w2, w25
  44f6fc:	bl	419740 <BIO_printf@plt>
  44f700:	scvtf	d0, w25
  44f704:	ldr	w0, [x20, #4]
  44f708:	ldr	x2, [x21]
  44f70c:	add	x1, x20, w27, sxtw #3
  44f710:	add	w0, w0, #0x1
  44f714:	ldr	w4, [sp, #136]
  44f718:	fdiv	d0, d0, d8
  44f71c:	str	w0, [x20, #4]
  44f720:	ldr	w3, [x2, w27, sxtw #2]
  44f724:	cmp	w0, w4
  44f728:	scvtf	d1, w3
  44f72c:	fmul	d0, d1, d0
  44f730:	str	d0, [x1, #2160]
  44f734:	b.cc	44f614 <ASN1_generate_nconf@plt+0x30ca4>  // b.lo, b.ul, b.last
  44f738:	ldp	d8, d9, [sp, #96]
  44f73c:	ldr	w0, [sp, #764]
  44f740:	cbz	w0, 44f8cc <ASN1_generate_nconf@plt+0x30f5c>
  44f744:	ldr	w0, [sp, #304]
  44f748:	cbz	w0, 44f768 <ASN1_generate_nconf@plt+0x30df8>
  44f74c:	ldr	x0, [sp, #120]
  44f750:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44f754:	ldr	x2, [x21, #2104]
  44f758:	add	x1, x1, #0x268
  44f75c:	ldr	x0, [x0, #152]
  44f760:	bl	419740 <BIO_printf@plt>
  44f764:	str	wzr, [sp, #764]
  44f768:	ldr	w0, [sp, #176]
  44f76c:	str	wzr, [x20, #4]
  44f770:	cbnz	w0, 44f8cc <ASN1_generate_nconf@plt+0x30f5c>
  44f774:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f778:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44f77c:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f780:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f784:	ldr	x2, [x0, #4048]
  44f788:	add	x22, x22, #0x98
  44f78c:	add	x0, x25, #0xb68
  44f790:	add	x27, x27, #0xb58
  44f794:	mov	x23, #0x7fffffff            	// #2147483647
  44f798:	str	x0, [sp, #208]
  44f79c:	mov	w0, #0x0                   	// #0
  44f7a0:	stp	d8, d9, [sp, #96]
  44f7a4:	ldr	w1, [x20, #1476]
  44f7a8:	ldr	w4, [x2, w0, uxtw #2]
  44f7ac:	mov	w3, w26
  44f7b0:	ldr	x0, [x22]
  44f7b4:	cmp	w1, #0x0
  44f7b8:	ldr	x2, [x21, #2104]
  44f7bc:	ldr	x1, [sp, #208]
  44f7c0:	csel	x1, x27, x1, ne  // ne = any
  44f7c4:	bl	419740 <BIO_printf@plt>
  44f7c8:	ldr	x0, [x22]
  44f7cc:	mov	x3, #0x0                   	// #0
  44f7d0:	mov	x2, #0x0                   	// #0
  44f7d4:	mov	w1, #0xb                   	// #11
  44f7d8:	bl	41de90 <BIO_ctrl@plt>
  44f7dc:	mov	w0, w26
  44f7e0:	bl	419c60 <alarm@plt>
  44f7e4:	ldr	w1, [x21, #1956]
  44f7e8:	mov	w0, #0x0                   	// #0
  44f7ec:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f7f0:	mov	w0, #0x1                   	// #1
  44f7f4:	str	w0, [x20]
  44f7f8:	ldr	w25, [x20]
  44f7fc:	cbz	w25, 44f844 <ASN1_generate_nconf@plt+0x30ed4>
  44f800:	add	x28, x20, #0x20
  44f804:	mov	x25, #0x0                   	// #0
  44f808:	b	44f814 <ASN1_generate_nconf@plt+0x30ea4>
  44f80c:	cmp	x25, x23
  44f810:	b.eq	451af4 <ASN1_generate_nconf@plt+0x33184>  // b.none
  44f814:	ldr	w2, [x20, #4]
  44f818:	mov	x4, x28
  44f81c:	ldr	x0, [x21]
  44f820:	add	x3, sp, #0x3c0
  44f824:	ldr	x1, [x24, #16]
  44f828:	mov	w5, #0x1                   	// #1
  44f82c:	ldrsw	x2, [x0, x2, lsl #2]
  44f830:	add	x25, x25, #0x1
  44f834:	mov	x0, x1
  44f838:	bl	41bc10 <CAST_cbc_encrypt@plt>
  44f83c:	ldr	w0, [x20]
  44f840:	cbnz	w0, 44f80c <ASN1_generate_nconf@plt+0x30e9c>
  44f844:	ldr	w1, [x21, #1956]
  44f848:	mov	w0, #0x1                   	// #1
  44f84c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f850:	fmov	d8, d0
  44f854:	mov	w0, #0x0                   	// #0
  44f858:	bl	419c60 <alarm@plt>
  44f85c:	fmov	d0, d8
  44f860:	ldr	w2, [x20, #1476]
  44f864:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f868:	ldr	x0, [x22]
  44f86c:	cmp	w2, #0x0
  44f870:	ldr	x3, [x21, #2104]
  44f874:	add	x4, x4, #0xb90
  44f878:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f87c:	add	x1, x1, #0xba0
  44f880:	csel	x1, x4, x1, ne  // ne = any
  44f884:	ldr	w28, [x20, #4]
  44f888:	mov	w2, w25
  44f88c:	bl	419740 <BIO_printf@plt>
  44f890:	scvtf	d0, w25
  44f894:	ldr	w0, [x20, #4]
  44f898:	ldr	x2, [x21]
  44f89c:	add	x1, x20, w28, sxtw #3
  44f8a0:	add	w0, w0, #0x1
  44f8a4:	ldr	w4, [sp, #136]
  44f8a8:	fdiv	d0, d0, d8
  44f8ac:	str	w0, [x20, #4]
  44f8b0:	ldr	w3, [x2, w28, sxtw #2]
  44f8b4:	cmp	w0, w4
  44f8b8:	scvtf	d1, w3
  44f8bc:	fmul	d0, d1, d0
  44f8c0:	str	d0, [x1, #2208]
  44f8c4:	b.cc	44f7a4 <ASN1_generate_nconf@plt+0x30e34>  // b.lo, b.ul, b.last
  44f8c8:	ldp	d8, d9, [sp, #96]
  44f8cc:	ldr	w0, [sp, #240]
  44f8d0:	cbz	w0, 44fa10 <ASN1_generate_nconf@plt+0x310a0>
  44f8d4:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44f8d8:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44f8dc:	adrp	x23, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44f8e0:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f8e4:	ldr	x2, [x0, #4048]
  44f8e8:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f8ec:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f8f0:	add	x22, x22, #0x98
  44f8f4:	add	x0, x0, #0xba0
  44f8f8:	add	x23, x23, #0x620
  44f8fc:	add	x25, x25, #0xb68
  44f900:	add	x27, x27, #0xb58
  44f904:	stp	d8, d9, [sp, #96]
  44f908:	str	wzr, [x20, #4]
  44f90c:	str	x0, [sp, #208]
  44f910:	mov	w0, #0x0                   	// #0
  44f914:	ldr	w1, [x20, #1476]
  44f918:	add	x5, x21, #0x7c0
  44f91c:	ldr	w4, [x2, w0, uxtw #2]
  44f920:	mov	w3, w26
  44f924:	ldr	x0, [x22]
  44f928:	cmp	w1, #0x0
  44f92c:	ldr	x2, [x21, #2224]
  44f930:	csel	x1, x27, x25, ne  // ne = any
  44f934:	str	x5, [sp, #216]
  44f938:	bl	419740 <BIO_printf@plt>
  44f93c:	ldr	x0, [x22]
  44f940:	mov	x3, #0x0                   	// #0
  44f944:	mov	x2, #0x0                   	// #0
  44f948:	mov	w1, #0xb                   	// #11
  44f94c:	bl	41de90 <BIO_ctrl@plt>
  44f950:	mov	w0, w26
  44f954:	bl	419c60 <alarm@plt>
  44f958:	ldr	w1, [x21, #1956]
  44f95c:	mov	w0, #0x0                   	// #0
  44f960:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f964:	ldr	w0, [sp, #304]
  44f968:	mov	x2, x24
  44f96c:	mov	x1, x23
  44f970:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44f974:	mov	w28, w0
  44f978:	ldr	w1, [x21, #1956]
  44f97c:	mov	w0, #0x1                   	// #1
  44f980:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44f984:	fmov	d8, d0
  44f988:	mov	w0, #0x0                   	// #0
  44f98c:	bl	419c60 <alarm@plt>
  44f990:	ldr	w4, [x20, #4]
  44f994:	cmn	w28, #0x1
  44f998:	ldr	x5, [sp, #216]
  44f99c:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  44f9a0:	ldr	w1, [x20, #1476]
  44f9a4:	fmov	d0, d8
  44f9a8:	str	w4, [sp, #216]
  44f9ac:	mov	w2, w28
  44f9b0:	ldr	x0, [x22]
  44f9b4:	cmp	w1, #0x0
  44f9b8:	ldr	x4, [sp, #208]
  44f9bc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44f9c0:	ldr	x3, [x5, #240]
  44f9c4:	add	x1, x1, #0xb90
  44f9c8:	csel	x1, x1, x4, ne  // ne = any
  44f9cc:	bl	419740 <BIO_printf@plt>
  44f9d0:	scvtf	d0, w28
  44f9d4:	ldr	w4, [sp, #216]
  44f9d8:	ldr	x2, [x21]
  44f9dc:	ldr	w0, [x20, #4]
  44f9e0:	add	x1, x20, w4, sxtw #3
  44f9e4:	fdiv	d0, d0, d8
  44f9e8:	ldr	w3, [x2, w4, sxtw #2]
  44f9ec:	add	w0, w0, #0x1
  44f9f0:	ldr	w4, [sp, #136]
  44f9f4:	str	w0, [x20, #4]
  44f9f8:	scvtf	d1, w3
  44f9fc:	cmp	w0, w4
  44fa00:	fmul	d0, d1, d0
  44fa04:	str	d0, [x1, #2928]
  44fa08:	b.cc	44f914 <ASN1_generate_nconf@plt+0x30fa4>  // b.lo, b.ul, b.last
  44fa0c:	ldp	d8, d9, [sp, #96]
  44fa10:	ldr	w0, [sp, #792]
  44fa14:	cbz	w0, 452c48 <ASN1_generate_nconf@plt+0x342d8>
  44fa18:	ldr	x0, [sp, #152]
  44fa1c:	cbz	x0, 452aec <ASN1_generate_nconf@plt+0x3417c>
  44fa20:	ldr	w1, [sp, #160]
  44fa24:	stp	d8, d9, [sp, #96]
  44fa28:	cbz	w1, 44fa34 <ASN1_generate_nconf@plt+0x310c4>
  44fa2c:	bl	419e40 <EVP_CIPHER_flags@plt>
  44fa30:	tbnz	w0, #22, 452c54 <ASN1_generate_nconf@plt+0x342e4>
  44fa34:	ldr	x22, [sp, #152]
  44fa38:	mov	x0, x22
  44fa3c:	bl	41df90 <EVP_CIPHER_nid@plt>
  44fa40:	bl	41a220 <OBJ_nid2ln@plt>
  44fa44:	str	x0, [x21, #2160]
  44fa48:	mov	x0, x22
  44fa4c:	bl	419e40 <EVP_CIPHER_flags@plt>
  44fa50:	and	x0, x0, #0xfffff
  44fa54:	and	x0, x0, #0xffffffffffff0007
  44fa58:	cmp	x0, #0x7
  44fa5c:	b.eq	452adc <ASN1_generate_nconf@plt+0x3416c>  // b.none
  44fa60:	adrp	x0, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44fa64:	add	x0, x0, #0xb90
  44fa68:	str	x0, [sp, #160]
  44fa6c:	ldr	w0, [sp, #128]
  44fa70:	cbnz	w0, 451de8 <ASN1_generate_nconf@plt+0x33478>
  44fa74:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44fa78:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  44fa7c:	add	x22, x22, #0x98
  44fa80:	str	wzr, [x20, #4]
  44fa84:	ldr	x2, [x0, #4048]
  44fa88:	str	w19, [sp, #280]
  44fa8c:	ldr	x0, [sp, #184]
  44fa90:	ldr	x19, [sp, #152]
  44fa94:	add	x1, x0, #0x30
  44fa98:	add	x0, x0, #0x2e8
  44fa9c:	add	x23, x24, x1
  44faa0:	add	x0, x24, x0
  44faa4:	stp	x24, x0, [sp, #208]
  44faa8:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44faac:	add	x0, x0, #0xb68
  44fab0:	str	x0, [sp, #264]
  44fab4:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44fab8:	add	x0, x0, #0x2f0
  44fabc:	str	x0, [sp, #128]
  44fac0:	add	x0, x24, #0x30
  44fac4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fac8:	add	x1, x1, #0xb58
  44facc:	str	x22, [sp, #152]
  44fad0:	str	x0, [sp, #240]
  44fad4:	mov	w0, #0x0                   	// #0
  44fad8:	str	x1, [sp, #272]
  44fadc:	ldr	w1, [x20, #1476]
  44fae0:	mov	w3, w26
  44fae4:	ldr	x22, [sp, #152]
  44fae8:	cmp	w1, #0x0
  44faec:	ldp	x5, x1, [sp, #264]
  44faf0:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44faf4:	ldr	w4, [x2, w0, uxtw #2]
  44faf8:	add	x28, x20, #0x20
  44fafc:	ldr	x0, [x22]
  44fb00:	add	x27, x27, #0x300
  44fb04:	ldr	x2, [x21, #2160]
  44fb08:	csel	x1, x1, x5, ne  // ne = any
  44fb0c:	ldr	x25, [sp, #240]
  44fb10:	bl	419740 <BIO_printf@plt>
  44fb14:	ldr	x0, [x22]
  44fb18:	mov	x3, #0x0                   	// #0
  44fb1c:	mov	x2, #0x0                   	// #0
  44fb20:	mov	w1, #0xb                   	// #11
  44fb24:	bl	41de90 <BIO_ctrl@plt>
  44fb28:	mov	w0, w26
  44fb2c:	bl	419c60 <alarm@plt>
  44fb30:	bl	41c570 <EVP_CIPHER_CTX_new@plt>
  44fb34:	str	x0, [x25, #696]
  44fb38:	cbz	x0, 451dcc <ASN1_generate_nconf@plt+0x3345c>
  44fb3c:	ldr	w1, [x20, #16]
  44fb40:	mov	x4, x28
  44fb44:	mov	x3, #0x0                   	// #0
  44fb48:	mov	x2, #0x0                   	// #0
  44fb4c:	cmp	w1, #0x0
  44fb50:	mov	x1, x19
  44fb54:	cset	w5, eq  // eq = none
  44fb58:	bl	419a90 <EVP_CipherInit_ex@plt>
  44fb5c:	cbz	w0, 451afc <ASN1_generate_nconf@plt+0x3318c>
  44fb60:	ldr	x0, [x25, #696]
  44fb64:	mov	w1, #0x0                   	// #0
  44fb68:	bl	41dc00 <EVP_CIPHER_CTX_set_padding@plt>
  44fb6c:	ldr	x0, [x25, #696]
  44fb70:	bl	419df0 <EVP_CIPHER_CTX_key_length@plt>
  44fb74:	mov	w22, w0
  44fb78:	ldr	x1, [sp, #128]
  44fb7c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  44fb80:	mov	x1, x0
  44fb84:	ldr	x0, [x25, #696]
  44fb88:	str	x1, [x25]
  44fb8c:	bl	41d770 <EVP_CIPHER_CTX_rand_key@plt>
  44fb90:	ldr	x3, [x25]
  44fb94:	mov	w5, #0xffffffff            	// #-1
  44fb98:	ldr	x0, [x25, #696]
  44fb9c:	mov	x4, #0x0                   	// #0
  44fba0:	mov	x2, #0x0                   	// #0
  44fba4:	mov	x1, #0x0                   	// #0
  44fba8:	bl	419a90 <EVP_CipherInit_ex@plt>
  44fbac:	cbz	w0, 451afc <ASN1_generate_nconf@plt+0x3318c>
  44fbb0:	ldr	x0, [x25]
  44fbb4:	sxtw	x1, w22
  44fbb8:	mov	x2, x27
  44fbbc:	add	x25, x25, #0x300
  44fbc0:	mov	w3, #0xa5e                 	// #2654
  44fbc4:	mov	x24, x27
  44fbc8:	bl	41e930 <CRYPTO_clear_free@plt>
  44fbcc:	cmp	x23, x25
  44fbd0:	b.ne	44fb30 <ASN1_generate_nconf@plt+0x311c0>  // b.any
  44fbd4:	ldr	w1, [x21, #1956]
  44fbd8:	mov	w0, #0x0                   	// #0
  44fbdc:	ldr	x22, [sp, #208]
  44fbe0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44fbe4:	add	x27, x22, #0x2e8
  44fbe8:	ldr	w0, [sp, #304]
  44fbec:	mov	x2, x22
  44fbf0:	ldr	x1, [sp, #160]
  44fbf4:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44fbf8:	mov	w25, w0
  44fbfc:	ldr	w1, [x21, #1956]
  44fc00:	mov	w0, #0x1                   	// #1
  44fc04:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44fc08:	fmov	d8, d0
  44fc0c:	mov	w0, #0x0                   	// #0
  44fc10:	bl	419c60 <alarm@plt>
  44fc14:	ldr	x0, [x27]
  44fc18:	add	x27, x27, #0x300
  44fc1c:	bl	41d640 <EVP_CIPHER_CTX_free@plt>
  44fc20:	ldr	x0, [sp, #216]
  44fc24:	cmp	x0, x27
  44fc28:	b.ne	44fc14 <ASN1_generate_nconf@plt+0x312a4>  // b.any
  44fc2c:	ldr	x0, [sp, #152]
  44fc30:	cmn	w25, #0x1
  44fc34:	ldr	w27, [x20, #4]
  44fc38:	ldr	x0, [x0]
  44fc3c:	b.eq	4519d0 <ASN1_generate_nconf@plt+0x33060>  // b.none
  44fc40:	ldr	w1, [x20, #1476]
  44fc44:	fmov	d0, d8
  44fc48:	ldr	x3, [x21, #2160]
  44fc4c:	cmp	w1, #0x0
  44fc50:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fc54:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fc58:	add	x2, x2, #0xb90
  44fc5c:	add	x1, x1, #0xba0
  44fc60:	csel	x1, x2, x1, ne  // ne = any
  44fc64:	mov	w2, w25
  44fc68:	bl	419740 <BIO_printf@plt>
  44fc6c:	scvtf	d0, w25
  44fc70:	ldr	w0, [x20, #4]
  44fc74:	ldr	x2, [x21]
  44fc78:	add	x1, x20, w27, sxtw #3
  44fc7c:	add	w0, w0, #0x1
  44fc80:	ldr	w4, [sp, #136]
  44fc84:	fdiv	d0, d0, d8
  44fc88:	str	w0, [x20, #4]
  44fc8c:	ldr	w3, [x2, w27, sxtw #2]
  44fc90:	cmp	w0, w4
  44fc94:	scvtf	d1, w3
  44fc98:	fmul	d0, d1, d0
  44fc9c:	str	d0, [x1, #2544]
  44fca0:	b.cc	44fadc <ASN1_generate_nconf@plt+0x3116c>  // b.lo, b.ul, b.last
  44fca4:	mov	x23, x24
  44fca8:	ldr	w19, [sp, #280]
  44fcac:	ldp	d8, d9, [sp, #96]
  44fcb0:	ldr	x24, [sp, #208]
  44fcb4:	add	x25, x24, #0x10
  44fcb8:	ldr	x0, [sp, #184]
  44fcbc:	mov	x22, x25
  44fcc0:	add	x27, x0, #0x10
  44fcc4:	add	x27, x24, x27
  44fcc8:	ldr	x0, [x22]
  44fccc:	mov	w1, #0x24                  	// #36
  44fcd0:	bl	41d790 <RAND_bytes@plt>
  44fcd4:	cmp	w0, #0x0
  44fcd8:	b.le	451b20 <ASN1_generate_nconf@plt+0x331b0>
  44fcdc:	add	x22, x22, #0x300
  44fce0:	cmp	x27, x22
  44fce4:	b.ne	44fcc8 <ASN1_generate_nconf@plt+0x31358>  // b.any
  44fce8:	add	x2, sp, #0x1a0
  44fcec:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44fcf0:	add	x0, x0, #0x460
  44fcf4:	str	x2, [sp, #160]
  44fcf8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44fcfc:	add	x1, x1, #0x400
  44fd00:	stp	x1, x0, [sp, #208]
  44fd04:	mov	w1, #0x0                   	// #0
  44fd08:	ldr	x0, [sp, #184]
  44fd0c:	str	wzr, [x20, #4]
  44fd10:	ldr	x2, [sp, #160]
  44fd14:	add	x28, x24, x0
  44fd18:	mov	w0, #0x0                   	// #0
  44fd1c:	ldr	w0, [x2, w0, uxtw #2]
  44fd20:	cbnz	w0, 44fd44 <ASN1_generate_nconf@plt+0x313d4>
  44fd24:	add	w0, w1, #0x1
  44fd28:	str	w0, [x20, #4]
  44fd2c:	cmp	w0, #0x6
  44fd30:	b.hi	451b28 <ASN1_generate_nconf@plt+0x331b8>  // b.pmore
  44fd34:	ldr	x2, [sp, #160]
  44fd38:	mov	w1, w0
  44fd3c:	ldr	w0, [x2, w0, uxtw #2]
  44fd40:	cbz	w0, 44fd24 <ASN1_generate_nconf@plt+0x313b4>
  44fd44:	ldr	x0, [sp, #144]
  44fd48:	mov	x22, x24
  44fd4c:	add	x1, x0, #0x700
  44fd50:	add	x0, x0, #0x770
  44fd54:	str	x1, [sp, #128]
  44fd58:	str	x0, [sp, #152]
  44fd5c:	ldr	w0, [sp, #328]
  44fd60:	cmp	w0, #0x2
  44fd64:	b.le	44fde8 <ASN1_generate_nconf@plt+0x31478>
  44fd68:	bl	41c240 <BN_new@plt>
  44fd6c:	mov	x26, x0
  44fd70:	cbz	x0, 451b20 <ASN1_generate_nconf@plt+0x331b0>
  44fd74:	mov	w1, #0x10001               	// #65537
  44fd78:	bl	41a7a0 <BN_set_word@plt>
  44fd7c:	cbz	w0, 451e80 <ASN1_generate_nconf@plt+0x33510>
  44fd80:	ldr	w2, [x20, #4]
  44fd84:	ldp	x0, x3, [sp, #120]
  44fd88:	lsl	x2, x2, #4
  44fd8c:	ldr	x1, [sp, #208]
  44fd90:	ldr	x0, [x0, #152]
  44fd94:	ldr	x2, [x3, x2]
  44fd98:	bl	419740 <BIO_printf@plt>
  44fd9c:	ldr	w1, [x20, #4]
  44fda0:	str	w1, [sp, #240]
  44fda4:	bl	41b720 <RSA_new@plt>
  44fda8:	ldr	w1, [sp, #240]
  44fdac:	ldr	w3, [x20, #4]
  44fdb0:	add	x1, x22, w1, uxtw #3
  44fdb4:	add	x2, x22, x3, lsl #3
  44fdb8:	str	x0, [x1, #72]
  44fdbc:	ldr	x0, [x2, #72]
  44fdc0:	cbz	x0, 451e80 <ASN1_generate_nconf@plt+0x33510>
  44fdc4:	ldr	x1, [sp, #152]
  44fdc8:	mov	x4, #0x0                   	// #0
  44fdcc:	ldr	w2, [sp, #328]
  44fdd0:	ldr	w1, [x1, x3, lsl #2]
  44fdd4:	mov	x3, x26
  44fdd8:	bl	41d0f0 <RSA_generate_multi_prime_key@plt>
  44fddc:	cbz	w0, 451e80 <ASN1_generate_nconf@plt+0x33510>
  44fde0:	mov	x0, x26
  44fde4:	bl	41e870 <BN_free@plt>
  44fde8:	ldr	w5, [x20, #4]
  44fdec:	add	x4, x22, #0x38
  44fdf0:	ldp	x1, x3, [x22, #16]
  44fdf4:	mov	w2, #0x24                  	// #36
  44fdf8:	add	x5, x22, x5, lsl #3
  44fdfc:	mov	w0, #0x72                  	// #114
  44fe00:	ldr	x5, [x5, #72]
  44fe04:	bl	41d1b0 <RSA_sign@plt>
  44fe08:	cbz	w0, 451e1c <ASN1_generate_nconf@plt+0x334ac>
  44fe0c:	add	x22, x22, #0x300
  44fe10:	cmp	x28, x22
  44fe14:	b.ne	44fd5c <ASN1_generate_nconf@plt+0x313ec>  // b.any
  44fe18:	ldr	x0, [sp, #144]
  44fe1c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fe20:	ldr	w2, [x20, #4]
  44fe24:	add	x1, x1, #0xb38
  44fe28:	ldr	x22, [sp, #120]
  44fe2c:	add	x6, x0, #0x770
  44fe30:	ldr	w3, [x20, #1476]
  44fe34:	adrp	x4, 470000 <ASN1_generate_nconf@plt+0x51690>
  44fe38:	ldr	w26, [sp, #168]
  44fe3c:	add	x4, x4, #0x70
  44fe40:	ldr	w2, [x6, x2, lsl #2]
  44fe44:	cmp	w3, #0x0
  44fe48:	ldr	x0, [x22, #152]
  44fe4c:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fe50:	add	x3, x3, #0xb20
  44fe54:	mov	w5, w26
  44fe58:	csel	x1, x3, x1, ne  // ne = any
  44fe5c:	adrp	x3, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  44fe60:	add	x3, x3, #0x458
  44fe64:	stp	d8, d9, [sp, #96]
  44fe68:	str	x6, [sp, #152]
  44fe6c:	bl	419740 <BIO_printf@plt>
  44fe70:	mov	x1, x22
  44fe74:	mov	x3, #0x0                   	// #0
  44fe78:	mov	x2, #0x0                   	// #0
  44fe7c:	str	x1, [sp, #120]
  44fe80:	add	x22, x22, #0x98
  44fe84:	ldr	x0, [x1, #152]
  44fe88:	mov	w1, #0xb                   	// #11
  44fe8c:	bl	41de90 <BIO_ctrl@plt>
  44fe90:	mov	w0, w26
  44fe94:	bl	419c60 <alarm@plt>
  44fe98:	ldr	w1, [x21, #1956]
  44fe9c:	mov	w0, #0x0                   	// #0
  44fea0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44fea4:	ldr	w0, [sp, #304]
  44fea8:	mov	x2, x24
  44feac:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44feb0:	add	x1, x1, #0xd28
  44feb4:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  44feb8:	sxtw	x26, w0
  44febc:	ldr	w1, [x21, #1956]
  44fec0:	mov	w0, #0x1                   	// #1
  44fec4:	str	w26, [sp, #128]
  44fec8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44fecc:	fmov	d8, d0
  44fed0:	mov	w0, #0x0                   	// #0
  44fed4:	bl	419c60 <alarm@plt>
  44fed8:	fmov	d0, d8
  44fedc:	ldr	w2, [x20, #4]
  44fee0:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fee4:	ldr	x0, [sp, #120]
  44fee8:	add	x5, x5, #0xbb8
  44feec:	ldr	x6, [sp, #152]
  44fef0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44fef4:	ldr	w3, [x20, #1476]
  44fef8:	add	x1, x1, #0xbd0
  44fefc:	ldr	x0, [x0, #152]
  44ff00:	cmp	w3, #0x0
  44ff04:	ldr	w3, [x6, x2, lsl #2]
  44ff08:	csel	x1, x5, x1, ne  // ne = any
  44ff0c:	mov	x2, x26
  44ff10:	bl	419740 <BIO_printf@plt>
  44ff14:	ldr	w4, [sp, #128]
  44ff18:	ldr	w0, [x20, #4]
  44ff1c:	scvtf	d1, w4
  44ff20:	add	x1, x20, x0, lsl #4
  44ff24:	fdiv	d1, d1, d8
  44ff28:	ldp	d8, d9, [sp, #96]
  44ff2c:	str	d1, [x1, #2976]
  44ff30:	str	x21, [sp, #128]
  44ff34:	mov	w21, w19
  44ff38:	mov	x19, x24
  44ff3c:	b	44ff44 <ASN1_generate_nconf@plt+0x315d4>
  44ff40:	mov	w0, w1
  44ff44:	add	x5, x19, x0, lsl #3
  44ff48:	ldr	w4, [x19, #56]
  44ff4c:	ldp	x1, x3, [x19, #16]
  44ff50:	mov	w2, #0x24                  	// #36
  44ff54:	ldr	x5, [x5, #72]
  44ff58:	mov	w0, #0x72                  	// #114
  44ff5c:	bl	41aed0 <RSA_verify@plt>
  44ff60:	cmp	w0, #0x0
  44ff64:	b.le	451e4c <ASN1_generate_nconf@plt+0x334dc>
  44ff68:	add	x19, x19, #0x300
  44ff6c:	ldr	w1, [x20, #4]
  44ff70:	cmp	x28, x19
  44ff74:	b.ne	44ff40 <ASN1_generate_nconf@plt+0x315d0>  // b.any
  44ff78:	ldr	x0, [sp, #144]
  44ff7c:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ff80:	ldr	w2, [x20, #1476]
  44ff84:	add	x3, x3, #0xb20
  44ff88:	add	x6, x0, #0x770
  44ff8c:	ldr	w5, [sp, #168]
  44ff90:	cmp	w2, #0x0
  44ff94:	mov	w19, w21
  44ff98:	ldr	x0, [x22]
  44ff9c:	adrp	x4, 470000 <ASN1_generate_nconf@plt+0x51690>
  44ffa0:	ldr	w2, [x6, w1, uxtw #2]
  44ffa4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  44ffa8:	add	x1, x1, #0xb38
  44ffac:	add	x4, x4, #0x70
  44ffb0:	csel	x1, x3, x1, ne  // ne = any
  44ffb4:	adrp	x3, 474000 <ASN1_generate_nconf@plt+0x55690>
  44ffb8:	add	x3, x3, #0xd98
  44ffbc:	stp	d8, d9, [sp, #96]
  44ffc0:	str	x6, [sp, #240]
  44ffc4:	ldr	x21, [sp, #128]
  44ffc8:	bl	419740 <BIO_printf@plt>
  44ffcc:	ldr	x0, [x22]
  44ffd0:	mov	x3, #0x0                   	// #0
  44ffd4:	mov	x2, #0x0                   	// #0
  44ffd8:	mov	w1, #0xb                   	// #11
  44ffdc:	bl	41de90 <BIO_ctrl@plt>
  44ffe0:	ldr	w0, [sp, #168]
  44ffe4:	bl	419c60 <alarm@plt>
  44ffe8:	ldr	w1, [x21, #1956]
  44ffec:	mov	w0, #0x0                   	// #0
  44fff0:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  44fff4:	ldr	w0, [sp, #304]
  44fff8:	mov	x2, x24
  44fffc:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  450000:	add	x1, x1, #0xe00
  450004:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  450008:	sxtw	x2, w0
  45000c:	ldr	w1, [x21, #1956]
  450010:	mov	w0, #0x1                   	// #1
  450014:	str	x2, [sp, #128]
  450018:	str	w2, [sp, #152]
  45001c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  450020:	fmov	d8, d0
  450024:	mov	w0, #0x0                   	// #0
  450028:	bl	419c60 <alarm@plt>
  45002c:	fmov	d0, d8
  450030:	ldr	w3, [x20, #4]
  450034:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  450038:	ldr	x6, [sp, #240]
  45003c:	add	x1, x1, #0xc10
  450040:	ldr	w5, [x20, #1476]
  450044:	ldr	x0, [x22]
  450048:	cmp	w5, #0x0
  45004c:	ldr	w3, [x6, x3, lsl #2]
  450050:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  450054:	ldr	x2, [sp, #128]
  450058:	add	x5, x5, #0xbf8
  45005c:	csel	x1, x5, x1, ne  // ne = any
  450060:	bl	419740 <BIO_printf@plt>
  450064:	ldr	w4, [sp, #152]
  450068:	ldr	w1, [x20, #4]
  45006c:	scvtf	d1, w4
  450070:	ubfiz	x0, x1, #4, #32
  450074:	add	x0, x20, x0
  450078:	fdiv	d1, d1, d8
  45007c:	ldp	d8, d9, [sp, #96]
  450080:	str	d1, [x0, #2984]
  450084:	cmp	x26, #0x1
  450088:	add	w0, w1, #0x1
  45008c:	b.gt	44fd28 <ASN1_generate_nconf@plt+0x313b8>
  450090:	str	w0, [x20, #4]
  450094:	cmp	w0, #0x6
  450098:	b.hi	451e78 <ASN1_generate_nconf@plt+0x33508>  // b.pmore
  45009c:	mov	w2, #0x5                   	// #5
  4500a0:	sub	w1, w2, w1
  4500a4:	add	x2, x1, #0x1
  4500a8:	ldr	x1, [sp, #160]
  4500ac:	lsl	x2, x2, #2
  4500b0:	add	x0, x1, w0, uxtw #2
  4500b4:	mov	w1, #0x0                   	// #0
  4500b8:	bl	41e7a0 <memset@plt>
  4500bc:	mov	w0, #0x8                   	// #8
  4500c0:	b	44fd28 <ASN1_generate_nconf@plt+0x313b8>
  4500c4:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4500c8:	ldr	w19, [sp, #128]
  4500cc:	ldr	x0, [sp, #152]
  4500d0:	str	x1, [sp, #120]
  4500d4:	ldr	x20, [x1, #152]
  4500d8:	bl	41df90 <EVP_CIPHER_nid@plt>
  4500dc:	bl	41a220 <OBJ_nid2ln@plt>
  4500e0:	mov	x2, x0
  4500e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4500e8:	mov	x0, x20
  4500ec:	add	x1, x1, #0xf78
  4500f0:	bl	419740 <BIO_printf@plt>
  4500f4:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  4500f8:	ldr	x0, [sp, #120]
  4500fc:	add	x3, x24, #0x80
  450100:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450104:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450108:	mov	w2, w25
  45010c:	add	x1, x1, #0x1f8
  450110:	ldr	x0, [x0, #152]
  450114:	add	x23, x23, #0x300
  450118:	mov	w19, #0x1                   	// #1
  45011c:	str	x3, [sp, #200]
  450120:	bl	419740 <BIO_printf@plt>
  450124:	ldr	x0, [sp, #120]
  450128:	add	x20, x24, #0x148
  45012c:	ldr	x22, [sp, #200]
  450130:	add	x21, x24, #0x208
  450134:	ldr	x0, [x0, #152]
  450138:	bl	41e7f0 <ERR_print_errors@plt>
  45013c:	ldr	x0, [sp, #184]
  450140:	add	x25, x0, #0x148
  450144:	add	x25, x24, x25
  450148:	ldur	x0, [x22, #-96]
  45014c:	mov	x1, x23
  450150:	mov	w2, #0xd1b                 	// #3355
  450154:	sub	x26, x20, #0x100
  450158:	bl	41b1e0 <CRYPTO_free@plt>
  45015c:	ldur	x0, [x22, #-88]
  450160:	mov	x1, x23
  450164:	mov	w2, #0xd1c                 	// #3356
  450168:	bl	41b1e0 <CRYPTO_free@plt>
  45016c:	nop
  450170:	ldr	x0, [x26], #8
  450174:	bl	41dd00 <RSA_free@plt>
  450178:	cmp	x26, x22
  45017c:	b.ne	450170 <ASN1_generate_nconf@plt+0x31800>  // b.any
  450180:	ldr	x0, [x22]
  450184:	sub	x26, x20, #0xb0
  450188:	bl	41cd80 <DSA_free@plt>
  45018c:	ldr	x0, [x22, #8]
  450190:	bl	41cd80 <DSA_free@plt>
  450194:	ldr	x0, [x22, #16]
  450198:	bl	41cd80 <DSA_free@plt>
  45019c:	nop
  4501a0:	ldr	x0, [x26], #8
  4501a4:	bl	419930 <EC_KEY_free@plt>
  4501a8:	cmp	x20, x26
  4501ac:	b.ne	4501a0 <ASN1_generate_nconf@plt+0x31830>  // b.any
  4501b0:	ldr	x0, [x26], #8
  4501b4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4501b8:	cmp	x26, x21
  4501bc:	b.ne	4501b0 <ASN1_generate_nconf@plt+0x31840>  // b.any
  4501c0:	ldr	x0, [x22, #392]
  4501c4:	add	x20, x20, #0x300
  4501c8:	add	x21, x26, #0x300
  4501cc:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4501d0:	ldr	x0, [x22, #400]
  4501d4:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4501d8:	ldr	x0, [x22, #408]
  4501dc:	mov	x1, x23
  4501e0:	mov	w2, #0xd2d                 	// #3373
  4501e4:	bl	41b1e0 <CRYPTO_free@plt>
  4501e8:	ldr	x0, [x22, #416]
  4501ec:	mov	x1, x23
  4501f0:	mov	w2, #0xd2e                 	// #3374
  4501f4:	add	x22, x22, #0x300
  4501f8:	bl	41b1e0 <CRYPTO_free@plt>
  4501fc:	cmp	x20, x25
  450200:	b.ne	450148 <ASN1_generate_nconf@plt+0x317d8>  // b.any
  450204:	ldr	w0, [sp, #304]
  450208:	cbz	w0, 45022c <ASN1_generate_nconf@plt+0x318bc>
  45020c:	ldr	x21, [sp, #232]
  450210:	ldr	x20, [sp, #256]
  450214:	nop
  450218:	ldr	x0, [x20]
  45021c:	add	x20, x20, #0x300
  450220:	bl	41a860 <ASYNC_WAIT_CTX_free@plt>
  450224:	cmp	x21, x20
  450228:	b.ne	450218 <ASN1_generate_nconf@plt+0x318a8>  // b.any
  45022c:	ldr	w0, [sp, #176]
  450230:	cbz	w0, 44cc88 <ASN1_generate_nconf@plt+0x2e318>
  450234:	bl	41d7d0 <ASYNC_cleanup_thread@plt>
  450238:	b	44cc88 <ASN1_generate_nconf@plt+0x2e318>
  45023c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  450240:	str	x0, [sp, #120]
  450244:	ldr	w19, [sp, #128]
  450248:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45024c:	ldr	x0, [x0, #152]
  450250:	add	x1, x1, #0xf48
  450254:	bl	419740 <BIO_printf@plt>
  450258:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  45025c:	lsl	w0, w27, #2
  450260:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450264:	add	x1, x1, #0xb8
  450268:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45026c:	str	x0, [sp, #200]
  450270:	cmp	w27, #0x0
  450274:	b.le	451960 <ASN1_generate_nconf@plt+0x32ff0>
  450278:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45027c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  450280:	add	x25, sp, #0x738
  450284:	add	x23, x23, #0xe0
  450288:	mov	x20, #0x0                   	// #0
  45028c:	adrp	x28, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  450290:	str	x0, [sp, #120]
  450294:	b	4502c4 <ASN1_generate_nconf@plt+0x31954>
  450298:	ldr	w0, [sp, #1852]
  45029c:	bl	41e250 <close@plt>
  4502a0:	ldr	x1, [sp, #200]
  4502a4:	ldr	w0, [sp, #1848]
  4502a8:	str	w0, [x1, x20, lsl #2]
  4502ac:	mov	w1, w20
  4502b0:	mov	x0, x23
  4502b4:	add	x20, x20, #0x1
  4502b8:	bl	41e1d0 <printf@plt>
  4502bc:	cmp	w27, w20
  4502c0:	b.le	45034c <ASN1_generate_nconf@plt+0x319dc>
  4502c4:	mov	x0, x25
  4502c8:	bl	419b00 <pipe@plt>
  4502cc:	cmn	w0, #0x1
  4502d0:	b.eq	451940 <ASN1_generate_nconf@plt+0x32fd0>  // b.none
  4502d4:	ldr	x0, [x28, #4048]
  4502d8:	ldr	x1, [sp, #120]
  4502dc:	add	x22, x1, #0x98
  4502e0:	bl	41b970 <fflush@plt>
  4502e4:	ldr	x1, [sp, #120]
  4502e8:	mov	x3, #0x0                   	// #0
  4502ec:	mov	x2, #0x0                   	// #0
  4502f0:	ldr	x0, [x1, #152]
  4502f4:	mov	w1, #0xb                   	// #11
  4502f8:	bl	41de90 <BIO_ctrl@plt>
  4502fc:	bl	41c060 <fork@plt>
  450300:	cbnz	w0, 450298 <ASN1_generate_nconf@plt+0x31928>
  450304:	ldr	w0, [sp, #1848]
  450308:	bl	41e250 <close@plt>
  45030c:	mov	w0, #0x1                   	// #1
  450310:	bl	41e250 <close@plt>
  450314:	ldr	w0, [sp, #1852]
  450318:	bl	41b210 <dup@plt>
  45031c:	cmn	w0, #0x1
  450320:	b.eq	4519b0 <ASN1_generate_nconf@plt+0x33040>  // b.none
  450324:	ldr	w0, [sp, #1852]
  450328:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45032c:	add	x20, x20, #0xad0
  450330:	bl	41e250 <close@plt>
  450334:	str	wzr, [x21, #1956]
  450338:	ldr	x0, [sp, #200]
  45033c:	mov	w1, #0x1                   	// #1
  450340:	str	w1, [x20, #1476]
  450344:	bl	41de70 <free@plt>
  450348:	b	44cadc <ASN1_generate_nconf@plt+0x2e16c>
  45034c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  450350:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  450354:	add	x20, x20, #0xad0
  450358:	add	x0, x0, #0x640
  45035c:	add	x28, sp, #0x968
  450360:	str	xzr, [sp, #128]
  450364:	str	x22, [sp, #152]
  450368:	str	x0, [sp, #192]
  45036c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450370:	add	x0, x0, #0x138
  450374:	str	x0, [sp, #160]
  450378:	str	w27, [sp, #208]
  45037c:	str	x24, [sp, #216]
  450380:	str	w19, [sp, #224]
  450384:	stp	d8, d9, [sp, #96]
  450388:	ldr	x2, [sp, #128]
  45038c:	ldr	x1, [sp, #200]
  450390:	mov	w26, w2
  450394:	ldr	w0, [x1, x2, lsl #2]
  450398:	ldr	x1, [sp, #192]
  45039c:	bl	419ca0 <fdopen@plt>
  4503a0:	mov	x25, x0
  4503a4:	mov	x2, x25
  4503a8:	mov	x0, x28
  4503ac:	mov	w1, #0x400                 	// #1024
  4503b0:	bl	419a80 <fgets@plt>
  4503b4:	cbz	x0, 450408 <ASN1_generate_nconf@plt+0x31a98>
  4503b8:	mov	x0, x28
  4503bc:	mov	w1, #0xa                   	// #10
  4503c0:	bl	41d830 <strchr@plt>
  4503c4:	cbz	x0, 4503cc <ASN1_generate_nconf@plt+0x31a5c>
  4503c8:	strb	wzr, [x0]
  4503cc:	ldrb	w0, [sp, #2408]
  4503d0:	cmp	w0, #0x2b
  4503d4:	b.eq	450574 <ASN1_generate_nconf@plt+0x31c04>  // b.none
  4503d8:	ldr	x0, [sp, #152]
  4503dc:	mov	w3, w26
  4503e0:	mov	x2, x28
  4503e4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4503e8:	add	x1, x1, #0x108
  4503ec:	ldr	x0, [x0]
  4503f0:	bl	419740 <BIO_printf@plt>
  4503f4:	mov	x2, x25
  4503f8:	mov	x0, x28
  4503fc:	mov	w1, #0x400                 	// #1024
  450400:	bl	419a80 <fgets@plt>
  450404:	cbnz	x0, 4503b8 <ASN1_generate_nconf@plt+0x31a48>
  450408:	ldr	x1, [sp, #128]
  45040c:	mov	x0, x25
  450410:	add	x1, x1, #0x1
  450414:	str	x1, [sp, #128]
  450418:	mov	x19, x1
  45041c:	bl	41cd70 <fclose@plt>
  450420:	ldr	w0, [sp, #208]
  450424:	cmp	w0, w19
  450428:	b.gt	450388 <ASN1_generate_nconf@plt+0x31a18>
  45042c:	ldr	w19, [sp, #224]
  450430:	ldr	x24, [sp, #216]
  450434:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450438:	ldr	x0, [sp, #200]
  45043c:	bl	41de70 <free@plt>
  450440:	ldr	w0, [x20, #1476]
  450444:	str	w0, [sp, #224]
  450448:	cbz	w0, 4517bc <ASN1_generate_nconf@plt+0x32e4c>
  45044c:	add	x0, sp, #0x1a0
  450450:	str	x0, [sp, #160]
  450454:	add	x0, sp, #0x158
  450458:	str	x0, [sp, #152]
  45045c:	add	x0, sp, #0x200
  450460:	str	x0, [sp, #208]
  450464:	add	x0, sp, #0x260
  450468:	add	x23, x23, #0x300
  45046c:	str	x0, [sp, #216]
  450470:	add	x0, sp, #0x150
  450474:	str	x0, [sp, #128]
  450478:	add	x0, x24, #0x80
  45047c:	str	xzr, [sp, #192]
  450480:	str	x0, [sp, #200]
  450484:	mov	x0, #0x880000000000        	// #149533581377536
  450488:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45048c:	movk	x0, #0x40c3, lsl #48
  450490:	fmov	d8, x0
  450494:	mov	x0, #0x400000000000        	// #70368744177664
  450498:	ldr	w28, [sp, #136]
  45049c:	movk	x0, #0x408f, lsl #48
  4504a0:	add	x27, sp, #0x2c0
  4504a4:	add	x26, x26, #0xde8
  4504a8:	fmov	d9, x0
  4504ac:	mov	x25, #0x1                   	// #1
  4504b0:	b	4504c0 <ASN1_generate_nconf@plt+0x31b50>
  4504b4:	add	x25, x25, #0x1
  4504b8:	cmp	x25, #0x20
  4504bc:	b.eq	451394 <ASN1_generate_nconf@plt+0x32a24>  // b.none
  4504c0:	add	x0, x27, x25, lsl #2
  4504c4:	sub	w22, w25, #0x1
  4504c8:	ldur	w0, [x0, #-4]
  4504cc:	cbz	w0, 4504b4 <ASN1_generate_nconf@plt+0x31b44>
  4504d0:	ldr	w0, [x20, #1476]
  4504d4:	add	x1, x21, x25, lsl #3
  4504d8:	ldr	x1, [x1, #1976]
  4504dc:	cbz	w0, 450d30 <ASN1_generate_nconf@plt+0x323c0>
  4504e0:	mov	x2, x1
  4504e4:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4504e8:	mov	w1, w22
  4504ec:	add	x0, x0, #0x700
  4504f0:	bl	41e1d0 <printf@plt>
  4504f4:	ubfiz	x0, x22, #1, #32
  4504f8:	str	wzr, [x20, #4]
  4504fc:	add	x22, x0, w22, uxtw
  450500:	mov	w0, #0x0                   	// #0
  450504:	lsl	x22, x22, #1
  450508:	add	x0, x22, w0, uxtw
  45050c:	add	x1, x20, #0x5d0
  450510:	ldr	w2, [x20, #1476]
  450514:	ldr	d0, [x1, x0, lsl #3]
  450518:	fcmpe	d0, d8
  45051c:	b.le	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450520:	mov	x0, x26
  450524:	cbz	w2, 45054c <ASN1_generate_nconf@plt+0x31bdc>
  450528:	bl	41e1d0 <printf@plt>
  45052c:	ldr	w0, [x20, #4]
  450530:	add	w0, w0, #0x1
  450534:	str	w0, [x20, #4]
  450538:	cmp	w0, w28
  45053c:	b.cc	450508 <ASN1_generate_nconf@plt+0x31b98>  // b.lo, b.ul, b.last
  450540:	mov	w0, #0xa                   	// #10
  450544:	bl	41a5a0 <putchar@plt>
  450548:	b	4504b4 <ASN1_generate_nconf@plt+0x31b44>
  45054c:	fdiv	d0, d0, d9
  450550:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450554:	add	x0, x0, #0x3b0
  450558:	bl	41e1d0 <printf@plt>
  45055c:	b	45052c <ASN1_generate_nconf@plt+0x31bbc>
  450560:	cmp	w2, #0x0
  450564:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  450568:	add	x0, x0, #0xdd8
  45056c:	csel	x0, x0, x26, eq  // eq = none
  450570:	b	450528 <ASN1_generate_nconf@plt+0x31bb8>
  450574:	ldr	x0, [sp, #160]
  450578:	mov	x1, x28
  45057c:	mov	w2, w26
  450580:	bl	41e1d0 <printf@plt>
  450584:	ldrh	w1, [x28]
  450588:	mov	w0, #0x462b                	// #17963
  45058c:	cmp	w1, w0
  450590:	b.eq	450618 <ASN1_generate_nconf@plt+0x31ca8>  // b.none
  450594:	ldr	w0, [x28]
  450598:	mov	w1, #0x462b                	// #17963
  45059c:	movk	w1, #0x3a32, lsl #16
  4505a0:	cmp	w0, w1
  4505a4:	b.eq	4507b4 <ASN1_generate_nconf@plt+0x31e44>  // b.none
  4505a8:	mov	w1, #0x462b                	// #17963
  4505ac:	movk	w1, #0x3a33, lsl #16
  4505b0:	cmp	w0, w1
  4505b4:	b.eq	450988 <ASN1_generate_nconf@plt+0x32018>  // b.none
  4505b8:	mov	w1, #0x462b                	// #17963
  4505bc:	movk	w1, #0x3a34, lsl #16
  4505c0:	cmp	w0, w1
  4505c4:	b.eq	450b5c <ASN1_generate_nconf@plt+0x321ec>  // b.none
  4505c8:	mov	w1, #0x462b                	// #17963
  4505cc:	movk	w1, #0x3a35, lsl #16
  4505d0:	cmp	w0, w1
  4505d4:	b.eq	450d40 <ASN1_generate_nconf@plt+0x323d0>  // b.none
  4505d8:	mov	w1, #0x462b                	// #17963
  4505dc:	movk	w1, #0x3a36, lsl #16
  4505e0:	cmp	w0, w1
  4505e4:	b.eq	450f70 <ASN1_generate_nconf@plt+0x32600>  // b.none
  4505e8:	ldrh	w1, [x28]
  4505ec:	mov	w0, #0x482b                	// #18475
  4505f0:	cmp	w1, w0
  4505f4:	b.eq	450f60 <ASN1_generate_nconf@plt+0x325f0>  // b.none
  4505f8:	ldr	x0, [sp, #152]
  4505fc:	mov	w3, w26
  450600:	mov	x2, x28
  450604:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450608:	add	x1, x1, #0x188
  45060c:	ldr	x0, [x0]
  450610:	bl	419740 <BIO_printf@plt>
  450614:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450618:	ldrb	w0, [x28, #2]
  45061c:	cmp	w0, #0x3a
  450620:	b.ne	450594 <ASN1_generate_nconf@plt+0x31c24>  // b.any
  450624:	ldrb	w22, [sp, #2411]
  450628:	mov	w19, #0x0                   	// #0
  45062c:	cbz	w22, 450f54 <ASN1_generate_nconf@plt+0x325e4>
  450630:	add	x3, sp, #0x850
  450634:	mov	x2, #0x100                 	// #256
  450638:	mov	x0, x3
  45063c:	mov	w1, #0x0                   	// #0
  450640:	bl	41e7a0 <memset@plt>
  450644:	mov	x3, x0
  450648:	ldrb	w0, [x21, #1952]
  45064c:	mov	w1, #0x1                   	// #1
  450650:	strb	w1, [sp, #2128]
  450654:	add	x2, x21, #0x7a0
  450658:	cbz	w0, 450668 <ASN1_generate_nconf@plt+0x31cf8>
  45065c:	strb	w1, [x3, w0, sxtw]
  450660:	ldrb	w0, [x2, #1]!
  450664:	cbnz	w0, 45065c <ASN1_generate_nconf@plt+0x31cec>
  450668:	ldrb	w0, [x3, w22, sxtw]
  45066c:	add	x23, x28, #0x3
  450670:	cbnz	w0, 450f18 <ASN1_generate_nconf@plt+0x325a8>
  450674:	ldrb	w1, [x23, #1]!
  450678:	ldrb	w0, [x3, w1, sxtw]
  45067c:	cbz	w0, 450674 <ASN1_generate_nconf@plt+0x31d04>
  450680:	add	x0, x28, #0x3
  450684:	cbnz	w1, 450f18 <ASN1_generate_nconf@plt+0x325a8>
  450688:	mov	w2, #0xa                   	// #10
  45068c:	mov	x1, #0x0                   	// #0
  450690:	bl	41d2c0 <strtol@plt>
  450694:	ldrb	w27, [x23]
  450698:	mov	x4, x0
  45069c:	cbz	w27, 4506f8 <ASN1_generate_nconf@plt+0x31d88>
  4506a0:	add	x3, sp, #0x850
  4506a4:	mov	x2, #0x100                 	// #256
  4506a8:	mov	x0, x3
  4506ac:	mov	w1, #0x0                   	// #0
  4506b0:	str	x4, [sp, #168]
  4506b4:	bl	41e7a0 <memset@plt>
  4506b8:	mov	x3, x0
  4506bc:	ldrb	w0, [x21, #1952]
  4506c0:	mov	w1, #0x1                   	// #1
  4506c4:	strb	w1, [sp, #2128]
  4506c8:	add	x2, x21, #0x7a0
  4506cc:	ldr	x4, [sp, #168]
  4506d0:	cbz	w0, 4506e0 <ASN1_generate_nconf@plt+0x31d70>
  4506d4:	strb	w1, [x3, w0, sxtw]
  4506d8:	ldrb	w0, [x2, #1]!
  4506dc:	cbnz	w0, 4506d4 <ASN1_generate_nconf@plt+0x31d64>
  4506e0:	ldrb	w0, [x3, w27, sxtw]
  4506e4:	cbnz	w0, 450f04 <ASN1_generate_nconf@plt+0x32594>
  4506e8:	ldrb	w27, [x23, #1]!
  4506ec:	ldrb	w0, [x3, w27, sxtw]
  4506f0:	cbz	w0, 4506e8 <ASN1_generate_nconf@plt+0x31d78>
  4506f4:	cbnz	w27, 450f04 <ASN1_generate_nconf@plt+0x32594>
  4506f8:	add	x3, x20, #0x5d0
  4506fc:	mov	w0, #0x30                  	// #48
  450700:	add	x22, sp, #0x850
  450704:	mov	w24, #0x1                   	// #1
  450708:	smaddl	x3, w4, w0, x3
  45070c:	mov	w0, w27
  450710:	mov	x27, x3
  450714:	mov	w3, w0
  450718:	str	w3, [sp, #168]
  45071c:	mov	x0, #0x0                   	// #0
  450720:	cbz	w3, 450778 <ASN1_generate_nconf@plt+0x31e08>
  450724:	mov	w1, #0x0                   	// #0
  450728:	mov	x0, x22
  45072c:	mov	x2, #0x100                 	// #256
  450730:	bl	41e7a0 <memset@plt>
  450734:	ldrb	w0, [x21, #1952]
  450738:	add	x1, x21, #0x7a0
  45073c:	strb	w24, [sp, #2128]
  450740:	ldr	w3, [sp, #168]
  450744:	cbz	w0, 450754 <ASN1_generate_nconf@plt+0x31de4>
  450748:	strb	w24, [x22, w0, sxtw]
  45074c:	ldrb	w0, [x1, #1]!
  450750:	cbnz	w0, 450748 <ASN1_generate_nconf@plt+0x31dd8>
  450754:	ldrb	w0, [x22, w3, sxtw]
  450758:	mov	x1, x23
  45075c:	cbnz	w0, 4507a4 <ASN1_generate_nconf@plt+0x31e34>
  450760:	ldrb	w0, [x1, #1]!
  450764:	ldrb	w2, [x22, w0, sxtw]
  450768:	cbz	w2, 450760 <ASN1_generate_nconf@plt+0x31df0>
  45076c:	cbnz	w0, 4507a4 <ASN1_generate_nconf@plt+0x31e34>
  450770:	mov	x0, x23
  450774:	mov	x23, x1
  450778:	mov	x1, #0x0                   	// #0
  45077c:	bl	41a140 <strtod@plt>
  450780:	ldr	d1, [x27]
  450784:	add	w19, w19, #0x1
  450788:	ldr	w0, [sp, #136]
  45078c:	fadd	d1, d1, d0
  450790:	cmp	w0, w19
  450794:	str	d1, [x27], #8
  450798:	b.le	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  45079c:	ldrb	w3, [x23]
  4507a0:	b	450718 <ASN1_generate_nconf@plt+0x31da8>
  4507a4:	strb	wzr, [x1], #1
  4507a8:	mov	x0, x23
  4507ac:	mov	x23, x1
  4507b0:	b	450778 <ASN1_generate_nconf@plt+0x31e08>
  4507b4:	ldrb	w19, [sp, #2412]
  4507b8:	cbz	w19, 450ea4 <ASN1_generate_nconf@plt+0x32534>
  4507bc:	add	x3, sp, #0x850
  4507c0:	mov	x2, #0x100                 	// #256
  4507c4:	mov	x0, x3
  4507c8:	mov	w1, #0x0                   	// #0
  4507cc:	bl	41e7a0 <memset@plt>
  4507d0:	mov	x3, x0
  4507d4:	ldrb	w0, [x21, #1952]
  4507d8:	mov	w2, #0x1                   	// #1
  4507dc:	strb	w2, [sp, #2128]
  4507e0:	add	x1, x21, #0x7a0
  4507e4:	cbz	w0, 4507f4 <ASN1_generate_nconf@plt+0x31e84>
  4507e8:	strb	w2, [x3, w0, sxtw]
  4507ec:	ldrb	w0, [x1, #1]!
  4507f0:	cbnz	w0, 4507e8 <ASN1_generate_nconf@plt+0x31e78>
  4507f4:	ldrb	w0, [x3, w19, sxtw]
  4507f8:	add	x19, x28, #0x4
  4507fc:	cbnz	w0, 450e98 <ASN1_generate_nconf@plt+0x32528>
  450800:	ldrb	w1, [x19, #1]!
  450804:	ldrb	w0, [x3, w1, sxtw]
  450808:	cbz	w0, 450800 <ASN1_generate_nconf@plt+0x31e90>
  45080c:	add	x0, x28, #0x4
  450810:	cbnz	w1, 450e98 <ASN1_generate_nconf@plt+0x32528>
  450814:	mov	w2, #0xa                   	// #10
  450818:	mov	x1, #0x0                   	// #0
  45081c:	bl	41d2c0 <strtol@plt>
  450820:	ldrb	w23, [x19]
  450824:	mov	x22, x0
  450828:	cbz	w23, 45087c <ASN1_generate_nconf@plt+0x31f0c>
  45082c:	add	x3, sp, #0x850
  450830:	mov	x2, #0x100                 	// #256
  450834:	mov	x0, x3
  450838:	mov	w1, #0x0                   	// #0
  45083c:	bl	41e7a0 <memset@plt>
  450840:	mov	x3, x0
  450844:	ldrb	w0, [x21, #1952]
  450848:	mov	w2, #0x1                   	// #1
  45084c:	strb	w2, [sp, #2128]
  450850:	add	x1, x21, #0x7a0
  450854:	cbz	w0, 450864 <ASN1_generate_nconf@plt+0x31ef4>
  450858:	strb	w2, [x3, w0, sxtw]
  45085c:	ldrb	w0, [x1, #1]!
  450860:	cbnz	w0, 450858 <ASN1_generate_nconf@plt+0x31ee8>
  450864:	ldrb	w0, [x3, w23, sxtw]
  450868:	cbnz	w0, 450884 <ASN1_generate_nconf@plt+0x31f14>
  45086c:	ldrb	w0, [x19, #1]!
  450870:	ldrb	w1, [x3, w0, sxtw]
  450874:	cbz	w1, 45086c <ASN1_generate_nconf@plt+0x31efc>
  450878:	cbnz	w0, 450884 <ASN1_generate_nconf@plt+0x31f14>
  45087c:	mov	x23, #0x0                   	// #0
  450880:	b	4508e4 <ASN1_generate_nconf@plt+0x31f74>
  450884:	mov	x23, x19
  450888:	strb	wzr, [x23], #1
  45088c:	ldrb	w19, [x19, #1]
  450890:	cbz	w19, 451370 <ASN1_generate_nconf@plt+0x32a00>
  450894:	mov	x0, x3
  450898:	mov	x2, #0x100                 	// #256
  45089c:	mov	w1, #0x0                   	// #0
  4508a0:	bl	41e7a0 <memset@plt>
  4508a4:	mov	x3, x0
  4508a8:	ldrb	w0, [x21, #1952]
  4508ac:	mov	w2, #0x1                   	// #1
  4508b0:	strb	w2, [sp, #2128]
  4508b4:	add	x1, x21, #0x7a0
  4508b8:	cbz	w0, 4508c8 <ASN1_generate_nconf@plt+0x31f58>
  4508bc:	strb	w2, [x3, w0, sxtw]
  4508c0:	ldrb	w0, [x1, #1]!
  4508c4:	cbnz	w0, 4508bc <ASN1_generate_nconf@plt+0x31f4c>
  4508c8:	ldrb	w0, [x3, w19, sxtw]
  4508cc:	mov	x19, x23
  4508d0:	cbnz	w0, 450ec0 <ASN1_generate_nconf@plt+0x32550>
  4508d4:	ldrb	w0, [x19, #1]!
  4508d8:	ldrb	w1, [x3, w0, sxtw]
  4508dc:	cbz	w1, 4508d4 <ASN1_generate_nconf@plt+0x31f64>
  4508e0:	cbnz	w0, 450ec0 <ASN1_generate_nconf@plt+0x32550>
  4508e4:	mov	x0, x23
  4508e8:	mov	x1, #0x0                   	// #0
  4508ec:	bl	41a140 <strtod@plt>
  4508f0:	ldrb	w23, [x19]
  4508f4:	sbfiz	x0, x22, #4, #32
  4508f8:	add	x1, x20, #0xba0
  4508fc:	sxtw	x22, w22
  450900:	ldr	d1, [x1, x0]
  450904:	fadd	d1, d1, d0
  450908:	str	d1, [x1, x0]
  45090c:	cbz	w23, 450eb8 <ASN1_generate_nconf@plt+0x32548>
  450910:	add	x3, sp, #0x850
  450914:	mov	x2, #0x100                 	// #256
  450918:	mov	x0, x3
  45091c:	mov	w1, #0x0                   	// #0
  450920:	bl	41e7a0 <memset@plt>
  450924:	mov	x3, x0
  450928:	ldrb	w0, [x21, #1952]
  45092c:	mov	w2, #0x1                   	// #1
  450930:	strb	w2, [sp, #2128]
  450934:	add	x1, x21, #0x7a0
  450938:	cbz	w0, 450948 <ASN1_generate_nconf@plt+0x31fd8>
  45093c:	strb	w2, [x3, w0, sxtw]
  450940:	ldrb	w0, [x1, #1]!
  450944:	cbnz	w0, 45093c <ASN1_generate_nconf@plt+0x31fcc>
  450948:	ldrb	w1, [x3, w23, sxtw]
  45094c:	mov	x0, x19
  450950:	cbnz	w1, 450eb0 <ASN1_generate_nconf@plt+0x32540>
  450954:	ldrb	w1, [x0, #1]!
  450958:	ldrb	w2, [x3, w1, sxtw]
  45095c:	cbz	w2, 450954 <ASN1_generate_nconf@plt+0x31fe4>
  450960:	cbnz	w1, 450eb0 <ASN1_generate_nconf@plt+0x32540>
  450964:	mov	x0, x19
  450968:	mov	x1, #0x0                   	// #0
  45096c:	bl	41a140 <strtod@plt>
  450970:	add	x0, x20, #0xba0
  450974:	add	x22, x0, x22, lsl #4
  450978:	ldr	d1, [x22, #8]
  45097c:	fadd	d1, d1, d0
  450980:	str	d1, [x22, #8]
  450984:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450988:	ldrb	w19, [sp, #2412]
  45098c:	cbz	w19, 450ee0 <ASN1_generate_nconf@plt+0x32570>
  450990:	add	x3, sp, #0x850
  450994:	mov	x2, #0x100                 	// #256
  450998:	mov	x0, x3
  45099c:	mov	w1, #0x0                   	// #0
  4509a0:	bl	41e7a0 <memset@plt>
  4509a4:	mov	x3, x0
  4509a8:	ldrb	w0, [x21, #1952]
  4509ac:	mov	w1, #0x1                   	// #1
  4509b0:	strb	w1, [sp, #2128]
  4509b4:	add	x2, x21, #0x7a0
  4509b8:	cbz	w0, 4509c8 <ASN1_generate_nconf@plt+0x32058>
  4509bc:	strb	w1, [x3, w0, sxtw]
  4509c0:	ldrb	w0, [x2, #1]!
  4509c4:	cbnz	w0, 4509bc <ASN1_generate_nconf@plt+0x3204c>
  4509c8:	ldrb	w0, [x3, w19, sxtw]
  4509cc:	add	x19, x28, #0x4
  4509d0:	cbnz	w0, 450ed4 <ASN1_generate_nconf@plt+0x32564>
  4509d4:	ldrb	w1, [x19, #1]!
  4509d8:	ldrb	w0, [x3, w1, sxtw]
  4509dc:	cbz	w0, 4509d4 <ASN1_generate_nconf@plt+0x32064>
  4509e0:	add	x0, x28, #0x4
  4509e4:	cbnz	w1, 450ed4 <ASN1_generate_nconf@plt+0x32564>
  4509e8:	mov	w2, #0xa                   	// #10
  4509ec:	mov	x1, #0x0                   	// #0
  4509f0:	bl	41d2c0 <strtol@plt>
  4509f4:	ldrb	w23, [x19]
  4509f8:	mov	x22, x0
  4509fc:	cbz	w23, 450a50 <ASN1_generate_nconf@plt+0x320e0>
  450a00:	add	x3, sp, #0x850
  450a04:	mov	x2, #0x100                 	// #256
  450a08:	mov	x0, x3
  450a0c:	mov	w1, #0x0                   	// #0
  450a10:	bl	41e7a0 <memset@plt>
  450a14:	mov	x3, x0
  450a18:	ldrb	w0, [x21, #1952]
  450a1c:	mov	w1, #0x1                   	// #1
  450a20:	strb	w1, [sp, #2128]
  450a24:	add	x2, x21, #0x7a0
  450a28:	cbz	w0, 450a38 <ASN1_generate_nconf@plt+0x320c8>
  450a2c:	strb	w1, [x3, w0, sxtw]
  450a30:	ldrb	w0, [x2, #1]!
  450a34:	cbnz	w0, 450a2c <ASN1_generate_nconf@plt+0x320bc>
  450a38:	ldrb	w0, [x3, w23, sxtw]
  450a3c:	cbnz	w0, 450a58 <ASN1_generate_nconf@plt+0x320e8>
  450a40:	ldrb	w0, [x19, #1]!
  450a44:	ldrb	w1, [x3, w0, sxtw]
  450a48:	cbz	w1, 450a40 <ASN1_generate_nconf@plt+0x320d0>
  450a4c:	cbnz	w0, 450a58 <ASN1_generate_nconf@plt+0x320e8>
  450a50:	mov	x23, #0x0                   	// #0
  450a54:	b	450ab8 <ASN1_generate_nconf@plt+0x32148>
  450a58:	mov	x23, x19
  450a5c:	strb	wzr, [x23], #1
  450a60:	ldrb	w19, [x19, #1]
  450a64:	cbz	w19, 451388 <ASN1_generate_nconf@plt+0x32a18>
  450a68:	mov	x0, x3
  450a6c:	mov	x2, #0x100                 	// #256
  450a70:	mov	w1, #0x0                   	// #0
  450a74:	bl	41e7a0 <memset@plt>
  450a78:	mov	x3, x0
  450a7c:	ldrb	w0, [x21, #1952]
  450a80:	mov	w1, #0x1                   	// #1
  450a84:	strb	w1, [sp, #2128]
  450a88:	add	x2, x21, #0x7a0
  450a8c:	cbz	w0, 450a9c <ASN1_generate_nconf@plt+0x3212c>
  450a90:	strb	w1, [x3, w0, sxtw]
  450a94:	ldrb	w0, [x2, #1]!
  450a98:	cbnz	w0, 450a90 <ASN1_generate_nconf@plt+0x32120>
  450a9c:	ldrb	w0, [x3, w19, sxtw]
  450aa0:	mov	x19, x23
  450aa4:	cbnz	w0, 450f4c <ASN1_generate_nconf@plt+0x325dc>
  450aa8:	ldrb	w0, [x19, #1]!
  450aac:	ldrb	w1, [x3, w0, sxtw]
  450ab0:	cbz	w1, 450aa8 <ASN1_generate_nconf@plt+0x32138>
  450ab4:	cbnz	w0, 450f4c <ASN1_generate_nconf@plt+0x325dc>
  450ab8:	mov	x0, x23
  450abc:	mov	x1, #0x0                   	// #0
  450ac0:	bl	41a140 <strtod@plt>
  450ac4:	ldrb	w23, [x19]
  450ac8:	sbfiz	x0, x22, #4, #32
  450acc:	add	x1, x20, #0xc10
  450ad0:	sxtw	x22, w22
  450ad4:	ldr	d1, [x1, x0]
  450ad8:	fadd	d1, d1, d0
  450adc:	str	d1, [x1, x0]
  450ae0:	cbz	w23, 450f44 <ASN1_generate_nconf@plt+0x325d4>
  450ae4:	add	x3, sp, #0x850
  450ae8:	mov	x2, #0x100                 	// #256
  450aec:	mov	x0, x3
  450af0:	mov	w1, #0x0                   	// #0
  450af4:	bl	41e7a0 <memset@plt>
  450af8:	mov	x3, x0
  450afc:	ldrb	w0, [x21, #1952]
  450b00:	mov	w1, #0x1                   	// #1
  450b04:	strb	w1, [sp, #2128]
  450b08:	add	x2, x21, #0x7a0
  450b0c:	cbz	w0, 450b1c <ASN1_generate_nconf@plt+0x321ac>
  450b10:	strb	w1, [x3, w0, sxtw]
  450b14:	ldrb	w0, [x2, #1]!
  450b18:	cbnz	w0, 450b10 <ASN1_generate_nconf@plt+0x321a0>
  450b1c:	ldrb	w1, [x3, w23, sxtw]
  450b20:	mov	x0, x19
  450b24:	cbnz	w1, 450f3c <ASN1_generate_nconf@plt+0x325cc>
  450b28:	ldrb	w1, [x0, #1]!
  450b2c:	ldrb	w2, [x3, w1, sxtw]
  450b30:	cbz	w2, 450b28 <ASN1_generate_nconf@plt+0x321b8>
  450b34:	cbnz	w1, 450f3c <ASN1_generate_nconf@plt+0x325cc>
  450b38:	mov	x0, x19
  450b3c:	mov	x1, #0x0                   	// #0
  450b40:	bl	41a140 <strtod@plt>
  450b44:	add	x0, x20, #0xc10
  450b48:	add	x22, x0, x22, lsl #4
  450b4c:	ldr	d1, [x22, #8]
  450b50:	fadd	d1, d1, d0
  450b54:	str	d1, [x22, #8]
  450b58:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450b5c:	ldrb	w19, [sp, #2412]
  450b60:	cbz	w19, 450ef8 <ASN1_generate_nconf@plt+0x32588>
  450b64:	add	x3, sp, #0x850
  450b68:	mov	x2, #0x100                 	// #256
  450b6c:	mov	x0, x3
  450b70:	mov	w1, #0x0                   	// #0
  450b74:	bl	41e7a0 <memset@plt>
  450b78:	mov	x3, x0
  450b7c:	ldrb	w0, [x21, #1952]
  450b80:	mov	w1, #0x1                   	// #1
  450b84:	strb	w1, [sp, #2128]
  450b88:	add	x2, x21, #0x7a0
  450b8c:	cbz	w0, 450b9c <ASN1_generate_nconf@plt+0x3222c>
  450b90:	strb	w1, [x3, w0, sxtw]
  450b94:	ldrb	w0, [x2, #1]!
  450b98:	cbnz	w0, 450b90 <ASN1_generate_nconf@plt+0x32220>
  450b9c:	ldrb	w0, [x3, w19, sxtw]
  450ba0:	add	x19, x28, #0x4
  450ba4:	cbnz	w0, 451144 <ASN1_generate_nconf@plt+0x327d4>
  450ba8:	ldrb	w1, [x19, #1]!
  450bac:	ldrb	w0, [x3, w1, sxtw]
  450bb0:	cbz	w0, 450ba8 <ASN1_generate_nconf@plt+0x32238>
  450bb4:	add	x0, x28, #0x4
  450bb8:	cbnz	w1, 451144 <ASN1_generate_nconf@plt+0x327d4>
  450bbc:	mov	w2, #0xa                   	// #10
  450bc0:	mov	x1, #0x0                   	// #0
  450bc4:	bl	41d2c0 <strtol@plt>
  450bc8:	ldrb	w22, [x19]
  450bcc:	mov	x23, x0
  450bd0:	cbz	w22, 450c24 <ASN1_generate_nconf@plt+0x322b4>
  450bd4:	add	x3, sp, #0x850
  450bd8:	mov	x2, #0x100                 	// #256
  450bdc:	mov	x0, x3
  450be0:	mov	w1, #0x0                   	// #0
  450be4:	bl	41e7a0 <memset@plt>
  450be8:	mov	x3, x0
  450bec:	ldrb	w0, [x21, #1952]
  450bf0:	mov	w1, #0x1                   	// #1
  450bf4:	strb	w1, [sp, #2128]
  450bf8:	add	x2, x21, #0x7a0
  450bfc:	cbz	w0, 450c0c <ASN1_generate_nconf@plt+0x3229c>
  450c00:	strb	w1, [x3, w0, sxtw]
  450c04:	ldrb	w0, [x2, #1]!
  450c08:	cbnz	w0, 450c00 <ASN1_generate_nconf@plt+0x32290>
  450c0c:	ldrb	w0, [x3, w22, sxtw]
  450c10:	cbnz	w0, 450c2c <ASN1_generate_nconf@plt+0x322bc>
  450c14:	ldrb	w0, [x19, #1]!
  450c18:	ldrb	w1, [x3, w0, sxtw]
  450c1c:	cbz	w1, 450c14 <ASN1_generate_nconf@plt+0x322a4>
  450c20:	cbnz	w0, 450c2c <ASN1_generate_nconf@plt+0x322bc>
  450c24:	mov	x22, #0x0                   	// #0
  450c28:	b	450c8c <ASN1_generate_nconf@plt+0x3231c>
  450c2c:	mov	x22, x19
  450c30:	strb	wzr, [x22], #1
  450c34:	ldrb	w19, [x19, #1]
  450c38:	cbz	w19, 45137c <ASN1_generate_nconf@plt+0x32a0c>
  450c3c:	mov	x0, x3
  450c40:	mov	x2, #0x100                 	// #256
  450c44:	mov	w1, #0x0                   	// #0
  450c48:	bl	41e7a0 <memset@plt>
  450c4c:	mov	x3, x0
  450c50:	ldrb	w0, [x21, #1952]
  450c54:	mov	w1, #0x1                   	// #1
  450c58:	strb	w1, [sp, #2128]
  450c5c:	add	x2, x21, #0x7a0
  450c60:	cbz	w0, 450c70 <ASN1_generate_nconf@plt+0x32300>
  450c64:	strb	w1, [x3, w0, sxtw]
  450c68:	ldrb	w0, [x2, #1]!
  450c6c:	cbnz	w0, 450c64 <ASN1_generate_nconf@plt+0x322f4>
  450c70:	ldrb	w0, [x3, w19, sxtw]
  450c74:	mov	x19, x22
  450c78:	cbnz	w0, 450f34 <ASN1_generate_nconf@plt+0x325c4>
  450c7c:	ldrb	w0, [x19, #1]!
  450c80:	ldrb	w1, [x3, w0, sxtw]
  450c84:	cbz	w1, 450c7c <ASN1_generate_nconf@plt+0x3230c>
  450c88:	cbnz	w0, 450f34 <ASN1_generate_nconf@plt+0x325c4>
  450c8c:	mov	x0, x22
  450c90:	mov	x1, #0x0                   	// #0
  450c94:	bl	41a140 <strtod@plt>
  450c98:	ldrb	w22, [x19]
  450c9c:	sbfiz	x0, x23, #4, #32
  450ca0:	add	x1, x20, #0xc40
  450ca4:	sxtw	x23, w23
  450ca8:	ldr	d1, [x1, x0]
  450cac:	fadd	d1, d1, d0
  450cb0:	str	d1, [x1, x0]
  450cb4:	cbz	w22, 450f2c <ASN1_generate_nconf@plt+0x325bc>
  450cb8:	add	x3, sp, #0x850
  450cbc:	mov	x2, #0x100                 	// #256
  450cc0:	mov	x0, x3
  450cc4:	mov	w1, #0x0                   	// #0
  450cc8:	bl	41e7a0 <memset@plt>
  450ccc:	mov	x3, x0
  450cd0:	ldrb	w0, [x21, #1952]
  450cd4:	mov	w1, #0x1                   	// #1
  450cd8:	strb	w1, [sp, #2128]
  450cdc:	add	x2, x21, #0x7a0
  450ce0:	cbz	w0, 450cf0 <ASN1_generate_nconf@plt+0x32380>
  450ce4:	strb	w1, [x3, w0, sxtw]
  450ce8:	ldrb	w0, [x2, #1]!
  450cec:	cbnz	w0, 450ce4 <ASN1_generate_nconf@plt+0x32374>
  450cf0:	ldrb	w1, [x3, w22, sxtw]
  450cf4:	mov	x0, x19
  450cf8:	cbnz	w1, 450f24 <ASN1_generate_nconf@plt+0x325b4>
  450cfc:	ldrb	w1, [x0, #1]!
  450d00:	ldrb	w2, [x3, w1, sxtw]
  450d04:	cbz	w2, 450cfc <ASN1_generate_nconf@plt+0x3238c>
  450d08:	cbnz	w1, 450f24 <ASN1_generate_nconf@plt+0x325b4>
  450d0c:	mov	x0, x19
  450d10:	mov	x1, #0x0                   	// #0
  450d14:	bl	41a140 <strtod@plt>
  450d18:	add	x0, x20, #0xc40
  450d1c:	add	x0, x0, x23, lsl #4
  450d20:	ldr	d1, [x0, #8]
  450d24:	fadd	d1, d1, d0
  450d28:	str	d1, [x0, #8]
  450d2c:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450d30:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  450d34:	add	x0, x0, #0x710
  450d38:	bl	41e1d0 <printf@plt>
  450d3c:	b	4504f4 <ASN1_generate_nconf@plt+0x31b84>
  450d40:	ldrb	w19, [sp, #2412]
  450d44:	cbz	w19, 450eec <ASN1_generate_nconf@plt+0x3257c>
  450d48:	add	x3, sp, #0x850
  450d4c:	mov	x2, #0x100                 	// #256
  450d50:	mov	x0, x3
  450d54:	mov	w1, #0x0                   	// #0
  450d58:	bl	41e7a0 <memset@plt>
  450d5c:	mov	x3, x0
  450d60:	ldrb	w0, [x21, #1952]
  450d64:	mov	w1, #0x1                   	// #1
  450d68:	strb	w1, [sp, #2128]
  450d6c:	add	x2, x21, #0x7a0
  450d70:	cbz	w0, 450d80 <ASN1_generate_nconf@plt+0x32410>
  450d74:	strb	w1, [x3, w0, sxtw]
  450d78:	ldrb	w0, [x2, #1]!
  450d7c:	cbnz	w0, 450d74 <ASN1_generate_nconf@plt+0x32404>
  450d80:	ldrb	w0, [x3, w19, sxtw]
  450d84:	add	x19, x28, #0x4
  450d88:	cbnz	w0, 450ec8 <ASN1_generate_nconf@plt+0x32558>
  450d8c:	ldrb	w1, [x19, #1]!
  450d90:	ldrb	w0, [x3, w1, sxtw]
  450d94:	cbz	w0, 450d8c <ASN1_generate_nconf@plt+0x3241c>
  450d98:	add	x0, x28, #0x4
  450d9c:	cbnz	w1, 450ec8 <ASN1_generate_nconf@plt+0x32558>
  450da0:	mov	w2, #0xa                   	// #10
  450da4:	mov	x1, #0x0                   	// #0
  450da8:	bl	41d2c0 <strtol@plt>
  450dac:	ldrb	w22, [x19]
  450db0:	mov	x23, x0
  450db4:	cbz	w22, 450e08 <ASN1_generate_nconf@plt+0x32498>
  450db8:	add	x3, sp, #0x850
  450dbc:	mov	x2, #0x100                 	// #256
  450dc0:	mov	x0, x3
  450dc4:	mov	w1, #0x0                   	// #0
  450dc8:	bl	41e7a0 <memset@plt>
  450dcc:	mov	x3, x0
  450dd0:	ldrb	w0, [x21, #1952]
  450dd4:	mov	w1, #0x1                   	// #1
  450dd8:	strb	w1, [sp, #2128]
  450ddc:	add	x2, x21, #0x7a0
  450de0:	cbz	w0, 450df0 <ASN1_generate_nconf@plt+0x32480>
  450de4:	strb	w1, [x3, w0, sxtw]
  450de8:	ldrb	w0, [x2, #1]!
  450dec:	cbnz	w0, 450de4 <ASN1_generate_nconf@plt+0x32474>
  450df0:	ldrb	w0, [x3, w22, sxtw]
  450df4:	cbnz	w0, 450e30 <ASN1_generate_nconf@plt+0x324c0>
  450df8:	ldrb	w0, [x19, #1]!
  450dfc:	ldrb	w1, [x3, w0, sxtw]
  450e00:	cbz	w1, 450df8 <ASN1_generate_nconf@plt+0x32488>
  450e04:	cbnz	w0, 450e30 <ASN1_generate_nconf@plt+0x324c0>
  450e08:	mov	x22, #0x0                   	// #0
  450e0c:	mov	x0, x22
  450e10:	mov	x1, #0x0                   	// #0
  450e14:	bl	41a140 <strtod@plt>
  450e18:	sxtw	x23, w23
  450e1c:	add	x0, x20, #0xda0
  450e20:	ldr	d1, [x0, x23, lsl #3]
  450e24:	fadd	d1, d1, d0
  450e28:	str	d1, [x0, x23, lsl #3]
  450e2c:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450e30:	mov	x22, x19
  450e34:	strb	wzr, [x22], #1
  450e38:	ldrb	w19, [x19, #1]
  450e3c:	cbz	w19, 450e08 <ASN1_generate_nconf@plt+0x32498>
  450e40:	mov	x0, x3
  450e44:	mov	x2, #0x100                 	// #256
  450e48:	mov	w1, #0x0                   	// #0
  450e4c:	bl	41e7a0 <memset@plt>
  450e50:	mov	x3, x0
  450e54:	ldrb	w0, [x21, #1952]
  450e58:	mov	w1, #0x1                   	// #1
  450e5c:	strb	w1, [sp, #2128]
  450e60:	add	x2, x21, #0x7a0
  450e64:	cbz	w0, 450e74 <ASN1_generate_nconf@plt+0x32504>
  450e68:	strb	w1, [x3, w0, sxtw]
  450e6c:	ldrb	w0, [x2, #1]!
  450e70:	cbnz	w0, 450e68 <ASN1_generate_nconf@plt+0x324f8>
  450e74:	ldrb	w1, [x3, w19, sxtw]
  450e78:	mov	x0, x22
  450e7c:	cbnz	w1, 450e90 <ASN1_generate_nconf@plt+0x32520>
  450e80:	ldrb	w1, [x0, #1]!
  450e84:	ldrb	w2, [x3, w1, sxtw]
  450e88:	cbz	w2, 450e80 <ASN1_generate_nconf@plt+0x32510>
  450e8c:	cbz	w1, 450e0c <ASN1_generate_nconf@plt+0x3249c>
  450e90:	strb	wzr, [x0]
  450e94:	b	450e0c <ASN1_generate_nconf@plt+0x3249c>
  450e98:	add	x0, x28, #0x4
  450e9c:	strb	wzr, [x19], #1
  450ea0:	b	450814 <ASN1_generate_nconf@plt+0x31ea4>
  450ea4:	add	x19, x28, #0x4
  450ea8:	mov	x0, #0x0                   	// #0
  450eac:	b	450814 <ASN1_generate_nconf@plt+0x31ea4>
  450eb0:	strb	wzr, [x0]
  450eb4:	b	450964 <ASN1_generate_nconf@plt+0x31ff4>
  450eb8:	mov	x19, #0x0                   	// #0
  450ebc:	b	450964 <ASN1_generate_nconf@plt+0x31ff4>
  450ec0:	strb	wzr, [x19], #1
  450ec4:	b	4508e4 <ASN1_generate_nconf@plt+0x31f74>
  450ec8:	add	x0, x28, #0x4
  450ecc:	strb	wzr, [x19], #1
  450ed0:	b	450da0 <ASN1_generate_nconf@plt+0x32430>
  450ed4:	add	x0, x28, #0x4
  450ed8:	strb	wzr, [x19], #1
  450edc:	b	4509e8 <ASN1_generate_nconf@plt+0x32078>
  450ee0:	add	x19, x28, #0x4
  450ee4:	mov	x0, #0x0                   	// #0
  450ee8:	b	4509e8 <ASN1_generate_nconf@plt+0x32078>
  450eec:	add	x19, x28, #0x4
  450ef0:	mov	x0, #0x0                   	// #0
  450ef4:	b	450da0 <ASN1_generate_nconf@plt+0x32430>
  450ef8:	add	x19, x28, #0x4
  450efc:	mov	x0, #0x0                   	// #0
  450f00:	b	450bbc <ASN1_generate_nconf@plt+0x3224c>
  450f04:	mov	x0, x23
  450f08:	strb	wzr, [x0], #1
  450f0c:	ldrb	w27, [x23, #1]
  450f10:	mov	x23, x0
  450f14:	b	4506f8 <ASN1_generate_nconf@plt+0x31d88>
  450f18:	add	x0, x28, #0x3
  450f1c:	strb	wzr, [x23], #1
  450f20:	b	450688 <ASN1_generate_nconf@plt+0x31d18>
  450f24:	strb	wzr, [x0]
  450f28:	b	450d0c <ASN1_generate_nconf@plt+0x3239c>
  450f2c:	mov	x19, #0x0                   	// #0
  450f30:	b	450d0c <ASN1_generate_nconf@plt+0x3239c>
  450f34:	strb	wzr, [x19], #1
  450f38:	b	450c8c <ASN1_generate_nconf@plt+0x3231c>
  450f3c:	strb	wzr, [x0]
  450f40:	b	450b38 <ASN1_generate_nconf@plt+0x321c8>
  450f44:	mov	x19, #0x0                   	// #0
  450f48:	b	450b38 <ASN1_generate_nconf@plt+0x321c8>
  450f4c:	strb	wzr, [x19], #1
  450f50:	b	450ab8 <ASN1_generate_nconf@plt+0x32148>
  450f54:	add	x23, x28, #0x3
  450f58:	mov	x0, #0x0                   	// #0
  450f5c:	b	450688 <ASN1_generate_nconf@plt+0x31d18>
  450f60:	ldrb	w0, [x28, #2]
  450f64:	cmp	w0, #0x3a
  450f68:	b.ne	4505f8 <ASN1_generate_nconf@plt+0x31c88>  // b.any
  450f6c:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  450f70:	ldrb	w19, [sp, #2412]
  450f74:	cbz	w19, 451364 <ASN1_generate_nconf@plt+0x329f4>
  450f78:	add	x3, sp, #0x850
  450f7c:	mov	x2, #0x100                 	// #256
  450f80:	mov	x0, x3
  450f84:	mov	w1, #0x0                   	// #0
  450f88:	bl	41e7a0 <memset@plt>
  450f8c:	mov	x3, x0
  450f90:	ldrb	w0, [x21, #1952]
  450f94:	mov	w1, #0x1                   	// #1
  450f98:	strb	w1, [sp, #2128]
  450f9c:	add	x2, x21, #0x7a0
  450fa0:	cbz	w0, 450fb0 <ASN1_generate_nconf@plt+0x32640>
  450fa4:	strb	w1, [x3, w0, sxtw]
  450fa8:	ldrb	w0, [x2, #1]!
  450fac:	cbnz	w0, 450fa4 <ASN1_generate_nconf@plt+0x32634>
  450fb0:	ldrb	w0, [x3, w19, sxtw]
  450fb4:	add	x19, x28, #0x4
  450fb8:	cbnz	w0, 451358 <ASN1_generate_nconf@plt+0x329e8>
  450fbc:	ldrb	w1, [x19, #1]!
  450fc0:	ldrb	w0, [x3, w1, sxtw]
  450fc4:	cbz	w0, 450fbc <ASN1_generate_nconf@plt+0x3264c>
  450fc8:	add	x0, x28, #0x4
  450fcc:	cbnz	w1, 451358 <ASN1_generate_nconf@plt+0x329e8>
  450fd0:	mov	w2, #0xa                   	// #10
  450fd4:	mov	x1, #0x0                   	// #0
  450fd8:	bl	41d2c0 <strtol@plt>
  450fdc:	ldrb	w22, [x19]
  450fe0:	mov	x23, x0
  450fe4:	cbz	w22, 451038 <ASN1_generate_nconf@plt+0x326c8>
  450fe8:	add	x3, sp, #0x850
  450fec:	mov	x2, #0x100                 	// #256
  450ff0:	mov	x0, x3
  450ff4:	mov	w1, #0x0                   	// #0
  450ff8:	bl	41e7a0 <memset@plt>
  450ffc:	mov	x3, x0
  451000:	ldrb	w0, [x21, #1952]
  451004:	mov	w1, #0x1                   	// #1
  451008:	strb	w1, [sp, #2128]
  45100c:	add	x2, x21, #0x7a0
  451010:	cbz	w0, 451020 <ASN1_generate_nconf@plt+0x326b0>
  451014:	strb	w1, [x3, w0, sxtw]
  451018:	ldrb	w0, [x2, #1]!
  45101c:	cbnz	w0, 451014 <ASN1_generate_nconf@plt+0x326a4>
  451020:	ldrb	w0, [x3, w22, sxtw]
  451024:	cbnz	w0, 451040 <ASN1_generate_nconf@plt+0x326d0>
  451028:	ldrb	w0, [x19, #1]!
  45102c:	ldrb	w1, [x3, w0, sxtw]
  451030:	cbz	w1, 451028 <ASN1_generate_nconf@plt+0x326b8>
  451034:	cbnz	w0, 451040 <ASN1_generate_nconf@plt+0x326d0>
  451038:	mov	x22, #0x0                   	// #0
  45103c:	b	4510a0 <ASN1_generate_nconf@plt+0x32730>
  451040:	mov	x22, x19
  451044:	strb	wzr, [x22], #1
  451048:	ldrb	w19, [x19, #1]
  45104c:	cbz	w19, 45134c <ASN1_generate_nconf@plt+0x329dc>
  451050:	mov	x0, x3
  451054:	mov	x2, #0x100                 	// #256
  451058:	mov	w1, #0x0                   	// #0
  45105c:	bl	41e7a0 <memset@plt>
  451060:	mov	x3, x0
  451064:	ldrb	w0, [x21, #1952]
  451068:	mov	w1, #0x1                   	// #1
  45106c:	strb	w1, [sp, #2128]
  451070:	add	x2, x21, #0x7a0
  451074:	cbz	w0, 451084 <ASN1_generate_nconf@plt+0x32714>
  451078:	strb	w1, [x3, w0, sxtw]
  45107c:	ldrb	w0, [x2, #1]!
  451080:	cbnz	w0, 451078 <ASN1_generate_nconf@plt+0x32708>
  451084:	ldrb	w0, [x3, w19, sxtw]
  451088:	mov	x19, x22
  45108c:	cbnz	w0, 451228 <ASN1_generate_nconf@plt+0x328b8>
  451090:	ldrb	w0, [x19, #1]!
  451094:	ldrb	w1, [x3, w0, sxtw]
  451098:	cbz	w1, 451090 <ASN1_generate_nconf@plt+0x32720>
  45109c:	cbnz	w0, 451228 <ASN1_generate_nconf@plt+0x328b8>
  4510a0:	mov	x0, x22
  4510a4:	mov	x1, #0x0                   	// #0
  4510a8:	bl	41a140 <strtod@plt>
  4510ac:	ldrb	w22, [x19]
  4510b0:	sbfiz	x0, x23, #4, #32
  4510b4:	add	x1, x20, #0xe60
  4510b8:	sxtw	x23, w23
  4510bc:	ldr	d1, [x1, x0]
  4510c0:	fadd	d1, d1, d0
  4510c4:	str	d1, [x1, x0]
  4510c8:	cbz	w22, 451220 <ASN1_generate_nconf@plt+0x328b0>
  4510cc:	add	x3, sp, #0x850
  4510d0:	mov	x2, #0x100                 	// #256
  4510d4:	mov	x0, x3
  4510d8:	mov	w1, #0x0                   	// #0
  4510dc:	bl	41e7a0 <memset@plt>
  4510e0:	mov	x3, x0
  4510e4:	ldrb	w0, [x21, #1952]
  4510e8:	mov	w1, #0x1                   	// #1
  4510ec:	strb	w1, [sp, #2128]
  4510f0:	add	x2, x21, #0x7a0
  4510f4:	cbz	w0, 451104 <ASN1_generate_nconf@plt+0x32794>
  4510f8:	strb	w1, [x3, w0, sxtw]
  4510fc:	ldrb	w0, [x2, #1]!
  451100:	cbnz	w0, 4510f8 <ASN1_generate_nconf@plt+0x32788>
  451104:	ldrb	w1, [x3, w22, sxtw]
  451108:	mov	x0, x19
  45110c:	cbnz	w1, 4517b4 <ASN1_generate_nconf@plt+0x32e44>
  451110:	ldrb	w1, [x0, #1]!
  451114:	ldrb	w2, [x3, w1, sxtw]
  451118:	cbz	w2, 451110 <ASN1_generate_nconf@plt+0x327a0>
  45111c:	cbnz	w1, 4517b4 <ASN1_generate_nconf@plt+0x32e44>
  451120:	mov	x0, x19
  451124:	mov	x1, #0x0                   	// #0
  451128:	bl	41a140 <strtod@plt>
  45112c:	add	x0, x20, #0xe60
  451130:	add	x0, x0, x23, lsl #4
  451134:	ldr	d1, [x0, #8]
  451138:	fadd	d1, d1, d0
  45113c:	str	d1, [x0, #8]
  451140:	b	4503a4 <ASN1_generate_nconf@plt+0x31a34>
  451144:	add	x0, x28, #0x4
  451148:	strb	wzr, [x19], #1
  45114c:	b	450bbc <ASN1_generate_nconf@plt+0x3224c>
  451150:	mov	x0, #0x5                   	// #5
  451154:	add	x2, sp, #0x1a0
  451158:	mov	w1, #0x1                   	// #1
  45115c:	str	w1, [x2, x0, lsl #2]
  451160:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  451164:	mov	x0, #0x4                   	// #4
  451168:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  45116c:	mov	x0, #0x3                   	// #3
  451170:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  451174:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451178:	str	x0, [sp, #120]
  45117c:	ldr	w19, [sp, #160]
  451180:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451184:	ldr	x0, [x0, #152]
  451188:	add	x1, x1, #0xf98
  45118c:	bl	419740 <BIO_printf@plt>
  451190:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  451194:	add	x2, x24, #0x80
  451198:	stp	x0, x2, [sp, #192]
  45119c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4511a0:	str	x0, [sp, #120]
  4511a4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4511a8:	ldr	x0, [x0, #152]
  4511ac:	add	x1, x1, #0x60
  4511b0:	mov	w19, #0x1                   	// #1
  4511b4:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4511b8:	add	x23, x23, #0x300
  4511bc:	bl	419740 <BIO_printf@plt>
  4511c0:	b	450124 <ASN1_generate_nconf@plt+0x317b4>
  4511c4:	mov	x0, #0x2                   	// #2
  4511c8:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  4511cc:	mov	x0, #0x1                   	// #1
  4511d0:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  4511d4:	mov	x0, #0x0                   	// #0
  4511d8:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  4511dc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4511e0:	str	x0, [sp, #120]
  4511e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4511e8:	mov	w19, #0x1                   	// #1
  4511ec:	ldr	x0, [x0, #152]
  4511f0:	add	x1, x1, #0xff8
  4511f4:	bl	419740 <BIO_printf@plt>
  4511f8:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  4511fc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451200:	str	x0, [sp, #120]
  451204:	mov	x2, x24
  451208:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45120c:	ldr	x0, [x0, #152]
  451210:	add	x1, x1, #0xe18
  451214:	bl	419740 <BIO_printf@plt>
  451218:	ldr	x0, [sp, #120]
  45121c:	b	44cc54 <ASN1_generate_nconf@plt+0x2e2e4>
  451220:	mov	x19, #0x0                   	// #0
  451224:	b	451120 <ASN1_generate_nconf@plt+0x327b0>
  451228:	strb	wzr, [x19], #1
  45122c:	b	4510a0 <ASN1_generate_nconf@plt+0x32730>
  451230:	mov	x0, #0x6                   	// #6
  451234:	b	451154 <ASN1_generate_nconf@plt+0x327e4>
  451238:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45123c:	str	x1, [sp, #120]
  451240:	ldr	x0, [sp, #152]
  451244:	mov	w19, #0x1                   	// #1
  451248:	ldr	x20, [x1, #152]
  45124c:	bl	41df90 <EVP_CIPHER_nid@plt>
  451250:	bl	41a220 <OBJ_nid2ln@plt>
  451254:	mov	x2, x0
  451258:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45125c:	mov	x0, x20
  451260:	add	x1, x1, #0xfd0
  451264:	bl	419740 <BIO_printf@plt>
  451268:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  45126c:	mov	x0, #0x1                   	// #1
  451270:	add	x1, sp, #0x158
  451274:	mov	w2, #0x2                   	// #2
  451278:	str	w2, [x1, x0, lsl #2]
  45127c:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  451280:	mov	x0, #0x0                   	// #0
  451284:	b	451270 <ASN1_generate_nconf@plt+0x32900>
  451288:	ldr	w1, [x28, #8]
  45128c:	add	x0, sp, #0x200
  451290:	mov	w19, w21
  451294:	mov	w2, #0x2                   	// #2
  451298:	mov	x21, x22
  45129c:	ldr	x22, [sp, #184]
  4512a0:	str	w2, [x0, x1, lsl #2]
  4512a4:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  4512a8:	ldr	w1, [x28, #8]
  4512ac:	add	x0, sp, #0x260
  4512b0:	mov	w2, #0x2                   	// #2
  4512b4:	str	w2, [x0, x1, lsl #2]
  4512b8:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  4512bc:	movi	v0.4s, #0x1
  4512c0:	stp	q0, q0, [sp, #608]
  4512c4:	stp	q0, q0, [sp, #640]
  4512c8:	stp	q0, q0, [sp, #672]
  4512cc:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  4512d0:	add	x0, x21, #0x790
  4512d4:	ldr	w1, [x0, #8]
  4512d8:	add	x0, sp, #0x150
  4512dc:	mov	w2, #0x2                   	// #2
  4512e0:	str	w2, [x0, x1, lsl #2]
  4512e4:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  4512e8:	add	x0, x21, #0x780
  4512ec:	b	4512d4 <ASN1_generate_nconf@plt+0x32964>
  4512f0:	movi	v0.2s, #0x1
  4512f4:	str	d0, [sp, #336]
  4512f8:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  4512fc:	movi	v0.4s, #0x1
  451300:	movi	v1.2s, #0x1
  451304:	stp	q0, q0, [sp, #512]
  451308:	stp	q0, q0, [sp, #544]
  45130c:	str	q0, [sp, #576]
  451310:	str	d1, [sp, #592]
  451314:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  451318:	mov	w0, #0x1                   	// #1
  45131c:	movi	v0.2s, #0x1
  451320:	str	w0, [sp, #788]
  451324:	add	x0, sp, #0x2d0
  451328:	stur	d0, [x0, #60]
  45132c:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  451330:	movi	v0.2s, #0x1
  451334:	mov	w0, #0x1                   	// #1
  451338:	str	w0, [sp, #776]
  45133c:	str	d0, [sp, #768]
  451340:	b	44c940 <ASN1_generate_nconf@plt+0x2dfd0>
  451344:	mov	x0, #0x2                   	// #2
  451348:	b	451270 <ASN1_generate_nconf@plt+0x32900>
  45134c:	mov	x19, x22
  451350:	mov	x22, #0x0                   	// #0
  451354:	b	4510a0 <ASN1_generate_nconf@plt+0x32730>
  451358:	add	x0, x28, #0x4
  45135c:	strb	wzr, [x19], #1
  451360:	b	450fd0 <ASN1_generate_nconf@plt+0x32660>
  451364:	add	x19, x28, #0x4
  451368:	mov	x0, #0x0                   	// #0
  45136c:	b	450fd0 <ASN1_generate_nconf@plt+0x32660>
  451370:	mov	x19, x23
  451374:	mov	x23, #0x0                   	// #0
  451378:	b	4508e4 <ASN1_generate_nconf@plt+0x31f74>
  45137c:	mov	x19, x22
  451380:	mov	x22, #0x0                   	// #0
  451384:	b	450c8c <ASN1_generate_nconf@plt+0x3231c>
  451388:	mov	x19, x23
  45138c:	mov	x23, #0x0                   	// #0
  451390:	b	450ab8 <ASN1_generate_nconf@plt+0x32148>
  451394:	ldr	x0, [sp, #144]
  451398:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45139c:	adrp	x21, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4513a0:	add	x22, x22, #0x740
  4513a4:	add	x25, x0, #0x770
  4513a8:	add	x21, x21, #0x758
  4513ac:	mov	w0, #0x1                   	// #1
  4513b0:	add	x26, x20, #0xba0
  4513b4:	mov	x27, #0x1                   	// #1
  4513b8:	str	w0, [x20, #4]
  4513bc:	b	4513ec <ASN1_generate_nconf@plt+0x32a7c>
  4513c0:	cbz	w1, 451440 <ASN1_generate_nconf@plt+0x32ad0>
  4513c4:	ldp	d2, d1, [x26]
  4513c8:	fmov	d0, d2
  4513cc:	mov	w2, w28
  4513d0:	mov	w1, w3
  4513d4:	mov	x0, x22
  4513d8:	bl	41e1d0 <printf@plt>
  4513dc:	add	x27, x27, #0x1
  4513e0:	add	x26, x26, #0x10
  4513e4:	cmp	x27, #0x8
  4513e8:	b.eq	451468 <ASN1_generate_nconf@plt+0x32af8>  // b.none
  4513ec:	ldr	x1, [sp, #160]
  4513f0:	lsl	x0, x27, #2
  4513f4:	sub	w3, w27, #0x1
  4513f8:	add	x1, x1, x0
  4513fc:	ldur	w1, [x1, #-4]
  451400:	cbz	w1, 4513dc <ASN1_generate_nconf@plt+0x32a6c>
  451404:	ldr	w2, [x20, #4]
  451408:	add	x0, x25, x0
  45140c:	ldr	w1, [x20, #1476]
  451410:	ldur	w28, [x0, #-4]
  451414:	cbnz	w2, 4513c0 <ASN1_generate_nconf@plt+0x32a50>
  451418:	ldp	d2, d1, [x26]
  45141c:	cbnz	w1, 4513c8 <ASN1_generate_nconf@plt+0x32a58>
  451420:	fmov	d0, #1.000000000000000000e+00
  451424:	fmov	d3, d1
  451428:	mov	w1, w28
  45142c:	mov	x0, x21
  451430:	fdiv	d1, d0, d1
  451434:	fdiv	d0, d0, d2
  451438:	bl	41e1d0 <printf@plt>
  45143c:	b	4513dc <ASN1_generate_nconf@plt+0x32a6c>
  451440:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  451444:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451448:	add	x1, x1, #0xde8
  45144c:	add	x0, x0, #0x718
  451450:	str	w3, [sp, #136]
  451454:	bl	41e1d0 <printf@plt>
  451458:	ldr	w1, [x20, #1476]
  45145c:	ldr	w3, [sp, #136]
  451460:	str	wzr, [x20, #4]
  451464:	b	451418 <ASN1_generate_nconf@plt+0x32aa8>
  451468:	ldr	x0, [sp, #144]
  45146c:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451470:	adrp	x21, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451474:	add	x22, x22, #0x780
  451478:	add	x21, x21, #0x798
  45147c:	add	x27, x20, #0xc10
  451480:	add	x25, x0, #0x790
  451484:	mov	x26, #0x0                   	// #0
  451488:	mov	w0, #0x1                   	// #1
  45148c:	str	w0, [x20, #4]
  451490:	ldr	x0, [sp, #152]
  451494:	mov	w3, w26
  451498:	ldr	w0, [x0, x26, lsl #2]
  45149c:	cbz	w0, 4514cc <ASN1_generate_nconf@plt+0x32b5c>
  4514a0:	ldr	w1, [x20, #4]
  4514a4:	ldr	w28, [x25, x26, lsl #2]
  4514a8:	ldr	w0, [x20, #1476]
  4514ac:	cbz	w1, 4515b0 <ASN1_generate_nconf@plt+0x32c40>
  4514b0:	cbz	w0, 45158c <ASN1_generate_nconf@plt+0x32c1c>
  4514b4:	ldp	d2, d1, [x27]
  4514b8:	fmov	d0, d2
  4514bc:	mov	w2, w28
  4514c0:	mov	w1, w3
  4514c4:	mov	x0, x22
  4514c8:	bl	41e1d0 <printf@plt>
  4514cc:	add	x26, x26, #0x1
  4514d0:	add	x27, x27, #0x10
  4514d4:	cmp	x26, #0x3
  4514d8:	b.ne	451490 <ASN1_generate_nconf@plt+0x32b20>  // b.any
  4514dc:	ldr	x0, [sp, #144]
  4514e0:	adrp	x26, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4514e4:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4514e8:	fmov	d8, #1.000000000000000000e+00
  4514ec:	add	x21, x0, #0x7a0
  4514f0:	add	x0, x26, #0x800
  4514f4:	add	x27, x27, #0x7e8
  4514f8:	mov	x25, x21
  4514fc:	add	x26, x20, #0xc40
  451500:	mov	w22, #0x0                   	// #0
  451504:	str	x0, [sp, #136]
  451508:	mov	w0, #0x1                   	// #1
  45150c:	str	w0, [x20, #4]
  451510:	ldr	x28, [sp, #208]
  451514:	b	451550 <ASN1_generate_nconf@plt+0x32be0>
  451518:	cbz	w0, 4515d8 <ASN1_generate_nconf@plt+0x32c68>
  45151c:	ldp	d2, d3, [x26]
  451520:	fmov	d1, d3
  451524:	fmov	d0, d2
  451528:	mov	w2, w3
  45152c:	mov	w1, w22
  451530:	mov	x0, x27
  451534:	bl	41e1d0 <printf@plt>
  451538:	add	w22, w22, #0x1
  45153c:	add	x28, x28, #0x4
  451540:	cmp	w22, #0x16
  451544:	add	x25, x25, #0x10
  451548:	add	x26, x26, #0x10
  45154c:	b.eq	451600 <ASN1_generate_nconf@plt+0x32c90>  // b.none
  451550:	ldr	w0, [x28]
  451554:	cbz	w0, 451538 <ASN1_generate_nconf@plt+0x32bc8>
  451558:	ldr	w1, [x20, #4]
  45155c:	ldr	w0, [x20, #1476]
  451560:	ldr	w3, [x25, #12]
  451564:	cbnz	w1, 451518 <ASN1_generate_nconf@plt+0x32ba8>
  451568:	ldp	d2, d3, [x26]
  45156c:	cbnz	w0, 451520 <ASN1_generate_nconf@plt+0x32bb0>
  451570:	fdiv	d1, d8, d3
  451574:	mov	w1, w3
  451578:	fdiv	d0, d8, d2
  45157c:	ldr	x2, [x25]
  451580:	ldr	x0, [sp, #136]
  451584:	bl	41e1d0 <printf@plt>
  451588:	b	451538 <ASN1_generate_nconf@plt+0x32bc8>
  45158c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  451590:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451594:	add	x1, x1, #0xde8
  451598:	add	x0, x0, #0x718
  45159c:	str	w26, [sp, #136]
  4515a0:	bl	41e1d0 <printf@plt>
  4515a4:	ldr	w0, [x20, #1476]
  4515a8:	ldr	w3, [sp, #136]
  4515ac:	str	wzr, [x20, #4]
  4515b0:	ldp	d2, d1, [x27]
  4515b4:	cbnz	w0, 4514b8 <ASN1_generate_nconf@plt+0x32b48>
  4515b8:	fmov	d0, #1.000000000000000000e+00
  4515bc:	fmov	d3, d1
  4515c0:	mov	w1, w28
  4515c4:	mov	x0, x21
  4515c8:	fdiv	d1, d0, d1
  4515cc:	fdiv	d0, d0, d2
  4515d0:	bl	41e1d0 <printf@plt>
  4515d4:	b	4514cc <ASN1_generate_nconf@plt+0x32b5c>
  4515d8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  4515dc:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4515e0:	add	x1, x1, #0xde8
  4515e4:	add	x0, x0, #0x7c0
  4515e8:	str	w3, [sp, #152]
  4515ec:	bl	41e1d0 <printf@plt>
  4515f0:	ldr	w0, [x20, #1476]
  4515f4:	ldr	w3, [sp, #152]
  4515f8:	str	wzr, [x20, #4]
  4515fc:	b	451568 <ASN1_generate_nconf@plt+0x32bf8>
  451600:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451604:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451608:	mov	w0, #0x1                   	// #1
  45160c:	add	x25, x25, #0x848
  451610:	add	x22, x22, #0x860
  451614:	add	x26, x20, #0xda0
  451618:	mov	x27, #0x1                   	// #1
  45161c:	str	w0, [x20, #4]
  451620:	b	451660 <ASN1_generate_nconf@plt+0x32cf0>
  451624:	cbz	w0, 4516b0 <ASN1_generate_nconf@plt+0x32d40>
  451628:	add	x0, x26, x27, lsl #3
  45162c:	fmov	d1, #1.000000000000000000e+00
  451630:	ldur	d2, [x0, #-8]
  451634:	fdiv	d0, d1, d2
  451638:	fmov	d1, d0
  45163c:	fmov	d0, d2
  451640:	mov	w2, w28
  451644:	mov	w1, w3
  451648:	mov	x0, x25
  45164c:	bl	41e1d0 <printf@plt>
  451650:	add	x27, x27, #0x1
  451654:	add	x21, x21, #0x10
  451658:	cmp	x27, #0x19
  45165c:	b.eq	4516d8 <ASN1_generate_nconf@plt+0x32d68>  // b.none
  451660:	ldr	x0, [sp, #216]
  451664:	sub	w3, w27, #0x1
  451668:	add	x0, x0, x27, lsl #2
  45166c:	ldur	w0, [x0, #-4]
  451670:	cbz	w0, 451650 <ASN1_generate_nconf@plt+0x32ce0>
  451674:	ldr	w1, [x20, #4]
  451678:	ldr	w0, [x20, #1476]
  45167c:	ldr	w28, [x21, #12]
  451680:	cbnz	w1, 451624 <ASN1_generate_nconf@plt+0x32cb4>
  451684:	add	x1, x26, x27, lsl #3
  451688:	fmov	d1, #1.000000000000000000e+00
  45168c:	ldur	d2, [x1, #-8]
  451690:	fdiv	d0, d1, d2
  451694:	cbnz	w0, 451638 <ASN1_generate_nconf@plt+0x32cc8>
  451698:	fmov	d1, d2
  45169c:	mov	w1, w28
  4516a0:	ldr	x2, [x21]
  4516a4:	mov	x0, x22
  4516a8:	bl	41e1d0 <printf@plt>
  4516ac:	b	451650 <ASN1_generate_nconf@plt+0x32ce0>
  4516b0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  4516b4:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4516b8:	add	x1, x1, #0xde8
  4516bc:	add	x0, x0, #0x830
  4516c0:	str	w3, [sp, #136]
  4516c4:	bl	41e1d0 <printf@plt>
  4516c8:	ldr	w0, [x20, #1476]
  4516cc:	ldr	w3, [sp, #136]
  4516d0:	str	wzr, [x20, #4]
  4516d4:	b	451684 <ASN1_generate_nconf@plt+0x32d14>
  4516d8:	ldr	x0, [sp, #144]
  4516dc:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4516e0:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4516e4:	add	x25, x25, #0x888
  4516e8:	add	x22, x22, #0x8a0
  4516ec:	add	x26, x20, #0xe60
  4516f0:	add	x21, x0, #0x920
  4516f4:	mov	x27, #0x0                   	// #0
  4516f8:	mov	w0, #0x1                   	// #1
  4516fc:	fmov	d8, #1.000000000000000000e+00
  451700:	str	w0, [x20, #4]
  451704:	ldr	x0, [sp, #128]
  451708:	mov	w4, w27
  45170c:	ldr	w0, [x0, x27, lsl #2]
  451710:	cbz	w0, 45174c <ASN1_generate_nconf@plt+0x32ddc>
  451714:	ldr	w1, [x20, #4]
  451718:	ldr	w0, [x20, #1476]
  45171c:	ldr	w28, [x21, #12]
  451720:	ldr	x2, [x21]
  451724:	cbz	w1, 45178c <ASN1_generate_nconf@plt+0x32e1c>
  451728:	cbz	w0, 451760 <ASN1_generate_nconf@plt+0x32df0>
  45172c:	ldp	d2, d3, [x26]
  451730:	fmov	d1, d3
  451734:	fmov	d0, d2
  451738:	mov	x3, x2
  45173c:	mov	w1, w4
  451740:	mov	w2, w28
  451744:	mov	x0, x25
  451748:	bl	41e1d0 <printf@plt>
  45174c:	add	x26, x26, #0x10
  451750:	add	x21, x21, #0x18
  451754:	cbz	x27, 4517ac <ASN1_generate_nconf@plt+0x32e3c>
  451758:	ldp	d8, d9, [sp, #96]
  45175c:	b	450124 <ASN1_generate_nconf@plt+0x317b4>
  451760:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  451764:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451768:	add	x1, x1, #0xde8
  45176c:	add	x0, x0, #0x7c0
  451770:	str	w27, [sp, #136]
  451774:	str	x2, [sp, #144]
  451778:	bl	41e1d0 <printf@plt>
  45177c:	ldr	w0, [x20, #1476]
  451780:	ldr	w4, [sp, #136]
  451784:	ldr	x2, [sp, #144]
  451788:	str	wzr, [x20, #4]
  45178c:	ldp	d2, d3, [x26]
  451790:	cbnz	w0, 451730 <ASN1_generate_nconf@plt+0x32dc0>
  451794:	fdiv	d1, d8, d3
  451798:	mov	w1, w28
  45179c:	fdiv	d0, d8, d2
  4517a0:	mov	x0, x22
  4517a4:	bl	41e1d0 <printf@plt>
  4517a8:	b	45174c <ASN1_generate_nconf@plt+0x32ddc>
  4517ac:	mov	x27, #0x1                   	// #1
  4517b0:	b	451704 <ASN1_generate_nconf@plt+0x32d94>
  4517b4:	strb	wzr, [x0]
  4517b8:	b	451120 <ASN1_generate_nconf@plt+0x327b0>
  4517bc:	add	x0, sp, #0x1a0
  4517c0:	str	x0, [sp, #160]
  4517c4:	add	x0, sp, #0x158
  4517c8:	str	x0, [sp, #152]
  4517cc:	add	x0, sp, #0x200
  4517d0:	str	x0, [sp, #208]
  4517d4:	add	x0, sp, #0x260
  4517d8:	add	x23, x23, #0x300
  4517dc:	str	x0, [sp, #216]
  4517e0:	add	x0, sp, #0x150
  4517e4:	str	x0, [sp, #128]
  4517e8:	add	x0, x24, #0x80
  4517ec:	str	xzr, [sp, #192]
  4517f0:	str	x0, [sp, #200]
  4517f4:	mov	w0, #0x0                   	// #0
  4517f8:	bl	41e2f0 <OpenSSL_version@plt>
  4517fc:	bl	41dea0 <puts@plt>
  451800:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451804:	mov	w0, #0x2                   	// #2
  451808:	bl	41e2f0 <OpenSSL_version@plt>
  45180c:	bl	41dea0 <puts@plt>
  451810:	add	x22, x22, #0x6a0
  451814:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451818:	add	x0, x0, #0x690
  45181c:	bl	41e1d0 <printf@plt>
  451820:	bl	41b4b0 <BN_options@plt>
  451824:	mov	x1, x0
  451828:	mov	x0, x22
  45182c:	bl	41e1d0 <printf@plt>
  451830:	bl	41df20 <RC4_options@plt>
  451834:	mov	x1, x0
  451838:	mov	x0, x22
  45183c:	bl	41e1d0 <printf@plt>
  451840:	bl	41d540 <DES_options@plt>
  451844:	mov	x1, x0
  451848:	mov	x0, x22
  45184c:	bl	41e1d0 <printf@plt>
  451850:	bl	41cbf0 <AES_options@plt>
  451854:	mov	x1, x0
  451858:	mov	x0, x22
  45185c:	bl	41e1d0 <printf@plt>
  451860:	bl	41da60 <IDEA_options@plt>
  451864:	mov	x1, x0
  451868:	mov	x0, x22
  45186c:	bl	41e1d0 <printf@plt>
  451870:	bl	41e2e0 <BF_options@plt>
  451874:	mov	x1, x0
  451878:	mov	x0, x22
  45187c:	bl	41e1d0 <printf@plt>
  451880:	mov	w0, #0x1                   	// #1
  451884:	bl	41e2f0 <OpenSSL_version@plt>
  451888:	mov	x1, x0
  45188c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451890:	add	x0, x0, #0x6a8
  451894:	bl	41e1d0 <printf@plt>
  451898:	ldr	w0, [sp, #224]
  45189c:	cbz	w0, 450484 <ASN1_generate_nconf@plt+0x31b14>
  4518a0:	ldr	w0, [x20, #1476]
  4518a4:	cbnz	w0, 451924 <ASN1_generate_nconf@plt+0x32fb4>
  4518a8:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4518ac:	add	x0, x0, #0x6b0
  4518b0:	bl	41dea0 <puts@plt>
  4518b4:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4518b8:	add	x0, x0, #0x6f0
  4518bc:	bl	41e1d0 <printf@plt>
  4518c0:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4518c4:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4518c8:	ldr	w26, [sp, #136]
  4518cc:	add	x25, x25, #0x398
  4518d0:	add	x22, x22, #0x320
  4518d4:	mov	w1, #0x0                   	// #0
  4518d8:	str	wzr, [x20, #4]
  4518dc:	b	451900 <ASN1_generate_nconf@plt+0x32f90>
  4518e0:	mov	x0, x22
  4518e4:	ldr	w1, [x2, w1, uxtw #2]
  4518e8:	bl	41e1d0 <printf@plt>
  4518ec:	ldr	w1, [x20, #4]
  4518f0:	add	w1, w1, #0x1
  4518f4:	str	w1, [x20, #4]
  4518f8:	cmp	w1, w26
  4518fc:	b.cs	451934 <ASN1_generate_nconf@plt+0x32fc4>  // b.hs, b.nlast
  451900:	ldr	w0, [x20, #1476]
  451904:	ldr	x2, [x21]
  451908:	cbnz	w0, 4518e0 <ASN1_generate_nconf@plt+0x32f70>
  45190c:	mov	x0, x25
  451910:	b	4518e4 <ASN1_generate_nconf@plt+0x32f74>
  451914:	ldr	w0, [x20, #1476]
  451918:	cbz	w0, 4517f4 <ASN1_generate_nconf@plt+0x32e84>
  45191c:	ldr	w0, [sp, #224]
  451920:	cbz	w0, 450484 <ASN1_generate_nconf@plt+0x31b14>
  451924:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451928:	add	x0, x0, #0x318
  45192c:	bl	41e1d0 <printf@plt>
  451930:	b	4518c0 <ASN1_generate_nconf@plt+0x32f50>
  451934:	mov	w0, #0xa                   	// #10
  451938:	bl	41a5a0 <putchar@plt>
  45193c:	b	450484 <ASN1_generate_nconf@plt+0x31b14>
  451940:	ldr	x0, [sp, #120]
  451944:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451948:	add	x1, x1, #0xd0
  45194c:	stp	d8, d9, [sp, #96]
  451950:	ldr	x0, [x0, #152]
  451954:	bl	419740 <BIO_printf@plt>
  451958:	mov	w0, #0x1                   	// #1
  45195c:	bl	41ac10 <exit@plt>
  451960:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451964:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451968:	add	x20, x20, #0xad0
  45196c:	stp	d8, d9, [sp, #96]
  451970:	str	x0, [sp, #120]
  451974:	b	450434 <ASN1_generate_nconf@plt+0x31ac4>
  451978:	ldr	x0, [sp, #120]
  45197c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451980:	add	x1, x1, #0x1b0
  451984:	ldr	x0, [x0, #152]
  451988:	bl	419740 <BIO_printf@plt>
  45198c:	b	44d098 <ASN1_generate_nconf@plt+0x2e728>
  451990:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451994:	str	x0, [sp, #120]
  451998:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45199c:	mov	w19, #0x1                   	// #1
  4519a0:	ldr	x0, [x0, #152]
  4519a4:	add	x1, x1, #0x20
  4519a8:	bl	419740 <BIO_printf@plt>
  4519ac:	b	44cc6c <ASN1_generate_nconf@plt+0x2e2fc>
  4519b0:	ldr	x0, [x22]
  4519b4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4519b8:	add	x1, x1, #0xf8
  4519bc:	stp	d8, d9, [sp, #96]
  4519c0:	bl	419740 <BIO_printf@plt>
  4519c4:	mov	w0, #0x1                   	// #1
  4519c8:	bl	41ac10 <exit@plt>
  4519cc:	ldr	x0, [x22]
  4519d0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4519d4:	add	x1, x1, #0x228
  4519d8:	bl	41a980 <BIO_puts@plt>
  4519dc:	mov	w0, #0x1                   	// #1
  4519e0:	bl	41ac10 <exit@plt>
  4519e4:	ldr	x0, [sp, #120]
  4519e8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4519ec:	add	x1, x1, #0x238
  4519f0:	ldr	x0, [x0, #152]
  4519f4:	bl	419740 <BIO_printf@plt>
  4519f8:	mov	w0, #0x1                   	// #1
  4519fc:	bl	41ac10 <exit@plt>
  451a00:	mov	w25, w23
  451a04:	b	44f3dc <ASN1_generate_nconf@plt+0x30a6c>
  451a08:	ldr	w0, [sp, #744]
  451a0c:	cbz	w0, 4531e0 <ASN1_generate_nconf@plt+0x34870>
  451a10:	ldp	d8, d9, [sp, #96]
  451a14:	b	44f168 <ASN1_generate_nconf@plt+0x307f8>
  451a18:	ldr	x0, [sp, #120]
  451a1c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451a20:	ldr	x2, [x21, #2080]
  451a24:	add	x1, x1, #0x268
  451a28:	ldr	x0, [x0, #152]
  451a2c:	bl	419740 <BIO_printf@plt>
  451a30:	str	wzr, [sp, #752]
  451a34:	b	44f474 <ASN1_generate_nconf@plt+0x30b04>
  451a38:	ldr	w0, [sp, #788]
  451a3c:	cbz	w0, 44f13c <ASN1_generate_nconf@plt+0x307cc>
  451a40:	ldr	w0, [sp, #304]
  451a44:	cbz	w0, 451a64 <ASN1_generate_nconf@plt+0x330f4>
  451a48:	ldr	x0, [sp, #120]
  451a4c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451a50:	ldr	x2, [x21, #2152]
  451a54:	add	x1, x1, #0x268
  451a58:	ldr	x0, [x0, #152]
  451a5c:	bl	419740 <BIO_printf@plt>
  451a60:	str	wzr, [sp, #788]
  451a64:	ldr	w0, [sp, #176]
  451a68:	str	wzr, [x20, #4]
  451a6c:	cbnz	w0, 44f13c <ASN1_generate_nconf@plt+0x307cc>
  451a70:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  451a74:	add	x22, x22, #0x98
  451a78:	stp	d8, d9, [sp, #96]
  451a7c:	b	44efc8 <ASN1_generate_nconf@plt+0x30658>
  451a80:	mov	w23, #0x7fffffff            	// #2147483647
  451a84:	b	44ef38 <ASN1_generate_nconf@plt+0x305c8>
  451a88:	ldr	x0, [sp, #120]
  451a8c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451a90:	ldr	x2, [x21, #2136]
  451a94:	add	x1, x1, #0x268
  451a98:	ldr	x0, [x0, #152]
  451a9c:	bl	419740 <BIO_printf@plt>
  451aa0:	str	wzr, [sp, #780]
  451aa4:	b	44ecc0 <ASN1_generate_nconf@plt+0x30350>
  451aa8:	mov	w23, w27
  451aac:	b	44eda8 <ASN1_generate_nconf@plt+0x30438>
  451ab0:	ldr	x0, [x22]
  451ab4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451ab8:	add	x1, x1, #0x290
  451abc:	bl	419740 <BIO_printf@plt>
  451ac0:	mov	w0, #0x1                   	// #1
  451ac4:	bl	41ac10 <exit@plt>
  451ac8:	ldr	x0, [sp, #120]
  451acc:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451ad0:	ldr	x2, [x21, #2144]
  451ad4:	add	x1, x1, #0x268
  451ad8:	ldr	x0, [x0, #152]
  451adc:	bl	419740 <BIO_printf@plt>
  451ae0:	str	wzr, [sp, #784]
  451ae4:	b	44ee4c <ASN1_generate_nconf@plt+0x304dc>
  451ae8:	mov	x21, x20
  451aec:	mov	w27, w25
  451af0:	b	44f0a4 <ASN1_generate_nconf@plt+0x30734>
  451af4:	mov	w25, w23
  451af8:	b	44f844 <ASN1_generate_nconf@plt+0x30ed4>
  451afc:	ldr	x19, [sp, #120]
  451b00:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451b04:	add	x1, x1, #0x3e0
  451b08:	ldr	x0, [x19, #152]
  451b0c:	bl	419740 <BIO_printf@plt>
  451b10:	ldr	x0, [x19, #152]
  451b14:	bl	41e7f0 <ERR_print_errors@plt>
  451b18:	mov	w0, #0x1                   	// #1
  451b1c:	bl	41ac10 <exit@plt>
  451b20:	mov	w19, #0x1                   	// #1
  451b24:	b	450124 <ASN1_generate_nconf@plt+0x317b4>
  451b28:	ldr	x0, [x25]
  451b2c:	mov	w1, #0x24                  	// #36
  451b30:	bl	41d790 <RAND_bytes@plt>
  451b34:	cmp	w0, #0x0
  451b38:	b.le	451b20 <ASN1_generate_nconf@plt+0x331b0>
  451b3c:	add	x25, x25, #0x300
  451b40:	cmp	x27, x25
  451b44:	b.ne	451b28 <ASN1_generate_nconf@plt+0x331b8>  // b.any
  451b48:	add	x0, sp, #0x158
  451b4c:	stp	d8, d9, [sp, #96]
  451b50:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451b54:	adrp	x26, 46f000 <ASN1_generate_nconf@plt+0x50690>
  451b58:	add	x27, x27, #0x4c8
  451b5c:	add	x26, x26, #0xfd0
  451b60:	str	wzr, [x20, #4]
  451b64:	str	x0, [sp, #152]
  451b68:	mov	w0, #0x0                   	// #0
  451b6c:	b	451b84 <ASN1_generate_nconf@plt+0x33214>
  451b70:	ldr	w0, [x20, #4]
  451b74:	add	w0, w0, #0x1
  451b78:	str	w0, [x20, #4]
  451b7c:	cmp	w0, #0x2
  451b80:	b.hi	451eb8 <ASN1_generate_nconf@plt+0x33548>  // b.pmore
  451b84:	ldr	x1, [sp, #152]
  451b88:	ldr	w0, [x1, w0, uxtw #2]
  451b8c:	cbz	w0, 451b70 <ASN1_generate_nconf@plt+0x33200>
  451b90:	mov	x22, x24
  451b94:	ldr	w0, [x20, #4]
  451b98:	add	x4, x22, #0x38
  451b9c:	ldp	x1, x3, [x22, #16]
  451ba0:	add	x0, x0, #0x10
  451ba4:	mov	w2, #0x14                  	// #20
  451ba8:	ldr	x5, [x22, x0, lsl #3]
  451bac:	mov	w0, #0x0                   	// #0
  451bb0:	bl	419ad0 <DSA_sign@plt>
  451bb4:	cbz	w0, 452984 <ASN1_generate_nconf@plt+0x34014>
  451bb8:	add	x22, x22, #0x300
  451bbc:	cmp	x28, x22
  451bc0:	b.ne	451b94 <ASN1_generate_nconf@plt+0x33224>  // b.any
  451bc4:	ldr	x0, [sp, #144]
  451bc8:	mov	x1, x26
  451bcc:	ldr	w2, [x20, #4]
  451bd0:	add	x5, x0, #0x790
  451bd4:	ldr	w3, [sp, #168]
  451bd8:	ldr	x4, [sp, #120]
  451bdc:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  451be0:	ldr	w2, [x5, x2, lsl #2]
  451be4:	add	x0, x0, #0x8c8
  451be8:	add	x22, x4, #0x98
  451bec:	str	x5, [sp, #208]
  451bf0:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  451bf4:	ldr	w1, [x21, #1956]
  451bf8:	mov	w0, #0x0                   	// #0
  451bfc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  451c00:	ldr	w0, [sp, #304]
  451c04:	mov	x2, x24
  451c08:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  451c0c:	add	x1, x1, #0xed8
  451c10:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  451c14:	sxtw	x25, w0
  451c18:	ldr	w1, [x21, #1956]
  451c1c:	mov	w0, #0x1                   	// #1
  451c20:	str	w25, [sp, #128]
  451c24:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  451c28:	fmov	d8, d0
  451c2c:	mov	w0, #0x0                   	// #0
  451c30:	bl	419c60 <alarm@plt>
  451c34:	fmov	d0, d8
  451c38:	ldr	w2, [x20, #4]
  451c3c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451c40:	ldr	x4, [sp, #120]
  451c44:	add	x1, x1, #0xc50
  451c48:	ldr	x5, [sp, #208]
  451c4c:	ldr	w0, [x20, #1476]
  451c50:	cmp	w0, #0x0
  451c54:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451c58:	ldr	w3, [x5, x2, lsl #2]
  451c5c:	add	x5, x0, #0xc38
  451c60:	ldr	x0, [x4, #152]
  451c64:	mov	x2, x25
  451c68:	csel	x1, x5, x1, ne  // ne = any
  451c6c:	bl	419740 <BIO_printf@plt>
  451c70:	ldr	w4, [sp, #128]
  451c74:	ldr	w0, [x20, #4]
  451c78:	scvtf	d1, w4
  451c7c:	add	x0, x20, x0, lsl #4
  451c80:	fdiv	d1, d1, d8
  451c84:	str	d1, [x0, #3088]
  451c88:	mov	x6, x24
  451c8c:	ldr	w4, [x20, #4]
  451c90:	mov	w2, #0x14                  	// #20
  451c94:	ldp	x1, x3, [x6, #16]
  451c98:	add	x4, x4, #0x10
  451c9c:	mov	w0, #0x0                   	// #0
  451ca0:	str	x6, [sp, #128]
  451ca4:	ldr	x5, [x6, x4, lsl #3]
  451ca8:	ldr	w4, [x6, #56]
  451cac:	bl	41dcf0 <DSA_verify@plt>
  451cb0:	cmp	w0, #0x0
  451cb4:	b.le	452a90 <ASN1_generate_nconf@plt+0x34120>
  451cb8:	ldr	x6, [sp, #128]
  451cbc:	add	x6, x6, #0x300
  451cc0:	cmp	x28, x6
  451cc4:	b.ne	451c8c <ASN1_generate_nconf@plt+0x3331c>  // b.any
  451cc8:	ldr	x0, [sp, #144]
  451ccc:	mov	x1, x26
  451cd0:	ldr	w2, [x20, #4]
  451cd4:	add	x5, x0, #0x790
  451cd8:	ldr	w3, [sp, #168]
  451cdc:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  451ce0:	add	x0, x0, #0xc50
  451ce4:	str	x5, [sp, #216]
  451ce8:	ldr	w2, [x5, x2, lsl #2]
  451cec:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  451cf0:	ldr	w1, [x21, #1956]
  451cf4:	mov	w0, #0x0                   	// #0
  451cf8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  451cfc:	ldr	w0, [sp, #304]
  451d00:	mov	x2, x24
  451d04:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  451d08:	add	x1, x1, #0xfb0
  451d0c:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  451d10:	sxtw	x2, w0
  451d14:	ldr	w1, [x21, #1956]
  451d18:	mov	w0, #0x1                   	// #1
  451d1c:	str	x2, [sp, #128]
  451d20:	str	w2, [sp, #208]
  451d24:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  451d28:	fmov	d8, d0
  451d2c:	mov	w0, #0x0                   	// #0
  451d30:	bl	419c60 <alarm@plt>
  451d34:	fmov	d0, d8
  451d38:	ldr	w3, [x20, #4]
  451d3c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451d40:	ldr	x5, [sp, #216]
  451d44:	add	x1, x1, #0xc88
  451d48:	ldr	w6, [x20, #1476]
  451d4c:	ldr	x0, [x22]
  451d50:	cmp	w6, #0x0
  451d54:	ldr	w3, [x5, x3, lsl #2]
  451d58:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451d5c:	ldr	x2, [sp, #128]
  451d60:	add	x5, x5, #0xc70
  451d64:	csel	x1, x5, x1, ne  // ne = any
  451d68:	bl	419740 <BIO_printf@plt>
  451d6c:	ldr	w4, [sp, #208]
  451d70:	ldr	w0, [x20, #4]
  451d74:	scvtf	d1, w4
  451d78:	add	x0, x20, x0, lsl #4
  451d7c:	fdiv	d1, d1, d8
  451d80:	str	d1, [x0, #3096]
  451d84:	cmp	x25, #0x1
  451d88:	b.gt	451b70 <ASN1_generate_nconf@plt+0x33200>
  451d8c:	ldr	w1, [x20, #4]
  451d90:	add	w0, w1, #0x1
  451d94:	str	w0, [x20, #4]
  451d98:	cmp	w0, #0x2
  451d9c:	b.hi	451b70 <ASN1_generate_nconf@plt+0x33200>  // b.pmore
  451da0:	mov	w2, #0x1                   	// #1
  451da4:	sub	w2, w2, w1
  451da8:	ldr	x1, [sp, #152]
  451dac:	add	x2, x2, #0x1
  451db0:	lsl	x2, x2, #2
  451db4:	add	x0, x1, w0, uxtw #2
  451db8:	mov	w1, #0x0                   	// #0
  451dbc:	bl	41e7a0 <memset@plt>
  451dc0:	mov	w0, #0x3                   	// #3
  451dc4:	str	w0, [x20, #4]
  451dc8:	b	451b70 <ASN1_generate_nconf@plt+0x33200>
  451dcc:	ldr	x0, [sp, #120]
  451dd0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451dd4:	add	x1, x1, #0x3c0
  451dd8:	ldr	x0, [x0, #152]
  451ddc:	bl	419740 <BIO_printf@plt>
  451de0:	mov	w0, #0x1                   	// #1
  451de4:	bl	41ac10 <exit@plt>
  451de8:	ldr	x0, [sp, #152]
  451dec:	bl	419e40 <EVP_CIPHER_flags@plt>
  451df0:	tbz	w0, #21, 44fa74 <ASN1_generate_nconf@plt+0x31104>
  451df4:	adrp	x0, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  451df8:	ldr	x1, [x0, #4048]
  451dfc:	ldr	x0, [sp, #144]
  451e00:	add	x0, x0, #0x6c0
  451e04:	cmp	x1, x0
  451e08:	b.eq	451e90 <ASN1_generate_nconf@plt+0x33520>  // b.none
  451e0c:	adrp	x0, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  451e10:	add	x0, x0, #0x7d8
  451e14:	str	x0, [sp, #160]
  451e18:	b	44fa74 <ASN1_generate_nconf@plt+0x31104>
  451e1c:	ldr	x2, [sp, #120]
  451e20:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451e24:	add	x1, x1, #0x428
  451e28:	mov	x26, #0x1                   	// #1
  451e2c:	add	x22, x2, #0x98
  451e30:	ldr	x0, [x2, #152]
  451e34:	bl	419740 <BIO_printf@plt>
  451e38:	ldr	x2, [sp, #120]
  451e3c:	ldr	x0, [x2, #152]
  451e40:	bl	41e7f0 <ERR_print_errors@plt>
  451e44:	ldr	w0, [x20, #4]
  451e48:	b	44ff30 <ASN1_generate_nconf@plt+0x315c0>
  451e4c:	ldr	x0, [x22]
  451e50:	mov	w19, w21
  451e54:	ldr	x1, [sp, #216]
  451e58:	ldr	x21, [sp, #128]
  451e5c:	bl	419740 <BIO_printf@plt>
  451e60:	ldr	x0, [x22]
  451e64:	bl	41e7f0 <ERR_print_errors@plt>
  451e68:	ldr	w1, [x20, #4]
  451e6c:	ldr	x0, [sp, #160]
  451e70:	str	wzr, [x0, w1, uxtw #2]
  451e74:	b	450084 <ASN1_generate_nconf@plt+0x31714>
  451e78:	add	w0, w1, #0x2
  451e7c:	b	44fd28 <ASN1_generate_nconf@plt+0x313b8>
  451e80:	mov	x0, x26
  451e84:	mov	w19, #0x1                   	// #1
  451e88:	bl	41e870 <BN_free@plt>
  451e8c:	b	450124 <ASN1_generate_nconf@plt+0x317b4>
  451e90:	ldr	x0, [sp, #144]
  451e94:	adrp	x2, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  451e98:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  451e9c:	add	x0, x0, #0x6e0
  451ea0:	str	x0, [x2, #4048]
  451ea4:	add	x0, x1, #0x7d8
  451ea8:	str	x0, [sp, #160]
  451eac:	mov	w0, #0x6                   	// #6
  451eb0:	str	w0, [sp, #136]
  451eb4:	b	44fa74 <ASN1_generate_nconf@plt+0x31104>
  451eb8:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451ebc:	add	x0, x0, #0x8d0
  451ec0:	str	x0, [sp, #128]
  451ec4:	add	x0, sp, #0x200
  451ec8:	str	x0, [sp, #208]
  451ecc:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  451ed0:	ldr	x0, [sp, #144]
  451ed4:	add	x27, x27, #0x908
  451ed8:	mov	x22, #0x0                   	// #0
  451edc:	str	wzr, [x20, #4]
  451ee0:	add	x25, x0, #0x7a0
  451ee4:	b	451efc <ASN1_generate_nconf@plt+0x3358c>
  451ee8:	ldr	w22, [x20, #4]
  451eec:	add	w22, w22, #0x1
  451ef0:	str	w22, [x20, #4]
  451ef4:	cmp	w22, #0x15
  451ef8:	b.hi	452118 <ASN1_generate_nconf@plt+0x337a8>  // b.pmore
  451efc:	ldr	x0, [sp, #208]
  451f00:	ldr	w0, [x0, x22, lsl #2]
  451f04:	cbz	w0, 451ee8 <ASN1_generate_nconf@plt+0x33578>
  451f08:	mov	x26, x24
  451f0c:	add	x0, x25, x22, lsl #4
  451f10:	ldr	w0, [x0, #8]
  451f14:	bl	41bca0 <EC_KEY_new_by_curve_name@plt>
  451f18:	add	x1, x26, x22, lsl #3
  451f1c:	ldr	w22, [x20, #4]
  451f20:	str	x0, [x1, #152]
  451f24:	add	x0, x26, x22, lsl #3
  451f28:	ldr	x0, [x0, #152]
  451f2c:	cbz	x0, 4529b0 <ASN1_generate_nconf@plt+0x34040>
  451f30:	add	x26, x26, #0x300
  451f34:	cmp	x28, x26
  451f38:	b.ne	451f0c <ASN1_generate_nconf@plt+0x3359c>  // b.any
  451f3c:	mov	x22, x24
  451f40:	b	451f50 <ASN1_generate_nconf@plt+0x335e0>
  451f44:	add	x22, x22, #0x300
  451f48:	cmp	x28, x22
  451f4c:	b.eq	4529cc <ASN1_generate_nconf@plt+0x3405c>  // b.none
  451f50:	ldr	w0, [x20, #4]
  451f54:	mov	x1, #0x0                   	// #0
  451f58:	add	x0, x22, x0, lsl #3
  451f5c:	ldr	x0, [x0, #152]
  451f60:	bl	41a760 <EC_KEY_precompute_mult@plt>
  451f64:	ldr	w0, [x20, #4]
  451f68:	add	x0, x22, x0, lsl #3
  451f6c:	ldr	x0, [x0, #152]
  451f70:	bl	41b4a0 <EC_KEY_generate_key@plt>
  451f74:	ldr	w5, [x20, #4]
  451f78:	add	x4, x22, #0x38
  451f7c:	ldp	x1, x3, [x22, #16]
  451f80:	mov	w2, #0x14                  	// #20
  451f84:	add	x5, x22, x5, lsl #3
  451f88:	mov	w0, #0x0                   	// #0
  451f8c:	ldr	x5, [x5, #152]
  451f90:	bl	41bcd0 <ECDSA_sign@plt>
  451f94:	cbnz	w0, 451f44 <ASN1_generate_nconf@plt+0x335d4>
  451f98:	ldp	x2, x1, [sp, #120]
  451f9c:	mov	x26, #0x1                   	// #1
  451fa0:	ldr	x0, [x2, #152]
  451fa4:	add	x22, x2, #0x98
  451fa8:	bl	419740 <BIO_printf@plt>
  451fac:	ldr	x0, [sp, #120]
  451fb0:	ldr	x0, [x0, #152]
  451fb4:	bl	41e7f0 <ERR_print_errors@plt>
  451fb8:	mov	x6, x24
  451fbc:	ldr	w5, [x20, #4]
  451fc0:	mov	w2, #0x14                  	// #20
  451fc4:	ldp	x1, x3, [x6, #16]
  451fc8:	mov	w0, #0x0                   	// #0
  451fcc:	add	x5, x6, x5, lsl #3
  451fd0:	ldr	w4, [x6, #56]
  451fd4:	str	x6, [sp, #216]
  451fd8:	ldr	x5, [x5, #152]
  451fdc:	bl	4195c0 <ECDSA_verify@plt>
  451fe0:	mov	w5, w0
  451fe4:	cmp	w0, #0x1
  451fe8:	b.ne	452ab4 <ASN1_generate_nconf@plt+0x34144>  // b.any
  451fec:	ldr	x6, [sp, #216]
  451ff0:	add	x6, x6, #0x300
  451ff4:	cmp	x28, x6
  451ff8:	b.ne	451fbc <ASN1_generate_nconf@plt+0x3364c>  // b.any
  451ffc:	ldr	w2, [x20, #4]
  452000:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452004:	ldr	w3, [sp, #168]
  452008:	add	x1, x1, #0xf10
  45200c:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  452010:	add	x0, x0, #0xc50
  452014:	add	x2, x25, x2, lsl #4
  452018:	str	w5, [sp, #216]
  45201c:	ldr	w2, [x2, #12]
  452020:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  452024:	ldr	w1, [x21, #1956]
  452028:	mov	w0, #0x0                   	// #0
  45202c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452030:	ldr	w0, [sp, #304]
  452034:	mov	x2, x24
  452038:	adrp	x1, 44c000 <ASN1_generate_nconf@plt+0x2d690>
  45203c:	add	x1, x1, #0x160
  452040:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452044:	sxtw	x2, w0
  452048:	ldr	w5, [sp, #216]
  45204c:	ldr	w1, [x21, #1956]
  452050:	mov	w0, w5
  452054:	str	x2, [sp, #216]
  452058:	str	w2, [sp, #240]
  45205c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452060:	fmov	d8, d0
  452064:	mov	w0, #0x0                   	// #0
  452068:	bl	419c60 <alarm@plt>
  45206c:	fmov	d0, d8
  452070:	ldr	w3, [x20, #4]
  452074:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452078:	ldr	w5, [x20, #1476]
  45207c:	add	x1, x1, #0xd08
  452080:	ldr	x0, [x22]
  452084:	add	x3, x25, x3, lsl #4
  452088:	ldr	x2, [sp, #216]
  45208c:	cmp	w5, #0x0
  452090:	ldr	w3, [x3, #12]
  452094:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452098:	add	x5, x5, #0xcf0
  45209c:	csel	x1, x5, x1, ne  // ne = any
  4520a0:	bl	419740 <BIO_printf@plt>
  4520a4:	ldr	w4, [sp, #240]
  4520a8:	ldr	w0, [x20, #4]
  4520ac:	scvtf	d1, w4
  4520b0:	add	x0, x20, x0, lsl #4
  4520b4:	fdiv	d1, d1, d8
  4520b8:	str	d1, [x0, #3144]
  4520bc:	cmp	x26, #0x1
  4520c0:	b.gt	451ee8 <ASN1_generate_nconf@plt+0x33578>
  4520c4:	ldr	w3, [x20, #4]
  4520c8:	mov	w2, #0x0                   	// #0
  4520cc:	ldr	x4, [sp, #208]
  4520d0:	add	w1, w3, #0x1
  4520d4:	mov	w0, w1
  4520d8:	str	w1, [x20, #4]
  4520dc:	add	x4, x4, w1, uxtw #2
  4520e0:	b	4520f0 <ASN1_generate_nconf@plt+0x33780>
  4520e4:	add	w0, w0, #0x1
  4520e8:	mov	w2, #0x1                   	// #1
  4520ec:	str	wzr, [x4], #4
  4520f0:	cmp	w0, #0x15
  4520f4:	b.ls	4520e4 <ASN1_generate_nconf@plt+0x33774>  // b.plast
  4520f8:	cmp	w1, #0x16
  4520fc:	mov	w0, #0x15                  	// #21
  452100:	sub	w0, w0, w3
  452104:	csel	w0, w0, wzr, ls  // ls = plast
  452108:	add	w0, w0, w1
  45210c:	cbz	w2, 451ee8 <ASN1_generate_nconf@plt+0x33578>
  452110:	str	w0, [x20, #4]
  452114:	b	451ee8 <ASN1_generate_nconf@plt+0x33578>
  452118:	add	x0, sp, #0x260
  45211c:	str	wzr, [x20, #4]
  452120:	str	x0, [sp, #216]
  452124:	mov	w0, #0x0                   	// #0
  452128:	b	452140 <ASN1_generate_nconf@plt+0x337d0>
  45212c:	ldr	w0, [x20, #4]
  452130:	add	w0, w0, #0x1
  452134:	str	w0, [x20, #4]
  452138:	cmp	w0, #0x17
  45213c:	b.hi	4523f4 <ASN1_generate_nconf@plt+0x33a84>  // b.pmore
  452140:	ldr	x1, [sp, #216]
  452144:	ldr	w0, [x1, w0, uxtw #2]
  452148:	cbz	w0, 45212c <ASN1_generate_nconf@plt+0x337bc>
  45214c:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  452150:	add	x22, x26, #0x98
  452154:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452158:	add	x0, x0, #0x538
  45215c:	str	x24, [sp, #128]
  452160:	str	x0, [sp, #264]
  452164:	str	xzr, [sp, #360]
  452168:	str	xzr, [sp, #376]
  45216c:	bl	41ca60 <ERR_peek_error@plt>
  452170:	cbnz	x0, 452908 <ASN1_generate_nconf@plt+0x33f98>
  452174:	ldr	x2, [sp, #144]
  452178:	mov	x1, #0x0                   	// #0
  45217c:	ldr	w0, [x20, #4]
  452180:	add	x0, x2, x0, lsl #4
  452184:	ldr	w0, [x0, #1960]
  452188:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  45218c:	mov	x27, x0
  452190:	cbz	x0, 45284c <ASN1_generate_nconf@plt+0x33edc>
  452194:	mov	x0, x27
  452198:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  45219c:	cbz	w0, 4528ec <ASN1_generate_nconf@plt+0x33f7c>
  4521a0:	add	x1, sp, #0x168
  4521a4:	mov	x0, x27
  4521a8:	bl	41c900 <EVP_PKEY_keygen@plt>
  4521ac:	cbz	w0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  4521b0:	add	x1, sp, #0x178
  4521b4:	mov	x0, x27
  4521b8:	bl	41c900 <EVP_PKEY_keygen@plt>
  4521bc:	cbz	w0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  4521c0:	ldr	x0, [sp, #360]
  4521c4:	mov	x1, #0x0                   	// #0
  4521c8:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  4521cc:	str	x0, [sp, #240]
  4521d0:	mov	x25, x0
  4521d4:	cbz	x0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  4521d8:	bl	41d550 <EVP_PKEY_derive_init@plt>
  4521dc:	cbz	w0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  4521e0:	ldr	x1, [sp, #376]
  4521e4:	mov	x0, x25
  4521e8:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  4521ec:	cbz	w0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  4521f0:	add	x2, sp, #0x1c0
  4521f4:	mov	x0, x25
  4521f8:	mov	x1, #0x0                   	// #0
  4521fc:	bl	41b6b0 <EVP_PKEY_derive@plt>
  452200:	cbz	w0, 452830 <ASN1_generate_nconf@plt+0x33ec0>
  452204:	ldr	x0, [sp, #448]
  452208:	sub	x0, x0, #0x1
  45220c:	cmp	x0, #0xff
  452210:	b.hi	452830 <ASN1_generate_nconf@plt+0x33ec0>  // b.pmore
  452214:	ldr	x0, [sp, #376]
  452218:	mov	x1, #0x0                   	// #0
  45221c:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  452220:	mov	x25, x0
  452224:	cbz	x0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  452228:	bl	41d550 <EVP_PKEY_derive_init@plt>
  45222c:	cbz	w0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  452230:	ldr	x1, [sp, #360]
  452234:	mov	x0, x25
  452238:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  45223c:	cbz	w0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  452240:	add	x2, sp, #0x1e0
  452244:	mov	x0, x25
  452248:	mov	x1, #0x0                   	// #0
  45224c:	bl	41b6b0 <EVP_PKEY_derive@plt>
  452250:	cbz	w0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  452254:	ldr	x0, [sp, #128]
  452258:	add	x2, sp, #0x1c0
  45225c:	ldr	x1, [x0, #536]
  452260:	ldr	x0, [sp, #240]
  452264:	bl	41b6b0 <EVP_PKEY_derive@plt>
  452268:	cbz	w0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  45226c:	ldr	x0, [sp, #128]
  452270:	add	x2, sp, #0x1e0
  452274:	ldr	x1, [x0, #544]
  452278:	mov	x0, x25
  45227c:	bl	41b6b0 <EVP_PKEY_derive@plt>
  452280:	cbz	w0, 452814 <ASN1_generate_nconf@plt+0x33ea4>
  452284:	ldr	x0, [sp, #448]
  452288:	ldr	x2, [sp, #480]
  45228c:	cmp	x2, x0
  452290:	b.ne	452814 <ASN1_generate_nconf@plt+0x33ea4>  // b.any
  452294:	ldr	x1, [sp, #128]
  452298:	ldr	x0, [x1, #536]
  45229c:	ldr	x1, [x1, #544]
  4522a0:	bl	41e660 <CRYPTO_memcmp@plt>
  4522a4:	cbnz	w0, 4527f8 <ASN1_generate_nconf@plt+0x33e88>
  4522a8:	ldr	x2, [sp, #128]
  4522ac:	ldr	w1, [x20, #4]
  4522b0:	ldr	x3, [sp, #240]
  4522b4:	add	x1, x2, x1, lsl #3
  4522b8:	add	x2, x2, #0x300
  4522bc:	ldr	x0, [sp, #360]
  4522c0:	str	x2, [sp, #128]
  4522c4:	str	x3, [x1, #328]
  4522c8:	ldr	x2, [sp, #448]
  4522cc:	str	x2, [x1, #552]
  4522d0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4522d4:	ldr	x0, [sp, #376]
  4522d8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4522dc:	mov	x0, x27
  4522e0:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4522e4:	mov	x0, x25
  4522e8:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4522ec:	ldr	x2, [sp, #128]
  4522f0:	cmp	x28, x2
  4522f4:	b.ne	452164 <ASN1_generate_nconf@plt+0x337f4>  // b.any
  4522f8:	ldr	x0, [sp, #144]
  4522fc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452300:	ldr	w2, [x20, #4]
  452304:	add	x1, x1, #0xf18
  452308:	add	x25, x0, #0x7a0
  45230c:	ldr	w3, [sp, #168]
  452310:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  452314:	add	x0, x0, #0xdc8
  452318:	add	x2, x25, x2, lsl #4
  45231c:	ldr	w2, [x2, #12]
  452320:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  452324:	ldr	w1, [x21, #1956]
  452328:	mov	w0, #0x0                   	// #0
  45232c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452330:	ldr	w0, [sp, #304]
  452334:	mov	x2, x24
  452338:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  45233c:	add	x1, x1, #0x6a0
  452340:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452344:	sxtw	x27, w0
  452348:	ldr	w1, [x21, #1956]
  45234c:	mov	w0, #0x1                   	// #1
  452350:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452354:	fmov	d8, d0
  452358:	mov	w0, #0x0                   	// #0
  45235c:	bl	419c60 <alarm@plt>
  452360:	fmov	d0, d8
  452364:	ldr	w2, [x20, #4]
  452368:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45236c:	ldr	w3, [x20, #1476]
  452370:	add	x4, x4, #0xd30
  452374:	ldr	x0, [x26, #152]
  452378:	add	x25, x25, x2, lsl #4
  45237c:	cmp	w3, #0x0
  452380:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452384:	add	x1, x1, #0xd48
  452388:	mov	x2, x27
  45238c:	ldr	w3, [x25, #12]
  452390:	csel	x1, x4, x1, ne  // ne = any
  452394:	bl	419740 <BIO_printf@plt>
  452398:	scvtf	d1, w27
  45239c:	ldr	w1, [x20, #4]
  4523a0:	add	x0, x20, #0xda0
  4523a4:	cmp	x27, #0x1
  4523a8:	fdiv	d1, d1, d8
  4523ac:	str	d1, [x0, x1, lsl #3]
  4523b0:	b.gt	45212c <ASN1_generate_nconf@plt+0x337bc>
  4523b4:	ldr	w1, [x20, #4]
  4523b8:	add	w0, w1, #0x1
  4523bc:	str	w0, [x20, #4]
  4523c0:	cmp	w0, #0x17
  4523c4:	b.hi	45212c <ASN1_generate_nconf@plt+0x337bc>  // b.pmore
  4523c8:	mov	w2, #0x16                  	// #22
  4523cc:	sub	w2, w2, w1
  4523d0:	ldr	x1, [sp, #216]
  4523d4:	add	x2, x2, #0x1
  4523d8:	lsl	x2, x2, #2
  4523dc:	add	x0, x1, w0, uxtw #2
  4523e0:	mov	w1, #0x0                   	// #0
  4523e4:	bl	41e7a0 <memset@plt>
  4523e8:	mov	w0, #0x18                  	// #24
  4523ec:	str	w0, [x20, #4]
  4523f0:	b	45212c <ASN1_generate_nconf@plt+0x337bc>
  4523f4:	add	x0, sp, #0x150
  4523f8:	str	x0, [sp, #128]
  4523fc:	ldr	x0, [sp, #144]
  452400:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452404:	add	x27, x27, #0x648
  452408:	str	wzr, [x20, #4]
  45240c:	add	x25, x0, #0x920
  452410:	mov	w0, #0x0                   	// #0
  452414:	b	45242c <ASN1_generate_nconf@plt+0x33abc>
  452418:	ldr	w0, [x20, #4]
  45241c:	add	w0, w0, #0x1
  452420:	str	w0, [x20, #4]
  452424:	cmp	w0, #0x1
  452428:	b.hi	451914 <ASN1_generate_nconf@plt+0x32fa4>  // b.pmore
  45242c:	ldr	x1, [sp, #128]
  452430:	str	xzr, [sp, #480]
  452434:	ldr	w0, [x1, w0, uxtw #2]
  452438:	cbz	w0, 452418 <ASN1_generate_nconf@plt+0x33aa8>
  45243c:	mov	x22, x24
  452440:	ldr	w26, [x20, #4]
  452444:	bl	41bea0 <EVP_MD_CTX_new@plt>
  452448:	ldr	w1, [x20, #4]
  45244c:	add	x26, x22, w26, uxtw #3
  452450:	add	x2, x22, x1, lsl #3
  452454:	str	x0, [x26, #520]
  452458:	ldr	x0, [x2, #520]
  45245c:	cbz	x0, 45277c <ASN1_generate_nconf@plt+0x33e0c>
  452460:	add	x0, x1, x1, lsl #1
  452464:	mov	x1, #0x0                   	// #0
  452468:	add	x0, x25, x0, lsl #3
  45246c:	ldr	w0, [x0, #8]
  452470:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  452474:	mov	x26, x0
  452478:	cbz	x0, 452798 <ASN1_generate_nconf@plt+0x33e28>
  45247c:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  452480:	cbz	w0, 452798 <ASN1_generate_nconf@plt+0x33e28>
  452484:	add	x1, sp, #0x1e0
  452488:	mov	x0, x26
  45248c:	bl	41c900 <EVP_PKEY_keygen@plt>
  452490:	cbz	w0, 452798 <ASN1_generate_nconf@plt+0x33e28>
  452494:	mov	x0, x26
  452498:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  45249c:	ldr	w0, [x20, #4]
  4524a0:	mov	x3, #0x0                   	// #0
  4524a4:	ldr	x4, [sp, #480]
  4524a8:	mov	x2, #0x0                   	// #0
  4524ac:	add	x0, x22, x0, lsl #3
  4524b0:	mov	x1, #0x0                   	// #0
  4524b4:	ldr	x0, [x0, #520]
  4524b8:	bl	41a7d0 <EVP_DigestSignInit@plt>
  4524bc:	cbz	w0, 452774 <ASN1_generate_nconf@plt+0x33e04>
  4524c0:	ldr	x0, [sp, #480]
  4524c4:	add	x22, x22, #0x300
  4524c8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4524cc:	cmp	x28, x22
  4524d0:	b.ne	452440 <ASN1_generate_nconf@plt+0x33ad0>  // b.any
  4524d4:	add	x22, x24, #0x40
  4524d8:	mov	w26, #0x0                   	// #0
  4524dc:	mov	x6, #0x18                  	// #24
  4524e0:	ldr	w0, [x20, #4]
  4524e4:	mov	x5, x22
  4524e8:	ldp	x3, x1, [x22, #-48]
  4524ec:	mov	x2, x22
  4524f0:	mov	x4, #0x14                  	// #20
  4524f4:	madd	x7, x0, x6, x25
  4524f8:	ldr	x7, [x7, #16]
  4524fc:	str	x7, [x5], #-64
  452500:	add	x0, x5, x0, lsl #3
  452504:	ldr	x0, [x0, #520]
  452508:	bl	41c2f0 <EVP_DigestSign@plt>
  45250c:	cbz	w0, 4527a4 <ASN1_generate_nconf@plt+0x33e34>
  452510:	ldr	w0, [sp, #248]
  452514:	add	w26, w26, #0x1
  452518:	add	x22, x22, #0x300
  45251c:	mov	x6, #0x18                  	// #24
  452520:	cmp	w26, w0
  452524:	b.ne	4524e0 <ASN1_generate_nconf@plt+0x33b70>  // b.any
  452528:	ldr	w1, [x20, #4]
  45252c:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  452530:	ldr	x2, [sp, #120]
  452534:	add	x0, x0, #0x8c8
  452538:	ldr	w3, [sp, #168]
  45253c:	mul	x1, x1, x6
  452540:	add	x22, x2, #0x98
  452544:	add	x2, x25, x1
  452548:	ldr	x1, [x25, x1]
  45254c:	ldr	w2, [x2, #12]
  452550:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  452554:	ldr	w1, [x21, #1956]
  452558:	mov	w0, #0x0                   	// #0
  45255c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452560:	ldr	w0, [sp, #304]
  452564:	mov	x2, x24
  452568:	adrp	x1, 44c000 <ASN1_generate_nconf@plt+0x2d690>
  45256c:	add	x1, x1, #0x238
  452570:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452574:	sxtw	x26, w0
  452578:	ldr	w1, [x21, #1956]
  45257c:	mov	w0, #0x1                   	// #1
  452580:	str	w26, [sp, #240]
  452584:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452588:	fmov	d8, d0
  45258c:	mov	w0, #0x0                   	// #0
  452590:	bl	419c60 <alarm@plt>
  452594:	fmov	d0, d8
  452598:	ldr	w3, [x20, #4]
  45259c:	mov	x2, #0x18                  	// #24
  4525a0:	ldr	w1, [x20, #1476]
  4525a4:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4525a8:	add	x0, x0, #0xd80
  4525ac:	cmp	w1, #0x0
  4525b0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4525b4:	mul	x3, x3, x2
  4525b8:	add	x1, x1, #0xd68
  4525bc:	csel	x1, x1, x0, ne  // ne = any
  4525c0:	mov	x2, x26
  4525c4:	ldr	x0, [sp, #120]
  4525c8:	add	x6, x25, x3
  4525cc:	ldr	x4, [x25, x3]
  4525d0:	ldr	x0, [x0, #152]
  4525d4:	ldr	w3, [x6, #12]
  4525d8:	bl	419740 <BIO_printf@plt>
  4525dc:	ldr	w5, [sp, #240]
  4525e0:	ldr	w0, [x20, #4]
  4525e4:	scvtf	d1, w5
  4525e8:	add	x0, x20, x0, lsl #4
  4525ec:	fdiv	d1, d1, d8
  4525f0:	str	d1, [x0, #3680]
  4525f4:	mov	x5, x24
  4525f8:	mov	w6, #0x0                   	// #0
  4525fc:	ldr	w0, [x20, #4]
  452600:	mov	x4, #0x14                  	// #20
  452604:	ldp	x3, x1, [x5, #16]
  452608:	str	x5, [sp, #240]
  45260c:	add	x0, x5, x0, lsl #3
  452610:	str	w6, [sp, #264]
  452614:	ldr	x2, [x5, #64]
  452618:	ldr	x0, [x0, #520]
  45261c:	bl	41e6d0 <EVP_DigestVerify@plt>
  452620:	mov	w4, w0
  452624:	cmp	w0, #0x1
  452628:	b.ne	4527d0 <ASN1_generate_nconf@plt+0x33e60>  // b.any
  45262c:	ldr	w6, [sp, #264]
  452630:	ldr	x5, [sp, #240]
  452634:	add	w6, w6, #0x1
  452638:	ldr	w0, [sp, #248]
  45263c:	add	x5, x5, #0x300
  452640:	cmp	w6, w0
  452644:	b.ne	4525fc <ASN1_generate_nconf@plt+0x33c8c>  // b.any
  452648:	ldr	w1, [x20, #4]
  45264c:	mov	x6, #0x18                  	// #24
  452650:	ldr	w3, [sp, #168]
  452654:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  452658:	add	x0, x0, #0xc50
  45265c:	str	w4, [sp, #240]
  452660:	mul	x1, x1, x6
  452664:	add	x2, x25, x1
  452668:	ldr	x1, [x25, x1]
  45266c:	ldr	w2, [x2, #12]
  452670:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  452674:	ldr	w1, [x21, #1956]
  452678:	mov	w0, #0x0                   	// #0
  45267c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452680:	ldr	w0, [sp, #304]
  452684:	mov	x2, x24
  452688:	adrp	x1, 44c000 <ASN1_generate_nconf@plt+0x2d690>
  45268c:	add	x1, x1, #0x308
  452690:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452694:	sxtw	x2, w0
  452698:	ldr	w4, [sp, #240]
  45269c:	ldr	w1, [x21, #1956]
  4526a0:	mov	w0, w4
  4526a4:	str	x2, [sp, #240]
  4526a8:	str	w2, [sp, #264]
  4526ac:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  4526b0:	fmov	d8, d0
  4526b4:	mov	w0, #0x0                   	// #0
  4526b8:	bl	419c60 <alarm@plt>
  4526bc:	fmov	d0, d8
  4526c0:	ldr	w3, [x20, #4]
  4526c4:	mov	x6, #0x18                  	// #24
  4526c8:	ldr	w4, [x20, #1476]
  4526cc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4526d0:	add	x1, x1, #0xdb8
  4526d4:	cmp	w4, #0x0
  4526d8:	adrp	x4, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4526dc:	mul	x3, x3, x6
  4526e0:	add	x4, x4, #0xda0
  4526e4:	csel	x1, x4, x1, ne  // ne = any
  4526e8:	add	x6, x25, x3
  4526ec:	ldr	x0, [x22]
  4526f0:	ldr	x4, [x25, x3]
  4526f4:	ldr	w3, [x6, #12]
  4526f8:	ldr	x2, [sp, #240]
  4526fc:	bl	419740 <BIO_printf@plt>
  452700:	ldr	w5, [sp, #264]
  452704:	ldr	w0, [x20, #4]
  452708:	scvtf	d1, w5
  45270c:	add	x0, x20, x0, lsl #4
  452710:	fdiv	d1, d1, d8
  452714:	str	d1, [x0, #3688]
  452718:	cmp	x26, #0x1
  45271c:	b.gt	452418 <ASN1_generate_nconf@plt+0x33aa8>
  452720:	ldr	w3, [x20, #4]
  452724:	mov	w2, #0x0                   	// #0
  452728:	ldr	x4, [sp, #128]
  45272c:	add	w1, w3, #0x1
  452730:	mov	w0, w1
  452734:	str	w1, [x20, #4]
  452738:	add	x4, x4, w1, uxtw #2
  45273c:	b	45274c <ASN1_generate_nconf@plt+0x33ddc>
  452740:	add	w0, w0, #0x1
  452744:	mov	w2, #0x1                   	// #1
  452748:	str	wzr, [x4], #4
  45274c:	cmp	w0, #0x1
  452750:	b.ls	452740 <ASN1_generate_nconf@plt+0x33dd0>  // b.plast
  452754:	cmp	w1, #0x2
  452758:	mov	w0, #0x1                   	// #1
  45275c:	sub	w0, w0, w3
  452760:	csel	w0, w0, wzr, ls  // ls = plast
  452764:	add	w0, w0, w1
  452768:	cbz	w2, 452418 <ASN1_generate_nconf@plt+0x33aa8>
  45276c:	str	w0, [x20, #4]
  452770:	b	452418 <ASN1_generate_nconf@plt+0x33aa8>
  452774:	ldr	x0, [sp, #480]
  452778:	bl	41d9c0 <EVP_PKEY_free@plt>
  45277c:	ldr	x22, [sp, #120]
  452780:	mov	x1, x27
  452784:	ldr	x0, [x22, #152]
  452788:	bl	419740 <BIO_printf@plt>
  45278c:	ldr	x0, [x22, #152]
  452790:	bl	41e7f0 <ERR_print_errors@plt>
  452794:	b	452418 <ASN1_generate_nconf@plt+0x33aa8>
  452798:	mov	x0, x26
  45279c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4527a0:	b	45277c <ASN1_generate_nconf@plt+0x33e0c>
  4527a4:	ldr	x2, [sp, #120]
  4527a8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4527ac:	add	x1, x1, #0x918
  4527b0:	mov	x26, #0x1                   	// #1
  4527b4:	add	x22, x2, #0x98
  4527b8:	ldr	x0, [x2, #152]
  4527bc:	bl	419740 <BIO_printf@plt>
  4527c0:	ldr	x2, [sp, #120]
  4527c4:	ldr	x0, [x2, #152]
  4527c8:	bl	41e7f0 <ERR_print_errors@plt>
  4527cc:	b	4525f4 <ASN1_generate_nconf@plt+0x33c84>
  4527d0:	ldr	x0, [x22]
  4527d4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4527d8:	add	x1, x1, #0x658
  4527dc:	bl	419740 <BIO_printf@plt>
  4527e0:	ldr	x0, [x22]
  4527e4:	bl	41e7f0 <ERR_print_errors@plt>
  4527e8:	ldr	w0, [x20, #4]
  4527ec:	ldr	x1, [sp, #128]
  4527f0:	str	wzr, [x1, x0, lsl #2]
  4527f4:	b	452718 <ASN1_generate_nconf@plt+0x33da8>
  4527f8:	ldr	x0, [x26, #152]
  4527fc:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452800:	add	x1, x1, #0x628
  452804:	bl	419740 <BIO_printf@plt>
  452808:	ldr	x0, [x26, #152]
  45280c:	bl	41e7f0 <ERR_print_errors@plt>
  452810:	b	4523b4 <ASN1_generate_nconf@plt+0x33a44>
  452814:	ldr	x0, [x26, #152]
  452818:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45281c:	add	x1, x1, #0x608
  452820:	bl	419740 <BIO_printf@plt>
  452824:	ldr	x0, [x26, #152]
  452828:	bl	41e7f0 <ERR_print_errors@plt>
  45282c:	b	4523b4 <ASN1_generate_nconf@plt+0x33a44>
  452830:	ldr	x0, [x26, #152]
  452834:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452838:	add	x1, x1, #0x5e8
  45283c:	bl	419740 <BIO_printf@plt>
  452840:	ldr	x0, [x26, #152]
  452844:	bl	41e7f0 <ERR_print_errors@plt>
  452848:	b	4523b4 <ASN1_generate_nconf@plt+0x33a44>
  45284c:	str	xzr, [sp, #480]
  452850:	bl	41ca60 <ERR_peek_error@plt>
  452854:	mov	x25, x0
  452858:	bl	41c910 <ERR_peek_last_error@plt>
  45285c:	cmp	x0, x25
  452860:	b.eq	452958 <ASN1_generate_nconf@plt+0x33fe8>  // b.none
  452864:	bl	41ca60 <ERR_peek_error@plt>
  452868:	cbnz	x0, 45293c <ASN1_generate_nconf@plt+0x33fcc>
  45286c:	mov	x1, #0x0                   	// #0
  452870:	mov	w0, #0x198                 	// #408
  452874:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  452878:	mov	x25, x0
  45287c:	cbz	x0, 452920 <ASN1_generate_nconf@plt+0x33fb0>
  452880:	bl	419da0 <EVP_PKEY_paramgen_init@plt>
  452884:	cbz	w0, 452920 <ASN1_generate_nconf@plt+0x33fb0>
  452888:	ldr	x6, [sp, #144]
  45288c:	mov	x0, x25
  452890:	ldr	w4, [x20, #4]
  452894:	mov	x5, #0x0                   	// #0
  452898:	mov	w3, #0x1001                	// #4097
  45289c:	mov	w2, #0x6                   	// #6
  4528a0:	mov	w1, #0x198                 	// #408
  4528a4:	add	x4, x6, x4, lsl #4
  4528a8:	ldr	w4, [x4, #1960]
  4528ac:	bl	41e4c0 <EVP_PKEY_CTX_ctrl@plt>
  4528b0:	cbz	w0, 452920 <ASN1_generate_nconf@plt+0x33fb0>
  4528b4:	add	x1, sp, #0x1e0
  4528b8:	mov	x0, x25
  4528bc:	bl	419780 <EVP_PKEY_paramgen@plt>
  4528c0:	cbz	w0, 452920 <ASN1_generate_nconf@plt+0x33fb0>
  4528c4:	ldr	x0, [sp, #480]
  4528c8:	mov	x1, #0x0                   	// #0
  4528cc:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  4528d0:	mov	x27, x0
  4528d4:	ldr	x0, [sp, #480]
  4528d8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4528dc:	str	xzr, [sp, #480]
  4528e0:	mov	x0, x25
  4528e4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4528e8:	cbnz	x27, 452194 <ASN1_generate_nconf@plt+0x33824>
  4528ec:	ldr	x0, [x26, #152]
  4528f0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4528f4:	add	x1, x1, #0x5d0
  4528f8:	bl	419740 <BIO_printf@plt>
  4528fc:	ldr	x0, [x26, #152]
  452900:	bl	41e7f0 <ERR_print_errors@plt>
  452904:	b	4523b4 <ASN1_generate_nconf@plt+0x33a44>
  452908:	ldr	x0, [x22]
  45290c:	ldr	x1, [sp, #264]
  452910:	bl	419740 <BIO_printf@plt>
  452914:	ldr	x0, [x22]
  452918:	bl	41e7f0 <ERR_print_errors@plt>
  45291c:	b	452174 <ASN1_generate_nconf@plt+0x33804>
  452920:	ldr	x0, [x26, #152]
  452924:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452928:	add	x1, x1, #0x5b0
  45292c:	bl	419740 <BIO_printf@plt>
  452930:	ldr	x0, [x26, #152]
  452934:	bl	41e7f0 <ERR_print_errors@plt>
  452938:	b	4523b4 <ASN1_generate_nconf@plt+0x33a44>
  45293c:	ldr	x0, [x26, #152]
  452940:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452944:	add	x1, x1, #0x578
  452948:	bl	419740 <BIO_printf@plt>
  45294c:	ldr	x0, [x26, #152]
  452950:	bl	41e7f0 <ERR_print_errors@plt>
  452954:	b	4522f8 <ASN1_generate_nconf@plt+0x33988>
  452958:	lsr	w1, w0, #24
  45295c:	cmp	w1, #0x6
  452960:	b.ne	452864 <ASN1_generate_nconf@plt+0x33ef4>  // b.any
  452964:	ubfx	w1, w0, #12, #12
  452968:	cmp	w1, #0x9d
  45296c:	b.ne	452864 <ASN1_generate_nconf@plt+0x33ef4>  // b.any
  452970:	and	w0, w0, #0xfff
  452974:	cmp	w0, #0x9c
  452978:	b.ne	452864 <ASN1_generate_nconf@plt+0x33ef4>  // b.any
  45297c:	bl	419a70 <ERR_get_error@plt>
  452980:	b	452864 <ASN1_generate_nconf@plt+0x33ef4>
  452984:	ldr	x2, [sp, #120]
  452988:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45298c:	add	x1, x1, #0x498
  452990:	mov	x25, #0x1                   	// #1
  452994:	add	x22, x2, #0x98
  452998:	ldr	x0, [x2, #152]
  45299c:	bl	419740 <BIO_printf@plt>
  4529a0:	ldr	x2, [sp, #120]
  4529a4:	ldr	x0, [x2, #152]
  4529a8:	bl	41e7f0 <ERR_print_errors@plt>
  4529ac:	b	451c88 <ASN1_generate_nconf@plt+0x33318>
  4529b0:	ldr	x22, [sp, #120]
  4529b4:	mov	x1, x27
  4529b8:	ldr	x0, [x22, #152]
  4529bc:	bl	419740 <BIO_printf@plt>
  4529c0:	ldr	x0, [x22, #152]
  4529c4:	bl	41e7f0 <ERR_print_errors@plt>
  4529c8:	b	451ee8 <ASN1_generate_nconf@plt+0x33578>
  4529cc:	ldr	w2, [x20, #4]
  4529d0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4529d4:	ldr	w3, [sp, #168]
  4529d8:	add	x1, x1, #0xf10
  4529dc:	ldr	x4, [sp, #120]
  4529e0:	add	x2, x25, x2, lsl #4
  4529e4:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  4529e8:	add	x0, x0, #0x8c8
  4529ec:	add	x22, x4, #0x98
  4529f0:	ldr	w2, [x2, #12]
  4529f4:	bl	44c3e0 <ASN1_generate_nconf@plt+0x2da70>
  4529f8:	ldr	w1, [x21, #1956]
  4529fc:	mov	w0, #0x0                   	// #0
  452a00:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452a04:	ldr	w0, [sp, #304]
  452a08:	mov	x2, x24
  452a0c:	adrp	x1, 44c000 <ASN1_generate_nconf@plt+0x2d690>
  452a10:	add	x1, x1, #0x88
  452a14:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452a18:	sxtw	x26, w0
  452a1c:	ldr	w1, [x21, #1956]
  452a20:	mov	w0, #0x1                   	// #1
  452a24:	str	w26, [sp, #216]
  452a28:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452a2c:	fmov	d8, d0
  452a30:	mov	w0, #0x0                   	// #0
  452a34:	bl	419c60 <alarm@plt>
  452a38:	fmov	d0, d8
  452a3c:	ldr	w3, [x20, #4]
  452a40:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a44:	ldr	x4, [sp, #120]
  452a48:	add	x5, x5, #0xcb0
  452a4c:	add	x3, x25, x3, lsl #4
  452a50:	ldr	w0, [x20, #1476]
  452a54:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a58:	add	x1, x1, #0xcc8
  452a5c:	cmp	w0, #0x0
  452a60:	mov	x2, x26
  452a64:	ldr	x0, [x4, #152]
  452a68:	csel	x1, x5, x1, ne  // ne = any
  452a6c:	ldr	w3, [x3, #12]
  452a70:	bl	419740 <BIO_printf@plt>
  452a74:	ldr	w4, [sp, #216]
  452a78:	ldr	w0, [x20, #4]
  452a7c:	scvtf	d1, w4
  452a80:	add	x0, x20, x0, lsl #4
  452a84:	fdiv	d1, d1, d8
  452a88:	str	d1, [x0, #3136]
  452a8c:	b	451fb8 <ASN1_generate_nconf@plt+0x33648>
  452a90:	ldr	x0, [x22]
  452a94:	mov	x1, x27
  452a98:	bl	419740 <BIO_printf@plt>
  452a9c:	ldr	x0, [x22]
  452aa0:	bl	41e7f0 <ERR_print_errors@plt>
  452aa4:	ldr	w0, [x20, #4]
  452aa8:	ldr	x1, [sp, #152]
  452aac:	str	wzr, [x1, x0, lsl #2]
  452ab0:	b	451d84 <ASN1_generate_nconf@plt+0x33414>
  452ab4:	ldr	x0, [x22]
  452ab8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452abc:	add	x1, x1, #0x500
  452ac0:	bl	419740 <BIO_printf@plt>
  452ac4:	ldr	x0, [x22]
  452ac8:	bl	41e7f0 <ERR_print_errors@plt>
  452acc:	ldr	w0, [x20, #4]
  452ad0:	ldr	x1, [sp, #208]
  452ad4:	str	wzr, [x1, x0, lsl #2]
  452ad8:	b	4520bc <ASN1_generate_nconf@plt+0x3374c>
  452adc:	adrp	x0, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  452ae0:	add	x0, x0, #0x9e0
  452ae4:	str	x0, [sp, #160]
  452ae8:	b	44fa74 <ASN1_generate_nconf@plt+0x31104>
  452aec:	ldr	x0, [x20, #8]
  452af0:	cbz	x0, 452c48 <ASN1_generate_nconf@plt+0x342d8>
  452af4:	stp	d8, d9, [sp, #96]
  452af8:	bl	419660 <EVP_MD_type@plt>
  452afc:	bl	41a220 <OBJ_nid2ln@plt>
  452b00:	adrp	x1, 4a1000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  452b04:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  452b08:	adrp	x28, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  452b0c:	adrp	x27, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452b10:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452b14:	add	x22, x22, #0x98
  452b18:	add	x28, x28, #0x728
  452b1c:	add	x27, x27, #0xb68
  452b20:	add	x25, x25, #0xb58
  452b24:	adrp	x23, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452b28:	ldr	x2, [x1, #4048]
  452b2c:	add	x1, x23, #0xba0
  452b30:	str	wzr, [x20, #4]
  452b34:	str	x1, [sp, #128]
  452b38:	str	x0, [x21, #2160]
  452b3c:	mov	w0, #0x0                   	// #0
  452b40:	ldr	w1, [x20, #1476]
  452b44:	add	x5, x21, #0x7c0
  452b48:	ldr	w4, [x2, w0, uxtw #2]
  452b4c:	mov	w3, w26
  452b50:	ldr	x0, [x22]
  452b54:	cmp	w1, #0x0
  452b58:	ldr	x2, [x21, #2160]
  452b5c:	csel	x1, x25, x27, ne  // ne = any
  452b60:	str	x5, [sp, #152]
  452b64:	bl	419740 <BIO_printf@plt>
  452b68:	ldr	x0, [x22]
  452b6c:	mov	x3, #0x0                   	// #0
  452b70:	mov	x2, #0x0                   	// #0
  452b74:	mov	w1, #0xb                   	// #11
  452b78:	bl	41de90 <BIO_ctrl@plt>
  452b7c:	mov	w0, w26
  452b80:	bl	419c60 <alarm@plt>
  452b84:	ldr	w1, [x21, #1956]
  452b88:	mov	w0, #0x0                   	// #0
  452b8c:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452b90:	ldr	w0, [sp, #304]
  452b94:	mov	x2, x24
  452b98:	mov	x1, x28
  452b9c:	bl	44b8e8 <ASN1_generate_nconf@plt+0x2cf78>
  452ba0:	mov	w23, w0
  452ba4:	ldr	w1, [x21, #1956]
  452ba8:	mov	w0, #0x1                   	// #1
  452bac:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452bb0:	fmov	d8, d0
  452bb4:	mov	w0, #0x0                   	// #0
  452bb8:	bl	419c60 <alarm@plt>
  452bbc:	ldr	w4, [x20, #4]
  452bc0:	cmn	w23, #0x1
  452bc4:	ldr	x5, [sp, #152]
  452bc8:	b.eq	4519cc <ASN1_generate_nconf@plt+0x3305c>  // b.none
  452bcc:	ldr	w1, [x20, #1476]
  452bd0:	fmov	d0, d8
  452bd4:	str	w4, [sp, #152]
  452bd8:	mov	w2, w23
  452bdc:	ldr	x0, [x22]
  452be0:	cmp	w1, #0x0
  452be4:	ldr	x4, [sp, #128]
  452be8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452bec:	ldr	x3, [x5, #176]
  452bf0:	add	x1, x1, #0xb90
  452bf4:	csel	x1, x1, x4, ne  // ne = any
  452bf8:	bl	419740 <BIO_printf@plt>
  452bfc:	scvtf	d1, w23
  452c00:	ldr	w4, [sp, #152]
  452c04:	ldr	x2, [x21]
  452c08:	ldr	w0, [x20, #4]
  452c0c:	add	x3, x20, w4, sxtw #3
  452c10:	fdiv	d1, d1, d8
  452c14:	ldr	w1, [x2, w4, sxtw #2]
  452c18:	add	w0, w0, #0x1
  452c1c:	ldr	w4, [sp, #136]
  452c20:	str	w0, [x20, #4]
  452c24:	scvtf	d0, w1
  452c28:	cmp	w0, w4
  452c2c:	fmul	d1, d0, d1
  452c30:	str	d1, [x3, #2544]
  452c34:	b.cc	452b40 <ASN1_generate_nconf@plt+0x341d0>  // b.lo, b.ul, b.last
  452c38:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452c3c:	add	x23, x23, #0x300
  452c40:	ldp	d8, d9, [sp, #96]
  452c44:	b	44fcb4 <ASN1_generate_nconf@plt+0x31344>
  452c48:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452c4c:	add	x23, x23, #0x300
  452c50:	b	44fcb4 <ASN1_generate_nconf@plt+0x31344>
  452c54:	ldr	w0, [sp, #324]
  452c58:	str	w0, [sp, #332]
  452c5c:	cbz	w0, 453018 <ASN1_generate_nconf@plt+0x346a8>
  452c60:	add	x0, sp, #0x14c
  452c64:	str	x0, [sp, #128]
  452c68:	ldr	w0, [sp, #160]
  452c6c:	mov	x22, #0xfffffffffffffffc    	// #-4
  452c70:	ldr	x23, [sp, #128]
  452c74:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452c78:	add	x22, x22, w0, sxtw #2
  452c7c:	add	x1, x1, #0x2b8
  452c80:	mov	x25, #0x0                   	// #0
  452c84:	ldr	w0, [x23, x22]
  452c88:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  452c8c:	str	x0, [sp, #144]
  452c90:	ldr	w2, [x23, x22]
  452c94:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452c98:	add	x1, x1, #0x2d0
  452c9c:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452ca0:	add	w0, w2, #0x400
  452ca4:	add	x23, x23, #0x300
  452ca8:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  452cac:	str	x0, [sp, #136]
  452cb0:	bl	41c570 <EVP_CIPHER_CTX_new@plt>
  452cb4:	mov	x27, x0
  452cb8:	ldr	x1, [sp, #152]
  452cbc:	add	x4, sp, #0x178
  452cc0:	mov	x3, #0x0                   	// #0
  452cc4:	mov	x2, #0x0                   	// #0
  452cc8:	bl	41e720 <EVP_EncryptInit_ex@plt>
  452ccc:	mov	x0, x27
  452cd0:	bl	419df0 <EVP_CIPHER_CTX_key_length@plt>
  452cd4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452cd8:	mov	w28, w0
  452cdc:	add	x1, x1, #0x2f0
  452ce0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  452ce4:	mov	x22, x0
  452ce8:	mov	x0, x27
  452cec:	mov	x1, x22
  452cf0:	bl	41d770 <EVP_CIPHER_CTX_rand_key@plt>
  452cf4:	mov	x4, #0x0                   	// #0
  452cf8:	mov	x3, x22
  452cfc:	mov	x2, #0x0                   	// #0
  452d00:	mov	x1, #0x0                   	// #0
  452d04:	mov	x0, x27
  452d08:	bl	41e720 <EVP_EncryptInit_ex@plt>
  452d0c:	mov	x0, x22
  452d10:	sxtw	x1, w28
  452d14:	mov	x2, x23
  452d18:	mov	w3, #0xe34                 	// #3636
  452d1c:	bl	41e930 <CRYPTO_clear_free@plt>
  452d20:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  452d24:	mov	w1, #0x17                  	// #23
  452d28:	add	x3, sp, #0x1c0
  452d2c:	mov	w2, #0x20                  	// #32
  452d30:	mov	x0, x27
  452d34:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  452d38:	add	x22, x22, #0x98
  452d3c:	ldr	x0, [sp, #152]
  452d40:	bl	41df90 <EVP_CIPHER_nid@plt>
  452d44:	bl	41a220 <OBJ_nid2ln@plt>
  452d48:	str	x0, [sp, #152]
  452d4c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452d50:	add	x0, x0, #0x310
  452d54:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452d58:	add	x1, x1, #0xb68
  452d5c:	str	x0, [sp, #208]
  452d60:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452d64:	add	x0, x0, #0xb58
  452d68:	str	x1, [sp, #216]
  452d6c:	str	x0, [sp, #224]
  452d70:	ldr	w1, [x20, #1476]
  452d74:	mov	w3, w26
  452d78:	ldr	x0, [sp, #128]
  452d7c:	cmp	w1, #0x0
  452d80:	ldp	x5, x1, [sp, #216]
  452d84:	ldr	w4, [x0, x25, lsl #2]
  452d88:	ldr	x0, [x22]
  452d8c:	ldr	x2, [sp, #152]
  452d90:	csel	x1, x1, x5, ne  // ne = any
  452d94:	bl	419740 <BIO_printf@plt>
  452d98:	ldr	x0, [x22]
  452d9c:	mov	x3, #0x0                   	// #0
  452da0:	mov	x2, #0x0                   	// #0
  452da4:	mov	w1, #0xb                   	// #11
  452da8:	bl	41de90 <BIO_ctrl@plt>
  452dac:	mov	w0, w26
  452db0:	bl	419c60 <alarm@plt>
  452db4:	ldr	w1, [x21, #1956]
  452db8:	mov	w0, #0x0                   	// #0
  452dbc:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452dc0:	mov	w0, #0x1                   	// #1
  452dc4:	str	w0, [x20]
  452dc8:	ldr	w28, [x20]
  452dcc:	cbz	w28, 452ec0 <ASN1_generate_nconf@plt+0x34550>
  452dd0:	mov	w28, #0x0                   	// #0
  452dd4:	b	452e18 <ASN1_generate_nconf@plt+0x344a8>
  452dd8:	ldr	x0, [sp, #136]
  452ddc:	str	x0, [sp, #480]
  452de0:	ldr	x0, [sp, #144]
  452de4:	add	x3, sp, #0x1e0
  452de8:	mov	w2, #0x20                  	// #32
  452dec:	mov	w1, #0x1a                  	// #26
  452df0:	str	x0, [sp, #488]
  452df4:	mov	x0, x27
  452df8:	str	x4, [sp, #496]
  452dfc:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  452e00:	ldr	w0, [x20]
  452e04:	add	w28, w28, #0x1
  452e08:	cbz	w0, 452ec0 <ASN1_generate_nconf@plt+0x34550>
  452e0c:	mov	w0, #0x7fffffff            	// #2147483647
  452e10:	cmp	w28, w0
  452e14:	b.eq	452ec0 <ASN1_generate_nconf@plt+0x34550>  // b.none
  452e18:	ldr	x0, [sp, #128]
  452e1c:	mov	w5, #0x317                 	// #791
  452e20:	movk	w5, #0x2, lsl #16
  452e24:	str	w5, [sp, #368]
  452e28:	add	x5, sp, #0x168
  452e2c:	add	x3, sp, #0x1e0
  452e30:	ldrsw	x4, [x0, x25, lsl #2]
  452e34:	mov	w2, #0x20                  	// #32
  452e38:	str	x4, [sp, #168]
  452e3c:	mov	x0, x27
  452e40:	str	x4, [sp, #496]
  452e44:	mov	w4, #0x8                   	// #8
  452e48:	mov	w1, #0x19                  	// #25
  452e4c:	str	xzr, [sp, #360]
  452e50:	strb	wzr, [sp, #372]
  452e54:	str	xzr, [sp, #480]
  452e58:	str	x5, [sp, #488]
  452e5c:	str	w4, [sp, #504]
  452e60:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  452e64:	cmp	w0, #0x0
  452e68:	ldr	x4, [sp, #168]
  452e6c:	b.gt	452dd8 <ASN1_generate_nconf@plt+0x34468>
  452e70:	add	x0, x4, #0x10
  452e74:	str	x0, [sp, #168]
  452e78:	ldr	x0, [sp, #136]
  452e7c:	mov	w1, #0x10                  	// #16
  452e80:	bl	41d790 <RAND_bytes@plt>
  452e84:	add	x4, sp, #0x200
  452e88:	ldrh	w2, [sp, #168]
  452e8c:	add	x3, sp, #0x168
  452e90:	mov	w1, #0x16                  	// #22
  452e94:	rev16	w0, w2
  452e98:	mov	w2, #0xd                   	// #13
  452e9c:	sturh	w0, [x4, #-141]
  452ea0:	mov	x0, x27
  452ea4:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  452ea8:	ldr	w2, [sp, #168]
  452eac:	add	w3, w0, w2
  452eb0:	mov	x0, x27
  452eb4:	ldp	x1, x2, [sp, #136]
  452eb8:	bl	41d880 <EVP_Cipher@plt>
  452ebc:	b	452e00 <ASN1_generate_nconf@plt+0x34490>
  452ec0:	ldr	w1, [x21, #1956]
  452ec4:	mov	w0, #0x1                   	// #1
  452ec8:	bl	45cca8 <ASN1_generate_nconf@plt+0x3e338>
  452ecc:	fmov	d8, d0
  452ed0:	mov	w0, #0x0                   	// #0
  452ed4:	bl	419c60 <alarm@plt>
  452ed8:	fmov	d0, d8
  452edc:	ldr	w1, [x20, #1476]
  452ee0:	ldr	x0, [x22]
  452ee4:	cbz	w1, 45311c <ASN1_generate_nconf@plt+0x347ac>
  452ee8:	ldr	x3, [sp, #208]
  452eec:	mov	w2, w28
  452ef0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452ef4:	add	x1, x1, #0xb90
  452ef8:	bl	419740 <BIO_printf@plt>
  452efc:	scvtf	d0, w28
  452f00:	add	x1, x20, x25, lsl #3
  452f04:	ldr	x0, [sp, #128]
  452f08:	ldr	w2, [sp, #160]
  452f0c:	fdiv	d0, d0, d8
  452f10:	ldr	w0, [x0, x25, lsl #2]
  452f14:	add	x25, x25, #0x1
  452f18:	cmp	w2, w25
  452f1c:	scvtf	d1, w0
  452f20:	fmul	d0, d0, d1
  452f24:	str	d0, [x1, #2544]
  452f28:	b.gt	452d70 <ASN1_generate_nconf@plt+0x34400>
  452f2c:	ldr	w0, [x20, #1476]
  452f30:	adrp	x22, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  452f34:	ldr	x3, [x22, #4048]
  452f38:	cbz	w0, 453030 <ASN1_generate_nconf@plt+0x346c0>
  452f3c:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452f40:	add	x25, x25, #0x320
  452f44:	add	x21, x22, #0xfd0
  452f48:	mov	x22, #0x0                   	// #0
  452f4c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452f50:	mov	x2, #0x2                   	// #2
  452f54:	add	x0, x0, #0x318
  452f58:	mov	x1, #0x1                   	// #1
  452f5c:	bl	41e0f0 <fwrite@plt>
  452f60:	ldr	x0, [sp, #128]
  452f64:	mov	x1, x25
  452f68:	ldr	w2, [x0, x22, lsl #2]
  452f6c:	add	x22, x22, #0x1
  452f70:	ldr	x0, [x21]
  452f74:	bl	41a710 <fprintf@plt>
  452f78:	ldr	w0, [sp, #160]
  452f7c:	cmp	w0, w22
  452f80:	b.gt	452f60 <ASN1_generate_nconf@plt+0x345f0>
  452f84:	ldr	x1, [x21]
  452f88:	mov	w0, #0xa                   	// #10
  452f8c:	adrp	x25, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452f90:	add	x20, x20, #0x5d0
  452f94:	add	x25, x25, #0xde8
  452f98:	mov	x22, #0x0                   	// #0
  452f9c:	bl	41b360 <fputc@plt>
  452fa0:	ldr	x0, [x21]
  452fa4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452fa8:	ldr	x3, [sp, #152]
  452fac:	add	x1, x1, #0x328
  452fb0:	mov	w2, #0x16                  	// #22
  452fb4:	bl	41a710 <fprintf@plt>
  452fb8:	add	x2, x20, x22, lsl #3
  452fbc:	mov	x1, x25
  452fc0:	ldr	x0, [x21]
  452fc4:	add	x22, x22, #0x1
  452fc8:	ldr	d0, [x2, #1056]
  452fcc:	bl	41a710 <fprintf@plt>
  452fd0:	ldr	w0, [sp, #160]
  452fd4:	cmp	w0, w22
  452fd8:	b.gt	452fb8 <ASN1_generate_nconf@plt+0x34648>
  452fdc:	ldr	x1, [x21]
  452fe0:	mov	w0, #0xa                   	// #10
  452fe4:	bl	41b360 <fputc@plt>
  452fe8:	ldr	x0, [sp, #144]
  452fec:	mov	x1, x23
  452ff0:	mov	w2, #0xe83                 	// #3715
  452ff4:	bl	41b1e0 <CRYPTO_free@plt>
  452ff8:	ldr	x0, [sp, #136]
  452ffc:	mov	x1, x23
  453000:	mov	w2, #0xe84                 	// #3716
  453004:	bl	41b1e0 <CRYPTO_free@plt>
  453008:	mov	x0, x27
  45300c:	bl	41d640 <EVP_CIPHER_CTX_free@plt>
  453010:	ldp	d8, d9, [sp, #96]
  453014:	b	450124 <ASN1_generate_nconf@plt+0x317b4>
  453018:	ldr	x0, [sp, #144]
  45301c:	add	x0, x0, #0x3b0
  453020:	str	x0, [sp, #128]
  453024:	mov	w0, #0x5                   	// #5
  453028:	str	w0, [sp, #160]
  45302c:	b	452c68 <ASN1_generate_nconf@plt+0x342f8>
  453030:	mov	x2, #0x3a                  	// #58
  453034:	mov	x1, #0x1                   	// #1
  453038:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45303c:	add	x0, x0, #0x338
  453040:	bl	41e0f0 <fwrite@plt>
  453044:	adrp	x26, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  453048:	ldr	x3, [x22, #4048]
  45304c:	add	x21, x22, #0xfd0
  453050:	add	x26, x26, #0x398
  453054:	mov	x25, #0x0                   	// #0
  453058:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45305c:	mov	x2, #0x18                  	// #24
  453060:	add	x0, x0, #0x378
  453064:	mov	x1, #0x1                   	// #1
  453068:	bl	41e0f0 <fwrite@plt>
  45306c:	ldr	x0, [sp, #128]
  453070:	mov	x1, x26
  453074:	ldr	w2, [x0, x25, lsl #2]
  453078:	add	x25, x25, #0x1
  45307c:	ldr	x0, [x21]
  453080:	bl	41a710 <fprintf@plt>
  453084:	ldr	w0, [sp, #160]
  453088:	cmp	w0, w25
  45308c:	b.gt	45306c <ASN1_generate_nconf@plt+0x346fc>
  453090:	ldr	x1, [x21]
  453094:	mov	w0, #0xa                   	// #10
  453098:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45309c:	add	x20, x20, #0x5d0
  4530a0:	add	x26, x26, #0xdd8
  4530a4:	mov	x25, #0x0                   	// #0
  4530a8:	bl	41b360 <fputc@plt>
  4530ac:	ldr	x0, [x21]
  4530b0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4530b4:	ldr	x2, [sp, #152]
  4530b8:	add	x1, x1, #0x3a8
  4530bc:	bl	41a710 <fprintf@plt>
  4530c0:	mov	x0, #0x880000000000        	// #149533581377536
  4530c4:	movk	x0, #0x40c3, lsl #48
  4530c8:	fmov	d9, x0
  4530cc:	mov	x0, #0x400000000000        	// #70368744177664
  4530d0:	movk	x0, #0x408f, lsl #48
  4530d4:	fmov	d8, x0
  4530d8:	add	x1, x20, x25, lsl #3
  4530dc:	ldr	x0, [x21]
  4530e0:	ldr	d0, [x1, #1056]
  4530e4:	fcmpe	d0, d9
  4530e8:	b.le	45317c <ASN1_generate_nconf@plt+0x3480c>
  4530ec:	fdiv	d0, d0, d8
  4530f0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4530f4:	add	x1, x1, #0x3b0
  4530f8:	bl	41a710 <fprintf@plt>
  4530fc:	ldr	w0, [sp, #160]
  453100:	add	x25, x25, #0x1
  453104:	cmp	w0, w25
  453108:	b.gt	4530d8 <ASN1_generate_nconf@plt+0x34768>
  45310c:	ldr	x1, [x22, #4048]
  453110:	mov	w0, #0xa                   	// #10
  453114:	bl	41b360 <fputc@plt>
  453118:	b	452fe8 <ASN1_generate_nconf@plt+0x34678>
  45311c:	ldr	x3, [sp, #208]
  453120:	mov	w2, w28
  453124:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453128:	add	x1, x1, #0xba0
  45312c:	bl	419740 <BIO_printf@plt>
  453130:	scvtf	d1, w28
  453134:	add	x1, x20, x25, lsl #3
  453138:	ldr	x0, [sp, #128]
  45313c:	ldr	w2, [sp, #160]
  453140:	fdiv	d0, d1, d8
  453144:	ldr	w0, [x0, x25, lsl #2]
  453148:	add	x25, x25, #0x1
  45314c:	cmp	w2, w25
  453150:	scvtf	d1, w0
  453154:	fmul	d0, d0, d1
  453158:	str	d0, [x1, #2544]
  45315c:	b.gt	452d70 <ASN1_generate_nconf@plt+0x34400>
  453160:	b	452f2c <ASN1_generate_nconf@plt+0x345bc>
  453164:	ldr	w0, [sp, #764]
  453168:	cbz	w0, 44f8c8 <ASN1_generate_nconf@plt+0x30f58>
  45316c:	ldp	d8, d9, [sp, #96]
  453170:	b	44f768 <ASN1_generate_nconf@plt+0x30df8>
  453174:	mov	w25, w23
  453178:	b	44f6b4 <ASN1_generate_nconf@plt+0x30d44>
  45317c:	mov	x1, x26
  453180:	bl	41a710 <fprintf@plt>
  453184:	b	4530fc <ASN1_generate_nconf@plt+0x3478c>
  453188:	mov	w25, w23
  45318c:	b	44f248 <ASN1_generate_nconf@plt+0x308d8>
  453190:	mov	w25, w23
  453194:	b	44f55c <ASN1_generate_nconf@plt+0x30bec>
  453198:	ldr	w0, [sp, #760]
  45319c:	cbz	w0, 44f73c <ASN1_generate_nconf@plt+0x30dcc>
  4531a0:	ldr	w0, [sp, #304]
  4531a4:	cbz	w0, 4531c4 <ASN1_generate_nconf@plt+0x34854>
  4531a8:	ldr	x0, [sp, #120]
  4531ac:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4531b0:	ldr	x2, [x21, #2096]
  4531b4:	add	x1, x1, #0x268
  4531b8:	ldr	x0, [x0, #152]
  4531bc:	bl	419740 <BIO_printf@plt>
  4531c0:	str	wzr, [sp, #760]
  4531c4:	ldr	w0, [sp, #176]
  4531c8:	str	wzr, [x20, #4]
  4531cc:	cbnz	w0, 44f73c <ASN1_generate_nconf@plt+0x30dcc>
  4531d0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4531d4:	add	x22, x22, #0x98
  4531d8:	stp	d8, d9, [sp, #96]
  4531dc:	b	44f5ec <ASN1_generate_nconf@plt+0x30c7c>
  4531e0:	ldr	w0, [sp, #748]
  4531e4:	cbz	w0, 44f460 <ASN1_generate_nconf@plt+0x30af0>
  4531e8:	ldp	d8, d9, [sp, #96]
  4531ec:	b	44f2fc <ASN1_generate_nconf@plt+0x3098c>
  4531f0:	stp	x29, x30, [sp, #-144]!
  4531f4:	mov	w3, #0x8005                	// #32773
  4531f8:	mov	x29, sp
  4531fc:	stp	x21, x22, [sp, #32]
  453200:	adrp	x22, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453204:	add	x22, x22, #0xce8
  453208:	mov	x2, x22
  45320c:	stp	x19, x20, [sp, #16]
  453210:	mov	w21, #0x1                   	// #1
  453214:	stp	x23, x24, [sp, #48]
  453218:	mov	w20, #0x0                   	// #0
  45321c:	mov	w19, #0x0                   	// #0
  453220:	stp	x25, x26, [sp, #64]
  453224:	mov	x24, #0x0                   	// #0
  453228:	mov	x26, #0x0                   	// #0
  45322c:	stp	x27, x28, [sp, #80]
  453230:	mov	x25, #0x0                   	// #0
  453234:	mov	w28, #0x0                   	// #0
  453238:	str	w3, [sp, #132]
  45323c:	mov	x27, #0x0                   	// #0
  453240:	str	xzr, [sp, #136]
  453244:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  453248:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  45324c:	mov	x23, x0
  453250:	add	x0, x1, #0x2b0
  453254:	str	xzr, [sp, #96]
  453258:	stp	xzr, x0, [sp, #112]
  45325c:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  453260:	add	x0, x0, #0xba8
  453264:	str	x0, [sp, #104]
  453268:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  45326c:	cbz	w0, 4532a8 <ASN1_generate_nconf@plt+0x34938>
  453270:	cmp	w0, #0x7
  453274:	b.eq	4534cc <ASN1_generate_nconf@plt+0x34b5c>  // b.none
  453278:	b.gt	4533a8 <ASN1_generate_nconf@plt+0x34a38>
  45327c:	cmp	w0, #0x3
  453280:	b.eq	4534c4 <ASN1_generate_nconf@plt+0x34b54>  // b.none
  453284:	b.le	45348c <ASN1_generate_nconf@plt+0x34b1c>
  453288:	cmp	w0, #0x5
  45328c:	b.eq	45352c <ASN1_generate_nconf@plt+0x34bbc>  // b.none
  453290:	cmp	w0, #0x6
  453294:	b.ne	453480 <ASN1_generate_nconf@plt+0x34b10>  // b.any
  453298:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45329c:	str	x0, [sp, #96]
  4532a0:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4532a4:	cbnz	w0, 453270 <ASN1_generate_nconf@plt+0x34900>
  4532a8:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4532ac:	mov	w21, w0
  4532b0:	cbnz	w0, 4533d8 <ASN1_generate_nconf@plt+0x34a68>
  4532b4:	mov	x0, x26
  4532b8:	add	x2, sp, #0x88
  4532bc:	mov	x3, #0x0                   	// #0
  4532c0:	mov	x1, #0x0                   	// #0
  4532c4:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  4532c8:	cbz	w0, 453568 <ASN1_generate_nconf@plt+0x34bf8>
  4532cc:	cbz	x25, 45359c <ASN1_generate_nconf@plt+0x34c2c>
  4532d0:	ldrb	w0, [x25]
  4532d4:	cmp	w0, #0x2d
  4532d8:	b.eq	453538 <ASN1_generate_nconf@plt+0x34bc8>  // b.none
  4532dc:	ldr	w1, [sp, #132]
  4532e0:	mov	x0, x25
  4532e4:	ldr	x3, [sp, #136]
  4532e8:	mov	x4, x24
  4532ec:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  4532f0:	mov	w2, #0x1                   	// #1
  4532f4:	add	x5, x5, #0xa10
  4532f8:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  4532fc:	mov	x20, x0
  453300:	cbz	x0, 453548 <ASN1_generate_nconf@plt+0x34bd8>
  453304:	bl	41d9b0 <NETSCAPE_SPKI_new@plt>
  453308:	mov	x22, x0
  45330c:	cbz	x0, 453650 <ASN1_generate_nconf@plt+0x34ce0>
  453310:	cbz	x27, 453330 <ASN1_generate_nconf@plt+0x349c0>
  453314:	mov	x0, x27
  453318:	bl	41e440 <strlen@plt>
  45331c:	ldr	x3, [x22]
  453320:	mov	w2, w0
  453324:	mov	x1, x27
  453328:	ldr	x0, [x3, #8]
  45332c:	bl	419e10 <ASN1_STRING_set@plt>
  453330:	mov	x1, x20
  453334:	mov	x0, x22
  453338:	bl	41e730 <NETSCAPE_SPKI_set_pubkey@plt>
  45333c:	bl	41aca0 <EVP_md5@plt>
  453340:	mov	x2, x0
  453344:	mov	x1, x20
  453348:	mov	x0, x22
  45334c:	bl	41ad30 <NETSCAPE_SPKI_sign@plt>
  453350:	mov	x0, x22
  453354:	bl	41cd40 <NETSCAPE_SPKI_b64_encode@plt>
  453358:	mov	x25, x0
  45335c:	cbz	x0, 45363c <ASN1_generate_nconf@plt+0x34ccc>
  453360:	ldr	x0, [sp, #96]
  453364:	mov	w2, #0x8001                	// #32769
  453368:	mov	w1, #0x77                  	// #119
  45336c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  453370:	mov	x23, x0
  453374:	cbz	x0, 453668 <ASN1_generate_nconf@plt+0x34cf8>
  453378:	mov	x2, x25
  45337c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453380:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453384:	add	x1, x1, #0xb60
  453388:	add	x19, x19, #0xb50
  45338c:	bl	419740 <BIO_printf@plt>
  453390:	mov	x0, x25
  453394:	mov	x1, x19
  453398:	mov	w2, #0x94                  	// #148
  45339c:	mov	x25, #0x0                   	// #0
  4533a0:	bl	41b1e0 <CRYPTO_free@plt>
  4533a4:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  4533a8:	cmp	w0, #0xb
  4533ac:	b.eq	453520 <ASN1_generate_nconf@plt+0x34bb0>  // b.none
  4533b0:	b.le	453464 <ASN1_generate_nconf@plt+0x34af4>
  4533b4:	cmp	w0, #0xc
  4533b8:	b.eq	4534e0 <ASN1_generate_nconf@plt+0x34b70>  // b.none
  4533bc:	cmp	w0, #0xd
  4533c0:	b.ne	453268 <ASN1_generate_nconf@plt+0x348f8>  // b.any
  4533c4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4533c8:	add	x2, sp, #0x84
  4533cc:	mov	x1, #0x7be                 	// #1982
  4533d0:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  4533d4:	cbnz	w0, 453268 <ASN1_generate_nconf@plt+0x348f8>
  4533d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4533dc:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4533e0:	add	x19, x19, #0xb50
  4533e4:	mov	x2, x23
  4533e8:	ldr	x0, [x0, #152]
  4533ec:	mov	w21, #0x1                   	// #1
  4533f0:	mov	x22, #0x0                   	// #0
  4533f4:	mov	x20, #0x0                   	// #0
  4533f8:	mov	x25, #0x0                   	// #0
  4533fc:	mov	x23, #0x0                   	// #0
  453400:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  453404:	add	x1, x1, #0x238
  453408:	bl	419740 <BIO_printf@plt>
  45340c:	mov	x0, x25
  453410:	bl	419f60 <NCONF_free@plt>
  453414:	mov	x0, x22
  453418:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  45341c:	mov	x0, x23
  453420:	bl	41ce30 <BIO_free_all@plt>
  453424:	mov	x0, x20
  453428:	bl	41d9c0 <EVP_PKEY_free@plt>
  45342c:	mov	x0, x24
  453430:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  453434:	ldr	x0, [sp, #136]
  453438:	mov	x1, x19
  45343c:	mov	w2, #0xc8                  	// #200
  453440:	bl	41b1e0 <CRYPTO_free@plt>
  453444:	mov	w0, w21
  453448:	ldp	x19, x20, [sp, #16]
  45344c:	ldp	x21, x22, [sp, #32]
  453450:	ldp	x23, x24, [sp, #48]
  453454:	ldp	x25, x26, [sp, #64]
  453458:	ldp	x27, x28, [sp, #80]
  45345c:	ldp	x29, x30, [sp], #144
  453460:	ret
  453464:	cmp	w0, #0x9
  453468:	b.eq	453514 <ASN1_generate_nconf@plt+0x34ba4>  // b.none
  45346c:	cmp	w0, #0xa
  453470:	b.ne	4534a4 <ASN1_generate_nconf@plt+0x34b34>  // b.any
  453474:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453478:	mov	x26, x0
  45347c:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  453480:	cmp	w0, #0x4
  453484:	csel	w19, w19, w21, ne  // ne = any
  453488:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  45348c:	cmp	w0, #0x1
  453490:	b.eq	4534ec <ASN1_generate_nconf@plt+0x34b7c>  // b.none
  453494:	cmp	w0, #0x2
  453498:	b.ne	4534b8 <ASN1_generate_nconf@plt+0x34b48>  // b.any
  45349c:	mov	w20, #0x1                   	// #1
  4534a0:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534a4:	cmp	w0, #0x8
  4534a8:	b.ne	453268 <ASN1_generate_nconf@plt+0x348f8>  // b.any
  4534ac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4534b0:	mov	x25, x0
  4534b4:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534b8:	cmn	w0, #0x1
  4534bc:	b.eq	4533d8 <ASN1_generate_nconf@plt+0x34a68>  // b.none
  4534c0:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534c4:	mov	w28, #0x1                   	// #1
  4534c8:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4534d0:	mov	w1, #0x0                   	// #0
  4534d4:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  4534d8:	mov	x24, x0
  4534dc:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534e0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4534e4:	str	x0, [sp, #120]
  4534e8:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  4534ec:	mov	x0, x22
  4534f0:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4534f4:	mov	w21, #0x0                   	// #0
  4534f8:	add	x19, x19, #0xb50
  4534fc:	mov	x22, #0x0                   	// #0
  453500:	mov	x20, #0x0                   	// #0
  453504:	mov	x25, #0x0                   	// #0
  453508:	mov	x23, #0x0                   	// #0
  45350c:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  453510:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453514:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453518:	mov	x27, x0
  45351c:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  453520:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453524:	str	x0, [sp, #104]
  453528:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  45352c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453530:	str	x0, [sp, #112]
  453534:	b	453268 <ASN1_generate_nconf@plt+0x348f8>
  453538:	ldrb	w0, [x25, #1]
  45353c:	cmp	w0, #0x0
  453540:	csel	x25, x25, xzr, ne  // ne = any
  453544:	b	4532dc <ASN1_generate_nconf@plt+0x3496c>
  453548:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45354c:	mov	w21, #0x1                   	// #1
  453550:	add	x19, x19, #0xb50
  453554:	mov	x22, #0x0                   	// #0
  453558:	mov	x20, #0x0                   	// #0
  45355c:	mov	x25, #0x0                   	// #0
  453560:	mov	x23, #0x0                   	// #0
  453564:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453568:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45356c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  453570:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453574:	add	x1, x1, #0x580
  453578:	ldr	x0, [x0, #152]
  45357c:	add	x19, x19, #0xb50
  453580:	mov	w21, #0x1                   	// #1
  453584:	mov	x22, #0x0                   	// #0
  453588:	mov	x20, #0x0                   	// #0
  45358c:	mov	x25, #0x0                   	// #0
  453590:	mov	x23, #0x0                   	// #0
  453594:	bl	419740 <BIO_printf@plt>
  453598:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  45359c:	ldr	x0, [sp, #112]
  4535a0:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  4535a4:	mov	x25, x0
  4535a8:	cbz	x0, 453548 <ASN1_generate_nconf@plt+0x34bd8>
  4535ac:	ldr	x2, [sp, #104]
  4535b0:	ldr	x1, [sp, #120]
  4535b4:	bl	41d030 <NCONF_get_string@plt>
  4535b8:	mov	x23, x0
  4535bc:	cbz	x0, 45368c <ASN1_generate_nconf@plt+0x34d1c>
  4535c0:	mov	w1, #0xffffffff            	// #-1
  4535c4:	bl	41af20 <NETSCAPE_SPKI_b64_decode@plt>
  4535c8:	mov	x22, x0
  4535cc:	cbz	x0, 4536d8 <ASN1_generate_nconf@plt+0x34d68>
  4535d0:	ldr	x0, [sp, #96]
  4535d4:	mov	w2, #0x8001                	// #32769
  4535d8:	mov	w1, #0x77                  	// #119
  4535dc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4535e0:	mov	x23, x0
  4535e4:	cbz	x0, 4536c4 <ASN1_generate_nconf@plt+0x34d54>
  4535e8:	cbz	w20, 45370c <ASN1_generate_nconf@plt+0x34d9c>
  4535ec:	mov	x0, x22
  4535f0:	bl	41ae80 <NETSCAPE_SPKI_get_pubkey@plt>
  4535f4:	mov	x20, x0
  4535f8:	cbnz	w19, 453610 <ASN1_generate_nconf@plt+0x34ca0>
  4535fc:	cbnz	w28, 453718 <ASN1_generate_nconf@plt+0x34da8>
  453600:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453604:	mov	w21, #0x0                   	// #0
  453608:	add	x19, x19, #0xb50
  45360c:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453610:	mov	x1, x0
  453614:	mov	x0, x22
  453618:	bl	41c0e0 <NETSCAPE_SPKI_verify@plt>
  45361c:	cmp	w0, #0x0
  453620:	b.le	453730 <ASN1_generate_nconf@plt+0x34dc0>
  453624:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453628:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45362c:	add	x1, x1, #0xba8
  453630:	ldr	x0, [x0, #152]
  453634:	bl	419740 <BIO_printf@plt>
  453638:	b	4535fc <ASN1_generate_nconf@plt+0x34c8c>
  45363c:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453640:	mov	x23, #0x0                   	// #0
  453644:	add	x19, x19, #0xb50
  453648:	mov	w21, #0x1                   	// #1
  45364c:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453650:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453654:	mov	x25, #0x0                   	// #0
  453658:	add	x19, x19, #0xb50
  45365c:	mov	x23, #0x0                   	// #0
  453660:	mov	w21, #0x1                   	// #1
  453664:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453668:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45366c:	add	x19, x19, #0xb50
  453670:	mov	x0, x25
  453674:	mov	x1, x19
  453678:	mov	w2, #0x90                  	// #144
  45367c:	mov	x25, #0x0                   	// #0
  453680:	mov	w21, #0x1                   	// #1
  453684:	bl	41b1e0 <CRYPTO_free@plt>
  453688:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  45368c:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453690:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453694:	ldr	x2, [sp, #104]
  453698:	add	x1, x1, #0xb70
  45369c:	ldr	x0, [x19, #152]
  4536a0:	mov	x22, #0x0                   	// #0
  4536a4:	mov	x20, #0x0                   	// #0
  4536a8:	mov	w21, #0x1                   	// #1
  4536ac:	bl	419740 <BIO_printf@plt>
  4536b0:	ldr	x0, [x19, #152]
  4536b4:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4536b8:	add	x19, x19, #0xb50
  4536bc:	bl	41e7f0 <ERR_print_errors@plt>
  4536c0:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  4536c4:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4536c8:	mov	x20, #0x0                   	// #0
  4536cc:	add	x19, x19, #0xb50
  4536d0:	mov	w21, #0x1                   	// #1
  4536d4:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  4536d8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4536dc:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4536e0:	add	x1, x1, #0xb90
  4536e4:	mov	x20, #0x0                   	// #0
  4536e8:	ldr	x0, [x19, #152]
  4536ec:	mov	x23, #0x0                   	// #0
  4536f0:	mov	w21, #0x1                   	// #1
  4536f4:	bl	419740 <BIO_printf@plt>
  4536f8:	ldr	x0, [x19, #152]
  4536fc:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453700:	add	x19, x19, #0xb50
  453704:	bl	41e7f0 <ERR_print_errors@plt>
  453708:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  45370c:	mov	x1, x22
  453710:	bl	41d980 <NETSCAPE_SPKI_print@plt>
  453714:	b	4535ec <ASN1_generate_nconf@plt+0x34c7c>
  453718:	mov	x1, x20
  45371c:	mov	x0, x23
  453720:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453724:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  453728:	add	x19, x19, #0xb50
  45372c:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  453730:	adrp	x26, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453734:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453738:	add	x1, x1, #0xbb8
  45373c:	mov	w21, w19
  453740:	ldr	x0, [x26, #152]
  453744:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453748:	add	x19, x19, #0xb50
  45374c:	bl	419740 <BIO_printf@plt>
  453750:	ldr	x0, [x26, #152]
  453754:	bl	41e7f0 <ERR_print_errors@plt>
  453758:	b	45340c <ASN1_generate_nconf@plt+0x34a9c>
  45375c:	nop
  453760:	sub	sp, sp, #0x480
  453764:	stp	x29, x30, [sp]
  453768:	mov	x29, sp
  45376c:	stp	x19, x20, [sp, #16]
  453770:	mov	x19, x0
  453774:	add	x0, sp, #0x78
  453778:	stp	x21, x22, [sp, #32]
  45377c:	mov	x21, x4
  453780:	mov	w22, w6
  453784:	stp	x23, x24, [sp, #48]
  453788:	mov	x24, x1
  45378c:	mov	x23, x3
  453790:	mov	w1, #0x400                 	// #1024
  453794:	add	x3, sp, #0x68
  453798:	stp	x2, xzr, [sp, #88]
  45379c:	mov	w2, #0x0                   	// #0
  4537a0:	stp	x5, x19, [sp, #104]
  4537a4:	bl	45ac40 <ASN1_generate_nconf@plt+0x3c2d0>
  4537a8:	cmp	w0, #0x0
  4537ac:	b.le	453890 <ASN1_generate_nconf@plt+0x34f20>
  4537b0:	mov	w20, w0
  4537b4:	add	x0, sp, #0x78
  4537b8:	ldr	x4, [sp, #88]
  4537bc:	strb	wzr, [x0, w20, sxtw]
  4537c0:	cbnz	w22, 453840 <ASN1_generate_nconf@plt+0x34ed0>
  4537c4:	cbz	x4, 4538c8 <ASN1_generate_nconf@plt+0x34f58>
  4537c8:	mov	x0, x19
  4537cc:	mov	x5, x23
  4537d0:	mov	x4, x21
  4537d4:	add	x3, sp, #0x60
  4537d8:	add	x2, sp, #0x58
  4537dc:	add	x1, sp, #0x78
  4537e0:	bl	41d420 <SRP_create_verifier@plt>
  4537e4:	mov	x19, x0
  4537e8:	cbz	x0, 4538b0 <ASN1_generate_nconf@plt+0x34f40>
  4537ec:	ldr	x21, [sp, #96]
  4537f0:	mov	x1, x24
  4537f4:	mov	x0, x21
  4537f8:	bl	41d250 <strcmp@plt>
  4537fc:	cmp	w0, #0x0
  453800:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453804:	mov	x0, x21
  453808:	csel	x19, x19, xzr, eq  // eq = none
  45380c:	add	x1, x1, #0xe98
  453810:	mov	w2, #0x98                  	// #152
  453814:	bl	41b1e0 <CRYPTO_free@plt>
  453818:	sxtw	x1, w20
  45381c:	add	x0, sp, #0x78
  453820:	bl	41d470 <OPENSSL_cleanse@plt>
  453824:	mov	x0, x19
  453828:	ldp	x29, x30, [sp]
  45382c:	ldp	x19, x20, [sp, #16]
  453830:	ldp	x21, x22, [sp, #32]
  453834:	ldp	x23, x24, [sp, #48]
  453838:	add	sp, sp, #0x480
  45383c:	ret
  453840:	str	x25, [sp, #64]
  453844:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453848:	mov	x6, x21
  45384c:	mov	x5, x23
  453850:	ldr	x0, [x25, #152]
  453854:	mov	x3, x24
  453858:	mov	x2, x19
  45385c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453860:	add	x1, x1, #0xe38
  453864:	bl	419740 <BIO_printf@plt>
  453868:	cmp	w22, #0x1
  45386c:	b.le	453884 <ASN1_generate_nconf@plt+0x34f14>
  453870:	ldr	x0, [x25, #152]
  453874:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453878:	add	x2, sp, #0x78
  45387c:	add	x1, x1, #0xe88
  453880:	bl	419740 <BIO_printf@plt>
  453884:	ldr	x25, [sp, #64]
  453888:	ldr	x4, [sp, #88]
  45388c:	b	4537c4 <ASN1_generate_nconf@plt+0x34e54>
  453890:	mov	x19, #0x0                   	// #0
  453894:	mov	x0, x19
  453898:	ldp	x29, x30, [sp]
  45389c:	ldp	x19, x20, [sp, #16]
  4538a0:	ldp	x21, x22, [sp, #32]
  4538a4:	ldp	x23, x24, [sp, #48]
  4538a8:	add	sp, sp, #0x480
  4538ac:	ret
  4538b0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4538b4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4538b8:	add	x1, x1, #0xed0
  4538bc:	ldr	x0, [x0, #152]
  4538c0:	bl	419740 <BIO_printf@plt>
  4538c4:	b	453818 <ASN1_generate_nconf@plt+0x34ea8>
  4538c8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4538cc:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4538d0:	add	x1, x1, #0xe98
  4538d4:	add	x0, x0, #0xea8
  4538d8:	mov	w2, #0x91                  	// #145
  4538dc:	str	x25, [sp, #64]
  4538e0:	bl	41aba0 <OPENSSL_die@plt>
  4538e4:	nop
  4538e8:	sub	sp, sp, #0x470
  4538ec:	stp	x29, x30, [sp]
  4538f0:	mov	x29, sp
  4538f4:	stp	x19, x20, [sp, #16]
  4538f8:	mov	x20, x0
  4538fc:	add	x0, sp, #0x68
  453900:	stp	x21, x22, [sp, #32]
  453904:	mov	x22, x1
  453908:	mov	w21, w6
  45390c:	mov	w1, #0x400                 	// #1024
  453910:	stp	x23, x24, [sp, #48]
  453914:	mov	x24, x2
  453918:	mov	x23, x4
  45391c:	mov	w2, #0x1                   	// #1
  453920:	str	x25, [sp, #64]
  453924:	mov	x25, x3
  453928:	add	x3, sp, #0x58
  45392c:	stp	xzr, x5, [sp, #80]
  453930:	str	x20, [sp, #96]
  453934:	bl	45ac40 <ASN1_generate_nconf@plt+0x3c2d0>
  453938:	cmp	w0, #0x0
  45393c:	b.le	453a14 <ASN1_generate_nconf@plt+0x350a4>
  453940:	mov	w19, w0
  453944:	add	x0, sp, #0x68
  453948:	strb	wzr, [x0, w19, sxtw]
  45394c:	cbnz	w21, 4539f0 <ASN1_generate_nconf@plt+0x35080>
  453950:	mov	x0, x20
  453954:	mov	x5, x25
  453958:	mov	x4, x23
  45395c:	mov	x3, x22
  453960:	add	x2, sp, #0x50
  453964:	add	x1, sp, #0x68
  453968:	bl	41d420 <SRP_create_verifier@plt>
  45396c:	mov	x20, x0
  453970:	cbz	x0, 453a38 <ASN1_generate_nconf@plt+0x350c8>
  453974:	ldr	x0, [sp, #80]
  453978:	str	x0, [x24]
  45397c:	sxtw	x1, w19
  453980:	add	x0, sp, #0x68
  453984:	bl	41d470 <OPENSSL_cleanse@plt>
  453988:	cmp	w21, #0x1
  45398c:	b.gt	4539b0 <ASN1_generate_nconf@plt+0x35040>
  453990:	mov	x0, x20
  453994:	ldp	x29, x30, [sp]
  453998:	ldp	x19, x20, [sp, #16]
  45399c:	ldp	x21, x22, [sp, #32]
  4539a0:	ldp	x23, x24, [sp, #48]
  4539a4:	ldr	x25, [sp, #64]
  4539a8:	add	sp, sp, #0x470
  4539ac:	ret
  4539b0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4539b4:	mov	x2, x20
  4539b8:	ldr	x4, [x22]
  4539bc:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4539c0:	ldr	x0, [x0, #152]
  4539c4:	add	x1, x1, #0xf48
  4539c8:	ldr	x3, [sp, #80]
  4539cc:	bl	419740 <BIO_printf@plt>
  4539d0:	mov	x0, x20
  4539d4:	ldp	x29, x30, [sp]
  4539d8:	ldp	x19, x20, [sp, #16]
  4539dc:	ldp	x21, x22, [sp, #32]
  4539e0:	ldp	x23, x24, [sp, #48]
  4539e4:	ldr	x25, [sp, #64]
  4539e8:	add	sp, sp, #0x470
  4539ec:	ret
  4539f0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4539f4:	mov	x4, x23
  4539f8:	mov	x3, x25
  4539fc:	mov	x2, x20
  453a00:	ldr	x0, [x0, #152]
  453a04:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453a08:	add	x1, x1, #0xef8
  453a0c:	bl	419740 <BIO_printf@plt>
  453a10:	b	453950 <ASN1_generate_nconf@plt+0x34fe0>
  453a14:	mov	x20, #0x0                   	// #0
  453a18:	mov	x0, x20
  453a1c:	ldp	x29, x30, [sp]
  453a20:	ldp	x19, x20, [sp, #16]
  453a24:	ldp	x21, x22, [sp, #32]
  453a28:	ldp	x23, x24, [sp, #48]
  453a2c:	ldr	x25, [sp, #64]
  453a30:	add	sp, sp, #0x470
  453a34:	ret
  453a38:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453a3c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453a40:	add	x1, x1, #0xf20
  453a44:	ldr	x0, [x0, #152]
  453a48:	bl	419740 <BIO_printf@plt>
  453a4c:	b	45397c <ASN1_generate_nconf@plt+0x3500c>
  453a50:	stp	x29, x30, [sp, #-64]!
  453a54:	mov	x29, sp
  453a58:	stp	x19, x20, [sp, #16]
  453a5c:	mov	x19, x0
  453a60:	mov	w20, w1
  453a64:	ldr	x0, [x0, #8]
  453a68:	stp	x21, x22, [sp, #32]
  453a6c:	ldr	x0, [x0, #8]
  453a70:	bl	419630 <OPENSSL_sk_value@plt>
  453a74:	mov	x21, x0
  453a78:	ldr	x0, [x0]
  453a7c:	ldrb	w0, [x0]
  453a80:	cmp	w0, #0x49
  453a84:	b.eq	453af4 <ASN1_generate_nconf@plt+0x35184>  // b.none
  453a88:	stp	x23, x24, [sp, #48]
  453a8c:	tbz	w20, #31, 453b80 <ASN1_generate_nconf@plt+0x35210>
  453a90:	ldr	x21, [x21, #32]
  453a94:	cbz	x21, 453af0 <ASN1_generate_nconf@plt+0x35180>
  453a98:	ldr	x0, [x19, #8]
  453a9c:	mov	w20, #0x0                   	// #0
  453aa0:	ldr	x0, [x0, #8]
  453aa4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  453aa8:	cmp	w20, w0
  453aac:	mov	w1, w20
  453ab0:	b.ge	453af0 <ASN1_generate_nconf@plt+0x35180>  // b.tcont
  453ab4:	nop
  453ab8:	ldr	x0, [x19, #8]
  453abc:	ldr	x0, [x0, #8]
  453ac0:	bl	419630 <OPENSSL_sk_value@plt>
  453ac4:	ldr	x1, [x0]
  453ac8:	ldrb	w1, [x1]
  453acc:	cmp	w1, #0x49
  453ad0:	b.eq	453b04 <ASN1_generate_nconf@plt+0x35194>  // b.none
  453ad4:	ldr	x0, [x19, #8]
  453ad8:	add	w20, w20, #0x1
  453adc:	ldr	x0, [x0, #8]
  453ae0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  453ae4:	cmp	w20, w0
  453ae8:	mov	w1, w20
  453aec:	b.lt	453ab8 <ASN1_generate_nconf@plt+0x35148>  // b.tstop
  453af0:	ldp	x23, x24, [sp, #48]
  453af4:	ldp	x19, x20, [sp, #16]
  453af8:	ldp	x21, x22, [sp, #32]
  453afc:	ldp	x29, x30, [sp], #64
  453b00:	ret
  453b04:	ldr	x1, [x0, #24]
  453b08:	mov	x0, x21
  453b0c:	bl	41d250 <strcmp@plt>
  453b10:	cbnz	w0, 453ad4 <ASN1_generate_nconf@plt+0x35164>
  453b14:	ldr	x0, [x19, #8]
  453b18:	mov	w1, w20
  453b1c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453b20:	mov	x19, #0x0                   	// #0
  453b24:	add	x23, x22, #0x98
  453b28:	ldr	x0, [x0, #8]
  453b2c:	bl	419630 <OPENSSL_sk_value@plt>
  453b30:	mov	x20, x0
  453b34:	ldr	x0, [x22, #152]
  453b38:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453b3c:	ldr	x3, [x20, #24]
  453b40:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453b44:	adrp	x22, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453b48:	add	x2, x2, #0xfa0
  453b4c:	add	x1, x1, #0xf80
  453b50:	add	x22, x22, #0xf90
  453b54:	bl	419740 <BIO_printf@plt>
  453b58:	ldr	x3, [x20, x19, lsl #3]
  453b5c:	mov	w2, w19
  453b60:	ldr	x0, [x23]
  453b64:	add	x19, x19, #0x1
  453b68:	mov	x1, x22
  453b6c:	bl	419740 <BIO_printf@plt>
  453b70:	cmp	x19, #0x6
  453b74:	b.ne	453b58 <ASN1_generate_nconf@plt+0x351e8>  // b.any
  453b78:	ldp	x23, x24, [sp, #48]
  453b7c:	b	453af4 <ASN1_generate_nconf@plt+0x35184>
  453b80:	ldr	x0, [x19, #8]
  453b84:	mov	w1, w20
  453b88:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453b8c:	mov	x20, #0x0                   	// #0
  453b90:	add	x23, x22, #0x98
  453b94:	ldr	x0, [x0, #8]
  453b98:	bl	419630 <OPENSSL_sk_value@plt>
  453b9c:	mov	x24, x0
  453ba0:	ldr	x0, [x22, #152]
  453ba4:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453ba8:	ldr	x3, [x24, #24]
  453bac:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453bb0:	adrp	x22, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453bb4:	add	x2, x2, #0xf70
  453bb8:	add	x1, x1, #0xf80
  453bbc:	add	x22, x22, #0xf90
  453bc0:	bl	419740 <BIO_printf@plt>
  453bc4:	nop
  453bc8:	ldr	x3, [x24, x20, lsl #3]
  453bcc:	mov	w2, w20
  453bd0:	ldr	x0, [x23]
  453bd4:	add	x20, x20, #0x1
  453bd8:	mov	x1, x22
  453bdc:	bl	419740 <BIO_printf@plt>
  453be0:	cmp	x20, #0x6
  453be4:	b.ne	453bc8 <ASN1_generate_nconf@plt+0x35258>  // b.any
  453be8:	b	453a90 <ASN1_generate_nconf@plt+0x35120>
  453bec:	nop
  453bf0:	stp	x29, x30, [sp, #-256]!
  453bf4:	mov	x29, sp
  453bf8:	stp	x21, x22, [sp, #32]
  453bfc:	adrp	x21, 480000 <ASN1_generate_nconf@plt+0x61690>
  453c00:	add	x21, x21, #0x648
  453c04:	mov	x2, x21
  453c08:	stp	x19, x20, [sp, #16]
  453c0c:	mov	w22, #0x0                   	// #0
  453c10:	stp	x23, x24, [sp, #48]
  453c14:	mov	x20, #0x0                   	// #0
  453c18:	mov	w24, #0xffffffff            	// #-1
  453c1c:	stp	x25, x26, [sp, #64]
  453c20:	mov	x25, #0x0                   	// #0
  453c24:	mov	x26, #0x0                   	// #0
  453c28:	stp	x27, x28, [sp, #80]
  453c2c:	mov	x27, #0x0                   	// #0
  453c30:	stp	xzr, xzr, [sp, #192]
  453c34:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  453c38:	mov	x19, x0
  453c3c:	stp	xzr, xzr, [sp, #96]
  453c40:	stp	xzr, xzr, [sp, #112]
  453c44:	nop
  453c48:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  453c4c:	mov	w23, w0
  453c50:	cbz	w0, 453c90 <ASN1_generate_nconf@plt+0x35320>
  453c54:	cmp	w23, #0x9
  453c58:	b.gt	453d7c <ASN1_generate_nconf@plt+0x3540c>
  453c5c:	cmp	w23, #0x5
  453c60:	b.gt	453f68 <ASN1_generate_nconf@plt+0x355f8>
  453c64:	cmp	w23, #0x3
  453c68:	b.eq	453f5c <ASN1_generate_nconf@plt+0x355ec>  // b.none
  453c6c:	b.gt	453e08 <ASN1_generate_nconf@plt+0x35498>
  453c70:	cmp	w23, #0x1
  453c74:	b.eq	453ee4 <ASN1_generate_nconf@plt+0x35574>  // b.none
  453c78:	cmp	w23, #0x2
  453c7c:	b.ne	453da4 <ASN1_generate_nconf@plt+0x35434>  // b.any
  453c80:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  453c84:	add	w22, w22, #0x1
  453c88:	mov	w23, w0
  453c8c:	cbnz	w0, 453c54 <ASN1_generate_nconf@plt+0x352e4>
  453c90:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  453c94:	mov	w28, w0
  453c98:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  453c9c:	str	x0, [sp, #128]
  453ca0:	ldr	x1, [sp, #104]
  453ca4:	cmp	x1, #0x0
  453ca8:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  453cac:	b.ne	4546d4 <ASN1_generate_nconf@plt+0x35d64>  // b.any
  453cb0:	cmn	w24, #0x1
  453cb4:	b.eq	454884 <ASN1_generate_nconf@plt+0x35f14>  // b.none
  453cb8:	sub	w0, w24, #0x6
  453cbc:	cmp	w0, #0x2
  453cc0:	b.ls	453f90 <ASN1_generate_nconf@plt+0x35620>  // b.plast
  453cc4:	mov	x21, #0x0                   	// #0
  453cc8:	orr	x0, x27, x26
  453ccc:	cmp	x0, #0x0
  453cd0:	ccmp	w28, #0x1, #0x4, ne  // ne = any
  453cd4:	b.ne	454704 <ASN1_generate_nconf@plt+0x35d94>  // b.any
  453cd8:	mov	x1, x26
  453cdc:	mov	x0, x27
  453ce0:	add	x3, sp, #0xc8
  453ce4:	add	x2, sp, #0xc0
  453ce8:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  453cec:	cbz	w0, 4547cc <ASN1_generate_nconf@plt+0x35e5c>
  453cf0:	ldr	x0, [sp, #104]
  453cf4:	cbz	x0, 45471c <ASN1_generate_nconf@plt+0x35dac>
  453cf8:	mov	x28, #0x0                   	// #0
  453cfc:	cbnz	w22, 454844 <ASN1_generate_nconf@plt+0x35ed4>
  453d00:	ldr	x0, [sp, #104]
  453d04:	mov	x1, #0x0                   	// #0
  453d08:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  453d0c:	mov	x20, x0
  453d10:	cbz	x0, 454954 <ASN1_generate_nconf@plt+0x35fe4>
  453d14:	ldr	x0, [x20, #8]
  453d18:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453d1c:	add	x1, x1, #0xfa0
  453d20:	mov	w25, #0xffffffff            	// #-1
  453d24:	mov	w19, #0x0                   	// #0
  453d28:	str	w25, [sp, #148]
  453d2c:	ldr	x0, [x0, #8]
  453d30:	str	x1, [sp, #152]
  453d34:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453d38:	add	x1, x1, #0xf80
  453d3c:	str	x1, [sp, #160]
  453d40:	bl	41dfd0 <OPENSSL_sk_num@plt>
  453d44:	cmp	w19, w0
  453d48:	b.ge	454068 <ASN1_generate_nconf@plt+0x356f8>  // b.tcont
  453d4c:	ldr	x0, [x20, #8]
  453d50:	mov	w1, w19
  453d54:	ldr	x0, [x0, #8]
  453d58:	bl	419630 <OPENSSL_sk_value@plt>
  453d5c:	ldr	x1, [x0]
  453d60:	ldrb	w1, [x1]
  453d64:	cmp	w1, #0x49
  453d68:	b.eq	453fb4 <ASN1_generate_nconf@plt+0x35644>  // b.none
  453d6c:	ldr	x0, [x20, #8]
  453d70:	ldr	x0, [x0, #8]
  453d74:	add	w19, w19, #0x1
  453d78:	b	453d40 <ASN1_generate_nconf@plt+0x353d0>
  453d7c:	cmp	w23, #0xd
  453d80:	b.eq	453ed8 <ASN1_generate_nconf@plt+0x35568>  // b.none
  453d84:	b.gt	453e30 <ASN1_generate_nconf@plt+0x354c0>
  453d88:	cmp	w23, #0xb
  453d8c:	b.eq	453eac <ASN1_generate_nconf@plt+0x3553c>  // b.none
  453d90:	cmp	w23, #0xc
  453d94:	b.ne	453e1c <ASN1_generate_nconf@plt+0x354ac>  // b.any
  453d98:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453d9c:	mov	x27, x0
  453da0:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453da4:	cmn	w23, #0x1
  453da8:	b.ne	453c48 <ASN1_generate_nconf@plt+0x352d8>  // b.any
  453dac:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453db0:	ldr	x0, [x27, #152]
  453db4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  453db8:	mov	x2, x19
  453dbc:	add	x1, x1, #0x238
  453dc0:	mov	x28, #0x0                   	// #0
  453dc4:	mov	x20, #0x0                   	// #0
  453dc8:	bl	419740 <BIO_printf@plt>
  453dcc:	cbnz	w22, 453fa4 <ASN1_generate_nconf@plt+0x35634>
  453dd0:	ldr	x0, [sp, #192]
  453dd4:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453dd8:	add	x19, x19, #0xe98
  453ddc:	mov	w2, #0x25c                 	// #604
  453de0:	mov	x1, x19
  453de4:	bl	41b1e0 <CRYPTO_free@plt>
  453de8:	ldr	x0, [sp, #200]
  453dec:	mov	x1, x19
  453df0:	mov	w2, #0x25d                 	// #605
  453df4:	bl	41b1e0 <CRYPTO_free@plt>
  453df8:	ldr	x0, [x27, #152]
  453dfc:	mov	w25, #0x1                   	// #1
  453e00:	bl	41e7f0 <ERR_print_errors@plt>
  453e04:	b	453f24 <ASN1_generate_nconf@plt+0x355b4>
  453e08:	cmp	w23, #0x4
  453e0c:	b.eq	453eb8 <ASN1_generate_nconf@plt+0x35548>  // b.none
  453e10:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453e14:	str	x0, [sp, #104]
  453e18:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453e1c:	cmp	w23, #0xa
  453e20:	b.ne	453c48 <ASN1_generate_nconf@plt+0x352d8>  // b.any
  453e24:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453e28:	str	x0, [sp, #112]
  453e2c:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453e30:	cmp	w23, #0xe
  453e34:	b.eq	453ec4 <ASN1_generate_nconf@plt+0x35554>  // b.none
  453e38:	sub	w7, w23, #0x5dd
  453e3c:	cmp	w7, #0x1
  453e40:	b.hi	453c48 <ASN1_generate_nconf@plt+0x352d8>  // b.pmore
  453e44:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  453e48:	cbnz	w0, 453c48 <ASN1_generate_nconf@plt+0x352d8>
  453e4c:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453e50:	add	x26, x26, #0xe98
  453e54:	mov	w25, #0x1                   	// #1
  453e58:	mov	x28, #0x0                   	// #0
  453e5c:	mov	x20, #0x0                   	// #0
  453e60:	cbz	w22, 453e80 <ASN1_generate_nconf@plt+0x35510>
  453e64:	nop
  453e68:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453e6c:	ldr	x0, [x27, #152]
  453e70:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  453e74:	mov	w2, w25
  453e78:	add	x1, x1, #0x4a0
  453e7c:	bl	419740 <BIO_printf@plt>
  453e80:	ldr	x0, [sp, #192]
  453e84:	mov	x1, x26
  453e88:	mov	w2, #0x25c                 	// #604
  453e8c:	bl	41b1e0 <CRYPTO_free@plt>
  453e90:	ldr	x0, [sp, #200]
  453e94:	mov	x1, x26
  453e98:	mov	w2, #0x25d                 	// #605
  453e9c:	bl	41b1e0 <CRYPTO_free@plt>
  453ea0:	cbz	w25, 453f24 <ASN1_generate_nconf@plt+0x355b4>
  453ea4:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  453ea8:	b	453df8 <ASN1_generate_nconf@plt+0x35488>
  453eac:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453eb0:	str	x0, [sp, #120]
  453eb4:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453eb8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453ebc:	mov	x20, x0
  453ec0:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453ec4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453ec8:	mov	w1, #0x0                   	// #0
  453ecc:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  453ed0:	str	x0, [sp, #96]
  453ed4:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453ed8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453edc:	mov	x26, x0
  453ee0:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453ee4:	mov	x0, x21
  453ee8:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  453eec:	cbnz	w22, 453f78 <ASN1_generate_nconf@plt+0x35608>
  453ef0:	ldr	x0, [sp, #192]
  453ef4:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453ef8:	add	x19, x19, #0xe98
  453efc:	mov	w2, #0x25c                 	// #604
  453f00:	mov	x1, x19
  453f04:	mov	w25, #0x0                   	// #0
  453f08:	bl	41b1e0 <CRYPTO_free@plt>
  453f0c:	mov	x28, #0x0                   	// #0
  453f10:	ldr	x0, [sp, #200]
  453f14:	mov	x1, x19
  453f18:	mov	x20, #0x0                   	// #0
  453f1c:	mov	w2, #0x25d                 	// #605
  453f20:	bl	41b1e0 <CRYPTO_free@plt>
  453f24:	mov	x0, x28
  453f28:	bl	419f60 <NCONF_free@plt>
  453f2c:	mov	x0, x20
  453f30:	bl	45c3a8 <ASN1_generate_nconf@plt+0x3da38>
  453f34:	ldr	x0, [sp, #96]
  453f38:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  453f3c:	mov	w0, w25
  453f40:	ldp	x19, x20, [sp, #16]
  453f44:	ldp	x21, x22, [sp, #32]
  453f48:	ldp	x23, x24, [sp, #48]
  453f4c:	ldp	x25, x26, [sp, #64]
  453f50:	ldp	x27, x28, [sp, #80]
  453f54:	ldp	x29, x30, [sp], #256
  453f58:	ret
  453f5c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  453f60:	mov	x25, x0
  453f64:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453f68:	cmn	w24, #0x1
  453f6c:	b.ne	4548f4 <ASN1_generate_nconf@plt+0x35f84>  // b.any
  453f70:	mov	w24, w23
  453f74:	b	453c48 <ASN1_generate_nconf@plt+0x352d8>
  453f78:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453f7c:	mov	w25, #0x0                   	// #0
  453f80:	add	x26, x26, #0xe98
  453f84:	mov	x28, #0x0                   	// #0
  453f88:	mov	x20, #0x0                   	// #0
  453f8c:	b	453e68 <ASN1_generate_nconf@plt+0x354f8>
  453f90:	cbz	w28, 4548dc <ASN1_generate_nconf@plt+0x35f6c>
  453f94:	ldr	x0, [sp, #128]
  453f98:	ldr	x21, [x0], #8
  453f9c:	str	x0, [sp, #128]
  453fa0:	b	453cc8 <ASN1_generate_nconf@plt+0x35358>
  453fa4:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  453fa8:	mov	w25, #0x1                   	// #1
  453fac:	add	x26, x26, #0xe98
  453fb0:	b	453e6c <ASN1_generate_nconf@plt+0x354fc>
  453fb4:	ldr	w25, [sp, #148]
  453fb8:	ldr	x2, [sp, #112]
  453fbc:	cmp	w25, #0x0
  453fc0:	ccmp	x2, #0x0, #0x4, lt  // lt = tstop
  453fc4:	b.eq	453fe0 <ASN1_generate_nconf@plt+0x35670>  // b.none
  453fc8:	ldr	x1, [x0, #24]
  453fcc:	mov	x0, x2
  453fd0:	bl	41d250 <strcmp@plt>
  453fd4:	cmp	w0, #0x0
  453fd8:	csel	w0, w25, w19, ne  // ne = any
  453fdc:	str	w0, [sp, #148]
  453fe0:	ldr	x0, [x20, #8]
  453fe4:	cmp	w22, #0x1
  453fe8:	mov	w25, w19
  453fec:	ldr	x0, [x0, #8]
  453ff0:	b.le	453d74 <ASN1_generate_nconf@plt+0x35404>
  453ff4:	mov	w1, w19
  453ff8:	bl	419630 <OPENSSL_sk_value@plt>
  453ffc:	mov	x25, x0
  454000:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454004:	ldp	x2, x1, [sp, #152]
  454008:	adrp	x4, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45400c:	ldr	x0, [x0, #152]
  454010:	add	x4, x4, #0x98
  454014:	ldr	x3, [x25, #24]
  454018:	str	x4, [sp, #136]
  45401c:	mov	x27, #0x0                   	// #0
  454020:	bl	419740 <BIO_printf@plt>
  454024:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454028:	add	x26, x1, #0xf90
  45402c:	nop
  454030:	ldr	x0, [sp, #136]
  454034:	mov	w2, w27
  454038:	ldr	x3, [x25, x27, lsl #3]
  45403c:	mov	x1, x26
  454040:	ldr	x0, [x0]
  454044:	add	x27, x27, #0x1
  454048:	bl	419740 <BIO_printf@plt>
  45404c:	cmp	x27, #0x6
  454050:	b.ne	454030 <ASN1_generate_nconf@plt+0x356c0>  // b.any
  454054:	ldr	x0, [x20, #8]
  454058:	mov	w25, w19
  45405c:	add	w19, w19, #0x1
  454060:	ldr	x0, [x0, #8]
  454064:	b	453d40 <ASN1_generate_nconf@plt+0x353d0>
  454068:	cbnz	w22, 4547f0 <ASN1_generate_nconf@plt+0x35e80>
  45406c:	ldr	w0, [sp, #148]
  454070:	tbz	w0, #31, 4548c4 <ASN1_generate_nconf@plt+0x35f54>
  454074:	cmp	w25, #0x0
  454078:	b.gt	454244 <ASN1_generate_nconf@plt+0x358d4>
  45407c:	str	xzr, [sp, #168]
  454080:	cmp	w24, #0x9
  454084:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454088:	cset	w1, eq  // eq = none
  45408c:	cmp	w22, #0x0
  454090:	cset	w0, gt
  454094:	add	x26, x26, #0xe98
  454098:	orr	w0, w1, w0
  45409c:	add	x2, sp, #0xe0
  4540a0:	mov	w25, #0x0                   	// #0
  4540a4:	str	w1, [sp, #136]
  4540a8:	stp	wzr, w0, [sp, #148]
  4540ac:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  4540b0:	add	x0, x0, #0x300
  4540b4:	str	x2, [sp, #176]
  4540b8:	str	x0, [sp, #184]
  4540bc:	nop
  4540c0:	ldr	w1, [sp, #136]
  4540c4:	cmp	x21, #0x0
  4540c8:	cset	w0, ne  // ne = any
  4540cc:	cmp	w1, #0x0
  4540d0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4540d4:	b.eq	454208 <ASN1_generate_nconf@plt+0x35898>  // b.none
  4540d8:	cmp	w0, #0x0
  4540dc:	ccmp	w22, #0x1, #0x4, ne  // ne = any
  4540e0:	b.gt	4542bc <ASN1_generate_nconf@plt+0x3594c>
  4540e4:	cbz	x21, 454270 <ASN1_generate_nconf@plt+0x35900>
  4540e8:	ldr	x0, [x20, #8]
  4540ec:	mov	w19, #0x0                   	// #0
  4540f0:	ldr	x0, [x0, #8]
  4540f4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4540f8:	cmp	w19, w0
  4540fc:	mov	w1, w19
  454100:	b.ge	454158 <ASN1_generate_nconf@plt+0x357e8>  // b.tcont
  454104:	nop
  454108:	ldr	x0, [x20, #8]
  45410c:	ldr	x0, [x0, #8]
  454110:	bl	419630 <OPENSSL_sk_value@plt>
  454114:	mov	x1, x0
  454118:	mov	x0, x21
  45411c:	ldr	x2, [x1]
  454120:	ldrb	w2, [x2]
  454124:	cmp	w2, #0x49
  454128:	b.eq	45413c <ASN1_generate_nconf@plt+0x357cc>  // b.none
  45412c:	ldr	x1, [x1, #24]
  454130:	bl	41d250 <strcmp@plt>
  454134:	mov	w27, w0
  454138:	cbz	w0, 45419c <ASN1_generate_nconf@plt+0x3582c>
  45413c:	ldr	x0, [x20, #8]
  454140:	add	w19, w19, #0x1
  454144:	ldr	x0, [x0, #8]
  454148:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45414c:	cmp	w19, w0
  454150:	mov	w1, w19
  454154:	b.lt	454108 <ASN1_generate_nconf@plt+0x35798>  // b.tstop
  454158:	cmp	w24, #0x9
  45415c:	b.eq	454684 <ASN1_generate_nconf@plt+0x35d14>  // b.none
  454160:	cmp	w24, #0x6
  454164:	b.eq	4542f0 <ASN1_generate_nconf@plt+0x35980>  // b.none
  454168:	cmp	w24, #0x8
  45416c:	b.eq	4546ac <ASN1_generate_nconf@plt+0x35d3c>  // b.none
  454170:	cmp	w24, #0x7
  454174:	b.ne	4541f8 <ASN1_generate_nconf@plt+0x35888>  // b.any
  454178:	ldr	w1, [sp, #148]
  45417c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454180:	mov	x2, x21
  454184:	add	w1, w1, #0x1
  454188:	str	w1, [sp, #148]
  45418c:	ldr	x0, [x0, #152]
  454190:	ldr	x1, [sp, #184]
  454194:	bl	419740 <BIO_printf@plt>
  454198:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  45419c:	ldr	w0, [sp, #152]
  4541a0:	cbnz	w0, 4542d8 <ASN1_generate_nconf@plt+0x35968>
  4541a4:	cmp	w24, #0x6
  4541a8:	b.eq	4544b8 <ASN1_generate_nconf@plt+0x35b48>  // b.none
  4541ac:	cmp	w24, #0x8
  4541b0:	b.eq	4544f8 <ASN1_generate_nconf@plt+0x35b88>  // b.none
  4541b4:	cmp	w24, #0x7
  4541b8:	b.ne	4541f8 <ASN1_generate_nconf@plt+0x35888>  // b.any
  4541bc:	ldr	x0, [x20, #8]
  4541c0:	mov	w1, w19
  4541c4:	mov	w25, #0x1                   	// #1
  4541c8:	ldr	x0, [x0, #8]
  4541cc:	bl	419630 <OPENSSL_sk_value@plt>
  4541d0:	mov	x19, x0
  4541d4:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4541d8:	mov	x2, x21
  4541dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4541e0:	add	x1, x1, #0x420
  4541e4:	ldr	x0, [x0, #152]
  4541e8:	bl	419740 <BIO_printf@plt>
  4541ec:	ldr	x0, [x19]
  4541f0:	mov	w1, #0x52                  	// #82
  4541f4:	strb	w1, [x0]
  4541f8:	ldr	x0, [sp, #128]
  4541fc:	ldr	x21, [x0], #8
  454200:	str	x0, [sp, #128]
  454204:	cbnz	x21, 4540c0 <ASN1_generate_nconf@plt+0x35750>
  454208:	cbnz	w22, 45495c <ASN1_generate_nconf@plt+0x35fec>
  45420c:	cbnz	w25, 4549cc <ASN1_generate_nconf@plt+0x3605c>
  454210:	ldr	w0, [sp, #148]
  454214:	cmp	w0, #0x0
  454218:	cset	w25, ne  // ne = any
  45421c:	ldr	w0, [sp, #148]
  454220:	cbz	w0, 453e60 <ASN1_generate_nconf@plt+0x354f0>
  454224:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454228:	cbz	w22, 453e80 <ASN1_generate_nconf@plt+0x35510>
  45422c:	ldr	x0, [x27, #152]
  454230:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454234:	ldr	w2, [sp, #148]
  454238:	add	x1, x1, #0x488
  45423c:	bl	419740 <BIO_printf@plt>
  454240:	b	453e6c <ASN1_generate_nconf@plt+0x354fc>
  454244:	ldr	x0, [sp, #112]
  454248:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45424c:	bl	41ab20 <SRP_get_default_gN@plt>
  454250:	cbnz	x0, 45407c <ASN1_generate_nconf@plt+0x3570c>
  454254:	ldr	x0, [x27, #152]
  454258:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45425c:	ldr	x2, [sp, #112]
  454260:	add	x1, x1, #0x180
  454264:	bl	419740 <BIO_printf@plt>
  454268:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  45426c:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  454270:	cmp	w24, #0x9
  454274:	b.ne	454160 <ASN1_generate_nconf@plt+0x357f0>  // b.any
  454278:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45427c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454280:	mov	w19, #0x0                   	// #0
  454284:	add	x1, x1, #0x208
  454288:	ldr	x0, [x0, #152]
  45428c:	bl	419740 <BIO_printf@plt>
  454290:	b	45429c <ASN1_generate_nconf@plt+0x3592c>
  454294:	mov	x0, x20
  454298:	bl	453a50 <ASN1_generate_nconf@plt+0x350e0>
  45429c:	ldr	x0, [x20, #8]
  4542a0:	ldr	x0, [x0, #8]
  4542a4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4542a8:	cmp	w19, w0
  4542ac:	mov	w1, w19
  4542b0:	add	w19, w19, #0x1
  4542b4:	b.lt	454294 <ASN1_generate_nconf@plt+0x35924>  // b.tstop
  4542b8:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  4542bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4542c0:	mov	x2, x21
  4542c4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4542c8:	add	x1, x1, #0x1f0
  4542cc:	ldr	x0, [x0, #152]
  4542d0:	bl	419740 <BIO_printf@plt>
  4542d4:	b	4540e8 <ASN1_generate_nconf@plt+0x35778>
  4542d8:	mov	w1, w19
  4542dc:	mov	x0, x20
  4542e0:	bl	453a50 <ASN1_generate_nconf@plt+0x350e0>
  4542e4:	cmp	w24, #0x9
  4542e8:	b.eq	4541f8 <ASN1_generate_nconf@plt+0x35888>  // b.none
  4542ec:	b	4541a4 <ASN1_generate_nconf@plt+0x35834>
  4542f0:	ldr	x0, [sp, #168]
  4542f4:	stp	xzr, xzr, [sp, #216]
  4542f8:	str	xzr, [sp, #248]
  4542fc:	cbz	x0, 4546f8 <ASN1_generate_nconf@plt+0x35d88>
  454300:	ldp	x4, x3, [x0, #8]
  454304:	mov	w6, w22
  454308:	ldr	x2, [sp, #176]
  45430c:	add	x1, sp, #0xd8
  454310:	ldr	x5, [sp, #200]
  454314:	mov	x0, x21
  454318:	bl	4538e8 <ASN1_generate_nconf@plt+0x34f78>
  45431c:	mov	x19, x0
  454320:	cbz	x0, 454ca0 <ASN1_generate_nconf@plt+0x36330>
  454324:	mov	x1, x26
  454328:	mov	w2, #0x1be                 	// #446
  45432c:	mov	x0, x21
  454330:	bl	41af90 <CRYPTO_strdup@plt>
  454334:	mov	x1, x0
  454338:	mov	w2, #0x1bf                 	// #447
  45433c:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  454340:	add	x0, x0, #0xe90
  454344:	str	x1, [sp, #232]
  454348:	mov	x1, x26
  45434c:	bl	41af90 <CRYPTO_strdup@plt>
  454350:	mov	x3, x0
  454354:	mov	x1, x26
  454358:	mov	x0, x19
  45435c:	mov	w2, #0x1c0                 	// #448
  454360:	str	x3, [sp, #208]
  454364:	bl	41af90 <CRYPTO_strdup@plt>
  454368:	str	x0, [sp, #240]
  45436c:	ldr	x1, [sp, #232]
  454370:	cmp	x1, #0x0
  454374:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  454378:	b.eq	454450 <ASN1_generate_nconf@plt+0x35ae0>  // b.none
  45437c:	ldr	x0, [sp, #208]
  454380:	cbz	x0, 454450 <ASN1_generate_nconf@plt+0x35ae0>
  454384:	ldr	x0, [sp, #216]
  454388:	cbz	x0, 454450 <ASN1_generate_nconf@plt+0x35ae0>
  45438c:	ldr	x0, [sp, #224]
  454390:	cbz	x0, 454450 <ASN1_generate_nconf@plt+0x35ae0>
  454394:	ldr	x0, [sp, #120]
  454398:	cbz	x0, 4543b0 <ASN1_generate_nconf@plt+0x35a40>
  45439c:	mov	x1, x26
  4543a0:	mov	w2, #0x1c8                 	// #456
  4543a4:	bl	41af90 <CRYPTO_strdup@plt>
  4543a8:	str	x0, [sp, #248]
  4543ac:	cbz	x0, 45444c <ASN1_generate_nconf@plt+0x35adc>
  4543b0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4543b4:	mov	w0, #0x38                  	// #56
  4543b8:	add	x1, x1, #0x2a0
  4543bc:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4543c0:	mov	x19, x0
  4543c4:	mov	x1, x0
  4543c8:	ldr	x0, [sp, #208]
  4543cc:	str	x0, [x19]
  4543d0:	str	xzr, [x19, #48]
  4543d4:	ldr	x0, [sp, #216]
  4543d8:	str	x0, [x19, #8]
  4543dc:	ldr	x0, [x20, #8]
  4543e0:	ldr	x2, [sp, #224]
  4543e4:	str	x2, [x19, #16]
  4543e8:	ldr	x2, [sp, #232]
  4543ec:	str	x2, [x19, #24]
  4543f0:	ldr	x2, [sp, #240]
  4543f4:	str	x2, [x19, #32]
  4543f8:	ldr	x2, [sp, #248]
  4543fc:	str	x2, [x19, #40]
  454400:	bl	41b140 <TXT_DB_insert@plt>
  454404:	cbz	w0, 454410 <ASN1_generate_nconf@plt+0x35aa0>
  454408:	mov	w25, #0x1                   	// #1
  45440c:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  454410:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454414:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454418:	add	x1, x1, #0x2b0
  45441c:	ldr	x0, [x27, #152]
  454420:	bl	419740 <BIO_printf@plt>
  454424:	ldr	x2, [x20, #8]
  454428:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  45442c:	ldr	x0, [x27, #152]
  454430:	add	x1, x1, #0x9c8
  454434:	ldr	x2, [x2, #32]
  454438:	bl	419740 <BIO_printf@plt>
  45443c:	mov	x0, x19
  454440:	mov	x1, x26
  454444:	mov	w2, #0x6c                  	// #108
  454448:	bl	41b1e0 <CRYPTO_free@plt>
  45444c:	ldr	x1, [sp, #232]
  454450:	mov	x0, x1
  454454:	mov	w2, #0x1ca                 	// #458
  454458:	mov	x1, x26
  45445c:	bl	41b1e0 <CRYPTO_free@plt>
  454460:	ldr	x0, [sp, #240]
  454464:	mov	x1, x26
  454468:	mov	w2, #0x1cb                 	// #459
  45446c:	bl	41b1e0 <CRYPTO_free@plt>
  454470:	ldr	x0, [sp, #248]
  454474:	mov	x1, x26
  454478:	mov	w2, #0x1cc                 	// #460
  45447c:	bl	41b1e0 <CRYPTO_free@plt>
  454480:	ldr	x0, [sp, #208]
  454484:	mov	x1, x26
  454488:	mov	w2, #0x1cd                 	// #461
  45448c:	bl	41b1e0 <CRYPTO_free@plt>
  454490:	ldr	x0, [sp, #216]
  454494:	mov	x1, x26
  454498:	mov	w2, #0x1ce                 	// #462
  45449c:	bl	41b1e0 <CRYPTO_free@plt>
  4544a0:	ldr	x0, [sp, #224]
  4544a4:	mov	x1, x26
  4544a8:	mov	w2, #0x1cf                 	// #463
  4544ac:	bl	41b1e0 <CRYPTO_free@plt>
  4544b0:	mov	w25, #0x1                   	// #1
  4544b4:	b	45421c <ASN1_generate_nconf@plt+0x358ac>
  4544b8:	ldr	x0, [x20, #8]
  4544bc:	mov	w1, w19
  4544c0:	mov	w25, #0x1                   	// #1
  4544c4:	ldr	x0, [x0, #8]
  4544c8:	bl	419630 <OPENSSL_sk_value@plt>
  4544cc:	mov	x19, x0
  4544d0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4544d4:	mov	x2, x21
  4544d8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4544dc:	add	x1, x1, #0x240
  4544e0:	ldr	x0, [x0, #152]
  4544e4:	bl	419740 <BIO_printf@plt>
  4544e8:	ldr	x0, [x19]
  4544ec:	mov	w1, #0x56                  	// #86
  4544f0:	strb	w1, [x0]
  4544f4:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  4544f8:	ldr	x0, [x20, #8]
  4544fc:	mov	w1, w19
  454500:	ldr	x0, [x0, #8]
  454504:	bl	419630 <OPENSSL_sk_value@plt>
  454508:	str	x0, [sp, #160]
  45450c:	ldr	x0, [x0]
  454510:	ldrb	w0, [x0]
  454514:	cmp	w0, #0x76
  454518:	b.eq	454910 <ASN1_generate_nconf@plt+0x35fa0>  // b.none
  45451c:	cmp	w0, #0x56
  454520:	b.eq	4545c0 <ASN1_generate_nconf@plt+0x35c50>  // b.none
  454524:	cbnz	w22, 45489c <ASN1_generate_nconf@plt+0x35f2c>
  454528:	ldr	x0, [sp, #160]
  45452c:	add	x1, x0, #0x8
  454530:	add	x2, x0, #0x10
  454534:	ldr	x0, [sp, #168]
  454538:	cbz	x0, 4548b8 <ASN1_generate_nconf@plt+0x35f48>
  45453c:	ldp	x4, x3, [x0, #8]
  454540:	mov	w6, w22
  454544:	ldr	x5, [sp, #200]
  454548:	mov	x0, x21
  45454c:	bl	4538e8 <ASN1_generate_nconf@plt+0x34f78>
  454550:	cbz	x0, 454ccc <ASN1_generate_nconf@plt+0x3635c>
  454554:	ldr	x19, [sp, #160]
  454558:	mov	w4, #0x76                  	// #118
  45455c:	mov	x1, x26
  454560:	mov	w2, #0x213                 	// #531
  454564:	ldr	x3, [x19]
  454568:	strb	w4, [x3]
  45456c:	bl	41af90 <CRYPTO_strdup@plt>
  454570:	str	x0, [x19, #32]
  454574:	ldr	x1, [x19, #24]
  454578:	cmp	x1, #0x0
  45457c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  454580:	b.eq	4544b0 <ASN1_generate_nconf@plt+0x35b40>  // b.none
  454584:	ldr	x0, [x19]
  454588:	cbz	x0, 4544b0 <ASN1_generate_nconf@plt+0x35b40>
  45458c:	ldr	x0, [x19, #8]
  454590:	cbz	x0, 4544b0 <ASN1_generate_nconf@plt+0x35b40>
  454594:	ldr	x0, [x19, #16]
  454598:	cbz	x0, 4544b0 <ASN1_generate_nconf@plt+0x35b40>
  45459c:	ldr	x0, [sp, #120]
  4545a0:	cbz	x0, 454408 <ASN1_generate_nconf@plt+0x35a98>
  4545a4:	mov	x1, x26
  4545a8:	mov	w2, #0x21b                 	// #539
  4545ac:	bl	41af90 <CRYPTO_strdup@plt>
  4545b0:	str	x0, [x19, #40]
  4545b4:	mov	w25, #0x1                   	// #1
  4545b8:	cbnz	x0, 4541f8 <ASN1_generate_nconf@plt+0x35888>
  4545bc:	b	45421c <ASN1_generate_nconf@plt+0x358ac>
  4545c0:	cbnz	w22, 454b74 <ASN1_generate_nconf@plt+0x36204>
  4545c4:	ldr	x0, [sp, #160]
  4545c8:	ldr	x25, [x0, #32]
  4545cc:	cbz	x25, 454d28 <ASN1_generate_nconf@plt+0x363b8>
  4545d0:	ldr	x0, [x20, #8]
  4545d4:	ldr	x0, [x0, #8]
  4545d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4545dc:	cmp	w27, w0
  4545e0:	mov	w1, w27
  4545e4:	add	w27, w27, #0x1
  4545e8:	b.ge	454938 <ASN1_generate_nconf@plt+0x35fc8>  // b.tcont
  4545ec:	ldr	x0, [x20, #8]
  4545f0:	ldr	x0, [x0, #8]
  4545f4:	bl	419630 <OPENSSL_sk_value@plt>
  4545f8:	ldr	x1, [x0]
  4545fc:	ldrb	w1, [x1]
  454600:	cmp	w1, #0x49
  454604:	b.ne	4545d0 <ASN1_generate_nconf@plt+0x35c60>  // b.any
  454608:	ldr	x1, [x0, #24]
  45460c:	mov	x0, x25
  454610:	bl	41d250 <strcmp@plt>
  454614:	cbnz	w0, 4545d0 <ASN1_generate_nconf@plt+0x35c60>
  454618:	ldr	x0, [x20, #8]
  45461c:	mov	w1, w19
  454620:	ldr	x0, [x0, #8]
  454624:	bl	419630 <OPENSSL_sk_value@plt>
  454628:	ldr	x2, [sp, #160]
  45462c:	ldp	x1, x2, [x2, #8]
  454630:	cbz	x0, 454d14 <ASN1_generate_nconf@plt+0x363a4>
  454634:	ldp	x4, x3, [x0, #8]
  454638:	mov	w6, w22
  45463c:	ldr	x5, [sp, #192]
  454640:	mov	x0, x21
  454644:	bl	453760 <ASN1_generate_nconf@plt+0x34df0>
  454648:	cbnz	x0, 454524 <ASN1_generate_nconf@plt+0x35bb4>
  45464c:	ldr	w0, [sp, #148]
  454650:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454654:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454658:	mov	x2, x21
  45465c:	add	w0, w0, #0x1
  454660:	str	w0, [sp, #148]
  454664:	ldr	x0, [x27, #152]
  454668:	add	x1, x1, #0x388
  45466c:	bl	419740 <BIO_printf@plt>
  454670:	cbnz	w22, 454d20 <ASN1_generate_nconf@plt+0x363b0>
  454674:	mov	x1, x26
  454678:	mov	w2, #0x25c                 	// #604
  45467c:	ldr	x0, [sp, #192]
  454680:	b	454a58 <ASN1_generate_nconf@plt+0x360e8>
  454684:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454688:	ldr	w1, [sp, #148]
  45468c:	mov	x2, x21
  454690:	ldr	x0, [x0, #152]
  454694:	add	w1, w1, #0x1
  454698:	str	w1, [sp, #148]
  45469c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4546a0:	add	x1, x1, #0x218
  4546a4:	bl	419740 <BIO_printf@plt>
  4546a8:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  4546ac:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4546b0:	ldr	w1, [sp, #148]
  4546b4:	mov	x2, x21
  4546b8:	ldr	x0, [x0, #152]
  4546bc:	add	w1, w1, #0x1
  4546c0:	str	w1, [sp, #148]
  4546c4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4546c8:	add	x1, x1, #0x2d0
  4546cc:	bl	419740 <BIO_printf@plt>
  4546d0:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  4546d4:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4546d8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4546dc:	mov	x28, #0x0                   	// #0
  4546e0:	add	x1, x1, #0xfe0
  4546e4:	ldr	x0, [x27, #152]
  4546e8:	mov	x20, #0x0                   	// #0
  4546ec:	bl	419740 <BIO_printf@plt>
  4546f0:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  4546f4:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  4546f8:	mov	x4, #0x0                   	// #0
  4546fc:	ldr	x3, [sp, #112]
  454700:	b	454304 <ASN1_generate_nconf@plt+0x35994>
  454704:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454708:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45470c:	add	x1, x1, #0x90
  454710:	ldr	x0, [x27, #152]
  454714:	bl	419740 <BIO_printf@plt>
  454718:	b	453db0 <ASN1_generate_nconf@plt+0x35440>
  45471c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454720:	cmp	x25, #0x0
  454724:	ldr	x0, [x0, #176]
  454728:	csel	x25, x0, x25, eq  // eq = none
  45472c:	cbnz	w22, 454a70 <ASN1_generate_nconf@plt+0x36100>
  454730:	mov	x0, x25
  454734:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  454738:	mov	x28, x0
  45473c:	cbz	x0, 454950 <ASN1_generate_nconf@plt+0x35fe0>
  454740:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454744:	ldr	x0, [x0, #176]
  454748:	cmp	x0, x25
  45474c:	b.eq	45475c <ASN1_generate_nconf@plt+0x35dec>  // b.none
  454750:	mov	x0, x28
  454754:	bl	45e560 <ASN1_generate_nconf@plt+0x3fbf0>
  454758:	cbz	w0, 4547bc <ASN1_generate_nconf@plt+0x35e4c>
  45475c:	cbz	x20, 454aac <ASN1_generate_nconf@plt+0x3613c>
  454760:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454764:	mov	x0, x28
  454768:	add	x1, x1, #0xf8
  45476c:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  454770:	cbnz	w22, 454c8c <ASN1_generate_nconf@plt+0x3631c>
  454774:	adrp	x19, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  454778:	add	x19, x19, #0x3b0
  45477c:	mov	x2, x19
  454780:	mov	x1, x20
  454784:	mov	x0, x28
  454788:	bl	41d030 <NCONF_get_string@plt>
  45478c:	str	x0, [sp, #104]
  454790:	cbnz	x0, 453d00 <ASN1_generate_nconf@plt+0x35390>
  454794:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454798:	ldr	x0, [x27, #152]
  45479c:	mov	x2, x20
  4547a0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4547a4:	mov	x3, x19
  4547a8:	add	x1, x1, #0xb30
  4547ac:	mov	x20, #0x0                   	// #0
  4547b0:	bl	419740 <BIO_printf@plt>
  4547b4:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  4547b8:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  4547bc:	mov	x20, #0x0                   	// #0
  4547c0:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4547c4:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  4547c8:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  4547cc:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4547d0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4547d4:	mov	x28, #0x0                   	// #0
  4547d8:	add	x1, x1, #0xc48
  4547dc:	ldr	x0, [x27, #152]
  4547e0:	mov	x20, #0x0                   	// #0
  4547e4:	bl	419740 <BIO_printf@plt>
  4547e8:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  4547ec:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  4547f0:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4547f4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4547f8:	add	x1, x1, #0x158
  4547fc:	ldr	x0, [x27, #152]
  454800:	bl	419740 <BIO_printf@plt>
  454804:	ldr	w19, [sp, #148]
  454808:	tbz	w19, #31, 454aec <ASN1_generate_nconf@plt+0x3617c>
  45480c:	cmp	w25, #0x0
  454810:	b.gt	454bf8 <ASN1_generate_nconf@plt+0x36288>
  454814:	ldr	x0, [x27, #152]
  454818:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45481c:	add	x1, x1, #0x1a8
  454820:	bl	419740 <BIO_printf@plt>
  454824:	cmp	w22, #0x1
  454828:	b.le	45407c <ASN1_generate_nconf@plt+0x3570c>
  45482c:	str	xzr, [sp, #168]
  454830:	ldr	x0, [x27, #152]
  454834:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454838:	add	x1, x1, #0x1d0
  45483c:	bl	419740 <BIO_printf@plt>
  454840:	b	454080 <ASN1_generate_nconf@plt+0x35710>
  454844:	mov	x19, x0
  454848:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45484c:	ldr	x0, [x27, #152]
  454850:	mov	x2, x19
  454854:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454858:	add	x1, x1, #0x130
  45485c:	bl	419740 <BIO_printf@plt>
  454860:	mov	x0, x19
  454864:	mov	x1, #0x0                   	// #0
  454868:	bl	45e610 <ASN1_generate_nconf@plt+0x3fca0>
  45486c:	mov	x20, x0
  454870:	cbnz	x0, 453d14 <ASN1_generate_nconf@plt+0x353a4>
  454874:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454878:	mov	w25, #0x1                   	// #1
  45487c:	add	x26, x26, #0xe98
  454880:	b	453e6c <ASN1_generate_nconf@plt+0x354fc>
  454884:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454888:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45488c:	add	x1, x1, #0x20
  454890:	ldr	x0, [x27, #152]
  454894:	bl	419740 <BIO_printf@plt>
  454898:	b	453db0 <ASN1_generate_nconf@plt+0x35440>
  45489c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4548a0:	mov	x2, x21
  4548a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4548a8:	add	x1, x1, #0x3c0
  4548ac:	ldr	x0, [x0, #152]
  4548b0:	bl	419740 <BIO_printf@plt>
  4548b4:	b	454528 <ASN1_generate_nconf@plt+0x35bb8>
  4548b8:	mov	x3, #0x0                   	// #0
  4548bc:	mov	x4, #0x0                   	// #0
  4548c0:	b	454540 <ASN1_generate_nconf@plt+0x35bd0>
  4548c4:	ldr	x0, [x20, #8]
  4548c8:	ldr	w1, [sp, #148]
  4548cc:	ldr	x0, [x0, #8]
  4548d0:	bl	419630 <OPENSSL_sk_value@plt>
  4548d4:	str	x0, [sp, #168]
  4548d8:	b	454080 <ASN1_generate_nconf@plt+0x35710>
  4548dc:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4548e0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4548e4:	add	x1, x1, #0x70
  4548e8:	ldr	x0, [x27, #152]
  4548ec:	bl	419740 <BIO_printf@plt>
  4548f0:	b	453db0 <ASN1_generate_nconf@plt+0x35440>
  4548f4:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4548f8:	mov	x2, x19
  4548fc:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454900:	add	x1, x1, #0xfb0
  454904:	ldr	x0, [x27, #152]
  454908:	bl	419740 <BIO_printf@plt>
  45490c:	b	453db0 <ASN1_generate_nconf@plt+0x35440>
  454910:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454914:	ldr	w1, [sp, #148]
  454918:	mov	x2, x21
  45491c:	ldr	x0, [x0, #152]
  454920:	add	w1, w1, #0x1
  454924:	str	w1, [sp, #148]
  454928:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45492c:	add	x1, x1, #0x330
  454930:	bl	419740 <BIO_printf@plt>
  454934:	b	4541f8 <ASN1_generate_nconf@plt+0x35888>
  454938:	ldr	x0, [sp, #160]
  45493c:	ldp	x1, x2, [x0, #8]
  454940:	ldr	x25, [x0, #32]
  454944:	mov	x3, x25
  454948:	mov	x4, #0x0                   	// #0
  45494c:	b	454638 <ASN1_generate_nconf@plt+0x35cc8>
  454950:	mov	x20, #0x0                   	// #0
  454954:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454958:	b	453dd0 <ASN1_generate_nconf@plt+0x35460>
  45495c:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454960:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454964:	mov	w19, #0x56                  	// #86
  454968:	add	x1, x1, #0x438
  45496c:	ldr	x0, [x27, #152]
  454970:	bl	419740 <BIO_printf@plt>
  454974:	cbz	w25, 454210 <ASN1_generate_nconf@plt+0x358a0>
  454978:	ldr	x0, [x20, #8]
  45497c:	ldr	x0, [x0, #8]
  454980:	bl	41dfd0 <OPENSSL_sk_num@plt>
  454984:	cmp	w23, w0
  454988:	mov	w1, w23
  45498c:	b.ge	454b90 <ASN1_generate_nconf@plt+0x36220>  // b.tcont
  454990:	ldr	x0, [x20, #8]
  454994:	ldr	x0, [x0, #8]
  454998:	bl	419630 <OPENSSL_sk_value@plt>
  45499c:	ldr	x0, [x0]
  4549a0:	ldrb	w1, [x0]
  4549a4:	cmp	w1, #0x76
  4549a8:	b.eq	4549b4 <ASN1_generate_nconf@plt+0x36044>  // b.none
  4549ac:	add	w23, w23, #0x1
  4549b0:	b	454978 <ASN1_generate_nconf@plt+0x36008>
  4549b4:	strb	w19, [x0]
  4549b8:	mov	w1, w23
  4549bc:	mov	x0, x20
  4549c0:	add	w23, w23, #0x1
  4549c4:	bl	453a50 <ASN1_generate_nconf@plt+0x350e0>
  4549c8:	b	454978 <ASN1_generate_nconf@plt+0x36008>
  4549cc:	mov	w19, #0x0                   	// #0
  4549d0:	mov	w21, #0x56                  	// #86
  4549d4:	ldr	x0, [x20, #8]
  4549d8:	ldr	x0, [x0, #8]
  4549dc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4549e0:	cmp	w0, w19
  4549e4:	mov	w1, w19
  4549e8:	b.le	454a14 <ASN1_generate_nconf@plt+0x360a4>
  4549ec:	ldr	x0, [x20, #8]
  4549f0:	add	w19, w19, #0x1
  4549f4:	ldr	x0, [x0, #8]
  4549f8:	bl	419630 <OPENSSL_sk_value@plt>
  4549fc:	ldr	x0, [x0]
  454a00:	ldrb	w1, [x0]
  454a04:	cmp	w1, #0x76
  454a08:	b.ne	4549d4 <ASN1_generate_nconf@plt+0x36064>  // b.any
  454a0c:	strb	w21, [x0]
  454a10:	b	4549d4 <ASN1_generate_nconf@plt+0x36064>
  454a14:	ldr	x0, [sp, #104]
  454a18:	adrp	x19, 465000 <ASN1_generate_nconf@plt+0x46690>
  454a1c:	add	x19, x19, #0x898
  454a20:	mov	x2, x20
  454a24:	mov	x1, x19
  454a28:	bl	45bec0 <ASN1_generate_nconf@plt+0x3d550>
  454a2c:	cbz	w0, 454a48 <ASN1_generate_nconf@plt+0x360d8>
  454a30:	ldr	x0, [sp, #104]
  454a34:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  454a38:	mov	x1, x19
  454a3c:	add	x2, x2, #0x8a0
  454a40:	bl	45c0d0 <ASN1_generate_nconf@plt+0x3d760>
  454a44:	cbnz	w0, 454210 <ASN1_generate_nconf@plt+0x358a0>
  454a48:	ldr	x0, [sp, #192]
  454a4c:	mov	x1, x26
  454a50:	mov	w2, #0x25c                 	// #604
  454a54:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454a58:	bl	41b1e0 <CRYPTO_free@plt>
  454a5c:	ldr	x0, [sp, #200]
  454a60:	mov	x1, x26
  454a64:	mov	w2, #0x25d                 	// #605
  454a68:	bl	41b1e0 <CRYPTO_free@plt>
  454a6c:	b	453df8 <ASN1_generate_nconf@plt+0x35488>
  454a70:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454a74:	mov	x2, x25
  454a78:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  454a7c:	add	x1, x1, #0x408
  454a80:	ldr	x0, [x27, #152]
  454a84:	bl	419740 <BIO_printf@plt>
  454a88:	mov	x0, x25
  454a8c:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  454a90:	mov	x28, x0
  454a94:	cbnz	x0, 454740 <ASN1_generate_nconf@plt+0x35dd0>
  454a98:	adrp	x26, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454a9c:	mov	x20, #0x0                   	// #0
  454aa0:	add	x26, x26, #0xe98
  454aa4:	mov	w25, #0x1                   	// #1
  454aa8:	b	453e6c <ASN1_generate_nconf@plt+0x354fc>
  454aac:	cbnz	w22, 454c08 <ASN1_generate_nconf@plt+0x36298>
  454ab0:	adrp	x25, 480000 <ASN1_generate_nconf@plt+0x61690>
  454ab4:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  454ab8:	add	x25, x25, #0xf0
  454abc:	add	x19, x19, #0xf8
  454ac0:	mov	x2, x25
  454ac4:	mov	x1, x19
  454ac8:	mov	x0, x28
  454acc:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454ad0:	bl	41d030 <NCONF_get_string@plt>
  454ad4:	cbz	x0, 454cf4 <ASN1_generate_nconf@plt+0x36384>
  454ad8:	mov	x20, x0
  454adc:	mov	x1, x19
  454ae0:	mov	x0, x28
  454ae4:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  454ae8:	b	454774 <ASN1_generate_nconf@plt+0x35e04>
  454aec:	ldr	x0, [x20, #8]
  454af0:	mov	w1, w19
  454af4:	ldr	x0, [x0, #8]
  454af8:	bl	419630 <OPENSSL_sk_value@plt>
  454afc:	str	x0, [sp, #168]
  454b00:	cmp	w22, #0x1
  454b04:	b.eq	454080 <ASN1_generate_nconf@plt+0x35710>  // b.none
  454b08:	ldr	x0, [x20, #8]
  454b0c:	add	x2, x27, #0x98
  454b10:	mov	w1, w19
  454b14:	str	x2, [sp, #136]
  454b18:	mov	x25, #0x0                   	// #0
  454b1c:	ldr	x0, [x0, #8]
  454b20:	bl	419630 <OPENSSL_sk_value@plt>
  454b24:	mov	x19, x0
  454b28:	ldr	x0, [x27, #152]
  454b2c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  454b30:	ldr	x3, [x19, #24]
  454b34:	add	x2, x2, #0x170
  454b38:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454b3c:	add	x1, x1, #0xf80
  454b40:	bl	419740 <BIO_printf@plt>
  454b44:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454b48:	add	x26, x1, #0xf90
  454b4c:	ldr	x0, [sp, #136]
  454b50:	mov	w2, w25
  454b54:	ldr	x3, [x19, x25, lsl #3]
  454b58:	mov	x1, x26
  454b5c:	ldr	x0, [x0]
  454b60:	add	x25, x25, #0x1
  454b64:	bl	419740 <BIO_printf@plt>
  454b68:	cmp	x25, #0x6
  454b6c:	b.ne	454b4c <ASN1_generate_nconf@plt+0x361dc>  // b.any
  454b70:	b	454830 <ASN1_generate_nconf@plt+0x35ec0>
  454b74:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454b78:	mov	x2, x21
  454b7c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454b80:	add	x1, x1, #0x360
  454b84:	ldr	x0, [x0, #152]
  454b88:	bl	419740 <BIO_printf@plt>
  454b8c:	b	4545c4 <ASN1_generate_nconf@plt+0x35c54>
  454b90:	ldr	x0, [x27, #152]
  454b94:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454b98:	add	x1, x1, #0x4c0
  454b9c:	adrp	x19, 465000 <ASN1_generate_nconf@plt+0x46690>
  454ba0:	add	x19, x19, #0x898
  454ba4:	bl	419740 <BIO_printf@plt>
  454ba8:	ldr	x0, [sp, #104]
  454bac:	mov	x2, x20
  454bb0:	mov	x1, x19
  454bb4:	bl	45bec0 <ASN1_generate_nconf@plt+0x3d550>
  454bb8:	cbz	w0, 454c94 <ASN1_generate_nconf@plt+0x36324>
  454bbc:	ldr	x0, [x27, #152]
  454bc0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454bc4:	add	x1, x1, #0x450
  454bc8:	bl	419740 <BIO_printf@plt>
  454bcc:	ldr	x0, [sp, #104]
  454bd0:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  454bd4:	mov	x1, x19
  454bd8:	add	x2, x2, #0x8a0
  454bdc:	bl	45c0d0 <ASN1_generate_nconf@plt+0x3d760>
  454be0:	cbz	w0, 454c94 <ASN1_generate_nconf@plt+0x36324>
  454be4:	ldr	x0, [x27, #152]
  454be8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454bec:	add	x1, x1, #0x470
  454bf0:	bl	419740 <BIO_printf@plt>
  454bf4:	b	454210 <ASN1_generate_nconf@plt+0x358a0>
  454bf8:	ldr	x0, [sp, #112]
  454bfc:	bl	41ab20 <SRP_get_default_gN@plt>
  454c00:	cbnz	x0, 454814 <ASN1_generate_nconf@plt+0x35ea4>
  454c04:	b	454254 <ASN1_generate_nconf@plt+0x358e4>
  454c08:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454c0c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454c10:	adrp	x25, 480000 <ASN1_generate_nconf@plt+0x61690>
  454c14:	add	x1, x1, #0xc8
  454c18:	ldr	x0, [x27, #152]
  454c1c:	add	x25, x25, #0xf0
  454c20:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  454c24:	add	x19, x19, #0xf8
  454c28:	bl	419740 <BIO_printf@plt>
  454c2c:	mov	x2, x25
  454c30:	mov	x1, x19
  454c34:	mov	x0, x28
  454c38:	bl	41d030 <NCONF_get_string@plt>
  454c3c:	cbz	x0, 454cf4 <ASN1_generate_nconf@plt+0x36384>
  454c40:	mov	x20, x0
  454c44:	mov	x1, x19
  454c48:	mov	x0, x28
  454c4c:	bl	459ca0 <ASN1_generate_nconf@plt+0x3b330>
  454c50:	ldr	x0, [x27, #152]
  454c54:	mov	x2, x20
  454c58:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454c5c:	adrp	x19, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  454c60:	add	x1, x1, #0x100
  454c64:	add	x19, x19, #0x3b0
  454c68:	bl	419740 <BIO_printf@plt>
  454c6c:	mov	x1, x20
  454c70:	mov	x2, x19
  454c74:	mov	x0, x28
  454c78:	bl	41d030 <NCONF_get_string@plt>
  454c7c:	cbz	x0, 454798 <ASN1_generate_nconf@plt+0x35e28>
  454c80:	mov	x19, x0
  454c84:	str	x0, [sp, #104]
  454c88:	b	45484c <ASN1_generate_nconf@plt+0x35edc>
  454c8c:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454c90:	b	454c50 <ASN1_generate_nconf@plt+0x362e0>
  454c94:	ldr	w0, [sp, #148]
  454c98:	cbnz	w0, 45422c <ASN1_generate_nconf@plt+0x358bc>
  454c9c:	b	453e6c <ASN1_generate_nconf@plt+0x354fc>
  454ca0:	ldr	w0, [sp, #148]
  454ca4:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454ca8:	mov	x2, x21
  454cac:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454cb0:	add	w0, w0, #0x1
  454cb4:	str	w0, [sp, #148]
  454cb8:	ldr	x0, [x27, #152]
  454cbc:	add	x1, x1, #0x258
  454cc0:	mov	w25, #0x1                   	// #1
  454cc4:	bl	419740 <BIO_printf@plt>
  454cc8:	b	45421c <ASN1_generate_nconf@plt+0x358ac>
  454ccc:	ldr	w0, [sp, #148]
  454cd0:	adrp	x27, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454cd4:	mov	x2, x21
  454cd8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454cdc:	add	w0, w0, #0x1
  454ce0:	str	w0, [sp, #148]
  454ce4:	ldr	x0, [x27, #152]
  454ce8:	add	x1, x1, #0x3e0
  454cec:	bl	419740 <BIO_printf@plt>
  454cf0:	b	454670 <ASN1_generate_nconf@plt+0x35d00>
  454cf4:	ldr	x0, [x27, #152]
  454cf8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  454cfc:	mov	x3, x25
  454d00:	mov	x2, x19
  454d04:	add	x1, x1, #0xb30
  454d08:	bl	419740 <BIO_printf@plt>
  454d0c:	cbz	w22, 453dd0 <ASN1_generate_nconf@plt+0x35460>
  454d10:	b	453fa4 <ASN1_generate_nconf@plt+0x35634>
  454d14:	ldr	x0, [sp, #160]
  454d18:	ldr	x25, [x0, #32]
  454d1c:	b	454944 <ASN1_generate_nconf@plt+0x35fd4>
  454d20:	mov	w25, #0x1                   	// #1
  454d24:	b	45422c <ASN1_generate_nconf@plt+0x358bc>
  454d28:	ldp	x1, x2, [x0, #8]
  454d2c:	b	454944 <ASN1_generate_nconf@plt+0x35fd4>
  454d30:	stp	x29, x30, [sp, #-272]!
  454d34:	adrp	x8, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  454d38:	mov	w9, #0xffffffd8            	// #-40
  454d3c:	mov	x29, sp
  454d40:	add	x10, sp, #0xe0
  454d44:	stp	x3, x4, [sp, #232]
  454d48:	add	x4, sp, #0x110
  454d4c:	add	x3, x8, #0xdc8
  454d50:	mov	w8, #0xffffff80            	// #-128
  454d54:	stp	x19, x20, [sp, #16]
  454d58:	mov	x19, x1
  454d5c:	mov	w1, w0
  454d60:	mov	x20, x2
  454d64:	mov	x0, x19
  454d68:	mov	w2, w1
  454d6c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  454d70:	add	x1, x1, #0x7e0
  454d74:	stp	x4, x4, [sp, #64]
  454d78:	str	x10, [sp, #80]
  454d7c:	str	w9, [sp, #88]
  454d80:	str	w8, [sp, #92]
  454d84:	str	q0, [sp, #96]
  454d88:	str	q1, [sp, #112]
  454d8c:	str	q2, [sp, #128]
  454d90:	str	q3, [sp, #144]
  454d94:	str	q4, [sp, #160]
  454d98:	str	q5, [sp, #176]
  454d9c:	str	q6, [sp, #192]
  454da0:	str	q7, [sp, #208]
  454da4:	stp	x5, x6, [sp, #248]
  454da8:	str	x7, [sp, #264]
  454dac:	bl	419740 <BIO_printf@plt>
  454db0:	ldp	x6, x7, [sp, #64]
  454db4:	mov	w3, w0
  454db8:	ldp	x4, x5, [sp, #80]
  454dbc:	mov	x1, x20
  454dc0:	add	x2, sp, #0x20
  454dc4:	mov	x0, x19
  454dc8:	mov	w19, w3
  454dcc:	stp	x6, x7, [sp, #32]
  454dd0:	stp	x4, x5, [sp, #48]
  454dd4:	bl	41e510 <BIO_vprintf@plt>
  454dd8:	add	w0, w19, w0
  454ddc:	ldp	x19, x20, [sp, #16]
  454de0:	ldp	x29, x30, [sp], #272
  454de4:	ret
  454de8:	sub	sp, sp, #0xb0
  454dec:	stp	x29, x30, [sp, #32]
  454df0:	add	x29, sp, #0x20
  454df4:	stp	x19, x20, [sp, #48]
  454df8:	mov	x19, x0
  454dfc:	stp	x21, x22, [sp, #64]
  454e00:	stp	x23, x24, [sp, #80]
  454e04:	mov	w24, w6
  454e08:	ldr	w23, [sp, #184]
  454e0c:	stp	x25, x26, [sp, #96]
  454e10:	mov	w25, w7
  454e14:	stp	x27, x28, [sp, #112]
  454e18:	mov	w27, w3
  454e1c:	mov	x3, #0x0                   	// #0
  454e20:	str	w4, [sp, #132]
  454e24:	mov	x4, #0x0                   	// #0
  454e28:	str	x5, [sp, #144]
  454e2c:	stp	x1, x2, [sp, #160]
  454e30:	bl	41b290 <OSSL_STORE_open@plt>
  454e34:	cbz	x0, 455240 <ASN1_generate_nconf@plt+0x368d0>
  454e38:	mov	x20, x0
  454e3c:	cbnz	w27, 455138 <ASN1_generate_nconf@plt+0x367c8>
  454e40:	ldr	w0, [sp, #132]
  454e44:	cbnz	w0, 455158 <ASN1_generate_nconf@plt+0x367e8>
  454e48:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  454e4c:	add	x26, x26, #0x8d8
  454e50:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  454e54:	mov	w21, #0x0                   	// #0
  454e58:	add	x0, x0, #0x8e0
  454e5c:	mov	w22, #0x0                   	// #0
  454e60:	str	x0, [sp, #152]
  454e64:	mov	x0, x20
  454e68:	bl	41dcc0 <OSSL_STORE_load@plt>
  454e6c:	mov	x19, x0
  454e70:	cbz	x0, 454ee4 <ASN1_generate_nconf@plt+0x36574>
  454e74:	bl	41e0d0 <OSSL_STORE_INFO_get_type@plt>
  454e78:	mov	w28, w0
  454e7c:	bl	419ac0 <OSSL_STORE_INFO_type_string@plt>
  454e80:	mov	x4, x0
  454e84:	cmp	w28, #0x1
  454e88:	b.eq	454f44 <ASN1_generate_nconf@plt+0x365d4>  // b.none
  454e8c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454e90:	mov	w3, w21
  454e94:	mov	x2, x26
  454e98:	ldr	x1, [x0, #144]
  454e9c:	mov	w0, w23
  454ea0:	bl	454d30 <ASN1_generate_nconf@plt+0x363c0>
  454ea4:	cmp	w28, #0x4
  454ea8:	b.eq	4550f8 <ASN1_generate_nconf@plt+0x36788>  // b.none
  454eac:	b.gt	454f10 <ASN1_generate_nconf@plt+0x365a0>
  454eb0:	cmp	w28, #0x3
  454eb4:	b.eq	4550b8 <ASN1_generate_nconf@plt+0x36748>  // b.none
  454eb8:	cmp	w28, #0x2
  454ebc:	b.ne	455094 <ASN1_generate_nconf@plt+0x36724>  // b.any
  454ec0:	cbnz	w24, 4551bc <ASN1_generate_nconf@plt+0x3684c>
  454ec4:	cbz	w25, 4551fc <ASN1_generate_nconf@plt+0x3688c>
  454ec8:	add	w21, w21, #0x1
  454ecc:	mov	x0, x19
  454ed0:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  454ed4:	mov	x0, x20
  454ed8:	bl	41dcc0 <OSSL_STORE_load@plt>
  454edc:	mov	x19, x0
  454ee0:	cbnz	x0, 454e74 <ASN1_generate_nconf@plt+0x36504>
  454ee4:	mov	x0, x20
  454ee8:	bl	41d940 <OSSL_STORE_eof@plt>
  454eec:	cbnz	w0, 455038 <ASN1_generate_nconf@plt+0x366c8>
  454ef0:	mov	x0, x20
  454ef4:	bl	41e5a0 <OSSL_STORE_error@plt>
  454ef8:	cbz	w0, 455008 <ASN1_generate_nconf@plt+0x36698>
  454efc:	ldr	w0, [sp, #176]
  454f00:	cbz	w0, 455080 <ASN1_generate_nconf@plt+0x36710>
  454f04:	add	w22, w22, #0x1
  454f08:	bl	41a2a0 <ERR_clear_error@plt>
  454f0c:	b	454e64 <ASN1_generate_nconf@plt+0x364f4>
  454f10:	cmp	w28, #0x5
  454f14:	b.ne	455094 <ASN1_generate_nconf@plt+0x36724>  // b.any
  454f18:	cbnz	w24, 4551e0 <ASN1_generate_nconf@plt+0x36870>
  454f1c:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  454f20:	mov	x0, x19
  454f24:	bl	419db0 <OSSL_STORE_INFO_get0_CRL@plt>
  454f28:	mov	x1, x0
  454f2c:	add	w21, w21, #0x1
  454f30:	ldr	x0, [sp, #192]
  454f34:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  454f38:	mov	x0, x19
  454f3c:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  454f40:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  454f44:	mov	x0, x19
  454f48:	str	x4, [sp, #136]
  454f4c:	bl	41adc0 <OSSL_STORE_INFO_get0_NAME@plt>
  454f50:	mov	x28, x0
  454f54:	mov	x0, x19
  454f58:	bl	41ab30 <OSSL_STORE_INFO_get0_NAME_description@plt>
  454f5c:	adrp	x1, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454f60:	mov	x5, x28
  454f64:	ldr	x4, [sp, #136]
  454f68:	mov	x28, x0
  454f6c:	ldr	x1, [x1, #144]
  454f70:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  454f74:	mov	w3, w21
  454f78:	add	x2, x2, #0x8c8
  454f7c:	mov	w0, w23
  454f80:	bl	454d30 <ASN1_generate_nconf@plt+0x363c0>
  454f84:	cbz	x28, 454fa4 <ASN1_generate_nconf@plt+0x36634>
  454f88:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  454f8c:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  454f90:	mov	x3, x28
  454f94:	add	x2, x2, #0xa48
  454f98:	ldr	x1, [x0, #144]
  454f9c:	mov	w0, w23
  454fa0:	bl	454d30 <ASN1_generate_nconf@plt+0x363c0>
  454fa4:	ldr	w0, [sp, #176]
  454fa8:	cbz	w0, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  454fac:	mov	x0, x19
  454fb0:	bl	41adc0 <OSSL_STORE_INFO_get0_NAME@plt>
  454fb4:	add	w1, w23, #0x2
  454fb8:	str	w1, [sp, #8]
  454fbc:	ldr	x1, [sp, #192]
  454fc0:	mov	w2, #0x1                   	// #1
  454fc4:	str	x1, [sp, #16]
  454fc8:	mov	w7, w25
  454fcc:	ldr	x1, [sp, #200]
  454fd0:	str	w2, [sp]
  454fd4:	ldr	w4, [sp, #132]
  454fd8:	mov	w6, w24
  454fdc:	str	x1, [sp, #24]
  454fe0:	mov	w3, w27
  454fe4:	ldr	x5, [sp, #144]
  454fe8:	add	w21, w21, #0x1
  454fec:	ldr	x1, [sp, #160]
  454ff0:	ldr	x2, [sp, #168]
  454ff4:	bl	454de8 <ASN1_generate_nconf@plt+0x36478>
  454ff8:	add	w22, w22, w0
  454ffc:	mov	x0, x19
  455000:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  455004:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  455008:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45500c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455010:	add	x1, x1, #0x850
  455014:	add	w22, w22, #0x1
  455018:	ldr	x0, [x19, #152]
  45501c:	bl	419740 <BIO_printf@plt>
  455020:	ldr	x0, [x19, #152]
  455024:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455028:	add	x1, x1, #0x8a0
  45502c:	bl	419740 <BIO_printf@plt>
  455030:	ldr	x0, [x19, #152]
  455034:	bl	41e7f0 <ERR_print_errors@plt>
  455038:	ldr	x1, [sp, #192]
  45503c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  455040:	mov	w3, w21
  455044:	mov	w0, w23
  455048:	add	x2, x2, #0x8f8
  45504c:	bl	454d30 <ASN1_generate_nconf@plt+0x363c0>
  455050:	mov	x0, x20
  455054:	bl	41b810 <OSSL_STORE_close@plt>
  455058:	cbz	w0, 455124 <ASN1_generate_nconf@plt+0x367b4>
  45505c:	mov	w0, w22
  455060:	ldp	x29, x30, [sp, #32]
  455064:	ldp	x19, x20, [sp, #48]
  455068:	ldp	x21, x22, [sp, #64]
  45506c:	ldp	x23, x24, [sp, #80]
  455070:	ldp	x25, x26, [sp, #96]
  455074:	ldp	x27, x28, [sp, #112]
  455078:	add	sp, sp, #0xb0
  45507c:	ret
  455080:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455084:	add	w22, w22, #0x1
  455088:	ldr	x0, [x0, #152]
  45508c:	bl	41e7f0 <ERR_print_errors@plt>
  455090:	b	454e64 <ASN1_generate_nconf@plt+0x364f4>
  455094:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455098:	add	w22, w22, #0x1
  45509c:	ldr	x1, [sp, #152]
  4550a0:	add	w21, w21, #0x1
  4550a4:	ldr	x0, [x0, #152]
  4550a8:	bl	419740 <BIO_printf@plt>
  4550ac:	mov	x0, x19
  4550b0:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4550b4:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  4550b8:	cbnz	w24, 455198 <ASN1_generate_nconf@plt+0x36828>
  4550bc:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  4550c0:	mov	x0, x19
  4550c4:	bl	41bc90 <OSSL_STORE_INFO_get0_PKEY@plt>
  4550c8:	mov	x1, x0
  4550cc:	mov	x6, #0x0                   	// #0
  4550d0:	ldr	x0, [sp, #192]
  4550d4:	mov	x5, #0x0                   	// #0
  4550d8:	mov	w4, #0x0                   	// #0
  4550dc:	mov	x3, #0x0                   	// #0
  4550e0:	mov	x2, #0x0                   	// #0
  4550e4:	add	w21, w21, #0x1
  4550e8:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  4550ec:	mov	x0, x19
  4550f0:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4550f4:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  4550f8:	cbnz	w24, 45517c <ASN1_generate_nconf@plt+0x3680c>
  4550fc:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  455100:	mov	x0, x19
  455104:	bl	41bd20 <OSSL_STORE_INFO_get0_CERT@plt>
  455108:	mov	x1, x0
  45510c:	add	w21, w21, #0x1
  455110:	ldr	x0, [sp, #192]
  455114:	bl	41ab80 <PEM_write_bio_X509@plt>
  455118:	mov	x0, x19
  45511c:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  455120:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  455124:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455128:	add	w22, w22, #0x1
  45512c:	ldr	x0, [x0, #152]
  455130:	bl	41e7f0 <ERR_print_errors@plt>
  455134:	b	45505c <ASN1_generate_nconf@plt+0x366ec>
  455138:	mov	w1, w27
  45513c:	bl	41a1d0 <OSSL_STORE_expect@plt>
  455140:	cbnz	w0, 454e40 <ASN1_generate_nconf@plt+0x364d0>
  455144:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455148:	mov	w22, #0x1                   	// #1
  45514c:	ldr	x0, [x0, #152]
  455150:	bl	41e7f0 <ERR_print_errors@plt>
  455154:	b	455050 <ASN1_generate_nconf@plt+0x366e0>
  455158:	ldr	w1, [sp, #132]
  45515c:	mov	x0, x20
  455160:	bl	41ce20 <OSSL_STORE_supports_search@plt>
  455164:	cbz	w0, 455220 <ASN1_generate_nconf@plt+0x368b0>
  455168:	ldr	x1, [sp, #144]
  45516c:	mov	x0, x20
  455170:	bl	419bc0 <OSSL_STORE_find@plt>
  455174:	cbnz	w0, 454e48 <ASN1_generate_nconf@plt+0x364d8>
  455178:	b	455144 <ASN1_generate_nconf@plt+0x367d4>
  45517c:	mov	x0, x19
  455180:	bl	41bd20 <OSSL_STORE_INFO_get0_CERT@plt>
  455184:	mov	x1, x0
  455188:	ldr	x0, [sp, #192]
  45518c:	bl	41d930 <X509_print@plt>
  455190:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  455194:	b	455100 <ASN1_generate_nconf@plt+0x36790>
  455198:	mov	x0, x19
  45519c:	bl	41bc90 <OSSL_STORE_INFO_get0_PKEY@plt>
  4551a0:	mov	x1, x0
  4551a4:	mov	x3, #0x0                   	// #0
  4551a8:	ldr	x0, [sp, #192]
  4551ac:	mov	w2, #0x0                   	// #0
  4551b0:	bl	41acd0 <EVP_PKEY_print_private@plt>
  4551b4:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  4551b8:	b	4550c0 <ASN1_generate_nconf@plt+0x36750>
  4551bc:	mov	x0, x19
  4551c0:	bl	41c420 <OSSL_STORE_INFO_get0_PARAMS@plt>
  4551c4:	mov	x1, x0
  4551c8:	mov	x3, #0x0                   	// #0
  4551cc:	ldr	x0, [sp, #192]
  4551d0:	mov	w2, #0x0                   	// #0
  4551d4:	bl	41c120 <EVP_PKEY_print_params@plt>
  4551d8:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  4551dc:	b	4551fc <ASN1_generate_nconf@plt+0x3688c>
  4551e0:	mov	x0, x19
  4551e4:	bl	419db0 <OSSL_STORE_INFO_get0_CRL@plt>
  4551e8:	mov	x1, x0
  4551ec:	ldr	x0, [sp, #192]
  4551f0:	bl	41d690 <X509_CRL_print@plt>
  4551f4:	cbnz	w25, 454ec8 <ASN1_generate_nconf@plt+0x36558>
  4551f8:	b	454f20 <ASN1_generate_nconf@plt+0x365b0>
  4551fc:	mov	x0, x19
  455200:	bl	41c420 <OSSL_STORE_INFO_get0_PARAMS@plt>
  455204:	mov	x1, x0
  455208:	add	w21, w21, #0x1
  45520c:	ldr	x0, [sp, #192]
  455210:	bl	41e090 <PEM_write_bio_Parameters@plt>
  455214:	mov	x0, x19
  455218:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  45521c:	b	454ed4 <ASN1_generate_nconf@plt+0x36564>
  455220:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455224:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455228:	ldr	x2, [sp, #200]
  45522c:	add	x1, x1, #0x808
  455230:	ldr	x0, [x0, #152]
  455234:	mov	w22, #0x1                   	// #1
  455238:	bl	419740 <BIO_printf@plt>
  45523c:	b	455050 <ASN1_generate_nconf@plt+0x366e0>
  455240:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455244:	mov	x2, x19
  455248:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45524c:	add	x1, x1, #0x7e8
  455250:	ldr	x0, [x20, #152]
  455254:	mov	w22, #0x1                   	// #1
  455258:	bl	419740 <BIO_printf@plt>
  45525c:	ldr	x0, [x20, #152]
  455260:	bl	41e7f0 <ERR_print_errors@plt>
  455264:	b	45505c <ASN1_generate_nconf@plt+0x366ec>
  455268:	sub	sp, sp, #0xe0
  45526c:	stp	x29, x30, [sp, #32]
  455270:	add	x29, sp, #0x20
  455274:	stp	x27, x28, [sp, #112]
  455278:	adrp	x28, 480000 <ASN1_generate_nconf@plt+0x61690>
  45527c:	add	x28, x28, #0xd08
  455280:	mov	x2, x28
  455284:	mov	x27, #0x0                   	// #0
  455288:	stp	x19, x20, [sp, #48]
  45528c:	adrp	x20, 480000 <ASN1_generate_nconf@plt+0x61690>
  455290:	mov	w19, #0x0                   	// #0
  455294:	add	x20, x20, #0xaa8
  455298:	stp	x21, x22, [sp, #64]
  45529c:	mov	x22, #0x0                   	// #0
  4552a0:	mov	w21, #0x0                   	// #0
  4552a4:	stp	x23, x24, [sp, #80]
  4552a8:	mov	x23, #0x0                   	// #0
  4552ac:	mov	x24, #0x0                   	// #0
  4552b0:	stp	x25, x26, [sp, #96]
  4552b4:	mov	x25, #0x0                   	// #0
  4552b8:	mov	x26, #0x0                   	// #0
  4552bc:	str	xzr, [sp, #192]
  4552c0:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  4552c4:	str	wzr, [sp, #140]
  4552c8:	stp	xzr, x0, [sp, #144]
  4552cc:	stp	xzr, xzr, [sp, #160]
  4552d0:	stp	wzr, wzr, [sp, #176]
  4552d4:	str	xzr, [sp, #200]
  4552d8:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  4552dc:	cmp	w0, #0x3
  4552e0:	b.eq	455654 <ASN1_generate_nconf@plt+0x36ce4>  // b.none
  4552e4:	b.le	45558c <ASN1_generate_nconf@plt+0x36c1c>
  4552e8:	cmp	w0, #0x5
  4552ec:	b.eq	4555bc <ASN1_generate_nconf@plt+0x36c4c>  // b.none
  4552f0:	cmp	w0, #0x6
  4552f4:	b.ne	45554c <ASN1_generate_nconf@plt+0x36bdc>  // b.any
  4552f8:	mov	w19, #0x1                   	// #1
  4552fc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  455300:	cbz	w0, 455430 <ASN1_generate_nconf@plt+0x36ac0>
  455304:	cmp	w0, #0x7
  455308:	b.eq	455660 <ASN1_generate_nconf@plt+0x36cf0>  // b.none
  45530c:	b.le	4552dc <ASN1_generate_nconf@plt+0x3696c>
  455310:	cmp	w0, #0xd
  455314:	b.eq	455618 <ASN1_generate_nconf@plt+0x36ca8>  // b.none
  455318:	b.le	455510 <ASN1_generate_nconf@plt+0x36ba0>
  45531c:	cmp	w0, #0xf
  455320:	b.eq	4555f0 <ASN1_generate_nconf@plt+0x36c80>  // b.none
  455324:	cmp	w0, #0x10
  455328:	b.ne	4553f0 <ASN1_generate_nconf@plt+0x36a80>  // b.any
  45532c:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  455330:	add	x1, sp, #0xc8
  455334:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  455338:	cbnz	w0, 4552fc <ASN1_generate_nconf@plt+0x3698c>
  45533c:	nop
  455340:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455344:	ldr	x0, [x19, #152]
  455348:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  45534c:	ldr	x2, [sp, #152]
  455350:	add	x1, x1, #0x238
  455354:	str	xzr, [sp, #144]
  455358:	mov	x28, #0x0                   	// #0
  45535c:	bl	419740 <BIO_printf@plt>
  455360:	mov	w3, #0x1                   	// #1
  455364:	mov	x0, x26
  455368:	mov	x1, x20
  45536c:	mov	w2, #0x137                 	// #311
  455370:	str	w3, [sp, #140]
  455374:	bl	41b1e0 <CRYPTO_free@plt>
  455378:	mov	x1, x20
  45537c:	mov	w2, #0x138                 	// #312
  455380:	mov	x0, x25
  455384:	bl	41b1e0 <CRYPTO_free@plt>
  455388:	mov	x0, x23
  45538c:	bl	41b800 <ASN1_INTEGER_free@plt>
  455390:	mov	x0, x24
  455394:	bl	41c6e0 <X509_NAME_free@plt>
  455398:	mov	x0, x22
  45539c:	bl	41c6e0 <X509_NAME_free@plt>
  4553a0:	ldr	x0, [sp, #144]
  4553a4:	bl	41ba20 <OSSL_STORE_SEARCH_free@plt>
  4553a8:	mov	x0, x28
  4553ac:	bl	41ce30 <BIO_free_all@plt>
  4553b0:	ldr	x0, [sp, #192]
  4553b4:	mov	x1, x20
  4553b8:	mov	w2, #0x13e                 	// #318
  4553bc:	bl	41b1e0 <CRYPTO_free@plt>
  4553c0:	mov	x0, x27
  4553c4:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  4553c8:	ldr	w3, [sp, #140]
  4553cc:	ldp	x29, x30, [sp, #32]
  4553d0:	mov	w0, w3
  4553d4:	ldp	x19, x20, [sp, #48]
  4553d8:	ldp	x21, x22, [sp, #64]
  4553dc:	ldp	x23, x24, [sp, #80]
  4553e0:	ldp	x25, x26, [sp, #96]
  4553e4:	ldp	x27, x28, [sp, #112]
  4553e8:	add	sp, sp, #0xe0
  4553ec:	ret
  4553f0:	cmp	w0, #0xe
  4553f4:	b.ne	4552fc <ASN1_generate_nconf@plt+0x3698c>  // b.any
  4553f8:	cbnz	w21, 45568c <ASN1_generate_nconf@plt+0x36d1c>
  4553fc:	cbnz	x26, 455808 <ASN1_generate_nconf@plt+0x36e98>
  455400:	str	xzr, [sp, #208]
  455404:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455408:	add	x1, sp, #0xd0
  45540c:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  455410:	mov	x26, x0
  455414:	cbz	x0, 455824 <ASN1_generate_nconf@plt+0x36eb4>
  455418:	ldr	x0, [sp, #208]
  45541c:	mov	w21, #0x3                   	// #3
  455420:	str	x0, [sp, #144]
  455424:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  455428:	cbnz	w0, 455304 <ASN1_generate_nconf@plt+0x36994>
  45542c:	nop
  455430:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  455434:	mov	w28, w0
  455438:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  45543c:	str	x0, [sp, #184]
  455440:	cbz	w28, 455710 <ASN1_generate_nconf@plt+0x36da0>
  455444:	cmp	w28, #0x1
  455448:	b.gt	4556f4 <ASN1_generate_nconf@plt+0x36d84>
  45544c:	cbz	w21, 455684 <ASN1_generate_nconf@plt+0x36d14>
  455450:	cmp	w21, #0x3
  455454:	b.eq	4557b4 <ASN1_generate_nconf@plt+0x36e44>  // b.none
  455458:	cmp	w21, #0x4
  45545c:	b.eq	4557a0 <ASN1_generate_nconf@plt+0x36e30>  // b.none
  455460:	cmp	w21, #0x2
  455464:	b.eq	455760 <ASN1_generate_nconf@plt+0x36df0>  // b.none
  455468:	mov	x0, x24
  45546c:	bl	41a250 <OSSL_STORE_SEARCH_by_name@plt>
  455470:	str	x0, [sp, #144]
  455474:	cbz	x0, 455780 <ASN1_generate_nconf@plt+0x36e10>
  455478:	ldr	x0, [sp, #160]
  45547c:	add	x2, sp, #0xc0
  455480:	mov	x3, #0x0                   	// #0
  455484:	mov	x1, #0x0                   	// #0
  455488:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  45548c:	cbz	w0, 45572c <ASN1_generate_nconf@plt+0x36dbc>
  455490:	ldp	x1, x0, [sp, #184]
  455494:	str	x0, [sp, #208]
  455498:	ldr	x0, [sp, #168]
  45549c:	mov	w2, #0x8001                	// #32769
  4554a0:	ldr	x3, [x1]
  4554a4:	mov	w1, #0x77                  	// #119
  4554a8:	str	x3, [sp, #216]
  4554ac:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4554b0:	mov	x28, x0
  4554b4:	mov	w3, #0x1                   	// #1
  4554b8:	cbz	x0, 455364 <ASN1_generate_nconf@plt+0x369f4>
  4554bc:	ldr	x1, [sp, #184]
  4554c0:	ldr	x2, [x1]
  4554c4:	str	x2, [sp, #160]
  4554c8:	bl	45a7f0 <ASN1_generate_nconf@plt+0x3be80>
  4554cc:	str	wzr, [sp, #8]
  4554d0:	ldr	x2, [sp, #160]
  4554d4:	str	x28, [sp, #16]
  4554d8:	ldp	w3, w1, [sp, #176]
  4554dc:	str	w1, [sp]
  4554e0:	ldr	w7, [sp, #140]
  4554e4:	mov	x1, x0
  4554e8:	ldr	x5, [sp, #144]
  4554ec:	mov	x0, x2
  4554f0:	ldr	x2, [sp, #152]
  4554f4:	str	x2, [sp, #24]
  4554f8:	mov	w6, w19
  4554fc:	mov	w4, w21
  455500:	add	x2, sp, #0xd0
  455504:	bl	454de8 <ASN1_generate_nconf@plt+0x36478>
  455508:	mov	w3, w0
  45550c:	b	455364 <ASN1_generate_nconf@plt+0x369f4>
  455510:	cmp	w0, #0xb
  455514:	b.eq	4555c8 <ASN1_generate_nconf@plt+0x36c58>  // b.none
  455518:	b.le	455560 <ASN1_generate_nconf@plt+0x36bf0>
  45551c:	cmp	w0, #0xc
  455520:	b.ne	4552fc <ASN1_generate_nconf@plt+0x3698c>  // b.any
  455524:	cbnz	w21, 45568c <ASN1_generate_nconf@plt+0x36d1c>
  455528:	cbnz	x22, 455878 <ASN1_generate_nconf@plt+0x36f08>
  45552c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455530:	mov	w2, #0x1                   	// #1
  455534:	mov	x1, #0x1000                	// #4096
  455538:	bl	45c470 <ASN1_generate_nconf@plt+0x3db00>
  45553c:	mov	x22, x0
  455540:	cbz	x0, 4556bc <ASN1_generate_nconf@plt+0x36d4c>
  455544:	mov	w21, #0x2                   	// #2
  455548:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  45554c:	cmp	w0, #0x4
  455550:	b.ne	4552fc <ASN1_generate_nconf@plt+0x3698c>  // b.any
  455554:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455558:	str	x0, [sp, #160]
  45555c:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  455560:	b.eq	4552fc <ASN1_generate_nconf@plt+0x3698c>  // b.none
  455564:	ldr	w1, [sp, #176]
  455568:	cbnz	w1, 4556d8 <ASN1_generate_nconf@plt+0x36d68>
  45556c:	cmp	w0, #0x8
  455570:	b.eq	455754 <ASN1_generate_nconf@plt+0x36de4>  // b.none
  455574:	cmp	w0, #0x9
  455578:	mov	w1, #0x3                   	// #3
  45557c:	mov	w0, #0x5                   	// #5
  455580:	csel	w0, w1, w0, eq  // eq = none
  455584:	str	w0, [sp, #176]
  455588:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  45558c:	cmp	w0, #0x1
  455590:	b.eq	45566c <ASN1_generate_nconf@plt+0x36cfc>  // b.none
  455594:	cmp	w0, #0x2
  455598:	b.ne	4555b0 <ASN1_generate_nconf@plt+0x36c40>  // b.any
  45559c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4555a0:	mov	w1, #0x0                   	// #0
  4555a4:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  4555a8:	mov	x27, x0
  4555ac:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  4555b0:	cmn	w0, #0x1
  4555b4:	b.eq	455340 <ASN1_generate_nconf@plt+0x369d0>  // b.none
  4555b8:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  4555bc:	mov	w0, #0x1                   	// #1
  4555c0:	str	w0, [sp, #140]
  4555c4:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  4555c8:	cbnz	w21, 45568c <ASN1_generate_nconf@plt+0x36d1c>
  4555cc:	cbnz	x24, 455894 <ASN1_generate_nconf@plt+0x36f24>
  4555d0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4555d4:	mov	w2, #0x1                   	// #1
  4555d8:	mov	x1, #0x1000                	// #4096
  4555dc:	bl	45c470 <ASN1_generate_nconf@plt+0x3db00>
  4555e0:	mov	x24, x0
  4555e4:	cbz	x0, 455840 <ASN1_generate_nconf@plt+0x36ed0>
  4555e8:	mov	w21, #0x1                   	// #1
  4555ec:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  4555f0:	cbnz	w21, 45568c <ASN1_generate_nconf@plt+0x36d1c>
  4555f4:	cbnz	x25, 45585c <ASN1_generate_nconf@plt+0x36eec>
  4555f8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4555fc:	mov	x1, x20
  455600:	mov	w2, #0xe6                  	// #230
  455604:	bl	41af90 <CRYPTO_strdup@plt>
  455608:	mov	x25, x0
  45560c:	cbz	x0, 4557d0 <ASN1_generate_nconf@plt+0x36e60>
  455610:	mov	w21, #0x4                   	// #4
  455614:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  455618:	cbnz	w21, 45568c <ASN1_generate_nconf@plt+0x36d1c>
  45561c:	cbnz	x23, 4557ec <ASN1_generate_nconf@plt+0x36e7c>
  455620:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455624:	mov	x1, x0
  455628:	mov	x0, #0x0                   	// #0
  45562c:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  455630:	mov	x23, x0
  455634:	cbnz	x0, 455544 <ASN1_generate_nconf@plt+0x36bd4>
  455638:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45563c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455640:	add	x1, x1, #0xa10
  455644:	str	xzr, [sp, #144]
  455648:	ldr	x0, [x0, #152]
  45564c:	ldr	x2, [sp, #152]
  455650:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455654:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455658:	str	x0, [sp, #168]
  45565c:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  455660:	mov	w0, #0x1                   	// #1
  455664:	str	w0, [sp, #180]
  455668:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  45566c:	mov	x0, x28
  455670:	str	xzr, [sp, #144]
  455674:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  455678:	mov	x28, #0x0                   	// #0
  45567c:	mov	w3, #0x0                   	// #0
  455680:	b	455364 <ASN1_generate_nconf@plt+0x369f4>
  455684:	str	xzr, [sp, #144]
  455688:	b	455478 <ASN1_generate_nconf@plt+0x36b08>
  45568c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455690:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455694:	ldr	x2, [sp, #152]
  455698:	add	x1, x1, #0x938
  45569c:	ldr	x0, [x0, #152]
  4556a0:	str	xzr, [sp, #144]
  4556a4:	mov	w3, #0x1                   	// #1
  4556a8:	str	w3, [sp, #140]
  4556ac:	mov	x28, #0x0                   	// #0
  4556b0:	bl	419740 <BIO_printf@plt>
  4556b4:	ldr	w3, [sp, #140]
  4556b8:	b	455364 <ASN1_generate_nconf@plt+0x369f4>
  4556bc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4556c0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4556c4:	add	x1, x1, #0x9c0
  4556c8:	str	xzr, [sp, #144]
  4556cc:	ldr	x0, [x0, #152]
  4556d0:	ldr	x2, [sp, #152]
  4556d4:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  4556d8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4556dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4556e0:	add	x1, x1, #0x910
  4556e4:	str	xzr, [sp, #144]
  4556e8:	ldr	x0, [x0, #152]
  4556ec:	ldr	x2, [sp, #152]
  4556f0:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  4556f4:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4556f8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4556fc:	ldr	x2, [sp, #152]
  455700:	add	x1, x1, #0xb08
  455704:	ldr	x0, [x19, #152]
  455708:	bl	419740 <BIO_printf@plt>
  45570c:	b	455344 <ASN1_generate_nconf@plt+0x369d4>
  455710:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455714:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455718:	ldr	x2, [sp, #152]
  45571c:	add	x1, x1, #0xae0
  455720:	ldr	x0, [x19, #152]
  455724:	bl	419740 <BIO_printf@plt>
  455728:	b	455344 <ASN1_generate_nconf@plt+0x369d4>
  45572c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455730:	mov	w3, #0x1                   	// #1
  455734:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  455738:	add	x1, x1, #0xc48
  45573c:	ldr	x0, [x0, #152]
  455740:	str	w3, [sp, #140]
  455744:	mov	x28, #0x0                   	// #0
  455748:	bl	419740 <BIO_printf@plt>
  45574c:	ldr	w3, [sp, #140]
  455750:	b	455364 <ASN1_generate_nconf@plt+0x369f4>
  455754:	mov	w0, #0x4                   	// #4
  455758:	str	w0, [sp, #176]
  45575c:	b	4552fc <ASN1_generate_nconf@plt+0x3698c>
  455760:	cmp	x22, #0x0
  455764:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  455768:	b.eq	4558b0 <ASN1_generate_nconf@plt+0x36f40>  // b.none
  45576c:	mov	x1, x23
  455770:	mov	x0, x22
  455774:	bl	41b740 <OSSL_STORE_SEARCH_by_issuer_serial@plt>
  455778:	str	x0, [sp, #144]
  45577c:	cbnz	x0, 455478 <ASN1_generate_nconf@plt+0x36b08>
  455780:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455784:	mov	w3, #0x1                   	// #1
  455788:	str	w3, [sp, #140]
  45578c:	mov	x28, #0x0                   	// #0
  455790:	ldr	x0, [x0, #152]
  455794:	bl	41e7f0 <ERR_print_errors@plt>
  455798:	ldr	w3, [sp, #140]
  45579c:	b	455364 <ASN1_generate_nconf@plt+0x369f4>
  4557a0:	mov	x0, x25
  4557a4:	bl	41c170 <OSSL_STORE_SEARCH_by_alias@plt>
  4557a8:	str	x0, [sp, #144]
  4557ac:	cbnz	x0, 455478 <ASN1_generate_nconf@plt+0x36b08>
  4557b0:	b	455780 <ASN1_generate_nconf@plt+0x36e10>
  4557b4:	ldr	x2, [sp, #144]
  4557b8:	mov	x1, x26
  4557bc:	ldr	x0, [sp, #200]
  4557c0:	bl	41ad50 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>
  4557c4:	str	x0, [sp, #144]
  4557c8:	cbnz	x0, 455478 <ASN1_generate_nconf@plt+0x36b08>
  4557cc:	b	455780 <ASN1_generate_nconf@plt+0x36e10>
  4557d0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4557d4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4557d8:	add	x1, x1, #0xab8
  4557dc:	str	xzr, [sp, #144]
  4557e0:	ldr	x0, [x0, #152]
  4557e4:	ldr	x2, [sp, #152]
  4557e8:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  4557ec:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4557f0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4557f4:	add	x1, x1, #0x9e8
  4557f8:	str	xzr, [sp, #144]
  4557fc:	ldr	x0, [x0, #152]
  455800:	ldr	x2, [sp, #152]
  455804:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455808:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45580c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455810:	add	x1, x1, #0xa40
  455814:	str	xzr, [sp, #144]
  455818:	ldr	x0, [x0, #152]
  45581c:	ldr	x2, [sp, #152]
  455820:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455824:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455828:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45582c:	add	x1, x1, #0xa60
  455830:	str	xzr, [sp, #144]
  455834:	ldr	x0, [x0, #152]
  455838:	ldr	x2, [sp, #152]
  45583c:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455840:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455844:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455848:	add	x1, x1, #0x978
  45584c:	str	xzr, [sp, #144]
  455850:	ldr	x0, [x0, #152]
  455854:	ldr	x2, [sp, #152]
  455858:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  45585c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455860:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455864:	add	x1, x1, #0xa88
  455868:	str	xzr, [sp, #144]
  45586c:	ldr	x0, [x0, #152]
  455870:	ldr	x2, [sp, #152]
  455874:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455878:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45587c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455880:	add	x1, x1, #0x9a0
  455884:	str	xzr, [sp, #144]
  455888:	ldr	x0, [x0, #152]
  45588c:	ldr	x2, [sp, #152]
  455890:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  455894:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455898:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45589c:	add	x1, x1, #0x958
  4558a0:	str	xzr, [sp, #144]
  4558a4:	ldr	x0, [x0, #152]
  4558a8:	ldr	x2, [sp, #152]
  4558ac:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  4558b0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4558b4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4558b8:	add	x1, x1, #0xb30
  4558bc:	str	xzr, [sp, #144]
  4558c0:	ldr	x0, [x0, #152]
  4558c4:	ldr	x2, [sp, #152]
  4558c8:	b	4556a4 <ASN1_generate_nconf@plt+0x36d34>
  4558cc:	nop
  4558d0:	ret
  4558d4:	nop
  4558d8:	mov	x12, #0x1040                	// #4160
  4558dc:	sub	sp, sp, x12
  4558e0:	stp	x29, x30, [sp]
  4558e4:	mov	x29, sp
  4558e8:	stp	x19, x20, [sp, #16]
  4558ec:	mov	x20, x0
  4558f0:	mov	x0, x2
  4558f4:	stp	x21, x22, [sp, #32]
  4558f8:	mov	x22, x2
  4558fc:	mov	x21, x1
  455900:	str	x23, [sp, #48]
  455904:	mov	x23, x3
  455908:	bl	41acf0 <EVP_MD_size@plt>
  45590c:	tbnz	w0, #31, 455998 <ASN1_generate_nconf@plt+0x37028>
  455910:	mov	w19, w0
  455914:	cbz	x20, 4559e8 <ASN1_generate_nconf@plt+0x37078>
  455918:	bl	41bea0 <EVP_MD_CTX_new@plt>
  45591c:	mov	x21, x0
  455920:	cbz	x0, 455998 <ASN1_generate_nconf@plt+0x37028>
  455924:	mov	w0, w19
  455928:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45592c:	add	x1, x1, #0xeb8
  455930:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  455934:	str	x0, [x23]
  455938:	mov	x1, x22
  45593c:	mov	x0, x21
  455940:	bl	41e050 <EVP_DigestInit@plt>
  455944:	cbnz	w0, 455954 <ASN1_generate_nconf@plt+0x36fe4>
  455948:	b	4559bc <ASN1_generate_nconf@plt+0x3704c>
  45594c:	bl	41afc0 <EVP_DigestUpdate@plt>
  455950:	cbz	w0, 4559bc <ASN1_generate_nconf@plt+0x3704c>
  455954:	mov	w2, #0x1000                	// #4096
  455958:	add	x1, sp, #0x40
  45595c:	mov	x0, x20
  455960:	bl	41cf00 <BIO_read@plt>
  455964:	sxtw	x2, w0
  455968:	add	x1, sp, #0x40
  45596c:	mov	x0, x21
  455970:	cmp	w2, #0x0
  455974:	b.gt	45594c <ASN1_generate_nconf@plt+0x36fdc>
  455978:	ldr	x1, [x23]
  45597c:	mov	x2, #0x0                   	// #0
  455980:	bl	41b5a0 <EVP_DigestFinal@plt>
  455984:	cbz	w0, 4559bc <ASN1_generate_nconf@plt+0x3704c>
  455988:	mov	x0, x22
  45598c:	bl	41acf0 <EVP_MD_size@plt>
  455990:	mov	w19, w0
  455994:	b	4559c0 <ASN1_generate_nconf@plt+0x37050>
  455998:	mov	w19, #0x0                   	// #0
  45599c:	mov	x12, #0x1040                	// #4160
  4559a0:	mov	w0, w19
  4559a4:	ldp	x29, x30, [sp]
  4559a8:	ldp	x19, x20, [sp, #16]
  4559ac:	ldp	x21, x22, [sp, #32]
  4559b0:	ldr	x23, [sp, #48]
  4559b4:	add	sp, sp, x12
  4559b8:	ret
  4559bc:	mov	w19, #0x0                   	// #0
  4559c0:	mov	x0, x21
  4559c4:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4559c8:	mov	w0, w19
  4559cc:	mov	x12, #0x1040                	// #4160
  4559d0:	ldp	x29, x30, [sp]
  4559d4:	ldp	x19, x20, [sp, #16]
  4559d8:	ldp	x21, x22, [sp, #32]
  4559dc:	ldr	x23, [sp, #48]
  4559e0:	add	sp, sp, x12
  4559e4:	ret
  4559e8:	mov	x0, x21
  4559ec:	add	x1, sp, #0x40
  4559f0:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  4559f4:	str	x0, [x23]
  4559f8:	cbz	x0, 455a10 <ASN1_generate_nconf@plt+0x370a0>
  4559fc:	ldr	x1, [sp, #64]
  455a00:	cmp	x1, w19, sxtw
  455a04:	b.ne	455a10 <ASN1_generate_nconf@plt+0x370a0>  // b.any
  455a08:	mov	x21, #0x0                   	// #0
  455a0c:	b	4559c0 <ASN1_generate_nconf@plt+0x37050>
  455a10:	mov	w2, #0x200                 	// #512
  455a14:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455a18:	add	x1, x1, #0xec8
  455a1c:	bl	41b1e0 <CRYPTO_free@plt>
  455a20:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455a24:	mov	w2, w19
  455a28:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455a2c:	mov	w19, #0x0                   	// #0
  455a30:	ldr	x0, [x0, #152]
  455a34:	str	xzr, [x23]
  455a38:	add	x1, x1, #0xed8
  455a3c:	bl	419740 <BIO_printf@plt>
  455a40:	mov	w0, w19
  455a44:	mov	x12, #0x1040                	// #4160
  455a48:	ldp	x29, x30, [sp]
  455a4c:	ldp	x19, x20, [sp, #16]
  455a50:	ldp	x21, x22, [sp, #32]
  455a54:	ldr	x23, [sp, #48]
  455a58:	add	sp, sp, x12
  455a5c:	ret
  455a60:	sub	sp, sp, #0x430
  455a64:	stp	x29, x30, [sp]
  455a68:	mov	x29, sp
  455a6c:	stp	x19, x20, [sp, #16]
  455a70:	str	x21, [sp, #32]
  455a74:	mov	x21, x0
  455a78:	bl	41b960 <ASN1_INTEGER_new@plt>
  455a7c:	mov	x19, x0
  455a80:	cbz	x0, 455b50 <ASN1_generate_nconf@plt+0x371e0>
  455a84:	mov	x0, x21
  455a88:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  455a8c:	add	x1, x1, #0x640
  455a90:	bl	41b1c0 <BIO_new_file@plt>
  455a94:	mov	x20, x0
  455a98:	cbz	x0, 455b1c <ASN1_generate_nconf@plt+0x371ac>
  455a9c:	add	x2, sp, #0x30
  455aa0:	mov	x1, x19
  455aa4:	mov	w3, #0x400                 	// #1024
  455aa8:	bl	41d160 <a2i_ASN1_INTEGER@plt>
  455aac:	cbz	w0, 455b68 <ASN1_generate_nconf@plt+0x371f8>
  455ab0:	mov	x0, x19
  455ab4:	mov	x1, #0x0                   	// #0
  455ab8:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  455abc:	mov	x21, x0
  455ac0:	cbz	x0, 455b58 <ASN1_generate_nconf@plt+0x371e8>
  455ac4:	mov	x0, x19
  455ac8:	bl	41b800 <ASN1_INTEGER_free@plt>
  455acc:	mov	x0, x21
  455ad0:	mov	x1, #0x1                   	// #1
  455ad4:	mov	x19, #0x0                   	// #0
  455ad8:	bl	41b260 <BN_add_word@plt>
  455adc:	cbz	w0, 455b58 <ASN1_generate_nconf@plt+0x371e8>
  455ae0:	mov	x0, x21
  455ae4:	mov	x1, #0x0                   	// #0
  455ae8:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  455aec:	mov	x19, x0
  455af0:	cbz	x0, 455b58 <ASN1_generate_nconf@plt+0x371e8>
  455af4:	mov	x0, x20
  455af8:	bl	41ce30 <BIO_free_all@plt>
  455afc:	mov	x0, x21
  455b00:	bl	41e870 <BN_free@plt>
  455b04:	mov	x0, x19
  455b08:	ldp	x29, x30, [sp]
  455b0c:	ldp	x19, x20, [sp, #16]
  455b10:	ldr	x21, [sp, #32]
  455b14:	add	sp, sp, #0x430
  455b18:	ret
  455b1c:	bl	41a2a0 <ERR_clear_error@plt>
  455b20:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455b24:	mov	x2, x21
  455b28:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455b2c:	add	x1, x1, #0xf00
  455b30:	ldr	x0, [x0, #152]
  455b34:	mov	x21, #0x0                   	// #0
  455b38:	bl	419740 <BIO_printf@plt>
  455b3c:	mov	x0, x19
  455b40:	mov	x1, #0x1                   	// #1
  455b44:	bl	41ddb0 <ASN1_INTEGER_set@plt>
  455b48:	cbnz	w0, 455af4 <ASN1_generate_nconf@plt+0x37184>
  455b4c:	b	455b58 <ASN1_generate_nconf@plt+0x371e8>
  455b50:	mov	x21, #0x0                   	// #0
  455b54:	mov	x20, #0x0                   	// #0
  455b58:	mov	x0, x19
  455b5c:	mov	x19, #0x0                   	// #0
  455b60:	bl	41b800 <ASN1_INTEGER_free@plt>
  455b64:	b	455af4 <ASN1_generate_nconf@plt+0x37184>
  455b68:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455b6c:	mov	x2, x21
  455b70:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455b74:	mov	x21, #0x0                   	// #0
  455b78:	ldr	x0, [x0, #152]
  455b7c:	add	x1, x1, #0xf48
  455b80:	bl	419740 <BIO_printf@plt>
  455b84:	b	455b58 <ASN1_generate_nconf@plt+0x371e8>
  455b88:	stp	x29, x30, [sp, #-48]!
  455b8c:	mov	x29, sp
  455b90:	stp	x19, x20, [sp, #16]
  455b94:	mov	x20, x1
  455b98:	str	x21, [sp, #32]
  455b9c:	mov	x21, x0
  455ba0:	mov	x0, x1
  455ba4:	bl	455a60 <ASN1_generate_nconf@plt+0x370f0>
  455ba8:	mov	x19, x0
  455bac:	cbz	x0, 455c28 <ASN1_generate_nconf@plt+0x372b8>
  455bb0:	mov	x0, x20
  455bb4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  455bb8:	add	x1, x1, #0xdd8
  455bbc:	bl	41b1c0 <BIO_new_file@plt>
  455bc0:	mov	x21, x0
  455bc4:	cbz	x0, 455c0c <ASN1_generate_nconf@plt+0x3729c>
  455bc8:	mov	x1, x19
  455bcc:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  455bd0:	cmp	w0, #0x0
  455bd4:	b.le	455c0c <ASN1_generate_nconf@plt+0x3729c>
  455bd8:	mov	x0, x21
  455bdc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  455be0:	add	x1, x1, #0xf30
  455be4:	bl	41a980 <BIO_puts@plt>
  455be8:	cmp	w0, #0x0
  455bec:	b.le	455c0c <ASN1_generate_nconf@plt+0x3729c>
  455bf0:	mov	x0, x21
  455bf4:	bl	41ce30 <BIO_free_all@plt>
  455bf8:	mov	x0, x19
  455bfc:	ldp	x19, x20, [sp, #16]
  455c00:	ldr	x21, [sp, #32]
  455c04:	ldp	x29, x30, [sp], #48
  455c08:	ret
  455c0c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455c10:	mov	x2, x20
  455c14:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455c18:	add	x1, x1, #0xf90
  455c1c:	ldr	x0, [x0, #152]
  455c20:	bl	419740 <BIO_printf@plt>
  455c24:	b	455bf0 <ASN1_generate_nconf@plt+0x37280>
  455c28:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  455c2c:	add	x2, x2, #0xf68
  455c30:	mov	x0, x21
  455c34:	mov	w1, #0x2                   	// #2
  455c38:	bl	41d730 <TS_RESP_CTX_set_status_info@plt>
  455c3c:	mov	x0, x21
  455c40:	mov	w1, #0x11                  	// #17
  455c44:	bl	41c710 <TS_RESP_CTX_add_failure_info@plt>
  455c48:	mov	x0, x19
  455c4c:	ldp	x19, x20, [sp, #16]
  455c50:	ldr	x21, [sp, #32]
  455c54:	ldp	x29, x30, [sp], #48
  455c58:	ret
  455c5c:	nop
  455c60:	stp	x29, x30, [sp, #-288]!
  455c64:	mov	x29, sp
  455c68:	stp	x23, x24, [sp, #48]
  455c6c:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455c70:	stp	x19, x20, [sp, #16]
  455c74:	mov	w19, w0
  455c78:	mov	x20, x1
  455c7c:	stp	x21, x22, [sp, #32]
  455c80:	stp	x25, x26, [sp, #64]
  455c84:	ldr	x25, [x24, #176]
  455c88:	stp	xzr, xzr, [sp, #240]
  455c8c:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  455c90:	mov	x21, x0
  455c94:	cbz	x0, 455e38 <ASN1_generate_nconf@plt+0x374c8>
  455c98:	adrp	x22, 481000 <ASN1_generate_nconf@plt+0x62690>
  455c9c:	add	x22, x22, #0x690
  455ca0:	mov	x1, x20
  455ca4:	mov	w0, w19
  455ca8:	mov	x2, x22
  455cac:	adrp	x19, 481000 <ASN1_generate_nconf@plt+0x62690>
  455cb0:	add	x19, x19, #0x658
  455cb4:	stp	x27, x28, [sp, #80]
  455cb8:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  455cbc:	mov	x23, x0
  455cc0:	mov	w28, #0x0                   	// #0
  455cc4:	mov	w20, #0x0                   	// #0
  455cc8:	mov	w27, #0xffffffff            	// #-1
  455ccc:	mov	x26, #0x0                   	// #0
  455cd0:	stp	xzr, xzr, [sp, #104]
  455cd4:	stp	xzr, xzr, [sp, #120]
  455cd8:	stp	xzr, xzr, [sp, #136]
  455cdc:	stp	xzr, xzr, [sp, #152]
  455ce0:	stp	wzr, wzr, [sp, #168]
  455ce4:	stp	xzr, xzr, [sp, #176]
  455ce8:	stp	xzr, xzr, [sp, #192]
  455cec:	stp	xzr, xzr, [sp, #208]
  455cf0:	stp	wzr, wzr, [sp, #224]
  455cf4:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  455cf8:	mov	w1, w0
  455cfc:	cbz	w0, 455d3c <ASN1_generate_nconf@plt+0x373cc>
  455d00:	cmp	w1, #0x1a
  455d04:	b.gt	455e18 <ASN1_generate_nconf@plt+0x374a8>
  455d08:	cmn	w1, #0x1
  455d0c:	b.lt	455cf4 <ASN1_generate_nconf@plt+0x37384>  // b.tstop
  455d10:	add	w2, w1, #0x1
  455d14:	cmp	w2, #0x1b
  455d18:	b.hi	455cf4 <ASN1_generate_nconf@plt+0x37384>  // b.pmore
  455d1c:	ldrh	w0, [x19, w2, uxtw #1]
  455d20:	adr	x2, 455d2c <ASN1_generate_nconf@plt+0x373bc>
  455d24:	add	x0, x2, w0, sxth #2
  455d28:	br	x0
  455d2c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  455d30:	mov	w20, #0x1                   	// #1
  455d34:	mov	w1, w0
  455d38:	cbnz	w0, 455d00 <ASN1_generate_nconf@plt+0x37390>
  455d3c:	cmn	w27, #0x1
  455d40:	b.eq	455de8 <ASN1_generate_nconf@plt+0x37478>  // b.none
  455d44:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  455d48:	mov	w19, w0
  455d4c:	cbnz	w0, 455de8 <ASN1_generate_nconf@plt+0x37478>
  455d50:	cmp	x26, #0x0
  455d54:	ccmp	w27, #0x10, #0x0, ne  // ne = any
  455d58:	b.ne	455fc4 <ASN1_generate_nconf@plt+0x37654>  // b.any
  455d5c:	mov	x0, x26
  455d60:	add	x2, sp, #0xf0
  455d64:	mov	x3, #0x0                   	// #0
  455d68:	mov	x1, #0x0                   	// #0
  455d6c:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  455d70:	cbnz	w0, 455fc4 <ASN1_generate_nconf@plt+0x37654>
  455d74:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455d78:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  455d7c:	add	x1, x1, #0xfb8
  455d80:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  455d84:	ldr	x0, [x0, #152]
  455d88:	add	x26, x26, #0xec8
  455d8c:	mov	w19, #0x1                   	// #1
  455d90:	mov	x22, #0x0                   	// #0
  455d94:	bl	419740 <BIO_printf@plt>
  455d98:	ldp	x27, x28, [sp, #80]
  455d9c:	mov	x0, x21
  455da0:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  455da4:	mov	x0, x22
  455da8:	bl	419f60 <NCONF_free@plt>
  455dac:	ldr	x0, [sp, #240]
  455db0:	mov	x1, x26
  455db4:	mov	w2, #0x143                 	// #323
  455db8:	bl	41b1e0 <CRYPTO_free@plt>
  455dbc:	mov	w0, w19
  455dc0:	ldp	x19, x20, [sp, #16]
  455dc4:	ldp	x21, x22, [sp, #32]
  455dc8:	ldp	x23, x24, [sp, #48]
  455dcc:	ldp	x25, x26, [sp, #64]
  455dd0:	ldp	x29, x30, [sp], #288
  455dd4:	ret
  455dd8:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  455ddc:	add	x1, sp, #0xf8
  455de0:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  455de4:	cbnz	w0, 455cf4 <ASN1_generate_nconf@plt+0x37384>
  455de8:	mov	x22, #0x0                   	// #0
  455dec:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455df0:	mov	x2, x23
  455df4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  455df8:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  455dfc:	ldr	x0, [x0, #152]
  455e00:	add	x1, x1, #0x238
  455e04:	add	x26, x26, #0xec8
  455e08:	mov	w19, #0x1                   	// #1
  455e0c:	bl	419740 <BIO_printf@plt>
  455e10:	ldp	x27, x28, [sp, #80]
  455e14:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  455e18:	cmp	w1, #0x5de
  455e1c:	b.gt	455e4c <ASN1_generate_nconf@plt+0x374dc>
  455e20:	cmp	w1, #0x5dc
  455e24:	b.le	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e28:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  455e2c:	cbnz	w0, 455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e30:	ldp	x27, x28, [sp, #80]
  455e34:	nop
  455e38:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  455e3c:	mov	w19, #0x1                   	// #1
  455e40:	add	x26, x26, #0xec8
  455e44:	mov	x22, #0x0                   	// #0
  455e48:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  455e4c:	sub	w1, w1, #0x7d1
  455e50:	cmp	w1, #0x1d
  455e54:	b.hi	455cf4 <ASN1_generate_nconf@plt+0x37384>  // b.pmore
  455e58:	mov	x1, x21
  455e5c:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  455e60:	cbz	w0, 455e30 <ASN1_generate_nconf@plt+0x374c0>
  455e64:	add	w28, w28, #0x1
  455e68:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e6c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455e70:	str	x0, [sp, #176]
  455e74:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e78:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455e7c:	str	x0, [sp, #144]
  455e80:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e84:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455e88:	str	x0, [sp, #160]
  455e8c:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e90:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455e94:	str	x0, [sp, #216]
  455e98:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455e9c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455ea0:	str	x0, [sp, #208]
  455ea4:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ea8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455eac:	str	x0, [sp, #200]
  455eb0:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455eb4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455eb8:	mov	x26, x0
  455ebc:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ec0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455ec4:	str	x0, [sp, #128]
  455ec8:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ecc:	mov	w0, #0x1                   	// #1
  455ed0:	str	w0, [sp, #172]
  455ed4:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ed8:	mov	w0, #0x1                   	// #1
  455edc:	str	w0, [sp, #224]
  455ee0:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ee4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455ee8:	str	x0, [sp, #136]
  455eec:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455ef0:	mov	w0, #0x1                   	// #1
  455ef4:	str	w0, [sp, #168]
  455ef8:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455efc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f00:	str	x0, [sp, #112]
  455f04:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f08:	mov	w0, #0x1                   	// #1
  455f0c:	str	w0, [sp, #228]
  455f10:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f14:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f18:	str	x0, [sp, #152]
  455f1c:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f20:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f24:	str	x0, [sp, #120]
  455f28:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f2c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f30:	str	x0, [sp, #104]
  455f34:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f38:	cmn	w27, #0x1
  455f3c:	b.ne	455de8 <ASN1_generate_nconf@plt+0x37478>  // b.any
  455f40:	mov	w27, w1
  455f44:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f48:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f4c:	str	x0, [sp, #192]
  455f50:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f54:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f58:	mov	x25, x0
  455f5c:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f60:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  455f64:	str	x0, [sp, #184]
  455f68:	b	455cf4 <ASN1_generate_nconf@plt+0x37384>
  455f6c:	mov	x0, x22
  455f70:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  455f74:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  455f78:	add	x19, x0, #0x400
  455f7c:	ldr	x2, [x0, #1024]
  455f80:	cbz	x2, 455fac <ASN1_generate_nconf@plt+0x3763c>
  455f84:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455f88:	adrp	x20, 469000 <ASN1_generate_nconf@plt+0x4a690>
  455f8c:	add	x22, x3, #0x98
  455f90:	add	x20, x20, #0xa48
  455f94:	nop
  455f98:	ldr	x0, [x22]
  455f9c:	mov	x1, x20
  455fa0:	bl	419740 <BIO_printf@plt>
  455fa4:	ldr	x2, [x19, #8]!
  455fa8:	cbnz	x2, 455f98 <ASN1_generate_nconf@plt+0x37628>
  455fac:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  455fb0:	mov	w19, #0x0                   	// #0
  455fb4:	add	x26, x26, #0xec8
  455fb8:	mov	x22, #0x0                   	// #0
  455fbc:	ldp	x27, x28, [sp, #80]
  455fc0:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  455fc4:	mov	x0, x25
  455fc8:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  455fcc:	mov	x22, x0
  455fd0:	cbz	x0, 456054 <ASN1_generate_nconf@plt+0x376e4>
  455fd4:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  455fd8:	mov	x2, x25
  455fdc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  455fe0:	add	x1, x1, #0x408
  455fe4:	ldr	x0, [x3, #152]
  455fe8:	str	x3, [sp, #232]
  455fec:	bl	419740 <BIO_printf@plt>
  455ff0:	mov	x0, x22
  455ff4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  455ff8:	mov	x1, #0x0                   	// #0
  455ffc:	add	x2, x2, #0x438
  456000:	bl	41d030 <NCONF_get_string@plt>
  456004:	ldr	x3, [sp, #232]
  456008:	cbz	x0, 456474 <ASN1_generate_nconf@plt+0x37b04>
  45600c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  456010:	add	x1, x1, #0x640
  456014:	bl	41b1c0 <BIO_new_file@plt>
  456018:	mov	x26, x0
  45601c:	ldr	x3, [sp, #232]
  456020:	cbz	x0, 456484 <ASN1_generate_nconf@plt+0x37b14>
  456024:	str	x3, [sp, #232]
  456028:	bl	41ce90 <OBJ_create_objects@plt>
  45602c:	mov	x0, x26
  456030:	bl	41ce30 <BIO_free_all@plt>
  456034:	ldr	x3, [sp, #232]
  456038:	mov	x0, x22
  45603c:	str	x3, [sp, #232]
  456040:	bl	45a8f8 <ASN1_generate_nconf@plt+0x3bf88>
  456044:	ldr	x3, [sp, #232]
  456048:	cbnz	w0, 456054 <ASN1_generate_nconf@plt+0x376e4>
  45604c:	ldr	x0, [x3, #152]
  456050:	bl	41e7f0 <ERR_print_errors@plt>
  456054:	ldr	x0, [x24, #176]
  456058:	cmp	x0, x25
  45605c:	b.eq	45606c <ASN1_generate_nconf@plt+0x376fc>  // b.none
  456060:	mov	x0, x22
  456064:	bl	45e560 <ASN1_generate_nconf@plt+0x3fbf0>
  456068:	cbz	w0, 456358 <ASN1_generate_nconf@plt+0x379e8>
  45606c:	cmp	w27, #0x5
  456070:	b.eq	456294 <ASN1_generate_nconf@plt+0x37924>  // b.none
  456074:	cmp	w27, #0x10
  456078:	b.eq	45636c <ASN1_generate_nconf@plt+0x379fc>  // b.none
  45607c:	ldr	x0, [sp, #112]
  456080:	cmp	x0, #0x0
  456084:	ccmp	w27, #0x16, #0x0, ne  // ne = any
  456088:	b.ne	455dec <ASN1_generate_nconf@plt+0x3747c>  // b.any
  45608c:	ldr	x0, [sp, #128]
  456090:	ldr	x1, [sp, #104]
  456094:	cmp	x0, #0x0
  456098:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  45609c:	b.eq	456494 <ASN1_generate_nconf@plt+0x37b24>  // b.none
  4560a0:	cmp	x1, #0x0
  4560a4:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4560a8:	b.eq	456494 <ASN1_generate_nconf@plt+0x37b24>  // b.none
  4560ac:	mov	x0, x1
  4560b0:	ldr	x1, [sp, #128]
  4560b4:	orr	x0, x0, x1
  4560b8:	cmp	x0, #0x0
  4560bc:	ldr	x0, [sp, #120]
  4560c0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4560c4:	b.eq	455dec <ASN1_generate_nconf@plt+0x3747c>  // b.none
  4560c8:	ldr	x0, [sp, #112]
  4560cc:	cmp	w28, #0x0
  4560d0:	adrp	x23, 467000 <ASN1_generate_nconf@plt+0x48690>
  4560d4:	add	x23, x23, #0x190
  4560d8:	mov	x1, x23
  4560dc:	csel	x25, x21, xzr, ne  // ne = any
  4560e0:	bl	41b1c0 <BIO_new_file@plt>
  4560e4:	mov	x24, x0
  4560e8:	cbz	x0, 456964 <ASN1_generate_nconf@plt+0x37ff4>
  4560ec:	ldr	w1, [sp, #168]
  4560f0:	cbz	w1, 45694c <ASN1_generate_nconf@plt+0x37fdc>
  4560f4:	mov	x1, #0x0                   	// #0
  4560f8:	bl	41b340 <d2i_PKCS7_bio@plt>
  4560fc:	mov	x20, x0
  456100:	cbz	x0, 456964 <ASN1_generate_nconf@plt+0x37ff4>
  456104:	mov	x28, #0x0                   	// #0
  456108:	ldr	x0, [sp, #104]
  45610c:	ldr	x1, [sp, #120]
  456110:	orr	x0, x0, x1
  456114:	cbnz	x0, 456984 <ASN1_generate_nconf@plt+0x38014>
  456118:	ldr	x0, [sp, #128]
  45611c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456120:	cbz	x0, 456890 <ASN1_generate_nconf@plt+0x37f20>
  456124:	mov	x1, x23
  456128:	bl	41b1c0 <BIO_new_file@plt>
  45612c:	str	x0, [sp, #104]
  456130:	cbz	x0, 456860 <ASN1_generate_nconf@plt+0x37ef0>
  456134:	mov	x1, #0x0                   	// #0
  456138:	bl	4199a0 <d2i_TS_REQ_bio@plt>
  45613c:	mov	x23, x0
  456140:	cbz	x0, 456a70 <ASN1_generate_nconf@plt+0x38100>
  456144:	mov	x1, #0x0                   	// #0
  456148:	bl	41a1a0 <TS_REQ_to_TS_VERIFY_CTX@plt>
  45614c:	mov	x26, x0
  456150:	cbz	x0, 456a74 <ASN1_generate_nconf@plt+0x38104>
  456154:	mov	w1, #0x0                   	// #0
  456158:	orr	w1, w1, #0x1
  45615c:	mov	x0, x26
  456160:	bl	419ef0 <TS_VERIFY_CTX_add_flags@plt>
  456164:	bl	41add0 <X509_STORE_new@plt>
  456168:	mov	x27, x0
  45616c:	adrp	x1, 455000 <ASN1_generate_nconf@plt+0x36690>
  456170:	add	x1, x1, #0x8d0
  456174:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  456178:	ldr	x0, [sp, #160]
  45617c:	cbz	x0, 4561ac <ASN1_generate_nconf@plt+0x3783c>
  456180:	bl	41c2a0 <X509_LOOKUP_hash_dir@plt>
  456184:	mov	x1, x0
  456188:	mov	x0, x27
  45618c:	bl	41c740 <X509_STORE_add_lookup@plt>
  456190:	cbz	x0, 456da0 <ASN1_generate_nconf@plt+0x38430>
  456194:	ldr	x2, [sp, #160]
  456198:	mov	x4, #0x0                   	// #0
  45619c:	mov	x3, #0x1                   	// #1
  4561a0:	mov	w1, #0x2                   	// #2
  4561a4:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  4561a8:	cbz	w0, 456d84 <ASN1_generate_nconf@plt+0x38414>
  4561ac:	ldr	x0, [sp, #144]
  4561b0:	cbz	x0, 4561e0 <ASN1_generate_nconf@plt+0x37870>
  4561b4:	bl	41b1a0 <X509_LOOKUP_file@plt>
  4561b8:	mov	x1, x0
  4561bc:	mov	x0, x27
  4561c0:	bl	41c740 <X509_STORE_add_lookup@plt>
  4561c4:	cbz	x0, 456da0 <ASN1_generate_nconf@plt+0x38430>
  4561c8:	ldr	x2, [sp, #144]
  4561cc:	mov	x3, #0x1                   	// #1
  4561d0:	mov	x4, #0x0                   	// #0
  4561d4:	mov	w1, w3
  4561d8:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  4561dc:	cbz	w0, 456bdc <ASN1_generate_nconf@plt+0x3826c>
  4561e0:	cbz	x25, 4561f0 <ASN1_generate_nconf@plt+0x37880>
  4561e4:	mov	x1, x25
  4561e8:	mov	x0, x27
  4561ec:	bl	41df70 <X509_STORE_set1_param@plt>
  4561f0:	mov	x1, x27
  4561f4:	mov	x0, x26
  4561f8:	bl	41ca10 <TS_VERIFY_CTX_set_store@plt>
  4561fc:	cbz	x0, 456a74 <ASN1_generate_nconf@plt+0x38104>
  456200:	ldr	x0, [sp, #176]
  456204:	cbz	x0, 45621c <ASN1_generate_nconf@plt+0x378ac>
  456208:	bl	41d180 <TS_CONF_load_certs@plt>
  45620c:	mov	x1, x0
  456210:	mov	x0, x26
  456214:	bl	41d460 <TS_VERIFY_CTS_set_certs@plt>
  456218:	cbz	x0, 456a74 <ASN1_generate_nconf@plt+0x38104>
  45621c:	ldr	x0, [sp, #104]
  456220:	bl	41ce30 <BIO_free_all@plt>
  456224:	mov	x0, x23
  456228:	bl	41a700 <TS_REQ_free@plt>
  45622c:	ldr	w0, [sp, #168]
  456230:	cbz	w0, 456b84 <ASN1_generate_nconf@plt+0x38214>
  456234:	mov	x1, x20
  456238:	mov	x0, x26
  45623c:	bl	41b2e0 <TS_RESP_verify_token@plt>
  456240:	mov	w23, w0
  456244:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  456248:	add	x0, x0, #0x78
  45624c:	bl	41e1d0 <printf@plt>
  456250:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456254:	cbz	w23, 4568a8 <ASN1_generate_nconf@plt+0x37f38>
  456258:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  45625c:	add	x0, x0, #0x6a0
  456260:	bl	41dea0 <puts@plt>
  456264:	mov	x0, x24
  456268:	bl	41ce30 <BIO_free_all@plt>
  45626c:	mov	x0, x20
  456270:	bl	41dd20 <PKCS7_free@plt>
  456274:	mov	x0, x28
  456278:	bl	41e1a0 <TS_RESP_free@plt>
  45627c:	mov	x0, x26
  456280:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456284:	bl	41e180 <TS_VERIFY_CTX_free@plt>
  456288:	add	x26, x26, #0xec8
  45628c:	ldp	x27, x28, [sp, #80]
  456290:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  456294:	cbnz	w28, 455dec <ASN1_generate_nconf@plt+0x3747c>
  456298:	ldr	x0, [sp, #104]
  45629c:	cmp	x0, #0x0
  4562a0:	ldr	x0, [sp, #120]
  4562a4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4562a8:	b.ne	455dec <ASN1_generate_nconf@plt+0x3747c>  // b.any
  4562ac:	ldr	x0, [sp, #112]
  4562b0:	cbz	x0, 4566cc <ASN1_generate_nconf@plt+0x37d5c>
  4562b4:	mov	w2, #0x4                   	// #4
  4562b8:	mov	w1, #0x72                  	// #114
  4562bc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4562c0:	str	x0, [sp, #112]
  4562c4:	cbz	x0, 456a50 <ASN1_generate_nconf@plt+0x380e0>
  4562c8:	mov	x1, #0x0                   	// #0
  4562cc:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  4562d0:	bl	4199a0 <d2i_TS_REQ_bio@plt>
  4562d4:	add	x26, x26, #0xec8
  4562d8:	mov	x23, x0
  4562dc:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4562e0:	str	xzr, [sp, #128]
  4562e4:	cbz	x23, 456a30 <ASN1_generate_nconf@plt+0x380c0>
  4562e8:	ldr	w0, [sp, #172]
  4562ec:	str	x3, [sp, #104]
  4562f0:	cbz	w0, 4568cc <ASN1_generate_nconf@plt+0x37f5c>
  4562f4:	ldr	x0, [sp, #136]
  4562f8:	mov	w2, #0x8001                	// #32769
  4562fc:	mov	w1, #0x77                  	// #119
  456300:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  456304:	mov	x20, x0
  456308:	ldr	x3, [sp, #104]
  45630c:	cbz	x0, 456324 <ASN1_generate_nconf@plt+0x379b4>
  456310:	mov	x1, x23
  456314:	bl	41d750 <TS_REQ_print_bio@plt>
  456318:	cmp	w0, #0x0
  45631c:	ldr	x3, [sp, #104]
  456320:	cset	w28, ne  // ne = any
  456324:	ldr	x0, [x3, #152]
  456328:	eor	w19, w28, #0x1
  45632c:	bl	41e7f0 <ERR_print_errors@plt>
  456330:	ldr	x0, [sp, #112]
  456334:	bl	41ce30 <BIO_free_all@plt>
  456338:	ldr	x0, [sp, #128]
  45633c:	bl	41ce30 <BIO_free_all@plt>
  456340:	mov	x0, x20
  456344:	bl	41ce30 <BIO_free_all@plt>
  456348:	mov	x0, x23
  45634c:	bl	41a700 <TS_REQ_free@plt>
  456350:	ldp	x27, x28, [sp, #80]
  456354:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  456358:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  45635c:	mov	w19, #0x1                   	// #1
  456360:	add	x26, x26, #0xec8
  456364:	ldp	x27, x28, [sp, #80]
  456368:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  45636c:	cbnz	w28, 455dec <ASN1_generate_nconf@plt+0x3747c>
  456370:	ldr	x0, [sp, #112]
  456374:	ldr	x1, [sp, #128]
  456378:	cmp	x0, #0x0
  45637c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  456380:	b.ne	455dec <ASN1_generate_nconf@plt+0x3747c>  // b.any
  456384:	cbz	x0, 4564a0 <ASN1_generate_nconf@plt+0x37b30>
  456388:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  45638c:	add	x1, x1, #0x190
  456390:	bl	41b1c0 <BIO_new_file@plt>
  456394:	str	x0, [sp, #112]
  456398:	cbz	x0, 456ad0 <ASN1_generate_nconf@plt+0x38160>
  45639c:	ldr	w1, [sp, #168]
  4563a0:	cbz	w1, 456ae0 <ASN1_generate_nconf@plt+0x38170>
  4563a4:	mov	x1, #0x0                   	// #0
  4563a8:	bl	41b340 <d2i_PKCS7_bio@plt>
  4563ac:	mov	x24, x0
  4563b0:	cbz	x0, 456c20 <ASN1_generate_nconf@plt+0x382b0>
  4563b4:	bl	41b060 <PKCS7_to_TS_TST_INFO@plt>
  4563b8:	mov	x19, x0
  4563bc:	cbz	x0, 456db8 <ASN1_generate_nconf@plt+0x38448>
  4563c0:	bl	41ca70 <TS_RESP_new@plt>
  4563c4:	mov	x20, x0
  4563c8:	cbz	x0, 456d7c <ASN1_generate_nconf@plt+0x3840c>
  4563cc:	bl	41a6f0 <TS_STATUS_INFO_new@plt>
  4563d0:	mov	x23, x0
  4563d4:	cbz	x0, 4563f4 <ASN1_generate_nconf@plt+0x37a84>
  4563d8:	mov	w1, #0x0                   	// #0
  4563dc:	bl	41c370 <TS_STATUS_INFO_set_status@plt>
  4563e0:	cbz	w0, 4563f4 <ASN1_generate_nconf@plt+0x37a84>
  4563e4:	mov	x1, x23
  4563e8:	mov	x0, x20
  4563ec:	bl	41da40 <TS_RESP_set_status_info@plt>
  4563f0:	cbnz	w0, 456a98 <ASN1_generate_nconf@plt+0x38128>
  4563f4:	mov	x0, x24
  4563f8:	bl	41dd20 <PKCS7_free@plt>
  4563fc:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456400:	mov	x0, x19
  456404:	str	x3, [sp, #104]
  456408:	mov	x24, #0x0                   	// #0
  45640c:	bl	41a790 <TS_TST_INFO_free@plt>
  456410:	mov	x0, x20
  456414:	bl	41e1a0 <TS_RESP_free@plt>
  456418:	mov	x0, x23
  45641c:	bl	41b700 <TS_STATUS_INFO_free@plt>
  456420:	ldr	x3, [sp, #104]
  456424:	mov	x20, #0x0                   	// #0
  456428:	ldr	x0, [x3, #152]
  45642c:	eor	w19, w28, #0x1
  456430:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456434:	add	x26, x26, #0xec8
  456438:	bl	41e7f0 <ERR_print_errors@plt>
  45643c:	ldr	x0, [sp, #112]
  456440:	bl	41ce30 <BIO_free_all@plt>
  456444:	mov	x0, #0x0                   	// #0
  456448:	bl	41ce30 <BIO_free_all@plt>
  45644c:	mov	x0, #0x0                   	// #0
  456450:	bl	41ce30 <BIO_free_all@plt>
  456454:	mov	x0, #0x0                   	// #0
  456458:	bl	41ce30 <BIO_free_all@plt>
  45645c:	mov	x0, x24
  456460:	bl	41ce30 <BIO_free_all@plt>
  456464:	mov	x0, x20
  456468:	bl	41e1a0 <TS_RESP_free@plt>
  45646c:	ldp	x27, x28, [sp, #80]
  456470:	b	455d9c <ASN1_generate_nconf@plt+0x3742c>
  456474:	str	x3, [sp, #232]
  456478:	bl	41a2a0 <ERR_clear_error@plt>
  45647c:	ldr	x3, [sp, #232]
  456480:	b	456038 <ASN1_generate_nconf@plt+0x376c8>
  456484:	ldr	x0, [x3, #152]
  456488:	bl	41e7f0 <ERR_print_errors@plt>
  45648c:	ldr	x3, [sp, #232]
  456490:	b	456038 <ASN1_generate_nconf@plt+0x376c8>
  456494:	ldr	x0, [sp, #120]
  456498:	cbnz	x0, 455dec <ASN1_generate_nconf@plt+0x3747c>
  45649c:	b	4560c8 <ASN1_generate_nconf@plt+0x37758>
  4564a0:	ldr	w0, [sp, #168]
  4564a4:	cmp	x22, #0x0
  4564a8:	csinc	w0, w0, wzr, ne  // ne = any
  4564ac:	cbnz	w0, 455dec <ASN1_generate_nconf@plt+0x3747c>
  4564b0:	mov	x0, x1
  4564b4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4564b8:	add	x1, x1, #0x190
  4564bc:	ldp	x24, x23, [sp, #240]
  4564c0:	bl	41b1c0 <BIO_new_file@plt>
  4564c4:	mov	x25, x0
  4564c8:	cbz	x0, 4569e8 <ASN1_generate_nconf@plt+0x38078>
  4564cc:	ldr	x1, [sp, #192]
  4564d0:	mov	x0, x22
  4564d4:	bl	41df60 <TS_CONF_get_tsa_section@plt>
  4564d8:	mov	x20, x0
  4564dc:	cbz	x0, 4569e8 <ASN1_generate_nconf@plt+0x38078>
  4564e0:	bl	41ac40 <TS_RESP_CTX_new@plt>
  4564e4:	mov	x19, x0
  4564e8:	cbz	x0, 4569e8 <ASN1_generate_nconf@plt+0x38078>
  4564ec:	mov	x3, x0
  4564f0:	adrp	x2, 455000 <ASN1_generate_nconf@plt+0x36690>
  4564f4:	mov	x1, x20
  4564f8:	add	x2, x2, #0xb88
  4564fc:	mov	x0, x22
  456500:	bl	41d430 <TS_CONF_set_serial@plt>
  456504:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456508:	ldr	x2, [sp, #184]
  45650c:	mov	x1, x20
  456510:	mov	x0, x22
  456514:	bl	41d9f0 <TS_CONF_set_crypto_device@plt>
  456518:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  45651c:	ldr	x2, [sp, #208]
  456520:	mov	x3, x19
  456524:	mov	x1, x20
  456528:	mov	x0, x22
  45652c:	bl	419bf0 <TS_CONF_set_signer_cert@plt>
  456530:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456534:	ldr	x2, [sp, #216]
  456538:	mov	x3, x19
  45653c:	mov	x1, x20
  456540:	mov	x0, x22
  456544:	bl	41a370 <TS_CONF_set_certs@plt>
  456548:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  45654c:	ldr	x2, [sp, #200]
  456550:	mov	x3, x24
  456554:	mov	x4, x19
  456558:	mov	x1, x20
  45655c:	mov	x0, x22
  456560:	bl	41d450 <TS_CONF_set_signer_key@plt>
  456564:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456568:	cbz	x23, 456c04 <ASN1_generate_nconf@plt+0x38294>
  45656c:	mov	x1, x23
  456570:	mov	x0, x19
  456574:	bl	41d780 <TS_RESP_CTX_set_signer_digest@plt>
  456578:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  45657c:	mov	x2, x19
  456580:	mov	x1, x20
  456584:	mov	x0, x22
  456588:	bl	41a3c0 <TS_CONF_set_ess_cert_id_digest@plt>
  45658c:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456590:	ldr	x2, [sp, #152]
  456594:	mov	x3, x19
  456598:	mov	x1, x20
  45659c:	mov	x0, x22
  4565a0:	bl	41d150 <TS_CONF_set_def_policy@plt>
  4565a4:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  4565a8:	mov	x2, x19
  4565ac:	mov	x1, x20
  4565b0:	mov	x0, x22
  4565b4:	bl	41c2d0 <TS_CONF_set_policies@plt>
  4565b8:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  4565bc:	mov	x2, x19
  4565c0:	mov	x1, x20
  4565c4:	mov	x0, x22
  4565c8:	bl	41d3d0 <TS_CONF_set_digests@plt>
  4565cc:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  4565d0:	mov	x2, x19
  4565d4:	mov	x1, x20
  4565d8:	mov	x0, x22
  4565dc:	bl	41cbc0 <TS_CONF_set_accuracy@plt>
  4565e0:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  4565e4:	mov	x2, x19
  4565e8:	mov	x1, x20
  4565ec:	mov	x0, x22
  4565f0:	bl	41c2e0 <TS_CONF_set_clock_precision_digits@plt>
  4565f4:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  4565f8:	mov	x2, x19
  4565fc:	mov	x1, x20
  456600:	mov	x0, x22
  456604:	bl	41d860 <TS_CONF_set_ordering@plt>
  456608:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  45660c:	mov	x2, x19
  456610:	mov	x1, x20
  456614:	mov	x0, x22
  456618:	bl	41c8f0 <TS_CONF_set_tsa_name@plt>
  45661c:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456620:	mov	x1, x20
  456624:	mov	x2, x19
  456628:	mov	x0, x22
  45662c:	bl	41cce0 <TS_CONF_set_ess_cert_id_chain@plt>
  456630:	cbz	w0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456634:	mov	x1, x25
  456638:	mov	x0, x19
  45663c:	bl	41e0c0 <TS_RESP_create_response@plt>
  456640:	mov	x20, x0
  456644:	cbz	x0, 4569ec <ASN1_generate_nconf@plt+0x3807c>
  456648:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45664c:	mov	x0, x19
  456650:	str	x3, [sp, #104]
  456654:	bl	41c330 <TS_RESP_CTX_free@plt>
  456658:	mov	x0, x25
  45665c:	bl	41ce30 <BIO_free_all@plt>
  456660:	ldr	x3, [sp, #104]
  456664:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456668:	add	x1, x1, #0x38
  45666c:	ldr	x0, [x3, #152]
  456670:	bl	419740 <BIO_printf@plt>
  456674:	ldr	x3, [sp, #104]
  456678:	str	x3, [sp, #104]
  45667c:	ldr	w0, [sp, #172]
  456680:	cbz	w0, 456904 <ASN1_generate_nconf@plt+0x37f94>
  456684:	ldr	x0, [sp, #136]
  456688:	mov	w2, #0x8001                	// #32769
  45668c:	mov	w1, #0x77                  	// #119
  456690:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  456694:	mov	x24, x0
  456698:	ldr	x3, [sp, #104]
  45669c:	cbz	x0, 456428 <ASN1_generate_nconf@plt+0x37ab8>
  4566a0:	ldr	w1, [sp, #224]
  4566a4:	cbz	w1, 456a7c <ASN1_generate_nconf@plt+0x3810c>
  4566a8:	mov	x0, x20
  4566ac:	bl	419690 <TS_RESP_get_tst_info@plt>
  4566b0:	mov	x1, x0
  4566b4:	mov	x0, x24
  4566b8:	bl	41cb60 <TS_TST_INFO_print_bio@plt>
  4566bc:	cmp	w0, #0x0
  4566c0:	cset	w28, ne  // ne = any
  4566c4:	ldr	x3, [sp, #104]
  4566c8:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  4566cc:	ldr	x0, [sp, #120]
  4566d0:	str	xzr, [sp, #128]
  4566d4:	ldr	x24, [sp, #248]
  4566d8:	cbz	x0, 456a38 <ASN1_generate_nconf@plt+0x380c8>
  4566dc:	str	xzr, [sp, #256]
  4566e0:	cbz	x24, 456b98 <ASN1_generate_nconf@plt+0x38228>
  4566e4:	bl	41d840 <TS_REQ_new@plt>
  4566e8:	mov	x23, x0
  4566ec:	cbz	x0, 456bac <ASN1_generate_nconf@plt+0x3823c>
  4566f0:	mov	x1, #0x1                   	// #1
  4566f4:	bl	41aff0 <TS_REQ_set_version@plt>
  4566f8:	cbz	w0, 456af8 <ASN1_generate_nconf@plt+0x38188>
  4566fc:	bl	41a270 <TS_MSG_IMPRINT_new@plt>
  456700:	mov	x25, x0
  456704:	cbz	x0, 456d00 <ASN1_generate_nconf@plt+0x38390>
  456708:	bl	41c630 <X509_ALGOR_new@plt>
  45670c:	str	x0, [sp, #104]
  456710:	mov	x26, x0
  456714:	cbz	x0, 456ce8 <ASN1_generate_nconf@plt+0x38378>
  456718:	mov	x0, x24
  45671c:	bl	419660 <EVP_MD_type@plt>
  456720:	bl	41dd60 <OBJ_nid2obj@plt>
  456724:	str	x0, [x26]
  456728:	mov	x19, x0
  45672c:	cbz	x0, 456cd4 <ASN1_generate_nconf@plt+0x38364>
  456730:	bl	41d740 <ASN1_TYPE_new@plt>
  456734:	str	x0, [x26, #8]
  456738:	mov	x19, x0
  45673c:	mov	x1, x26
  456740:	cbz	x0, 456cd4 <ASN1_generate_nconf@plt+0x38364>
  456744:	mov	w0, #0x5                   	// #5
  456748:	str	w0, [x19]
  45674c:	mov	x0, x25
  456750:	bl	41daf0 <TS_MSG_IMPRINT_set_algo@plt>
  456754:	cbz	w0, 456ce8 <ASN1_generate_nconf@plt+0x38378>
  456758:	ldp	x1, x0, [sp, #120]
  45675c:	mov	x2, x24
  456760:	add	x3, sp, #0x100
  456764:	bl	4558d8 <ASN1_generate_nconf@plt+0x36f68>
  456768:	mov	w2, w0
  45676c:	cbz	w0, 456ce8 <ASN1_generate_nconf@plt+0x38378>
  456770:	ldr	x1, [sp, #256]
  456774:	mov	x0, x25
  456778:	bl	4198d0 <TS_MSG_IMPRINT_set_msg@plt>
  45677c:	cbz	w0, 456ce8 <ASN1_generate_nconf@plt+0x38378>
  456780:	mov	x1, x25
  456784:	mov	x0, x23
  456788:	bl	4196b0 <TS_REQ_set_msg_imprint@plt>
  45678c:	cbz	w0, 456ce8 <ASN1_generate_nconf@plt+0x38378>
  456790:	ldr	x0, [sp, #152]
  456794:	cbz	x0, 456ccc <ASN1_generate_nconf@plt+0x3835c>
  456798:	mov	w1, #0x0                   	// #0
  45679c:	bl	41c4a0 <OBJ_txt2obj@plt>
  4567a0:	mov	x19, x0
  4567a4:	cbz	x0, 456c44 <ASN1_generate_nconf@plt+0x382d4>
  4567a8:	mov	x1, x0
  4567ac:	mov	x0, x23
  4567b0:	bl	41d1f0 <TS_REQ_set_policy_id@plt>
  4567b4:	cbz	w0, 456c30 <ASN1_generate_nconf@plt+0x382c0>
  4567b8:	cbnz	w20, 456cbc <ASN1_generate_nconf@plt+0x3834c>
  4567bc:	add	x24, sp, #0x108
  4567c0:	mov	w1, #0x8                   	// #8
  4567c4:	mov	x0, x24
  4567c8:	bl	41d790 <RAND_bytes@plt>
  4567cc:	cmp	w0, #0x0
  4567d0:	b.le	456c88 <ASN1_generate_nconf@plt+0x38318>
  4567d4:	mov	x0, #0x0                   	// #0
  4567d8:	ldrb	w1, [x24, x0]
  4567dc:	mov	w20, w0
  4567e0:	cbz	w1, 456c74 <ASN1_generate_nconf@plt+0x38304>
  4567e4:	bl	41b960 <ASN1_INTEGER_new@plt>
  4567e8:	mov	x27, x0
  4567ec:	cbz	x0, 456c88 <ASN1_generate_nconf@plt+0x38318>
  4567f0:	ldr	x0, [x0, #8]
  4567f4:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  4567f8:	add	x26, x26, #0xec8
  4567fc:	mov	w2, #0x21e                 	// #542
  456800:	mov	x1, x26
  456804:	bl	41b1e0 <CRYPTO_free@plt>
  456808:	mov	w0, #0x8                   	// #8
  45680c:	sub	w0, w0, w20
  456810:	str	w0, [x27]
  456814:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456818:	mov	w0, #0x9                   	// #9
  45681c:	add	x1, x1, #0xff8
  456820:	sub	w0, w0, w20
  456824:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  456828:	ldrsw	x2, [x27]
  45682c:	add	x1, x24, w20, sxtw
  456830:	str	x0, [x27, #8]
  456834:	bl	41a800 <memcpy@plt>
  456838:	mov	x1, x27
  45683c:	mov	x0, x23
  456840:	bl	41b490 <TS_REQ_set_nonce@plt>
  456844:	cbz	w0, 456c3c <ASN1_generate_nconf@plt+0x382cc>
  456848:	ldr	w1, [sp, #228]
  45684c:	mov	x0, x23
  456850:	bl	41e3f0 <TS_REQ_set_cert_req@plt>
  456854:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456858:	cbnz	w0, 456b48 <ASN1_generate_nconf@plt+0x381d8>
  45685c:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456860:	mov	x23, #0x0                   	// #0
  456864:	mov	x26, #0x0                   	// #0
  456868:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45686c:	str	xzr, [sp, #104]
  456870:	mov	x0, x26
  456874:	str	x3, [sp, #112]
  456878:	bl	41e180 <TS_VERIFY_CTX_free@plt>
  45687c:	ldr	x0, [sp, #104]
  456880:	bl	41ce30 <BIO_free_all@plt>
  456884:	mov	x0, x23
  456888:	bl	41a700 <TS_REQ_free@plt>
  45688c:	ldr	x3, [sp, #112]
  456890:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  456894:	add	x0, x0, #0x78
  456898:	str	x3, [sp, #104]
  45689c:	bl	41e1d0 <printf@plt>
  4568a0:	mov	x26, #0x0                   	// #0
  4568a4:	ldr	x3, [sp, #104]
  4568a8:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  4568ac:	add	x0, x0, #0xd8
  4568b0:	str	x3, [sp, #104]
  4568b4:	bl	41dea0 <puts@plt>
  4568b8:	mov	w19, #0x1                   	// #1
  4568bc:	ldr	x3, [sp, #104]
  4568c0:	ldr	x0, [x3, #152]
  4568c4:	bl	41e7f0 <ERR_print_errors@plt>
  4568c8:	b	456264 <ASN1_generate_nconf@plt+0x378f4>
  4568cc:	ldr	x0, [sp, #136]
  4568d0:	mov	w2, #0x4                   	// #4
  4568d4:	mov	w1, #0x77                  	// #119
  4568d8:	mov	w28, #0x0                   	// #0
  4568dc:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4568e0:	mov	x20, x0
  4568e4:	ldr	x3, [sp, #104]
  4568e8:	cbz	x0, 456324 <ASN1_generate_nconf@plt+0x379b4>
  4568ec:	mov	x1, x23
  4568f0:	bl	41ac80 <i2d_TS_REQ_bio@plt>
  4568f4:	cmp	w0, #0x0
  4568f8:	cset	w28, ne  // ne = any
  4568fc:	ldr	x3, [sp, #104]
  456900:	b	456324 <ASN1_generate_nconf@plt+0x379b4>
  456904:	ldr	x0, [sp, #136]
  456908:	mov	w2, #0x4                   	// #4
  45690c:	mov	w1, #0x77                  	// #119
  456910:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  456914:	mov	x24, x0
  456918:	ldr	x3, [sp, #104]
  45691c:	cbz	x0, 456d1c <ASN1_generate_nconf@plt+0x383ac>
  456920:	ldr	w1, [sp, #224]
  456924:	cbz	w1, 4569cc <ASN1_generate_nconf@plt+0x3805c>
  456928:	mov	x0, x20
  45692c:	bl	41e580 <TS_RESP_get_token@plt>
  456930:	mov	x1, x0
  456934:	mov	x0, x24
  456938:	bl	41dca0 <i2d_PKCS7_bio@plt>
  45693c:	cmp	w0, #0x0
  456940:	cset	w28, ne  // ne = any
  456944:	ldr	x3, [sp, #104]
  456948:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  45694c:	mov	x1, #0x0                   	// #0
  456950:	bl	41be20 <d2i_TS_RESP_bio@plt>
  456954:	mov	x28, x0
  456958:	cbz	x0, 456964 <ASN1_generate_nconf@plt+0x37ff4>
  45695c:	mov	x20, #0x0                   	// #0
  456960:	b	456108 <ASN1_generate_nconf@plt+0x37798>
  456964:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  456968:	add	x0, x0, #0x78
  45696c:	bl	41e1d0 <printf@plt>
  456970:	mov	x26, #0x0                   	// #0
  456974:	mov	x28, #0x0                   	// #0
  456978:	mov	x20, #0x0                   	// #0
  45697c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456980:	b	4568a8 <ASN1_generate_nconf@plt+0x37f38>
  456984:	bl	419fa0 <TS_VERIFY_CTX_new@plt>
  456988:	mov	x26, x0
  45698c:	cbz	x0, 456860 <ASN1_generate_nconf@plt+0x37ef0>
  456990:	ldr	x0, [sp, #104]
  456994:	cbz	x0, 456d4c <ASN1_generate_nconf@plt+0x383dc>
  456998:	mov	x1, x23
  45699c:	bl	41b1c0 <BIO_new_file@plt>
  4569a0:	str	x0, [sp, #104]
  4569a4:	cbz	x0, 456d40 <ASN1_generate_nconf@plt+0x383d0>
  4569a8:	mov	x1, x0
  4569ac:	mov	x0, x26
  4569b0:	bl	41b300 <TS_VERIFY_CTX_set_data@plt>
  4569b4:	mov	x23, x0
  4569b8:	cbz	x0, 456d24 <ASN1_generate_nconf@plt+0x383b4>
  4569bc:	mov	w1, #0x52                  	// #82
  4569c0:	mov	x23, #0x0                   	// #0
  4569c4:	str	xzr, [sp, #104]
  4569c8:	b	456158 <ASN1_generate_nconf@plt+0x377e8>
  4569cc:	mov	x1, x20
  4569d0:	str	x3, [sp, #104]
  4569d4:	bl	419b70 <i2d_TS_RESP_bio@plt>
  4569d8:	cmp	w0, #0x0
  4569dc:	cset	w28, ne  // ne = any
  4569e0:	ldr	x3, [sp, #104]
  4569e4:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  4569e8:	mov	x19, #0x0                   	// #0
  4569ec:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4569f0:	mov	x0, #0x0                   	// #0
  4569f4:	str	x3, [sp, #104]
  4569f8:	mov	x24, #0x0                   	// #0
  4569fc:	bl	41e1a0 <TS_RESP_free@plt>
  456a00:	mov	x20, #0x0                   	// #0
  456a04:	mov	x0, x19
  456a08:	bl	41c330 <TS_RESP_CTX_free@plt>
  456a0c:	mov	x0, x25
  456a10:	bl	41ce30 <BIO_free_all@plt>
  456a14:	ldr	x3, [sp, #104]
  456a18:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456a1c:	add	x1, x1, #0x58
  456a20:	ldr	x0, [x3, #152]
  456a24:	bl	419740 <BIO_printf@plt>
  456a28:	ldr	x3, [sp, #104]
  456a2c:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456a30:	mov	x20, #0x0                   	// #0
  456a34:	b	456324 <ASN1_generate_nconf@plt+0x379b4>
  456a38:	ldr	x0, [sp, #104]
  456a3c:	mov	w2, #0x4                   	// #4
  456a40:	mov	w1, #0x72                  	// #114
  456a44:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  456a48:	str	x0, [sp, #128]
  456a4c:	cbnz	x0, 4566dc <ASN1_generate_nconf@plt+0x37d6c>
  456a50:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456a54:	mov	x20, #0x0                   	// #0
  456a58:	add	x26, x26, #0xec8
  456a5c:	mov	x23, #0x0                   	// #0
  456a60:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456a64:	str	xzr, [sp, #112]
  456a68:	str	xzr, [sp, #128]
  456a6c:	b	456324 <ASN1_generate_nconf@plt+0x379b4>
  456a70:	mov	x26, #0x0                   	// #0
  456a74:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456a78:	b	456870 <ASN1_generate_nconf@plt+0x37f00>
  456a7c:	mov	x1, x20
  456a80:	str	x3, [sp, #104]
  456a84:	bl	41a510 <TS_RESP_print_bio@plt>
  456a88:	cmp	w0, #0x0
  456a8c:	cset	w28, ne  // ne = any
  456a90:	ldr	x3, [sp, #104]
  456a94:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456a98:	mov	x2, x19
  456a9c:	mov	x1, x24
  456aa0:	mov	x0, x20
  456aa4:	bl	41b660 <TS_RESP_set_tst_info@plt>
  456aa8:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456aac:	mov	x0, #0x0                   	// #0
  456ab0:	str	x3, [sp, #104]
  456ab4:	bl	41dd20 <PKCS7_free@plt>
  456ab8:	mov	x0, #0x0                   	// #0
  456abc:	bl	41a790 <TS_TST_INFO_free@plt>
  456ac0:	mov	x0, x23
  456ac4:	bl	41b700 <TS_STATUS_INFO_free@plt>
  456ac8:	ldr	x3, [sp, #104]
  456acc:	b	456678 <ASN1_generate_nconf@plt+0x37d08>
  456ad0:	mov	x24, #0x0                   	// #0
  456ad4:	mov	x20, #0x0                   	// #0
  456ad8:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456adc:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456ae0:	mov	x1, #0x0                   	// #0
  456ae4:	bl	41be20 <d2i_TS_RESP_bio@plt>
  456ae8:	mov	x20, x0
  456aec:	cbz	x0, 456bd0 <ASN1_generate_nconf@plt+0x38260>
  456af0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456af4:	b	456678 <ASN1_generate_nconf@plt+0x37d08>
  456af8:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456afc:	add	x26, x26, #0xec8
  456b00:	mov	x27, #0x0                   	// #0
  456b04:	mov	x19, #0x0                   	// #0
  456b08:	mov	x25, #0x0                   	// #0
  456b0c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456b10:	str	xzr, [sp, #104]
  456b14:	mov	x0, x23
  456b18:	str	x3, [sp, #120]
  456b1c:	bl	41a700 <TS_REQ_free@plt>
  456b20:	mov	x23, #0x0                   	// #0
  456b24:	ldr	x3, [sp, #120]
  456b28:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456b2c:	add	x1, x1, #0x20
  456b30:	ldr	x0, [x3, #152]
  456b34:	bl	419740 <BIO_printf@plt>
  456b38:	ldr	x3, [sp, #120]
  456b3c:	ldr	x0, [x3, #152]
  456b40:	bl	41e7f0 <ERR_print_errors@plt>
  456b44:	ldr	x3, [sp, #120]
  456b48:	mov	x0, x25
  456b4c:	str	x3, [sp, #120]
  456b50:	bl	41a560 <TS_MSG_IMPRINT_free@plt>
  456b54:	ldr	x0, [sp, #104]
  456b58:	bl	41b9a0 <X509_ALGOR_free@plt>
  456b5c:	ldr	x0, [sp, #256]
  456b60:	mov	x1, x26
  456b64:	mov	w2, #0x1da                 	// #474
  456b68:	bl	41b1e0 <CRYPTO_free@plt>
  456b6c:	mov	x0, x19
  456b70:	bl	41d500 <ASN1_OBJECT_free@plt>
  456b74:	mov	x0, x27
  456b78:	bl	41b800 <ASN1_INTEGER_free@plt>
  456b7c:	ldr	x3, [sp, #120]
  456b80:	b	4562e4 <ASN1_generate_nconf@plt+0x37974>
  456b84:	mov	x1, x28
  456b88:	mov	x0, x26
  456b8c:	bl	41d700 <TS_RESP_verify_response@plt>
  456b90:	mov	w23, w0
  456b94:	b	456244 <ASN1_generate_nconf@plt+0x378d4>
  456b98:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  456b9c:	add	x0, x0, #0xf0
  456ba0:	bl	41a9b0 <EVP_get_digestbyname@plt>
  456ba4:	mov	x24, x0
  456ba8:	cbnz	x0, 4566e4 <ASN1_generate_nconf@plt+0x37d74>
  456bac:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456bb0:	mov	x27, #0x0                   	// #0
  456bb4:	add	x26, x26, #0xec8
  456bb8:	mov	x19, #0x0                   	// #0
  456bbc:	mov	x25, #0x0                   	// #0
  456bc0:	mov	x23, #0x0                   	// #0
  456bc4:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456bc8:	str	xzr, [sp, #104]
  456bcc:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456bd0:	mov	x24, #0x0                   	// #0
  456bd4:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456bd8:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456bdc:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456be0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456be4:	ldr	x2, [sp, #144]
  456be8:	add	x1, x1, #0xc0
  456bec:	ldr	x0, [x3, #152]
  456bf0:	bl	419740 <BIO_printf@plt>
  456bf4:	mov	x0, x27
  456bf8:	mov	x27, #0x0                   	// #0
  456bfc:	bl	41dbd0 <X509_STORE_free@plt>
  456c00:	b	4561f0 <ASN1_generate_nconf@plt+0x37880>
  456c04:	mov	x3, x19
  456c08:	mov	x1, x20
  456c0c:	mov	x0, x22
  456c10:	mov	x2, #0x0                   	// #0
  456c14:	bl	419730 <TS_CONF_set_signer_digest@plt>
  456c18:	cbnz	w0, 45657c <ASN1_generate_nconf@plt+0x37c0c>
  456c1c:	b	4569ec <ASN1_generate_nconf@plt+0x3807c>
  456c20:	mov	x23, #0x0                   	// #0
  456c24:	mov	x20, #0x0                   	// #0
  456c28:	mov	x19, #0x0                   	// #0
  456c2c:	b	4563f4 <ASN1_generate_nconf@plt+0x37a84>
  456c30:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456c34:	add	x26, x26, #0xec8
  456c38:	mov	x27, #0x0                   	// #0
  456c3c:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456c40:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456c44:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456c48:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456c4c:	ldr	x2, [sp, #152]
  456c50:	add	x1, x1, #0xfd8
  456c54:	ldr	x0, [x3, #152]
  456c58:	str	x3, [sp, #120]
  456c5c:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456c60:	mov	x27, #0x0                   	// #0
  456c64:	add	x26, x26, #0xec8
  456c68:	bl	419740 <BIO_printf@plt>
  456c6c:	ldr	x3, [sp, #120]
  456c70:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456c74:	add	x0, x0, #0x1
  456c78:	cmp	x0, #0x8
  456c7c:	b.ne	4567d8 <ASN1_generate_nconf@plt+0x37e68>  // b.any
  456c80:	mov	w20, w0
  456c84:	b	4567e4 <ASN1_generate_nconf@plt+0x37e74>
  456c88:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456c8c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456c90:	add	x1, x1, #0x8
  456c94:	str	x3, [sp, #120]
  456c98:	ldr	x0, [x3, #152]
  456c9c:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456ca0:	mov	x27, #0x0                   	// #0
  456ca4:	add	x26, x26, #0xec8
  456ca8:	bl	419740 <BIO_printf@plt>
  456cac:	mov	x0, #0x0                   	// #0
  456cb0:	bl	41b800 <ASN1_INTEGER_free@plt>
  456cb4:	ldr	x3, [sp, #120]
  456cb8:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456cbc:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456cc0:	mov	x27, #0x0                   	// #0
  456cc4:	add	x26, x26, #0xec8
  456cc8:	b	456848 <ASN1_generate_nconf@plt+0x37ed8>
  456ccc:	mov	x19, #0x0                   	// #0
  456cd0:	b	4567b8 <ASN1_generate_nconf@plt+0x37e48>
  456cd4:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456cd8:	mov	x27, #0x0                   	// #0
  456cdc:	add	x26, x26, #0xec8
  456ce0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456ce4:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456ce8:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456cec:	mov	x27, #0x0                   	// #0
  456cf0:	add	x26, x26, #0xec8
  456cf4:	mov	x19, #0x0                   	// #0
  456cf8:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456cfc:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456d00:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  456d04:	mov	x27, #0x0                   	// #0
  456d08:	add	x26, x26, #0xec8
  456d0c:	mov	x19, #0x0                   	// #0
  456d10:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456d14:	str	xzr, [sp, #104]
  456d18:	b	456b14 <ASN1_generate_nconf@plt+0x381a4>
  456d1c:	mov	w28, #0x0                   	// #0
  456d20:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456d24:	ldr	x0, [sp, #104]
  456d28:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456d2c:	str	x3, [sp, #112]
  456d30:	bl	41ce30 <BIO_free_all@plt>
  456d34:	str	xzr, [sp, #104]
  456d38:	ldr	x3, [sp, #112]
  456d3c:	b	456870 <ASN1_generate_nconf@plt+0x37f00>
  456d40:	mov	x23, #0x0                   	// #0
  456d44:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456d48:	b	456870 <ASN1_generate_nconf@plt+0x37f00>
  456d4c:	ldr	x0, [sp, #120]
  456d50:	add	x1, sp, #0x108
  456d54:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  456d58:	mov	x1, x0
  456d5c:	ldr	x2, [sp, #264]
  456d60:	mov	x0, x26
  456d64:	bl	41c100 <TS_VERIFY_CTX_set_imprint@plt>
  456d68:	mov	x23, x0
  456d6c:	cbz	x0, 456dc4 <ASN1_generate_nconf@plt+0x38454>
  456d70:	mov	x23, #0x0                   	// #0
  456d74:	mov	w1, #0x4a                  	// #74
  456d78:	b	456158 <ASN1_generate_nconf@plt+0x377e8>
  456d7c:	mov	x23, #0x0                   	// #0
  456d80:	b	4563f4 <ASN1_generate_nconf@plt+0x37a84>
  456d84:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456d88:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456d8c:	ldr	x2, [sp, #160]
  456d90:	add	x1, x1, #0xa0
  456d94:	ldr	x0, [x3, #152]
  456d98:	bl	419740 <BIO_printf@plt>
  456d9c:	b	456bf4 <ASN1_generate_nconf@plt+0x38284>
  456da0:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456da4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  456da8:	add	x1, x1, #0x328
  456dac:	ldr	x0, [x3, #152]
  456db0:	bl	419740 <BIO_printf@plt>
  456db4:	b	456bf4 <ASN1_generate_nconf@plt+0x38284>
  456db8:	mov	x23, #0x0                   	// #0
  456dbc:	mov	x20, #0x0                   	// #0
  456dc0:	b	4563f4 <ASN1_generate_nconf@plt+0x37a84>
  456dc4:	adrp	x3, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456dc8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456dcc:	add	x1, x1, #0x88
  456dd0:	str	x3, [sp, #112]
  456dd4:	ldr	x0, [x3, #152]
  456dd8:	bl	419740 <BIO_printf@plt>
  456ddc:	ldr	x3, [sp, #112]
  456de0:	b	456870 <ASN1_generate_nconf@plt+0x37f00>
  456de4:	nop
  456de8:	stp	x29, x30, [sp, #-64]!
  456dec:	mov	x29, sp
  456df0:	stp	x19, x20, [sp, #16]
  456df4:	mov	w20, w0
  456df8:	mov	x0, x1
  456dfc:	stp	x21, x22, [sp, #32]
  456e00:	mov	x21, x1
  456e04:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  456e08:	mov	w19, w0
  456e0c:	mov	x0, x21
  456e10:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  456e14:	cbz	w20, 456e74 <ASN1_generate_nconf@plt+0x38504>
  456e18:	cmp	w19, #0x0
  456e1c:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  456e20:	b.eq	456e5c <ASN1_generate_nconf@plt+0x384ec>  // b.none
  456e24:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  456e28:	ldr	w0, [x0, #2384]
  456e2c:	cbz	w0, 456e44 <ASN1_generate_nconf@plt+0x384d4>
  456e30:	mov	w0, w20
  456e34:	ldp	x19, x20, [sp, #16]
  456e38:	ldp	x21, x22, [sp, #32]
  456e3c:	ldp	x29, x30, [sp], #64
  456e40:	ret
  456e44:	bl	41a2a0 <ERR_clear_error@plt>
  456e48:	mov	w0, w20
  456e4c:	ldp	x19, x20, [sp, #16]
  456e50:	ldp	x21, x22, [sp, #32]
  456e54:	ldp	x29, x30, [sp], #64
  456e58:	ret
  456e5c:	mov	x0, x21
  456e60:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  456e64:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  456e68:	ldr	w0, [x0, #2384]
  456e6c:	cbnz	w0, 456e30 <ASN1_generate_nconf@plt+0x384c0>
  456e70:	b	456e44 <ASN1_generate_nconf@plt+0x384d4>
  456e74:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  456e78:	stp	x23, x24, [sp, #48]
  456e7c:	ldr	x24, [x22, #152]
  456e80:	cbz	x0, 456eb8 <ASN1_generate_nconf@plt+0x38548>
  456e84:	bl	41d620 <X509_get_subject_name@plt>
  456e88:	mov	x23, x0
  456e8c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  456e90:	mov	x3, x0
  456e94:	mov	x1, x23
  456e98:	mov	x0, x24
  456e9c:	mov	w2, #0x0                   	// #0
  456ea0:	bl	41e120 <X509_NAME_print_ex@plt>
  456ea4:	ldr	x0, [x22, #152]
  456ea8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  456eac:	add	x1, x1, #0xf30
  456eb0:	bl	419740 <BIO_printf@plt>
  456eb4:	ldr	x24, [x22, #152]
  456eb8:	mov	x0, x21
  456ebc:	bl	41b940 <X509_STORE_CTX_get0_parent_ctx@plt>
  456ec0:	cmp	x0, #0x0
  456ec4:	adrp	x2, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  456ec8:	add	x2, x2, #0xdc8
  456ecc:	adrp	x22, 481000 <ASN1_generate_nconf@plt+0x62690>
  456ed0:	add	x22, x22, #0xc48
  456ed4:	csel	x22, x22, x2, ne  // ne = any
  456ed8:	mov	x0, x21
  456edc:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  456ee0:	mov	w23, w0
  456ee4:	sxtw	x0, w19
  456ee8:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  456eec:	mov	x2, x22
  456ef0:	mov	x5, x0
  456ef4:	mov	w4, w23
  456ef8:	mov	x0, x24
  456efc:	mov	w3, w19
  456f00:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  456f04:	add	x1, x1, #0xc58
  456f08:	bl	419740 <BIO_printf@plt>
  456f0c:	cmp	w19, #0x2b
  456f10:	b.hi	456f34 <ASN1_generate_nconf@plt+0x385c4>  // b.pmore
  456f14:	mov	x0, #0x1c00                	// #7168
  456f18:	mov	x1, #0x1                   	// #1
  456f1c:	movk	x0, #0x704, lsl #16
  456f20:	lsl	x19, x1, x19
  456f24:	movk	x0, #0x24, lsl #32
  456f28:	tst	x19, x0
  456f2c:	b.ne	456f4c <ASN1_generate_nconf@plt+0x385dc>  // b.any
  456f30:	tbnz	x19, #43, 456f68 <ASN1_generate_nconf@plt+0x385f8>
  456f34:	mov	w0, w20
  456f38:	ldp	x19, x20, [sp, #16]
  456f3c:	ldp	x21, x22, [sp, #32]
  456f40:	ldp	x23, x24, [sp, #48]
  456f44:	ldp	x29, x30, [sp], #64
  456f48:	ret
  456f4c:	mov	w20, w1
  456f50:	mov	w0, w20
  456f54:	ldp	x19, x20, [sp, #16]
  456f58:	ldp	x21, x22, [sp, #32]
  456f5c:	ldp	x23, x24, [sp, #48]
  456f60:	ldp	x29, x30, [sp], #64
  456f64:	ret
  456f68:	mov	w20, w1
  456f6c:	mov	x0, x21
  456f70:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  456f74:	mov	w0, w20
  456f78:	ldp	x19, x20, [sp, #16]
  456f7c:	ldp	x21, x22, [sp, #32]
  456f80:	ldp	x23, x24, [sp, #48]
  456f84:	ldp	x29, x30, [sp], #64
  456f88:	ret
  456f8c:	nop
  456f90:	stp	x29, x30, [sp, #-96]!
  456f94:	mov	x29, sp
  456f98:	stp	x19, x20, [sp, #16]
  456f9c:	stp	x21, x22, [sp, #32]
  456fa0:	mov	x21, x1
  456fa4:	mov	x22, x0
  456fa8:	mov	x0, x1
  456fac:	mov	w1, #0x8005                	// #32773
  456fb0:	stp	x23, x24, [sp, #48]
  456fb4:	mov	x24, x3
  456fb8:	mov	x23, x4
  456fbc:	stp	x25, x26, [sp, #64]
  456fc0:	mov	x25, x2
  456fc4:	mov	w26, w5
  456fc8:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  456fcc:	add	x2, x2, #0x408
  456fd0:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  456fd4:	mov	x19, x0
  456fd8:	cbz	x0, 457058 <ASN1_generate_nconf@plt+0x386e8>
  456fdc:	bl	41d400 <X509_STORE_CTX_new@plt>
  456fe0:	mov	x20, x0
  456fe4:	cbz	x0, 45708c <ASN1_generate_nconf@plt+0x3871c>
  456fe8:	mov	x1, #0x0                   	// #0
  456fec:	mov	x0, x22
  456ff0:	bl	41c720 <X509_STORE_set_flags@plt>
  456ff4:	mov	x3, x25
  456ff8:	mov	x2, x19
  456ffc:	mov	x1, x22
  457000:	mov	x0, x20
  457004:	bl	41d490 <X509_STORE_CTX_init@plt>
  457008:	cbz	w0, 4570f8 <ASN1_generate_nconf@plt+0x38788>
  45700c:	cbz	x24, 45701c <ASN1_generate_nconf@plt+0x386ac>
  457010:	mov	x1, x24
  457014:	mov	x0, x20
  457018:	bl	41d6f0 <X509_STORE_CTX_set0_trusted_stack@plt>
  45701c:	cbz	x23, 45702c <ASN1_generate_nconf@plt+0x386bc>
  457020:	mov	x1, x23
  457024:	mov	x0, x20
  457028:	bl	41e4d0 <X509_STORE_CTX_set0_crls@plt>
  45702c:	mov	x0, x20
  457030:	bl	419760 <X509_verify_cert@plt>
  457034:	cmp	w0, #0x0
  457038:	b.gt	4570b8 <ASN1_generate_nconf@plt+0x38748>
  45703c:	mov	x1, x21
  457040:	cbz	x21, 4570ac <ASN1_generate_nconf@plt+0x3873c>
  457044:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  457048:	add	x0, x0, #0xd20
  45704c:	bl	41e1d0 <printf@plt>
  457050:	mov	x0, x20
  457054:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  457058:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45705c:	mov	w21, #0x0                   	// #0
  457060:	ldr	x0, [x0, #152]
  457064:	bl	41e7f0 <ERR_print_errors@plt>
  457068:	mov	x0, x19
  45706c:	bl	41e260 <X509_free@plt>
  457070:	mov	w0, w21
  457074:	ldp	x19, x20, [sp, #16]
  457078:	ldp	x21, x22, [sp, #32]
  45707c:	ldp	x23, x24, [sp, #48]
  457080:	ldp	x25, x26, [sp, #64]
  457084:	ldp	x29, x30, [sp], #96
  457088:	ret
  45708c:	cmp	x21, #0x0
  457090:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  457094:	add	x1, x1, #0xe70
  457098:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45709c:	csel	x1, x1, x21, eq  // eq = none
  4570a0:	add	x0, x0, #0xc80
  4570a4:	bl	41e1d0 <printf@plt>
  4570a8:	b	457058 <ASN1_generate_nconf@plt+0x386e8>
  4570ac:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4570b0:	add	x1, x1, #0xe70
  4570b4:	b	457044 <ASN1_generate_nconf@plt+0x386d4>
  4570b8:	mov	x0, x20
  4570bc:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  4570c0:	mov	w22, w0
  4570c4:	cbnz	w0, 457120 <ASN1_generate_nconf@plt+0x387b0>
  4570c8:	cmp	x21, #0x0
  4570cc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4570d0:	add	x1, x1, #0xe70
  4570d4:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  4570d8:	csel	x1, x1, x21, eq  // eq = none
  4570dc:	add	x0, x0, #0xcf0
  4570e0:	bl	41e1d0 <printf@plt>
  4570e4:	cbnz	w26, 457144 <ASN1_generate_nconf@plt+0x387d4>
  4570e8:	mov	x0, x20
  4570ec:	mov	w21, #0x1                   	// #1
  4570f0:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4570f4:	b	457068 <ASN1_generate_nconf@plt+0x386f8>
  4570f8:	mov	x0, x20
  4570fc:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  457100:	cmp	x21, #0x0
  457104:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  457108:	add	x1, x1, #0xe70
  45710c:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  457110:	csel	x1, x1, x21, eq  // eq = none
  457114:	add	x0, x0, #0xcb8
  457118:	bl	41e1d0 <printf@plt>
  45711c:	b	457058 <ASN1_generate_nconf@plt+0x386e8>
  457120:	cbz	x21, 457210 <ASN1_generate_nconf@plt+0x388a0>
  457124:	mov	x1, x21
  457128:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45712c:	add	x0, x0, #0xd20
  457130:	bl	41e1d0 <printf@plt>
  457134:	mov	x0, x20
  457138:	mov	w21, #0x0                   	// #0
  45713c:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  457140:	b	457068 <ASN1_generate_nconf@plt+0x386f8>
  457144:	mov	x0, x20
  457148:	stp	x27, x28, [sp, #80]
  45714c:	bl	41bcc0 <X509_STORE_CTX_get1_chain@plt>
  457150:	mov	x23, x0
  457154:	mov	x0, x20
  457158:	bl	41a200 <X509_STORE_CTX_get_num_untrusted@plt>
  45715c:	adrp	x24, 481000 <ASN1_generate_nconf@plt+0x62690>
  457160:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  457164:	mov	w25, w0
  457168:	adrp	x27, 481000 <ASN1_generate_nconf@plt+0x62690>
  45716c:	add	x0, x1, #0xcf8
  457170:	add	x24, x24, #0xd00
  457174:	add	x27, x27, #0xd10
  457178:	adrp	x26, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45717c:	bl	41dea0 <puts@plt>
  457180:	b	45718c <ASN1_generate_nconf@plt+0x3881c>
  457184:	mov	w0, #0xa                   	// #10
  457188:	bl	41a5a0 <putchar@plt>
  45718c:	mov	x0, x23
  457190:	bl	41dfd0 <OPENSSL_sk_num@plt>
  457194:	mov	w2, w0
  457198:	mov	w1, w22
  45719c:	mov	x0, x23
  4571a0:	cmp	w22, w2
  4571a4:	b.ge	4571fc <ASN1_generate_nconf@plt+0x3888c>  // b.tcont
  4571a8:	bl	419630 <OPENSSL_sk_value@plt>
  4571ac:	mov	x21, x0
  4571b0:	mov	w1, w22
  4571b4:	mov	x0, x24
  4571b8:	bl	41e1d0 <printf@plt>
  4571bc:	ldr	x28, [x26, #4048]
  4571c0:	mov	x0, x21
  4571c4:	bl	41d620 <X509_get_subject_name@plt>
  4571c8:	mov	x21, x0
  4571cc:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  4571d0:	mov	x3, x0
  4571d4:	mov	x1, x21
  4571d8:	mov	x0, x28
  4571dc:	mov	w2, #0x0                   	// #0
  4571e0:	bl	41c1c0 <X509_NAME_print_ex_fp@plt>
  4571e4:	cmp	w22, w25
  4571e8:	add	w22, w22, #0x1
  4571ec:	b.ge	457184 <ASN1_generate_nconf@plt+0x38814>  // b.tcont
  4571f0:	mov	x0, x27
  4571f4:	bl	41e1d0 <printf@plt>
  4571f8:	b	457184 <ASN1_generate_nconf@plt+0x38814>
  4571fc:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  457200:	add	x1, x1, #0x260
  457204:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457208:	ldp	x27, x28, [sp, #80]
  45720c:	b	4570e8 <ASN1_generate_nconf@plt+0x38778>
  457210:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  457214:	add	x1, x1, #0xe70
  457218:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45721c:	add	x0, x0, #0xd20
  457220:	bl	41e1d0 <printf@plt>
  457224:	mov	x0, x20
  457228:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  45722c:	b	457068 <ASN1_generate_nconf@plt+0x386f8>
  457230:	stp	x29, x30, [sp, #-160]!
  457234:	mov	x29, sp
  457238:	stp	x19, x20, [sp, #16]
  45723c:	mov	w19, w0
  457240:	stp	x21, x22, [sp, #32]
  457244:	mov	x21, x1
  457248:	stp	x25, x26, [sp, #64]
  45724c:	stp	xzr, xzr, [sp, #136]
  457250:	str	xzr, [sp, #152]
  457254:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  457258:	mov	x20, x0
  45725c:	cbz	x0, 4573a0 <ASN1_generate_nconf@plt+0x38a30>
  457260:	stp	x23, x24, [sp, #48]
  457264:	adrp	x23, 481000 <ASN1_generate_nconf@plt+0x62690>
  457268:	add	x23, x23, #0xf88
  45726c:	mov	x1, x21
  457270:	mov	w0, w19
  457274:	mov	x2, x23
  457278:	stp	x27, x28, [sp, #80]
  45727c:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  457280:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  457284:	mov	x25, x0
  457288:	add	x0, x1, #0xd90
  45728c:	mov	w27, #0x0                   	// #0
  457290:	mov	w21, #0x0                   	// #0
  457294:	mov	w28, #0x0                   	// #0
  457298:	mov	w19, #0x0                   	// #0
  45729c:	mov	w24, #0x0                   	// #0
  4572a0:	mov	x22, #0x0                   	// #0
  4572a4:	stp	xzr, xzr, [sp, #96]
  4572a8:	str	x0, [sp, #112]
  4572ac:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4572b0:	add	x0, x0, #0x950
  4572b4:	str	x0, [sp, #120]
  4572b8:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  4572bc:	cmp	w26, #0x3
  4572c0:	b.eq	4575a4 <ASN1_generate_nconf@plt+0x38c34>  // b.none
  4572c4:	b.le	457370 <ASN1_generate_nconf@plt+0x38a00>
  4572c8:	cmp	w26, #0x5
  4572cc:	b.eq	457474 <ASN1_generate_nconf@plt+0x38b04>  // b.none
  4572d0:	cmp	w26, #0x6
  4572d4:	b.ne	457324 <ASN1_generate_nconf@plt+0x389b4>  // b.any
  4572d8:	mov	w19, #0x1                   	// #1
  4572dc:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  4572e0:	mov	w26, w0
  4572e4:	cbz	w0, 4575d0 <ASN1_generate_nconf@plt+0x38c60>
  4572e8:	cmp	w26, #0x7
  4572ec:	b.eq	4575b0 <ASN1_generate_nconf@plt+0x38c40>  // b.none
  4572f0:	b.le	4572bc <ASN1_generate_nconf@plt+0x3894c>
  4572f4:	cmp	w26, #0xb
  4572f8:	b.eq	45747c <ASN1_generate_nconf@plt+0x38b0c>  // b.none
  4572fc:	b.le	457358 <ASN1_generate_nconf@plt+0x389e8>
  457300:	cmp	w26, #0x7f0
  457304:	b.eq	4574b8 <ASN1_generate_nconf@plt+0x38b48>  // b.none
  457308:	b.le	457338 <ASN1_generate_nconf@plt+0x389c8>
  45730c:	cmp	w26, #0x7f1
  457310:	b.ne	4572dc <ASN1_generate_nconf@plt+0x3896c>  // b.any
  457314:	ldr	x1, [sp, #120]
  457318:	mov	w0, #0x1                   	// #1
  45731c:	str	w0, [x1]
  457320:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457324:	cmp	w26, #0x4
  457328:	b.ne	4572dc <ASN1_generate_nconf@plt+0x3896c>  // b.any
  45732c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457330:	str	x0, [sp, #104]
  457334:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457338:	sub	w6, w26, #0x7d1
  45733c:	cmp	w6, #0x1d
  457340:	b.hi	4572dc <ASN1_generate_nconf@plt+0x3896c>  // b.pmore
  457344:	mov	x1, x20
  457348:	bl	45fcc8 <ASN1_generate_nconf@plt+0x41358>
  45734c:	cbz	w0, 4574a4 <ASN1_generate_nconf@plt+0x38b34>
  457350:	add	w28, w28, #0x1
  457354:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457358:	cmp	w26, #0x9
  45735c:	b.eq	457484 <ASN1_generate_nconf@plt+0x38b14>  // b.none
  457360:	cmp	w26, #0xa
  457364:	b.ne	45740c <ASN1_generate_nconf@plt+0x38a9c>  // b.any
  457368:	mov	w21, #0x1                   	// #1
  45736c:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457370:	cmp	w26, #0x1
  457374:	b.eq	4574c8 <ASN1_generate_nconf@plt+0x38b58>  // b.none
  457378:	cmp	w26, #0x2
  45737c:	b.ne	457440 <ASN1_generate_nconf@plt+0x38ad0>  // b.any
  457380:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457384:	mov	w1, #0x0                   	// #0
  457388:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  45738c:	mov	x22, x0
  457390:	cbnz	x0, 4572dc <ASN1_generate_nconf@plt+0x3896c>
  457394:	ldp	x23, x24, [sp, #48]
  457398:	ldp	x27, x28, [sp, #80]
  45739c:	nop
  4573a0:	mov	w26, #0x1                   	// #1
  4573a4:	mov	x19, #0x0                   	// #0
  4573a8:	mov	x22, #0x0                   	// #0
  4573ac:	mov	x0, x20
  4573b0:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  4573b4:	mov	x0, x19
  4573b8:	bl	41dbd0 <X509_STORE_free@plt>
  4573bc:	ldr	x0, [sp, #136]
  4573c0:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  4573c4:	add	x19, x19, #0x260
  4573c8:	mov	x1, x19
  4573cc:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4573d0:	ldr	x0, [sp, #144]
  4573d4:	mov	x1, x19
  4573d8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4573dc:	ldr	x0, [sp, #152]
  4573e0:	adrp	x1, 41d000 <BIO_test_flags@plt>
  4573e4:	add	x1, x1, #0x10
  4573e8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4573ec:	mov	x0, x22
  4573f0:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  4573f4:	mov	w0, w26
  4573f8:	ldp	x19, x20, [sp, #16]
  4573fc:	ldp	x21, x22, [sp, #32]
  457400:	ldp	x25, x26, [sp, #64]
  457404:	ldp	x29, x30, [sp], #160
  457408:	ret
  45740c:	cmp	w26, #0x8
  457410:	b.ne	4572dc <ASN1_generate_nconf@plt+0x3896c>  // b.any
  457414:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457418:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45741c:	add	x1, sp, #0x90
  457420:	add	x4, x4, #0xda8
  457424:	mov	x3, #0x0                   	// #0
  457428:	mov	w2, #0x8005                	// #32773
  45742c:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  457430:	cbz	w0, 4574a4 <ASN1_generate_nconf@plt+0x38b34>
  457434:	mov	w19, #0x1                   	// #1
  457438:	mov	w24, w19
  45743c:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457440:	cmn	w26, #0x1
  457444:	b.ne	4572dc <ASN1_generate_nconf@plt+0x3896c>  // b.any
  457448:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45744c:	mov	x2, x25
  457450:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  457454:	mov	w26, #0x1                   	// #1
  457458:	ldr	x0, [x0, #152]
  45745c:	add	x1, x1, #0x238
  457460:	mov	x19, #0x0                   	// #0
  457464:	bl	419740 <BIO_printf@plt>
  457468:	ldp	x23, x24, [sp, #48]
  45746c:	ldp	x27, x28, [sp, #80]
  457470:	b	4573ac <ASN1_generate_nconf@plt+0x38a3c>
  457474:	mov	w24, #0x1                   	// #1
  457478:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  45747c:	mov	w27, #0x1                   	// #1
  457480:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  457484:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457488:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45748c:	add	x1, sp, #0x98
  457490:	add	x4, x4, #0xdc0
  457494:	mov	x3, #0x0                   	// #0
  457498:	mov	w2, #0x8005                	// #32773
  45749c:	bl	45e1e0 <ASN1_generate_nconf@plt+0x3f870>
  4574a0:	cbnz	w0, 4572dc <ASN1_generate_nconf@plt+0x3896c>
  4574a4:	mov	w26, #0x1                   	// #1
  4574a8:	mov	x19, #0x0                   	// #0
  4574ac:	ldp	x23, x24, [sp, #48]
  4574b0:	ldp	x27, x28, [sp, #80]
  4574b4:	b	4573ac <ASN1_generate_nconf@plt+0x38a3c>
  4574b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4574bc:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  4574c0:	cbnz	w0, 4572dc <ASN1_generate_nconf@plt+0x3896c>
  4574c4:	b	4574a4 <ASN1_generate_nconf@plt+0x38b34>
  4574c8:	adrp	x24, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4574cc:	mov	x0, x23
  4574d0:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  4574d4:	adrp	x25, 481000 <ASN1_generate_nconf@plt+0x62690>
  4574d8:	ldr	x0, [x24, #152]
  4574dc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  4574e0:	add	x25, x25, #0xd58
  4574e4:	add	x1, x1, #0xd40
  4574e8:	mov	w19, #0x0                   	// #0
  4574ec:	bl	419740 <BIO_printf@plt>
  4574f0:	b	457524 <ASN1_generate_nconf@plt+0x38bb4>
  4574f4:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  4574f8:	mov	x23, x0
  4574fc:	ldr	x26, [x24, #152]
  457500:	bl	41be60 <X509_PURPOSE_get0_sname@plt>
  457504:	mov	x21, x0
  457508:	mov	x0, x23
  45750c:	bl	41bb40 <X509_PURPOSE_get0_name@plt>
  457510:	mov	x3, x0
  457514:	mov	x2, x21
  457518:	mov	x1, x25
  45751c:	mov	x0, x26
  457520:	bl	419740 <BIO_printf@plt>
  457524:	bl	41ca90 <X509_PURPOSE_get_count@plt>
  457528:	mov	w1, w0
  45752c:	cmp	w1, w19
  457530:	mov	w0, w19
  457534:	add	w19, w19, #0x1
  457538:	b.gt	4574f4 <ASN1_generate_nconf@plt+0x38b84>
  45753c:	ldr	x0, [x24, #152]
  457540:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  457544:	adrp	x23, 481000 <ASN1_generate_nconf@plt+0x62690>
  457548:	add	x1, x1, #0xd68
  45754c:	add	x23, x23, #0xd88
  457550:	mov	w19, #0x0                   	// #0
  457554:	bl	419740 <BIO_printf@plt>
  457558:	b	457578 <ASN1_generate_nconf@plt+0x38c08>
  45755c:	bl	41b7a0 <X509_VERIFY_PARAM_get0@plt>
  457560:	ldr	x21, [x24, #152]
  457564:	bl	41a360 <X509_VERIFY_PARAM_get0_name@plt>
  457568:	mov	x1, x23
  45756c:	mov	x2, x0
  457570:	mov	x0, x21
  457574:	bl	419740 <BIO_printf@plt>
  457578:	bl	419c00 <X509_VERIFY_PARAM_get_count@plt>
  45757c:	mov	w1, w0
  457580:	cmp	w1, w19
  457584:	mov	w0, w19
  457588:	add	w19, w19, #0x1
  45758c:	b.gt	45755c <ASN1_generate_nconf@plt+0x38bec>
  457590:	mov	w26, #0x0                   	// #0
  457594:	mov	x19, #0x0                   	// #0
  457598:	ldp	x23, x24, [sp, #48]
  45759c:	ldp	x27, x28, [sp, #80]
  4575a0:	b	4573ac <ASN1_generate_nconf@plt+0x38a3c>
  4575a4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4575a8:	str	x0, [sp, #96]
  4575ac:	b	4572dc <ASN1_generate_nconf@plt+0x3896c>
  4575b0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4575b4:	ldr	x4, [sp, #112]
  4575b8:	add	x1, sp, #0x88
  4575bc:	mov	x3, #0x0                   	// #0
  4575c0:	mov	w2, #0x8005                	// #32773
  4575c4:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  4575c8:	cbnz	w0, 4572dc <ASN1_generate_nconf@plt+0x3896c>
  4575cc:	b	4574a4 <ASN1_generate_nconf@plt+0x38b34>
  4575d0:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  4575d4:	mov	w23, w0
  4575d8:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  4575dc:	str	x0, [sp, #112]
  4575e0:	ldr	x1, [sp, #144]
  4575e4:	cbz	x1, 4575f4 <ASN1_generate_nconf@plt+0x38c84>
  4575e8:	ldp	x0, x1, [sp, #96]
  4575ec:	orr	x0, x0, x1
  4575f0:	cbnz	x0, 457788 <ASN1_generate_nconf@plt+0x38e18>
  4575f4:	ldp	x1, x0, [sp, #96]
  4575f8:	mov	w2, w19
  4575fc:	mov	w3, w24
  457600:	bl	45b578 <ASN1_generate_nconf@plt+0x3cc08>
  457604:	mov	x19, x0
  457608:	cbz	x0, 457778 <ASN1_generate_nconf@plt+0x38e08>
  45760c:	adrp	x1, 456000 <ASN1_generate_nconf@plt+0x37690>
  457610:	add	x1, x1, #0xde8
  457614:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  457618:	cbnz	w28, 4576f8 <ASN1_generate_nconf@plt+0x38d88>
  45761c:	bl	41a2a0 <ERR_clear_error@plt>
  457620:	cbnz	w21, 4576ec <ASN1_generate_nconf@plt+0x38d7c>
  457624:	cmp	w23, #0x0
  457628:	ldp	x2, x3, [sp, #136]
  45762c:	ldr	x4, [sp, #152]
  457630:	b.le	457708 <ASN1_generate_nconf@plt+0x38d98>
  457634:	ldr	x21, [sp, #112]
  457638:	sub	w23, w23, #0x1
  45763c:	mov	w24, #0x0                   	// #0
  457640:	mov	w25, #0xffffffff            	// #-1
  457644:	add	x23, x21, w23, uxtw #3
  457648:	b	457658 <ASN1_generate_nconf@plt+0x38ce8>
  45764c:	ldp	x2, x3, [sp, #136]
  457650:	add	x21, x21, #0x8
  457654:	ldr	x4, [sp, #152]
  457658:	mov	w5, w27
  45765c:	ldr	x1, [x21]
  457660:	mov	x0, x19
  457664:	bl	456f90 <ASN1_generate_nconf@plt+0x38620>
  457668:	cmp	w0, #0x1
  45766c:	csel	w24, w24, w25, eq  // eq = none
  457670:	cmp	x23, x21
  457674:	b.ne	45764c <ASN1_generate_nconf@plt+0x38cdc>  // b.any
  457678:	mov	x0, x20
  45767c:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  457680:	mov	x0, x19
  457684:	bl	41dbd0 <X509_STORE_free@plt>
  457688:	ldr	x0, [sp, #136]
  45768c:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  457690:	add	x19, x19, #0x260
  457694:	mov	x1, x19
  457698:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45769c:	ldr	x0, [sp, #144]
  4576a0:	mov	x1, x19
  4576a4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4576a8:	ldr	x0, [sp, #152]
  4576ac:	adrp	x1, 41d000 <BIO_test_flags@plt>
  4576b0:	add	x1, x1, #0x10
  4576b4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4576b8:	mov	x0, x22
  4576bc:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  4576c0:	cmn	w24, #0x1
  4576c4:	mov	w6, #0x2                   	// #2
  4576c8:	csel	w26, wzr, w6, ne  // ne = any
  4576cc:	mov	w0, w26
  4576d0:	ldp	x19, x20, [sp, #16]
  4576d4:	ldp	x21, x22, [sp, #32]
  4576d8:	ldp	x23, x24, [sp, #48]
  4576dc:	ldp	x25, x26, [sp, #64]
  4576e0:	ldp	x27, x28, [sp, #80]
  4576e4:	ldp	x29, x30, [sp], #160
  4576e8:	ret
  4576ec:	mov	x0, x19
  4576f0:	bl	45cc98 <ASN1_generate_nconf@plt+0x3e328>
  4576f4:	b	457624 <ASN1_generate_nconf@plt+0x38cb4>
  4576f8:	mov	x1, x20
  4576fc:	mov	x0, x19
  457700:	bl	41df70 <X509_STORE_set1_param@plt>
  457704:	b	45761c <ASN1_generate_nconf@plt+0x38cac>
  457708:	mov	w5, w27
  45770c:	mov	x0, x19
  457710:	mov	x1, #0x0                   	// #0
  457714:	bl	456f90 <ASN1_generate_nconf@plt+0x38620>
  457718:	cmp	w0, #0x1
  45771c:	b.eq	45777c <ASN1_generate_nconf@plt+0x38e0c>  // b.none
  457720:	mov	x0, x20
  457724:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  457728:	mov	x0, x19
  45772c:	bl	41dbd0 <X509_STORE_free@plt>
  457730:	ldr	x0, [sp, #136]
  457734:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  457738:	add	x19, x19, #0x260
  45773c:	mov	w26, #0x2                   	// #2
  457740:	mov	x1, x19
  457744:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457748:	ldr	x0, [sp, #144]
  45774c:	mov	x1, x19
  457750:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457754:	ldr	x0, [sp, #152]
  457758:	adrp	x1, 41d000 <BIO_test_flags@plt>
  45775c:	add	x1, x1, #0x10
  457760:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457764:	mov	x0, x22
  457768:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  45776c:	ldp	x23, x24, [sp, #48]
  457770:	ldp	x27, x28, [sp, #80]
  457774:	b	4573f4 <ASN1_generate_nconf@plt+0x38a84>
  457778:	mov	w26, #0x1                   	// #1
  45777c:	ldp	x23, x24, [sp, #48]
  457780:	ldp	x27, x28, [sp, #80]
  457784:	b	4573ac <ASN1_generate_nconf@plt+0x38a3c>
  457788:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45778c:	mov	x2, x25
  457790:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  457794:	mov	w26, #0x1                   	// #1
  457798:	ldr	x0, [x0, #152]
  45779c:	add	x1, x1, #0xdd0
  4577a0:	mov	x19, #0x0                   	// #0
  4577a4:	bl	419740 <BIO_printf@plt>
  4577a8:	ldp	x23, x24, [sp, #48]
  4577ac:	ldp	x27, x28, [sp, #80]
  4577b0:	b	4573ac <ASN1_generate_nconf@plt+0x38a3c>
  4577b4:	nop
  4577b8:	stp	x29, x30, [sp, #-112]!
  4577bc:	mov	x29, sp
  4577c0:	stp	x23, x24, [sp, #48]
  4577c4:	adrp	x24, 482000 <ASN1_generate_nconf@plt+0x63690>
  4577c8:	add	x24, x24, #0x560
  4577cc:	mov	x2, x24
  4577d0:	mov	w23, #0x0                   	// #0
  4577d4:	stp	x19, x20, [sp, #16]
  4577d8:	mov	w19, #0x0                   	// #0
  4577dc:	mov	w20, #0x0                   	// #0
  4577e0:	stp	x21, x22, [sp, #32]
  4577e4:	mov	w21, #0x0                   	// #0
  4577e8:	mov	w22, #0x0                   	// #0
  4577ec:	stp	x25, x26, [sp, #64]
  4577f0:	mov	w26, #0x0                   	// #0
  4577f4:	mov	w25, #0x0                   	// #0
  4577f8:	stp	x27, x28, [sp, #80]
  4577fc:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  457800:	mov	w28, #0x0                   	// #0
  457804:	mov	w27, #0x0                   	// #0
  457808:	str	x0, [sp, #104]
  45780c:	nop
  457810:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  457814:	cbz	w0, 457848 <ASN1_generate_nconf@plt+0x38ed8>
  457818:	cmp	w0, #0x5
  45781c:	b.eq	4579e4 <ASN1_generate_nconf@plt+0x39074>  // b.none
  457820:	b.gt	4578d4 <ASN1_generate_nconf@plt+0x38f64>
  457824:	cmp	w0, #0x2
  457828:	b.eq	4579cc <ASN1_generate_nconf@plt+0x3905c>  // b.none
  45782c:	b.le	4578fc <ASN1_generate_nconf@plt+0x38f8c>
  457830:	cmp	w0, #0x3
  457834:	b.eq	457954 <ASN1_generate_nconf@plt+0x38fe4>  // b.none
  457838:	mov	w19, #0x1                   	// #1
  45783c:	mov	w27, w19
  457840:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  457844:	cbnz	w0, 457818 <ASN1_generate_nconf@plt+0x38ea8>
  457848:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  45784c:	cbnz	w0, 457ac8 <ASN1_generate_nconf@plt+0x39158>
  457850:	eor	w27, w27, #0x1
  457854:	orr	w23, w27, w23
  457858:	cbz	w23, 457890 <ASN1_generate_nconf@plt+0x38f20>
  45785c:	bl	41b0d0 <OpenSSL_version_num@plt>
  457860:	mov	x1, #0x104f                	// #4175
  457864:	movk	x1, #0x1010, lsl #16
  457868:	cmp	x0, x1
  45786c:	mov	w0, #0x0                   	// #0
  457870:	b.eq	457ae0 <ASN1_generate_nconf@plt+0x39170>  // b.none
  457874:	bl	41e2f0 <OpenSSL_version@plt>
  457878:	mov	x2, x0
  45787c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  457880:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457884:	add	x1, x1, #0x3f8
  457888:	add	x0, x0, #0x418
  45788c:	bl	41e1d0 <printf@plt>
  457890:	cbnz	w22, 457ab4 <ASN1_generate_nconf@plt+0x39144>
  457894:	cbnz	w26, 457aa0 <ASN1_generate_nconf@plt+0x39130>
  457898:	cbnz	w21, 457a2c <ASN1_generate_nconf@plt+0x390bc>
  45789c:	cbnz	w25, 457a18 <ASN1_generate_nconf@plt+0x390a8>
  4578a0:	cbnz	w20, 457a04 <ASN1_generate_nconf@plt+0x39094>
  4578a4:	cbnz	w19, 4579f0 <ASN1_generate_nconf@plt+0x39080>
  4578a8:	cbz	w28, 457918 <ASN1_generate_nconf@plt+0x38fa8>
  4578ac:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4578b0:	add	x0, x0, #0x440
  4578b4:	bl	41e1d0 <printf@plt>
  4578b8:	mov	w28, #0x0                   	// #0
  4578bc:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4578c0:	add	x0, x0, #0x450
  4578c4:	bl	41e1d0 <printf@plt>
  4578c8:	mov	w0, #0xa                   	// #10
  4578cc:	bl	41a5a0 <putchar@plt>
  4578d0:	b	457918 <ASN1_generate_nconf@plt+0x38fa8>
  4578d4:	cmp	w0, #0x8
  4578d8:	b.eq	4579d8 <ASN1_generate_nconf@plt+0x39068>  // b.none
  4578dc:	b.le	457938 <ASN1_generate_nconf@plt+0x38fc8>
  4578e0:	cmp	w0, #0x9
  4578e4:	b.eq	45796c <ASN1_generate_nconf@plt+0x38ffc>  // b.none
  4578e8:	cmp	w0, #0xa
  4578ec:	b.ne	457810 <ASN1_generate_nconf@plt+0x38ea0>  // b.any
  4578f0:	mov	w28, #0x1                   	// #1
  4578f4:	mov	w27, w28
  4578f8:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4578fc:	cmn	w0, #0x1
  457900:	b.eq	457990 <ASN1_generate_nconf@plt+0x39020>  // b.none
  457904:	cmp	w0, #0x1
  457908:	b.ne	457810 <ASN1_generate_nconf@plt+0x38ea0>  // b.any
  45790c:	mov	x0, x24
  457910:	mov	w28, #0x0                   	// #0
  457914:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  457918:	mov	w0, w28
  45791c:	ldp	x19, x20, [sp, #16]
  457920:	ldp	x21, x22, [sp, #32]
  457924:	ldp	x23, x24, [sp, #48]
  457928:	ldp	x25, x26, [sp, #64]
  45792c:	ldp	x27, x28, [sp, #80]
  457930:	ldp	x29, x30, [sp], #112
  457934:	ret
  457938:	cmp	w0, #0x6
  45793c:	b.eq	457960 <ASN1_generate_nconf@plt+0x38ff0>  // b.none
  457940:	cmp	w0, #0x7
  457944:	b.ne	457810 <ASN1_generate_nconf@plt+0x38ea0>  // b.any
  457948:	mov	w26, #0x1                   	// #1
  45794c:	mov	w27, w26
  457950:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  457954:	mov	w20, #0x1                   	// #1
  457958:	mov	w27, w20
  45795c:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  457960:	mov	w21, #0x1                   	// #1
  457964:	mov	w27, w21
  457968:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  45796c:	mov	w19, #0x1                   	// #1
  457970:	mov	w20, w19
  457974:	mov	w26, w19
  457978:	mov	w21, w19
  45797c:	mov	w22, w19
  457980:	mov	w23, w19
  457984:	mov	w25, w19
  457988:	mov	w28, w19
  45798c:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  457990:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  457994:	ldr	x0, [x19, #152]
  457998:	mov	w28, #0x1                   	// #1
  45799c:	ldr	x2, [sp, #104]
  4579a0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4579a4:	add	x1, x1, #0x238
  4579a8:	bl	419740 <BIO_printf@plt>
  4579ac:	mov	w0, w28
  4579b0:	ldp	x19, x20, [sp, #16]
  4579b4:	ldp	x21, x22, [sp, #32]
  4579b8:	ldp	x23, x24, [sp, #48]
  4579bc:	ldp	x25, x26, [sp, #64]
  4579c0:	ldp	x27, x28, [sp, #80]
  4579c4:	ldp	x29, x30, [sp], #112
  4579c8:	ret
  4579cc:	mov	w22, #0x1                   	// #1
  4579d0:	mov	w27, w22
  4579d4:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4579d8:	mov	w23, #0x1                   	// #1
  4579dc:	mov	w27, w23
  4579e0:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4579e4:	mov	w25, #0x1                   	// #1
  4579e8:	mov	w27, w25
  4579ec:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4579f0:	mov	w0, #0x5                   	// #5
  4579f4:	bl	41e2f0 <OpenSSL_version@plt>
  4579f8:	bl	41dea0 <puts@plt>
  4579fc:	cbz	w28, 457918 <ASN1_generate_nconf@plt+0x38fa8>
  457a00:	b	4578ac <ASN1_generate_nconf@plt+0x38f3c>
  457a04:	mov	w0, #0x4                   	// #4
  457a08:	bl	41e2f0 <OpenSSL_version@plt>
  457a0c:	bl	41dea0 <puts@plt>
  457a10:	cbz	w19, 4578a8 <ASN1_generate_nconf@plt+0x38f38>
  457a14:	b	4579f0 <ASN1_generate_nconf@plt+0x39080>
  457a18:	mov	w0, #0x1                   	// #1
  457a1c:	bl	41e2f0 <OpenSSL_version@plt>
  457a20:	bl	41dea0 <puts@plt>
  457a24:	cbz	w20, 4578a4 <ASN1_generate_nconf@plt+0x38f34>
  457a28:	b	457a04 <ASN1_generate_nconf@plt+0x39094>
  457a2c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457a30:	add	x0, x0, #0x430
  457a34:	bl	41e1d0 <printf@plt>
  457a38:	adrp	x21, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  457a3c:	bl	41b4b0 <BN_options@plt>
  457a40:	mov	x1, x0
  457a44:	add	x21, x21, #0x6a0
  457a48:	mov	x0, x21
  457a4c:	bl	41e1d0 <printf@plt>
  457a50:	bl	41df20 <RC4_options@plt>
  457a54:	mov	x1, x0
  457a58:	mov	x0, x21
  457a5c:	bl	41e1d0 <printf@plt>
  457a60:	bl	41d540 <DES_options@plt>
  457a64:	mov	x1, x0
  457a68:	mov	x0, x21
  457a6c:	bl	41e1d0 <printf@plt>
  457a70:	bl	41da60 <IDEA_options@plt>
  457a74:	mov	x1, x0
  457a78:	mov	x0, x21
  457a7c:	bl	41e1d0 <printf@plt>
  457a80:	bl	41e2e0 <BF_options@plt>
  457a84:	mov	x1, x0
  457a88:	mov	x0, x21
  457a8c:	bl	41e1d0 <printf@plt>
  457a90:	mov	w0, #0xa                   	// #10
  457a94:	bl	41a5a0 <putchar@plt>
  457a98:	cbz	w25, 4578a0 <ASN1_generate_nconf@plt+0x38f30>
  457a9c:	b	457a18 <ASN1_generate_nconf@plt+0x390a8>
  457aa0:	mov	w0, #0x3                   	// #3
  457aa4:	bl	41e2f0 <OpenSSL_version@plt>
  457aa8:	bl	41dea0 <puts@plt>
  457aac:	cbz	w21, 45789c <ASN1_generate_nconf@plt+0x38f2c>
  457ab0:	b	457a2c <ASN1_generate_nconf@plt+0x390bc>
  457ab4:	mov	w0, #0x2                   	// #2
  457ab8:	bl	41e2f0 <OpenSSL_version@plt>
  457abc:	bl	41dea0 <puts@plt>
  457ac0:	cbz	w26, 457898 <ASN1_generate_nconf@plt+0x38f28>
  457ac4:	b	457aa0 <ASN1_generate_nconf@plt+0x39130>
  457ac8:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  457acc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  457ad0:	add	x1, x1, #0x3d8
  457ad4:	ldr	x0, [x19, #152]
  457ad8:	bl	419740 <BIO_printf@plt>
  457adc:	b	457994 <ASN1_generate_nconf@plt+0x39024>
  457ae0:	bl	41e2f0 <OpenSSL_version@plt>
  457ae4:	bl	41dea0 <puts@plt>
  457ae8:	cbz	w22, 457894 <ASN1_generate_nconf@plt+0x38f24>
  457aec:	b	457ab4 <ASN1_generate_nconf@plt+0x39144>
  457af0:	stp	x29, x30, [sp, #-48]!
  457af4:	mov	x29, sp
  457af8:	stp	x19, x20, [sp, #16]
  457afc:	mov	x20, x1
  457b00:	stp	x21, x22, [sp, #32]
  457b04:	mov	w21, w0
  457b08:	mov	x0, x1
  457b0c:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  457b10:	cmp	w0, #0x12
  457b14:	b.eq	457bb8 <ASN1_generate_nconf@plt+0x39248>  // b.none
  457b18:	cbnz	w21, 457b90 <ASN1_generate_nconf@plt+0x39220>
  457b1c:	adrp	x21, 4a8000 <stdin@@GLIBC_2.17+0x28>
  457b20:	mov	w19, w0
  457b24:	mov	x0, x20
  457b28:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  457b2c:	ldr	x22, [x21, #152]
  457b30:	bl	41d620 <X509_get_subject_name@plt>
  457b34:	mov	x2, x0
  457b38:	mov	x3, #0x0                   	// #0
  457b3c:	mov	x1, #0x0                   	// #0
  457b40:	mov	x0, x22
  457b44:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  457b48:	ldr	x21, [x21, #152]
  457b4c:	mov	x0, x20
  457b50:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  457b54:	mov	w20, w0
  457b58:	sxtw	x0, w19
  457b5c:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  457b60:	mov	w3, w20
  457b64:	mov	x4, x0
  457b68:	mov	w2, w19
  457b6c:	mov	x0, x21
  457b70:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  457b74:	add	x1, x1, #0x6a8
  457b78:	bl	419740 <BIO_printf@plt>
  457b7c:	mov	w0, #0x1                   	// #1
  457b80:	ldp	x19, x20, [sp, #16]
  457b84:	ldp	x21, x22, [sp, #32]
  457b88:	ldp	x29, x30, [sp], #48
  457b8c:	ret
  457b90:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  457b94:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  457b98:	add	x1, x1, #0x668
  457b9c:	ldr	x0, [x0, #152]
  457ba0:	bl	419740 <BIO_printf@plt>
  457ba4:	mov	w0, #0x0                   	// #0
  457ba8:	ldp	x19, x20, [sp, #16]
  457bac:	ldp	x21, x22, [sp, #32]
  457bb0:	ldp	x29, x30, [sp], #48
  457bb4:	ret
  457bb8:	mov	w0, #0x1                   	// #1
  457bbc:	ldp	x19, x20, [sp, #16]
  457bc0:	ldp	x21, x22, [sp, #32]
  457bc4:	ldp	x29, x30, [sp], #48
  457bc8:	ret
  457bcc:	nop
  457bd0:	sub	sp, sp, #0x240
  457bd4:	mov	w2, #0x8005                	// #32773
  457bd8:	add	x4, sp, #0x1d8
  457bdc:	stp	x29, x30, [sp]
  457be0:	mov	x29, sp
  457be4:	stp	x19, x20, [sp, #16]
  457be8:	mov	w19, w0
  457bec:	mov	x20, x1
  457bf0:	stp	x21, x22, [sp, #32]
  457bf4:	stp	x23, x24, [sp, #48]
  457bf8:	stp	x25, x26, [sp, #64]
  457bfc:	stp	x27, x28, [sp, #80]
  457c00:	stp	w2, w2, [x4, #-8]
  457c04:	stp	w2, w2, [x4]
  457c08:	str	w2, [sp, #480]
  457c0c:	stp	xzr, xzr, [sp, #488]
  457c10:	str	xzr, [sp, #504]
  457c14:	bl	41add0 <X509_STORE_new@plt>
  457c18:	str	x0, [sp, #176]
  457c1c:	cbz	x0, 457f50 <ASN1_generate_nconf@plt+0x395e0>
  457c20:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38690>
  457c24:	adrp	x21, 483000 <ASN1_generate_nconf@plt+0x64690>
  457c28:	add	x1, x1, #0xaf0
  457c2c:	add	x21, x21, #0x4e8
  457c30:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  457c34:	mov	w22, #0x0                   	// #0
  457c38:	mov	x1, x20
  457c3c:	mov	w0, w19
  457c40:	mov	x2, x21
  457c44:	bl	45f0c8 <ASN1_generate_nconf@plt+0x40758>
  457c48:	add	x1, sp, #0x108
  457c4c:	add	x2, sp, #0x14c
  457c50:	add	x3, sp, #0x178
  457c54:	adrp	x20, 483000 <ASN1_generate_nconf@plt+0x64690>
  457c58:	add	x20, x20, #0x468
  457c5c:	str	xzr, [sp, #144]
  457c60:	stp	wzr, wzr, [x1, #-8]
  457c64:	mov	x27, x0
  457c68:	stp	wzr, wzr, [x2, #-8]
  457c6c:	mov	w0, #0x1e                  	// #30
  457c70:	stp	wzr, wzr, [x3, #-8]
  457c74:	mov	w28, #0x0                   	// #0
  457c78:	stp	wzr, wzr, [x1]
  457c7c:	mov	w19, #0x0                   	// #0
  457c80:	stp	wzr, wzr, [x2]
  457c84:	mov	x23, #0x0                   	// #0
  457c88:	stp	wzr, wzr, [x3]
  457c8c:	mov	x24, #0x0                   	// #0
  457c90:	str	wzr, [sp, #184]
  457c94:	mov	x25, #0x0                   	// #0
  457c98:	stp	wzr, wzr, [sp, #192]
  457c9c:	stp	wzr, wzr, [sp, #200]
  457ca0:	stp	wzr, wzr, [sp, #208]
  457ca4:	stp	wzr, wzr, [sp, #216]
  457ca8:	stp	wzr, wzr, [sp, #240]
  457cac:	str	wzr, [sp, #272]
  457cb0:	str	wzr, [sp, #276]
  457cb4:	str	wzr, [sp, #300]
  457cb8:	str	wzr, [sp, #312]
  457cbc:	str	wzr, [sp, #384]
  457cc0:	str	wzr, [sp, #392]
  457cc4:	str	wzr, [sp, #400]
  457cc8:	str	xzr, [sp, #408]
  457ccc:	str	wzr, [sp, #320]
  457cd0:	stp	xzr, xzr, [sp, #96]
  457cd4:	stp	xzr, xzr, [sp, #112]
  457cd8:	stp	xzr, xzr, [sp, #128]
  457cdc:	str	xzr, [sp, #160]
  457ce0:	str	w0, [sp, #188]
  457ce4:	stp	xzr, xzr, [sp, #224]
  457ce8:	str	xzr, [sp, #248]
  457cec:	stp	xzr, xzr, [sp, #280]
  457cf0:	str	wzr, [sp, #296]
  457cf4:	str	xzr, [sp, #304]
  457cf8:	str	wzr, [sp, #316]
  457cfc:	stp	xzr, xzr, [sp, #344]
  457d00:	str	xzr, [sp, #360]
  457d04:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  457d08:	mov	w1, w0
  457d0c:	cbz	w0, 457d4c <ASN1_generate_nconf@plt+0x393dc>
  457d10:	cmp	w1, #0x3e
  457d14:	b.gt	457f00 <ASN1_generate_nconf@plt+0x39590>
  457d18:	cmn	w1, #0x1
  457d1c:	b.lt	457d04 <ASN1_generate_nconf@plt+0x39394>  // b.tstop
  457d20:	add	w1, w1, #0x1
  457d24:	cmp	w1, #0x3f
  457d28:	b.hi	457d04 <ASN1_generate_nconf@plt+0x39394>  // b.pmore
  457d2c:	ldrh	w0, [x20, w1, uxtw #1]
  457d30:	adr	x1, 457d3c <ASN1_generate_nconf@plt+0x393cc>
  457d34:	add	x0, x1, w0, sxth #2
  457d38:	br	x0
  457d3c:	bl	45f940 <ASN1_generate_nconf@plt+0x40fd0>
  457d40:	mov	w22, #0x1                   	// #1
  457d44:	mov	w1, w0
  457d48:	cbnz	w0, 457d10 <ASN1_generate_nconf@plt+0x393a0>
  457d4c:	bl	4600f0 <ASN1_generate_nconf@plt+0x41780>
  457d50:	mov	w20, w0
  457d54:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  457d58:	cbnz	w20, 45839c <ASN1_generate_nconf@plt+0x39a2c>
  457d5c:	mov	x0, x23
  457d60:	add	x2, sp, #0x1f0
  457d64:	mov	x3, #0x0                   	// #0
  457d68:	mov	x1, #0x0                   	// #0
  457d6c:	bl	45d118 <ASN1_generate_nconf@plt+0x3e7a8>
  457d70:	cbz	w0, 458908 <ASN1_generate_nconf@plt+0x39f98>
  457d74:	ldr	x0, [sp, #176]
  457d78:	bl	41dda0 <X509_STORE_set_default_paths@plt>
  457d7c:	cbz	w0, 458a08 <ASN1_generate_nconf@plt+0x3a098>
  457d80:	ldr	x0, [sp, #96]
  457d84:	cbz	x0, 4583bc <ASN1_generate_nconf@plt+0x39a4c>
  457d88:	ldr	w1, [sp, #480]
  457d8c:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  457d90:	ldr	x4, [sp, #144]
  457d94:	add	x5, x5, #0x750
  457d98:	mov	x3, #0x0                   	// #0
  457d9c:	mov	w2, #0x0                   	// #0
  457da0:	bl	45dc20 <ASN1_generate_nconf@plt+0x3f2b0>
  457da4:	str	x0, [sp, #96]
  457da8:	cbnz	x0, 4583bc <ASN1_generate_nconf@plt+0x39a4c>
  457dac:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457db0:	mov	x21, #0x0                   	// #0
  457db4:	add	x27, x0, #0x900
  457db8:	mov	x20, #0x0                   	// #0
  457dbc:	mov	x24, #0x0                   	// #0
  457dc0:	mov	x23, #0x0                   	// #0
  457dc4:	mov	x26, #0x0                   	// #0
  457dc8:	mov	w19, #0x1                   	// #1
  457dcc:	str	xzr, [sp, #136]
  457dd0:	stp	xzr, xzr, [sp, #152]
  457dd4:	str	xzr, [sp, #168]
  457dd8:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  457ddc:	mov	w19, #0x1                   	// #1
  457de0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  457de4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  457de8:	str	x0, [sp, #128]
  457dec:	cbnz	x0, 458040 <ASN1_generate_nconf@plt+0x396d0>
  457df0:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  457df4:	ldr	x0, [x25, #152]
  457df8:	mov	x2, x27
  457dfc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  457e00:	add	x1, x1, #0x238
  457e04:	str	xzr, [sp, #160]
  457e08:	mov	w19, #0x1                   	// #1
  457e0c:	bl	419740 <BIO_printf@plt>
  457e10:	str	xzr, [sp, #152]
  457e14:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457e18:	add	x27, x0, #0x900
  457e1c:	str	xzr, [sp, #168]
  457e20:	mov	x21, #0x0                   	// #0
  457e24:	mov	x20, #0x0                   	// #0
  457e28:	mov	x24, #0x0                   	// #0
  457e2c:	mov	x23, #0x0                   	// #0
  457e30:	mov	x26, #0x0                   	// #0
  457e34:	str	xzr, [sp, #96]
  457e38:	str	xzr, [sp, #136]
  457e3c:	mov	x0, x24
  457e40:	bl	419f60 <NCONF_free@plt>
  457e44:	mov	x0, x23
  457e48:	bl	41ce30 <BIO_free_all@plt>
  457e4c:	ldr	x0, [sp, #176]
  457e50:	bl	41dbd0 <X509_STORE_free@plt>
  457e54:	ldr	x0, [sp, #168]
  457e58:	bl	41b8f0 <X509_REQ_free@plt>
  457e5c:	mov	x0, x21
  457e60:	bl	41e260 <X509_free@plt>
  457e64:	ldr	x0, [sp, #152]
  457e68:	bl	41e260 <X509_free@plt>
  457e6c:	ldr	x0, [sp, #136]
  457e70:	bl	41d9c0 <EVP_PKEY_free@plt>
  457e74:	mov	x0, x20
  457e78:	bl	41d9c0 <EVP_PKEY_free@plt>
  457e7c:	ldr	x0, [sp, #96]
  457e80:	adrp	x20, 41d000 <BIO_test_flags@plt>
  457e84:	add	x20, x20, #0x500
  457e88:	bl	41d9c0 <EVP_PKEY_free@plt>
  457e8c:	ldr	x0, [sp, #128]
  457e90:	bl	41ddd0 <OPENSSL_sk_free@plt>
  457e94:	ldr	x0, [sp, #160]
  457e98:	bl	41b8f0 <X509_REQ_free@plt>
  457e9c:	ldr	x0, [sp, #104]
  457ea0:	bl	41b800 <ASN1_INTEGER_free@plt>
  457ea4:	ldr	x0, [sp, #112]
  457ea8:	mov	x1, x20
  457eac:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457eb0:	ldr	x0, [sp, #120]
  457eb4:	mov	x1, x20
  457eb8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  457ebc:	mov	x0, x26
  457ec0:	bl	41d500 <ASN1_OBJECT_free@plt>
  457ec4:	ldr	x0, [sp, #144]
  457ec8:	bl	45b8a0 <ASN1_generate_nconf@plt+0x3cf30>
  457ecc:	ldr	x0, [sp, #496]
  457ed0:	mov	x1, x27
  457ed4:	mov	w2, #0x38b                 	// #907
  457ed8:	bl	41b1e0 <CRYPTO_free@plt>
  457edc:	mov	w0, w19
  457ee0:	ldp	x29, x30, [sp]
  457ee4:	ldp	x19, x20, [sp, #16]
  457ee8:	ldp	x21, x22, [sp, #32]
  457eec:	ldp	x23, x24, [sp, #48]
  457ef0:	ldp	x25, x26, [sp, #64]
  457ef4:	ldp	x27, x28, [sp, #80]
  457ef8:	add	sp, sp, #0x240
  457efc:	ret
  457f00:	cmp	w1, #0x5de
  457f04:	b.gt	457f30 <ASN1_generate_nconf@plt+0x395c0>
  457f08:	cmp	w1, #0x5dc
  457f0c:	b.le	457d04 <ASN1_generate_nconf@plt+0x39394>
  457f10:	bl	459db0 <ASN1_generate_nconf@plt+0x3b440>
  457f14:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  457f18:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457f1c:	mov	w19, #0x1                   	// #1
  457f20:	add	x27, x0, #0x900
  457f24:	str	xzr, [sp, #152]
  457f28:	stp	xzr, xzr, [sp, #160]
  457f2c:	b	457e20 <ASN1_generate_nconf@plt+0x394b0>
  457f30:	cmp	w1, #0x5e0
  457f34:	b.ne	457d04 <ASN1_generate_nconf@plt+0x39394>  // b.any
  457f38:	add	w0, w28, #0x1
  457f3c:	str	w0, [sp, #368]
  457f40:	mov	w28, w0
  457f44:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457f48:	str	x0, [sp, #280]
  457f4c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  457f50:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457f54:	mov	x21, #0x0                   	// #0
  457f58:	add	x27, x0, #0x900
  457f5c:	mov	x20, #0x0                   	// #0
  457f60:	mov	x24, #0x0                   	// #0
  457f64:	mov	x23, #0x0                   	// #0
  457f68:	mov	x26, #0x0                   	// #0
  457f6c:	mov	w19, #0x1                   	// #1
  457f70:	stp	xzr, xzr, [sp, #96]
  457f74:	stp	xzr, xzr, [sp, #112]
  457f78:	stp	xzr, xzr, [sp, #128]
  457f7c:	stp	xzr, xzr, [sp, #144]
  457f80:	stp	xzr, xzr, [sp, #160]
  457f84:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  457f88:	ldr	w0, [sp, #188]
  457f8c:	cmp	w0, #0x1e
  457f90:	b.ne	457df0 <ASN1_generate_nconf@plt+0x39480>  // b.any
  457f94:	mov	w0, #0x1                   	// #1
  457f98:	str	w0, [sp, #192]
  457f9c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  457fa0:	mov	x0, x21
  457fa4:	bl	460120 <ASN1_generate_nconf@plt+0x417b0>
  457fa8:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  457fac:	mov	w19, #0x0                   	// #0
  457fb0:	add	x27, x0, #0x900
  457fb4:	str	xzr, [sp, #152]
  457fb8:	stp	xzr, xzr, [sp, #160]
  457fbc:	b	457e20 <ASN1_generate_nconf@plt+0x394b0>
  457fc0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457fc4:	add	x2, sp, #0x1d8
  457fc8:	mov	x1, #0x7be                 	// #1982
  457fcc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  457fd0:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  457fd4:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  457fd8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457fdc:	add	x2, sp, #0x1dc
  457fe0:	mov	x1, #0x7be                 	// #1982
  457fe4:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  457fe8:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  457fec:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  457ff0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  457ff4:	add	x2, sp, #0x1e0
  457ff8:	mov	x1, #0x2                   	// #2
  457ffc:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  458000:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  458004:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458008:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45800c:	add	x2, sp, #0x1d0
  458010:	mov	x1, #0x2                   	// #2
  458014:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  458018:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  45801c:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458020:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458024:	add	x2, sp, #0x1d4
  458028:	mov	x1, #0x7be                 	// #1982
  45802c:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  458030:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  458034:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458038:	ldr	x0, [sp, #128]
  45803c:	cbz	x0, 457de4 <ASN1_generate_nconf@plt+0x39474>
  458040:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458044:	mov	x1, x0
  458048:	ldr	x0, [sp, #128]
  45804c:	bl	41cf70 <OPENSSL_sk_push@plt>
  458050:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  458054:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458058:	ldr	w0, [sp, #192]
  45805c:	cbnz	w0, 457df0 <ASN1_generate_nconf@plt+0x39480>
  458060:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458064:	mov	w2, #0xa                   	// #10
  458068:	mov	x1, #0x0                   	// #0
  45806c:	bl	41d2c0 <strtol@plt>
  458070:	str	w0, [sp, #188]
  458074:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458078:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45807c:	mov	x23, x0
  458080:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458084:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458088:	mov	x24, x0
  45808c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458090:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458094:	str	x0, [sp, #224]
  458098:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45809c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580a0:	str	x0, [sp, #136]
  4580a4:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580ac:	str	x0, [sp, #160]
  4580b0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580b4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580b8:	add	w28, w28, #0x1
  4580bc:	str	x0, [sp, #288]
  4580c0:	str	w28, [sp, #312]
  4580c4:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580c8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580cc:	add	w28, w28, #0x1
  4580d0:	str	w28, [sp, #220]
  4580d4:	str	x0, [sp, #248]
  4580d8:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580dc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580e0:	str	x0, [sp, #232]
  4580e4:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580e8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4580ec:	str	x0, [sp, #304]
  4580f0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4580f4:	ldr	x0, [sp, #104]
  4580f8:	cbnz	x0, 458fd0 <ASN1_generate_nconf@plt+0x3a660>
  4580fc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458100:	mov	x1, x0
  458104:	mov	x0, #0x0                   	// #0
  458108:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  45810c:	str	x0, [sp, #104]
  458110:	cbnz	x0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  458114:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458118:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45811c:	str	x0, [sp, #96]
  458120:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458124:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458128:	mov	w1, #0x0                   	// #0
  45812c:	bl	41c4a0 <OBJ_txt2obj@plt>
  458130:	mov	x26, x0
  458134:	cbz	x0, 459028 <ASN1_generate_nconf@plt+0x3a6b8>
  458138:	ldr	x0, [sp, #112]
  45813c:	cbz	x0, 458950 <ASN1_generate_nconf@plt+0x39fe0>
  458140:	ldr	x0, [sp, #112]
  458144:	mov	x1, x26
  458148:	bl	41cf70 <OPENSSL_sk_push@plt>
  45814c:	mov	w0, #0x1                   	// #1
  458150:	str	w0, [sp, #184]
  458154:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458158:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45815c:	mov	w1, #0x0                   	// #0
  458160:	bl	41c4a0 <OBJ_txt2obj@plt>
  458164:	mov	x26, x0
  458168:	cbz	x0, 459000 <ASN1_generate_nconf@plt+0x3a690>
  45816c:	ldr	x0, [sp, #120]
  458170:	cbz	x0, 45898c <ASN1_generate_nconf@plt+0x3a01c>
  458174:	ldr	x0, [sp, #120]
  458178:	mov	x1, x26
  45817c:	bl	41cf70 <OPENSSL_sk_push@plt>
  458180:	mov	w0, #0x1                   	// #1
  458184:	str	w0, [sp, #184]
  458188:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45818c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  458190:	mov	x25, x0
  458194:	mov	w0, #0x1                   	// #1
  458198:	str	w0, [sp, #184]
  45819c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4581a0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4581a4:	mov	x1, x0
  4581a8:	add	x0, sp, #0x1f8
  4581ac:	bl	45aea8 <ASN1_generate_nconf@plt+0x3c538>
  4581b0:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  4581b4:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  4581b8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4581bc:	bl	45af28 <ASN1_generate_nconf@plt+0x3c5b8>
  4581c0:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  4581c4:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  4581c8:	add	w28, w28, #0x1
  4581cc:	str	w28, [sp, #324]
  4581d0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4581d4:	add	w28, w28, #0x1
  4581d8:	str	w28, [sp, #212]
  4581dc:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4581e0:	add	w28, w28, #0x1
  4581e4:	str	w28, [sp, #240]
  4581e8:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4581ec:	add	w28, w28, #0x1
  4581f0:	str	w28, [sp, #208]
  4581f4:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4581f8:	add	w28, w28, #0x1
  4581fc:	str	w28, [sp, #216]
  458200:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458204:	add	w28, w28, #0x1
  458208:	str	w28, [sp, #296]
  45820c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458210:	add	w28, w28, #0x1
  458214:	str	w28, [sp, #320]
  458218:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45821c:	add	w28, w28, #0x1
  458220:	str	w28, [sp, #316]
  458224:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458228:	add	w28, w28, #0x1
  45822c:	str	w28, [sp, #276]
  458230:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458234:	add	w28, w28, #0x1
  458238:	str	w28, [sp, #260]
  45823c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458240:	add	w28, w28, #0x1
  458244:	str	w28, [sp, #268]
  458248:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45824c:	add	w28, w28, #0x1
  458250:	str	w28, [sp, #204]
  458254:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458258:	add	w28, w28, #0x1
  45825c:	str	w28, [sp, #336]
  458260:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458264:	add	w28, w28, #0x1
  458268:	str	w28, [sp, #372]
  45826c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458270:	add	w0, w28, #0x1
  458274:	add	w28, w28, #0x2
  458278:	stp	w28, w0, [sp, #196]
  45827c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458280:	add	w28, w28, #0x1
  458284:	str	w28, [sp, #300]
  458288:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45828c:	add	w28, w28, #0x1
  458290:	str	w28, [sp, #200]
  458294:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458298:	add	w28, w28, #0x1
  45829c:	str	w28, [sp, #196]
  4582a0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582a4:	str	xzr, [sp, #512]
  4582a8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4582ac:	add	x1, sp, #0x200
  4582b0:	bl	45f730 <ASN1_generate_nconf@plt+0x40dc0>
  4582b4:	cbz	w0, 457df0 <ASN1_generate_nconf@plt+0x39480>
  4582b8:	mov	w0, #0x1                   	// #1
  4582bc:	str	w0, [sp, #328]
  4582c0:	ldr	x0, [sp, #512]
  4582c4:	str	x0, [sp, #408]
  4582c8:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582cc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4582d0:	str	x0, [sp, #344]
  4582d4:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582d8:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4582dc:	str	x0, [sp, #352]
  4582e0:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582e4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  4582e8:	str	x0, [sp, #360]
  4582ec:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582f0:	add	w28, w28, #0x1
  4582f4:	str	w28, [sp, #264]
  4582f8:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  4582fc:	mov	w0, #0x1                   	// #1
  458300:	str	w0, [sp, #184]
  458304:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458308:	add	w28, w28, #0x1
  45830c:	str	w28, [sp, #384]
  458310:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458314:	add	w28, w28, #0x1
  458318:	str	w28, [sp, #392]
  45831c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458320:	add	w28, w28, #0x1
  458324:	str	w28, [sp, #244]
  458328:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45832c:	add	w28, w28, #0x1
  458330:	str	w28, [sp, #380]
  458334:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458338:	mov	w0, #0x1                   	// #1
  45833c:	str	w0, [sp, #332]
  458340:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458344:	add	w28, w28, #0x1
  458348:	str	w28, [sp, #376]
  45834c:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458350:	add	w28, w28, #0x1
  458354:	str	w28, [sp, #256]
  458358:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45835c:	add	w28, w28, #0x1
  458360:	str	w28, [sp, #272]
  458364:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458368:	mov	w0, #0x1                   	// #1
  45836c:	str	w0, [sp, #400]
  458370:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  458374:	bl	4600c8 <ASN1_generate_nconf@plt+0x41758>
  458378:	add	x1, sp, #0x1e8
  45837c:	bl	45f4e8 <ASN1_generate_nconf@plt+0x40b78>
  458380:	cbnz	w0, 457d04 <ASN1_generate_nconf@plt+0x39394>
  458384:	b	457df0 <ASN1_generate_nconf@plt+0x39480>
  458388:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45838c:	mov	w1, #0x0                   	// #0
  458390:	bl	45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  458394:	str	x0, [sp, #144]
  458398:	b	457d04 <ASN1_generate_nconf@plt+0x39394>
  45839c:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4583a0:	mov	x2, x27
  4583a4:	ldr	x3, [x0]
  4583a8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4583ac:	ldr	x0, [x25, #152]
  4583b0:	add	x1, x1, #0x730
  4583b4:	bl	419740 <BIO_printf@plt>
  4583b8:	b	457df4 <ASN1_generate_nconf@plt+0x39484>
  4583bc:	ldr	x0, [sp, #232]
  4583c0:	cmp	x0, #0x0
  4583c4:	ldr	w0, [sp, #220]
  4583c8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4583cc:	b.eq	45842c <ASN1_generate_nconf@plt+0x39abc>  // b.none
  4583d0:	ldr	w1, [sp, #464]
  4583d4:	mov	w0, #0x8005                	// #32773
  4583d8:	cmp	w1, w0
  4583dc:	b.eq	458424 <ASN1_generate_nconf@plt+0x39ab4>  // b.none
  4583e0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4583e4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4583e8:	add	x1, x1, #0x760
  4583ec:	stp	xzr, xzr, [sp, #152]
  4583f0:	mov	w19, #0x1                   	// #1
  4583f4:	ldr	x0, [x0, #152]
  4583f8:	str	xzr, [sp, #168]
  4583fc:	mov	x21, #0x0                   	// #0
  458400:	mov	x20, #0x0                   	// #0
  458404:	mov	x24, #0x0                   	// #0
  458408:	mov	x23, #0x0                   	// #0
  45840c:	bl	419740 <BIO_printf@plt>
  458410:	mov	x26, #0x0                   	// #0
  458414:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458418:	add	x27, x0, #0x900
  45841c:	str	xzr, [sp, #136]
  458420:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458424:	ldr	x0, [sp, #248]
  458428:	str	x0, [sp, #232]
  45842c:	cbz	x24, 4584d4 <ASN1_generate_nconf@plt+0x39b64>
  458430:	mov	x0, x24
  458434:	bl	45d530 <ASN1_generate_nconf@plt+0x3ebc0>
  458438:	mov	x24, x0
  45843c:	cbz	x0, 4584a8 <ASN1_generate_nconf@plt+0x39b38>
  458440:	ldr	x1, [sp, #224]
  458444:	cbz	x1, 458c78 <ASN1_generate_nconf@plt+0x3a308>
  458448:	mov	x3, #0x0                   	// #0
  45844c:	mov	x2, #0x0                   	// #0
  458450:	mov	w5, #0x1                   	// #1
  458454:	mov	x4, #0x0                   	// #0
  458458:	add	x0, sp, #0x200
  45845c:	mov	x1, #0x0                   	// #0
  458460:	bl	41b1f0 <X509V3_set_ctx@plt>
  458464:	mov	x1, x24
  458468:	add	x0, sp, #0x200
  45846c:	bl	419ae0 <X509V3_set_nconf@plt>
  458470:	ldr	x2, [sp, #224]
  458474:	add	x1, sp, #0x200
  458478:	mov	x0, x24
  45847c:	mov	x3, #0x0                   	// #0
  458480:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  458484:	cbnz	w0, 4584d4 <ASN1_generate_nconf@plt+0x39b64>
  458488:	adrp	x19, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45848c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  458490:	ldr	x2, [sp, #224]
  458494:	add	x1, x1, #0x990
  458498:	ldr	x0, [x19, #152]
  45849c:	bl	419740 <BIO_printf@plt>
  4584a0:	ldr	x0, [x19, #152]
  4584a4:	bl	41e7f0 <ERR_print_errors@plt>
  4584a8:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4584ac:	mov	w19, #0x1                   	// #1
  4584b0:	add	x27, x0, #0x900
  4584b4:	mov	x21, #0x0                   	// #0
  4584b8:	mov	x20, #0x0                   	// #0
  4584bc:	mov	x23, #0x0                   	// #0
  4584c0:	mov	x26, #0x0                   	// #0
  4584c4:	str	xzr, [sp, #136]
  4584c8:	stp	xzr, xzr, [sp, #152]
  4584cc:	str	xzr, [sp, #168]
  4584d0:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  4584d4:	cbz	w19, 45899c <ASN1_generate_nconf@plt+0x3a02c>
  4584d8:	ldr	w1, [sp, #220]
  4584dc:	ldr	w0, [sp, #312]
  4584e0:	orr	w0, w0, w1
  4584e4:	cbz	w0, 458b14 <ASN1_generate_nconf@plt+0x3a1a4>
  4584e8:	ldr	w2, [sp, #472]
  4584ec:	mov	w1, #0x72                  	// #114
  4584f0:	ldr	x0, [sp, #136]
  4584f4:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  4584f8:	mov	x26, x0
  4584fc:	cbz	x0, 458bbc <ASN1_generate_nconf@plt+0x3a24c>
  458500:	mov	x1, #0x0                   	// #0
  458504:	mov	x3, #0x0                   	// #0
  458508:	mov	x2, #0x0                   	// #0
  45850c:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  458510:	mov	x1, x0
  458514:	mov	x0, x26
  458518:	mov	x20, x1
  45851c:	str	x1, [sp, #168]
  458520:	bl	41df00 <BIO_free@plt>
  458524:	cbz	x20, 45911c <ASN1_generate_nconf@plt+0x3a7ac>
  458528:	ldr	x0, [sp, #168]
  45852c:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  458530:	mov	x26, x0
  458534:	cbz	x0, 4590e8 <ASN1_generate_nconf@plt+0x3a778>
  458538:	mov	x1, x0
  45853c:	ldr	x0, [sp, #168]
  458540:	bl	41d1d0 <X509_REQ_verify@plt>
  458544:	cmp	w0, #0x0
  458548:	b.lt	459848 <ASN1_generate_nconf@plt+0x3aed8>  // b.tstop
  45854c:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458550:	ldr	x0, [x20, #152]
  458554:	b.eq	459064 <ASN1_generate_nconf@plt+0x3a6f4>  // b.none
  458558:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45855c:	add	x1, x1, #0x318
  458560:	bl	419740 <BIO_printf@plt>
  458564:	ldr	x0, [sp, #168]
  458568:	ldr	x21, [x20, #152]
  45856c:	bl	41b570 <X509_REQ_get_subject_name@plt>
  458570:	mov	x20, x0
  458574:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  458578:	mov	x3, x0
  45857c:	mov	x2, x20
  458580:	mov	x0, x21
  458584:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  458588:	add	x1, x1, #0x40
  45858c:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  458590:	bl	41c110 <X509_new@plt>
  458594:	mov	x21, x0
  458598:	cbz	x0, 458e50 <ASN1_generate_nconf@plt+0x3a4e0>
  45859c:	ldr	x1, [sp, #104]
  4585a0:	cbz	x1, 459888 <ASN1_generate_nconf@plt+0x3af18>
  4585a4:	bl	41dae0 <X509_set_serialNumber@plt>
  4585a8:	cbz	w0, 458e50 <ASN1_generate_nconf@plt+0x3a4e0>
  4585ac:	ldr	x20, [sp, #168]
  4585b0:	mov	x0, x20
  4585b4:	bl	41b570 <X509_REQ_get_subject_name@plt>
  4585b8:	mov	x1, x0
  4585bc:	mov	x0, x21
  4585c0:	bl	41e060 <X509_set_issuer_name@plt>
  4585c4:	cbz	w0, 458e50 <ASN1_generate_nconf@plt+0x3a4e0>
  4585c8:	mov	x0, x20
  4585cc:	bl	41b570 <X509_REQ_get_subject_name@plt>
  4585d0:	mov	x1, x0
  4585d4:	mov	x0, x21
  4585d8:	bl	41e110 <X509_set_subject_name@plt>
  4585dc:	cbz	w0, 458e50 <ASN1_generate_nconf@plt+0x3a4e0>
  4585e0:	ldr	w3, [sp, #188]
  4585e4:	mov	x0, x21
  4585e8:	mov	x2, #0x0                   	// #0
  4585ec:	mov	x1, #0x0                   	// #0
  4585f0:	bl	45e970 <ASN1_generate_nconf@plt+0x40000>
  4585f4:	cbz	w0, 458e50 <ASN1_generate_nconf@plt+0x3a4e0>
  4585f8:	ldr	x0, [sp, #96]
  4585fc:	cbz	x0, 459900 <ASN1_generate_nconf@plt+0x3af90>
  458600:	mov	x1, x0
  458604:	mov	x0, x21
  458608:	bl	41c140 <X509_set_pubkey@plt>
  45860c:	ldr	w0, [sp, #220]
  458610:	cbz	w0, 458be0 <ASN1_generate_nconf@plt+0x3a270>
  458614:	ldr	w1, [sp, #464]
  458618:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63690>
  45861c:	ldr	x0, [sp, #248]
  458620:	add	x2, x2, #0x7e0
  458624:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  458628:	str	x0, [sp, #152]
  45862c:	cbz	x0, 459310 <ASN1_generate_nconf@plt+0x3a9a0>
  458630:	ldr	w2, [sp, #476]
  458634:	mov	w1, #0x77                  	// #119
  458638:	ldr	x0, [sp, #160]
  45863c:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  458640:	mov	x23, x0
  458644:	cbz	x0, 4592f0 <ASN1_generate_nconf@plt+0x3a980>
  458648:	ldr	w0, [sp, #216]
  45864c:	ldr	w1, [sp, #276]
  458650:	orr	w0, w0, w1
  458654:	cmp	w0, #0x0
  458658:	ldr	w0, [sp, #264]
  45865c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  458660:	b.ne	458680 <ASN1_generate_nconf@plt+0x39d10>  // b.any
  458664:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63690>
  458668:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45866c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458670:	add	x2, x2, #0x7f0
  458674:	add	x1, x1, #0x808
  458678:	add	x0, x0, #0x810
  45867c:	bl	41bc40 <OBJ_create@plt>
  458680:	cbz	x25, 458694 <ASN1_generate_nconf@plt+0x39d24>
  458684:	mov	x1, x25
  458688:	mov	x0, x21
  45868c:	mov	w2, #0xffffffff            	// #-1
  458690:	bl	41cfe0 <X509_alias_set1@plt>
  458694:	ldr	w0, [sp, #384]
  458698:	cbnz	w0, 458ff4 <ASN1_generate_nconf@plt+0x3a684>
  45869c:	ldr	w0, [sp, #392]
  4586a0:	cbnz	w0, 458fe8 <ASN1_generate_nconf@plt+0x3a678>
  4586a4:	ldr	x0, [sp, #112]
  4586a8:	mov	w20, #0x0                   	// #0
  4586ac:	mov	x25, x0
  4586b0:	cbnz	x0, 4586d4 <ASN1_generate_nconf@plt+0x39d64>
  4586b4:	b	4586e4 <ASN1_generate_nconf@plt+0x39d74>
  4586b8:	mov	w1, w20
  4586bc:	mov	x0, x25
  4586c0:	bl	419630 <OPENSSL_sk_value@plt>
  4586c4:	add	w20, w20, #0x1
  4586c8:	mov	x1, x0
  4586cc:	mov	x0, x21
  4586d0:	bl	41cf10 <X509_add1_trust_object@plt>
  4586d4:	mov	x0, x25
  4586d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4586dc:	cmp	w20, w0
  4586e0:	b.lt	4586b8 <ASN1_generate_nconf@plt+0x39d48>  // b.tstop
  4586e4:	ldr	x0, [sp, #120]
  4586e8:	mov	w20, #0x0                   	// #0
  4586ec:	mov	x25, x0
  4586f0:	cbnz	x0, 458714 <ASN1_generate_nconf@plt+0x39da4>
  4586f4:	b	458724 <ASN1_generate_nconf@plt+0x39db4>
  4586f8:	mov	w1, w20
  4586fc:	mov	x0, x25
  458700:	bl	419630 <OPENSSL_sk_value@plt>
  458704:	add	w20, w20, #0x1
  458708:	mov	x1, x0
  45870c:	mov	x0, x21
  458710:	bl	419dd0 <X509_add1_reject_object@plt>
  458714:	mov	x0, x25
  458718:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45871c:	cmp	w20, w0
  458720:	b.lt	4586f8 <ASN1_generate_nconf@plt+0x39d88>  // b.tstop
  458724:	ldr	w0, [sp, #400]
  458728:	cbnz	w0, 4589c0 <ASN1_generate_nconf@plt+0x3a050>
  45872c:	cbz	w28, 458db8 <ASN1_generate_nconf@plt+0x3a448>
  458730:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458734:	add	x0, x0, #0xa58
  458738:	str	x0, [sp, #440]
  45873c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458740:	add	x0, x0, #0xa78
  458744:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458748:	mov	x20, #0x0                   	// #0
  45874c:	add	x27, x1, #0x900
  458750:	str	xzr, [sp, #136]
  458754:	str	xzr, [sp, #160]
  458758:	stp	x20, x24, [sp, #384]
  45875c:	ldr	w24, [sp, #336]
  458760:	str	x0, [sp, #448]
  458764:	mov	w0, #0x1                   	// #1
  458768:	str	w22, [sp, #456]
  45876c:	str	w19, [sp, #460]
  458770:	mov	w19, w0
  458774:	b	458864 <ASN1_generate_nconf@plt+0x39ef4>
  458778:	ldr	w0, [sp, #244]
  45877c:	cmp	w0, w19
  458780:	b.eq	458b50 <ASN1_generate_nconf@plt+0x3a1e0>  // b.none
  458784:	ldr	w0, [sp, #260]
  458788:	cmp	w0, w19
  45878c:	b.eq	458b78 <ASN1_generate_nconf@plt+0x3a208>  // b.none
  458790:	ldr	w0, [sp, #256]
  458794:	cmp	w0, w19
  458798:	b.eq	458ba4 <ASN1_generate_nconf@plt+0x3a234>  // b.none
  45879c:	ldr	w0, [sp, #268]
  4587a0:	cmp	w0, w19
  4587a4:	b.eq	458b98 <ASN1_generate_nconf@plt+0x3a228>  // b.none
  4587a8:	ldr	w0, [sp, #272]
  4587ac:	cmp	w0, w19
  4587b0:	b.eq	458be8 <ASN1_generate_nconf@plt+0x3a278>  // b.none
  4587b4:	ldr	w0, [sp, #300]
  4587b8:	cmp	w0, w19
  4587bc:	b.eq	4591a0 <ASN1_generate_nconf@plt+0x3a830>  // b.none
  4587c0:	ldr	w0, [sp, #296]
  4587c4:	cmp	w0, w19
  4587c8:	b.eq	458c14 <ASN1_generate_nconf@plt+0x3a2a4>  // b.none
  4587cc:	ldr	w0, [sp, #320]
  4587d0:	cmp	w0, w19
  4587d4:	b.eq	458bf4 <ASN1_generate_nconf@plt+0x3a284>  // b.none
  4587d8:	ldr	w0, [sp, #324]
  4587dc:	cmp	w0, w19
  4587e0:	b.eq	458eb4 <ASN1_generate_nconf@plt+0x3a544>  // b.none
  4587e4:	ldr	w0, [sp, #276]
  4587e8:	cmp	w0, w19
  4587ec:	b.eq	458e98 <ASN1_generate_nconf@plt+0x3a528>  // b.none
  4587f0:	ldr	w0, [sp, #200]
  4587f4:	cmp	w0, w19
  4587f8:	b.eq	459184 <ASN1_generate_nconf@plt+0x3a814>  // b.none
  4587fc:	ldr	w0, [sp, #196]
  458800:	cmp	w0, w19
  458804:	b.eq	45914c <ASN1_generate_nconf@plt+0x3a7dc>  // b.none
  458808:	ldr	w0, [sp, #372]
  45880c:	cmp	w0, w19
  458810:	b.eq	459554 <ASN1_generate_nconf@plt+0x3abe4>  // b.none
  458814:	ldr	w0, [sp, #316]
  458818:	cmp	w0, #0x0
  45881c:	ldr	w0, [sp, #312]
  458820:	ccmp	w0, w19, #0x0, eq  // eq = none
  458824:	b.eq	458ca4 <ASN1_generate_nconf@plt+0x3a334>  // b.none
  458828:	ldr	w0, [sp, #220]
  45882c:	cmp	w0, w19
  458830:	b.eq	459670 <ASN1_generate_nconf@plt+0x3ad00>  // b.none
  458834:	ldr	w0, [sp, #316]
  458838:	cmp	w0, w19
  45883c:	b.eq	4595e8 <ASN1_generate_nconf@plt+0x3ac78>  // b.none
  458840:	ldr	w0, [sp, #376]
  458844:	cmp	w0, w19
  458848:	b.eq	45950c <ASN1_generate_nconf@plt+0x3ab9c>  // b.none
  45884c:	ldr	w0, [sp, #368]
  458850:	cmp	w0, w19
  458854:	b.eq	45936c <ASN1_generate_nconf@plt+0x3a9fc>  // b.none
  458858:	add	w19, w19, #0x1
  45885c:	cmp	w28, w19
  458860:	b.lt	458fc4 <ASN1_generate_nconf@plt+0x3a654>  // b.tstop
  458864:	cmp	w24, w19
  458868:	b.eq	4589dc <ASN1_generate_nconf@plt+0x3a06c>  // b.none
  45886c:	ldr	w0, [sp, #204]
  458870:	cmp	w0, w19
  458874:	b.eq	458a48 <ASN1_generate_nconf@plt+0x3a0d8>  // b.none
  458878:	ldr	w0, [sp, #208]
  45887c:	cmp	w0, w19
  458880:	b.eq	458a74 <ASN1_generate_nconf@plt+0x3a104>  // b.none
  458884:	ldr	w0, [sp, #216]
  458888:	cmp	w0, w19
  45888c:	b.eq	458aac <ASN1_generate_nconf@plt+0x3a13c>  // b.none
  458890:	ldr	w0, [sp, #212]
  458894:	cmp	w0, w19
  458898:	ldr	w0, [sp, #240]
  45889c:	ccmp	w0, w19, #0x4, ne  // ne = any
  4588a0:	b.ne	458778 <ASN1_generate_nconf@plt+0x39e08>  // b.any
  4588a4:	ldr	w0, [sp, #212]
  4588a8:	cmp	w0, w19
  4588ac:	mov	x0, x21
  4588b0:	b.eq	458bb0 <ASN1_generate_nconf@plt+0x3a240>  // b.none
  4588b4:	bl	41ce10 <X509_get1_ocsp@plt>
  4588b8:	mov	x20, x0
  4588bc:	adrp	x22, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4588c0:	mov	w25, #0x0                   	// #0
  4588c4:	add	x22, x22, #0xa48
  4588c8:	b	4588ec <ASN1_generate_nconf@plt+0x39f7c>
  4588cc:	mov	w1, w25
  4588d0:	mov	x0, x20
  4588d4:	bl	419630 <OPENSSL_sk_value@plt>
  4588d8:	add	w25, w25, #0x1
  4588dc:	mov	x2, x0
  4588e0:	mov	x1, x22
  4588e4:	mov	x0, x23
  4588e8:	bl	419740 <BIO_printf@plt>
  4588ec:	mov	x0, x20
  4588f0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4588f4:	cmp	w25, w0
  4588f8:	b.lt	4588cc <ASN1_generate_nconf@plt+0x39f5c>  // b.tstop
  4588fc:	mov	x0, x20
  458900:	bl	41cc40 <X509_email_free@plt>
  458904:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458908:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45890c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  458910:	add	x1, x1, #0x580
  458914:	str	xzr, [sp, #96]
  458918:	ldr	x0, [x0, #152]
  45891c:	stp	xzr, xzr, [sp, #152]
  458920:	mov	w19, #0x1                   	// #1
  458924:	str	xzr, [sp, #168]
  458928:	mov	x21, #0x0                   	// #0
  45892c:	bl	419740 <BIO_printf@plt>
  458930:	mov	x20, #0x0                   	// #0
  458934:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458938:	mov	x24, #0x0                   	// #0
  45893c:	add	x27, x0, #0x900
  458940:	mov	x23, #0x0                   	// #0
  458944:	mov	x26, #0x0                   	// #0
  458948:	str	xzr, [sp, #136]
  45894c:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458950:	bl	41b100 <OPENSSL_sk_new_null@plt>
  458954:	str	x0, [sp, #112]
  458958:	cbnz	x0, 458140 <ASN1_generate_nconf@plt+0x397d0>
  45895c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458960:	mov	x21, #0x0                   	// #0
  458964:	add	x27, x0, #0x900
  458968:	mov	x20, #0x0                   	// #0
  45896c:	mov	x24, #0x0                   	// #0
  458970:	mov	x23, #0x0                   	// #0
  458974:	mov	w19, #0x1                   	// #1
  458978:	str	xzr, [sp, #96]
  45897c:	str	xzr, [sp, #136]
  458980:	stp	xzr, xzr, [sp, #152]
  458984:	str	xzr, [sp, #168]
  458988:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45898c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  458990:	str	x0, [sp, #120]
  458994:	cbnz	x0, 458174 <ASN1_generate_nconf@plt+0x39804>
  458998:	b	45895c <ASN1_generate_nconf@plt+0x39fec>
  45899c:	ldr	w1, [sp, #472]
  4589a0:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  4589a4:	ldr	x0, [sp, #136]
  4589a8:	add	x2, x2, #0x658
  4589ac:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  4589b0:	mov	x21, x0
  4589b4:	cbz	x0, 458e70 <ASN1_generate_nconf@plt+0x3a500>
  4589b8:	str	xzr, [sp, #168]
  4589bc:	b	45860c <ASN1_generate_nconf@plt+0x39c9c>
  4589c0:	add	x0, sp, #0x200
  4589c4:	mov	x2, x21
  4589c8:	mov	x1, #0x0                   	// #0
  4589cc:	bl	41b8e0 <X509_get0_signature@plt>
  4589d0:	ldr	x0, [sp, #512]
  4589d4:	bl	45e950 <ASN1_generate_nconf@plt+0x3ffe0>
  4589d8:	b	45872c <ASN1_generate_nconf@plt+0x39dbc>
  4589dc:	mov	x0, x21
  4589e0:	bl	419cf0 <X509_get_issuer_name@plt>
  4589e4:	mov	x20, x0
  4589e8:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  4589ec:	mov	x2, x20
  4589f0:	mov	x3, x0
  4589f4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4589f8:	mov	x0, x23
  4589fc:	add	x1, x1, #0x3e0
  458a00:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  458a04:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458a08:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458a0c:	str	xzr, [sp, #96]
  458a10:	str	xzr, [sp, #136]
  458a14:	mov	w19, #0x1                   	// #1
  458a18:	ldr	x0, [x0, #152]
  458a1c:	stp	xzr, xzr, [sp, #152]
  458a20:	mov	x21, #0x0                   	// #0
  458a24:	str	xzr, [sp, #168]
  458a28:	mov	x20, #0x0                   	// #0
  458a2c:	bl	41e7f0 <ERR_print_errors@plt>
  458a30:	mov	x24, #0x0                   	// #0
  458a34:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458a38:	mov	x23, #0x0                   	// #0
  458a3c:	add	x27, x0, #0x900
  458a40:	mov	x26, #0x0                   	// #0
  458a44:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458a48:	mov	x0, x21
  458a4c:	bl	41d620 <X509_get_subject_name@plt>
  458a50:	mov	x20, x0
  458a54:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  458a58:	mov	x2, x20
  458a5c:	mov	x3, x0
  458a60:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  458a64:	mov	x0, x23
  458a68:	add	x1, x1, #0x40
  458a6c:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  458a70:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458a74:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458a78:	add	x1, x1, #0x820
  458a7c:	mov	x0, x23
  458a80:	bl	419740 <BIO_printf@plt>
  458a84:	mov	x0, x21
  458a88:	bl	41c470 <X509_get_serialNumber@plt>
  458a8c:	mov	x1, x0
  458a90:	mov	x0, x23
  458a94:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  458a98:	mov	x0, x23
  458a9c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  458aa0:	add	x1, x1, #0xf30
  458aa4:	bl	419740 <BIO_printf@plt>
  458aa8:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458aac:	mov	x0, x21
  458ab0:	bl	41c470 <X509_get_serialNumber@plt>
  458ab4:	mov	x1, #0x0                   	// #0
  458ab8:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  458abc:	mov	x26, x0
  458ac0:	cbz	x0, 45991c <ASN1_generate_nconf@plt+0x3afac>
  458ac4:	mov	x1, #0x1                   	// #1
  458ac8:	bl	41b260 <BN_add_word@plt>
  458acc:	cbz	w0, 45990c <ASN1_generate_nconf@plt+0x3af9c>
  458ad0:	mov	x0, x26
  458ad4:	mov	x1, #0x0                   	// #0
  458ad8:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  458adc:	mov	x20, x0
  458ae0:	cbz	x0, 459544 <ASN1_generate_nconf@plt+0x3abd4>
  458ae4:	mov	x0, x26
  458ae8:	bl	41e870 <BN_free@plt>
  458aec:	mov	x1, x20
  458af0:	mov	x0, x23
  458af4:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  458af8:	mov	x0, x20
  458afc:	bl	41b800 <ASN1_INTEGER_free@plt>
  458b00:	mov	x0, x23
  458b04:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  458b08:	add	x1, x1, #0xf30
  458b0c:	bl	41a980 <BIO_puts@plt>
  458b10:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458b14:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458b18:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458b1c:	add	x1, x1, #0x798
  458b20:	str	xzr, [sp, #136]
  458b24:	ldr	x0, [x0, #152]
  458b28:	stp	xzr, xzr, [sp, #152]
  458b2c:	mov	x21, #0x0                   	// #0
  458b30:	str	xzr, [sp, #168]
  458b34:	mov	x20, #0x0                   	// #0
  458b38:	bl	419740 <BIO_printf@plt>
  458b3c:	mov	x23, #0x0                   	// #0
  458b40:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458b44:	mov	x26, #0x0                   	// #0
  458b48:	add	x27, x0, #0x900
  458b4c:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458b50:	mov	x0, x21
  458b54:	mov	x1, #0x0                   	// #0
  458b58:	bl	41b5e0 <X509_alias_get0@plt>
  458b5c:	mov	x2, x0
  458b60:	cbz	x0, 459050 <ASN1_generate_nconf@plt+0x3a6e0>
  458b64:	mov	x0, x23
  458b68:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  458b6c:	add	x1, x1, #0xa48
  458b70:	bl	419740 <BIO_printf@plt>
  458b74:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458b78:	mov	x0, x21
  458b7c:	bl	41be80 <X509_subject_name_hash@plt>
  458b80:	mov	x2, x0
  458b84:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  458b88:	mov	x0, x23
  458b8c:	add	x1, x1, #0x400
  458b90:	bl	419740 <BIO_printf@plt>
  458b94:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458b98:	mov	x0, x21
  458b9c:	bl	41d9a0 <X509_issuer_name_hash@plt>
  458ba0:	b	458b80 <ASN1_generate_nconf@plt+0x3a210>
  458ba4:	mov	x0, x21
  458ba8:	bl	41c260 <X509_subject_name_hash_old@plt>
  458bac:	b	458b80 <ASN1_generate_nconf@plt+0x3a210>
  458bb0:	bl	419700 <X509_get1_email@plt>
  458bb4:	mov	x20, x0
  458bb8:	b	4588bc <ASN1_generate_nconf@plt+0x39f4c>
  458bbc:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458bc0:	mov	x21, #0x0                   	// #0
  458bc4:	add	x27, x0, #0x900
  458bc8:	mov	x20, #0x0                   	// #0
  458bcc:	mov	x23, #0x0                   	// #0
  458bd0:	str	xzr, [sp, #136]
  458bd4:	stp	xzr, xzr, [sp, #152]
  458bd8:	str	xzr, [sp, #168]
  458bdc:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458be0:	str	xzr, [sp, #152]
  458be4:	b	458630 <ASN1_generate_nconf@plt+0x39cc0>
  458be8:	mov	x0, x21
  458bec:	bl	41ace0 <X509_issuer_name_hash_old@plt>
  458bf0:	b	458b80 <ASN1_generate_nconf@plt+0x3a210>
  458bf4:	mov	x0, x21
  458bf8:	bl	41c9f0 <X509_get0_pubkey@plt>
  458bfc:	mov	x26, x0
  458c00:	cbz	x0, 459928 <ASN1_generate_nconf@plt+0x3afb8>
  458c04:	mov	x1, x0
  458c08:	mov	x0, x23
  458c0c:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  458c10:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458c14:	mov	x0, x21
  458c18:	bl	41c9f0 <X509_get0_pubkey@plt>
  458c1c:	mov	x26, x0
  458c20:	cbz	x0, 4598ec <ASN1_generate_nconf@plt+0x3af7c>
  458c24:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  458c28:	add	x1, x1, #0x68
  458c2c:	mov	x0, x23
  458c30:	bl	419740 <BIO_printf@plt>
  458c34:	mov	x0, x26
  458c38:	bl	41ab10 <EVP_PKEY_id@plt>
  458c3c:	cmp	w0, #0x6
  458c40:	mov	x0, x26
  458c44:	b.eq	459824 <ASN1_generate_nconf@plt+0x3aeb4>  // b.none
  458c48:	bl	41ab10 <EVP_PKEY_id@plt>
  458c4c:	cmp	w0, #0x74
  458c50:	b.eq	4597fc <ASN1_generate_nconf@plt+0x3ae8c>  // b.none
  458c54:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  458c58:	mov	x0, x23
  458c5c:	add	x1, x1, #0x78
  458c60:	bl	419740 <BIO_printf@plt>
  458c64:	mov	x0, x23
  458c68:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  458c6c:	add	x1, x1, #0xf30
  458c70:	bl	419740 <BIO_printf@plt>
  458c74:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458c78:	adrp	x20, 464000 <ASN1_generate_nconf@plt+0x45690>
  458c7c:	add	x20, x20, #0x2b0
  458c80:	mov	x1, x20
  458c84:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  458c88:	add	x2, x2, #0x8f8
  458c8c:	bl	41d030 <NCONF_get_string@plt>
  458c90:	str	x0, [sp, #224]
  458c94:	cbnz	x0, 458448 <ASN1_generate_nconf@plt+0x39ad8>
  458c98:	str	x20, [sp, #224]
  458c9c:	bl	41a2a0 <ERR_clear_error@plt>
  458ca0:	b	458448 <ASN1_generate_nconf@plt+0x39ad8>
  458ca4:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458ca8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458cac:	add	x1, x1, #0x930
  458cb0:	ldr	x0, [x25, #152]
  458cb4:	bl	419740 <BIO_printf@plt>
  458cb8:	ldr	x0, [sp, #136]
  458cbc:	cbz	x0, 45951c <ASN1_generate_nconf@plt+0x3abac>
  458cc0:	mov	x0, x21
  458cc4:	ldr	x20, [sp, #488]
  458cc8:	bl	41d620 <X509_get_subject_name@plt>
  458ccc:	mov	x1, x0
  458cd0:	mov	x0, x21
  458cd4:	bl	41e060 <X509_set_issuer_name@plt>
  458cd8:	cbz	w0, 458d80 <ASN1_generate_nconf@plt+0x3a410>
  458cdc:	ldr	w0, [sp, #192]
  458ce0:	cbnz	w0, 458cfc <ASN1_generate_nconf@plt+0x3a38c>
  458ce4:	ldr	w3, [sp, #188]
  458ce8:	mov	x0, x21
  458cec:	mov	x2, #0x0                   	// #0
  458cf0:	mov	x1, #0x0                   	// #0
  458cf4:	bl	45e970 <ASN1_generate_nconf@plt+0x40000>
  458cf8:	cbz	w0, 458d80 <ASN1_generate_nconf@plt+0x3a410>
  458cfc:	ldr	x1, [sp, #136]
  458d00:	mov	x0, x21
  458d04:	bl	41c140 <X509_set_pubkey@plt>
  458d08:	cbz	w0, 458d80 <ASN1_generate_nconf@plt+0x3a410>
  458d0c:	ldr	w0, [sp, #332]
  458d10:	cbnz	w0, 458da4 <ASN1_generate_nconf@plt+0x3a434>
  458d14:	ldr	x0, [sp, #392]
  458d18:	cbz	x0, 458d6c <ASN1_generate_nconf@plt+0x3a3fc>
  458d1c:	mov	x1, #0x2                   	// #2
  458d20:	mov	x0, x21
  458d24:	bl	41caa0 <X509_set_version@plt>
  458d28:	mov	x2, x21
  458d2c:	mov	x3, #0x0                   	// #0
  458d30:	add	x0, sp, #0x200
  458d34:	mov	x1, x21
  458d38:	mov	w5, #0x0                   	// #0
  458d3c:	mov	x4, #0x0                   	// #0
  458d40:	bl	41b1f0 <X509V3_set_ctx@plt>
  458d44:	ldr	x22, [sp, #392]
  458d48:	add	x0, sp, #0x200
  458d4c:	mov	x1, x22
  458d50:	bl	419ae0 <X509V3_set_nconf@plt>
  458d54:	ldr	x2, [sp, #224]
  458d58:	mov	x3, x21
  458d5c:	add	x1, sp, #0x200
  458d60:	mov	x0, x22
  458d64:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  458d68:	cbz	w0, 458d80 <ASN1_generate_nconf@plt+0x3a410>
  458d6c:	ldr	x1, [sp, #136]
  458d70:	mov	x2, x20
  458d74:	mov	x0, x21
  458d78:	bl	4198e0 <X509_sign@plt>
  458d7c:	cbnz	w0, 458858 <ASN1_generate_nconf@plt+0x39ee8>
  458d80:	ldr	x0, [x25, #152]
  458d84:	mov	w19, #0x1                   	// #1
  458d88:	mov	x26, #0x0                   	// #0
  458d8c:	ldp	x20, x24, [sp, #384]
  458d90:	bl	41e7f0 <ERR_print_errors@plt>
  458d94:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458d98:	mov	x0, x21
  458d9c:	mov	w1, #0x0                   	// #0
  458da0:	bl	41e070 <X509_delete_ext@plt>
  458da4:	mov	x0, x21
  458da8:	bl	41e530 <X509_get_ext_count@plt>
  458dac:	cmp	w0, #0x0
  458db0:	b.gt	458d98 <ASN1_generate_nconf@plt+0x3a428>
  458db4:	b	458d14 <ASN1_generate_nconf@plt+0x3a3a4>
  458db8:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458dbc:	add	x27, x0, #0x900
  458dc0:	mov	x20, #0x0                   	// #0
  458dc4:	str	xzr, [sp, #136]
  458dc8:	str	xzr, [sp, #160]
  458dcc:	ldr	w0, [sp, #328]
  458dd0:	cbnz	w0, 459094 <ASN1_generate_nconf@plt+0x3a724>
  458dd4:	ldp	x2, x3, [sp, #344]
  458dd8:	mov	x1, x21
  458ddc:	ldr	x4, [sp, #360]
  458de0:	ldr	w0, [sp, #264]
  458de4:	orr	w19, w0, w22
  458de8:	mov	x0, x23
  458dec:	bl	45cb78 <ASN1_generate_nconf@plt+0x3e208>
  458df0:	cbnz	w19, 4590dc <ASN1_generate_nconf@plt+0x3a76c>
  458df4:	ldr	w0, [sp, #476]
  458df8:	cmp	w0, #0x4
  458dfc:	b.eq	45935c <ASN1_generate_nconf@plt+0x3a9ec>  // b.none
  458e00:	mov	w1, #0x8005                	// #32773
  458e04:	cmp	w0, w1
  458e08:	b.ne	45933c <ASN1_generate_nconf@plt+0x3a9cc>  // b.any
  458e0c:	ldr	w0, [sp, #184]
  458e10:	mov	x1, x21
  458e14:	cbz	w0, 4598c0 <ASN1_generate_nconf@plt+0x3af50>
  458e18:	mov	x0, x23
  458e1c:	bl	41a030 <PEM_write_bio_X509_AUX@plt>
  458e20:	mov	x26, #0x0                   	// #0
  458e24:	cbnz	w0, 457e3c <ASN1_generate_nconf@plt+0x394cc>
  458e28:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458e2c:	add	x1, x1, #0xae0
  458e30:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458e34:	ldr	x0, [x22, #152]
  458e38:	mov	w19, #0x1                   	// #1
  458e3c:	bl	419740 <BIO_printf@plt>
  458e40:	ldr	x0, [x22, #152]
  458e44:	bl	41e7f0 <ERR_print_errors@plt>
  458e48:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458e4c:	str	x26, [sp, #104]
  458e50:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458e54:	mov	x20, #0x0                   	// #0
  458e58:	add	x27, x0, #0x900
  458e5c:	mov	x23, #0x0                   	// #0
  458e60:	mov	x26, #0x0                   	// #0
  458e64:	str	xzr, [sp, #136]
  458e68:	stp	xzr, xzr, [sp, #152]
  458e6c:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458e70:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  458e74:	add	x27, x0, #0x900
  458e78:	stp	xzr, xzr, [sp, #152]
  458e7c:	str	xzr, [sp, #168]
  458e80:	mov	x20, #0x0                   	// #0
  458e84:	mov	x23, #0x0                   	// #0
  458e88:	mov	x26, #0x0                   	// #0
  458e8c:	mov	w19, #0x1                   	// #1
  458e90:	str	xzr, [sp, #136]
  458e94:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  458e98:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  458e9c:	mov	x2, x0
  458ea0:	ldr	x3, [sp, #504]
  458ea4:	mov	x1, x21
  458ea8:	mov	x0, x23
  458eac:	bl	41d140 <X509_print_ex@plt>
  458eb0:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458eb4:	mov	x0, x21
  458eb8:	bl	41d620 <X509_get_subject_name@plt>
  458ebc:	mov	x20, x0
  458ec0:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  458ec4:	mov	x2, x20
  458ec8:	mov	x3, x0
  458ecc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458ed0:	add	x1, x1, #0x888
  458ed4:	mov	x0, x23
  458ed8:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  458edc:	mov	x0, x21
  458ee0:	bl	419cf0 <X509_get_issuer_name@plt>
  458ee4:	mov	x20, x0
  458ee8:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  458eec:	mov	x3, x0
  458ef0:	mov	x2, x20
  458ef4:	mov	x0, x23
  458ef8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458efc:	add	x1, x1, #0x898
  458f00:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  458f04:	mov	x0, x23
  458f08:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458f0c:	add	x1, x1, #0x8a8
  458f10:	bl	41a980 <BIO_puts@plt>
  458f14:	mov	x0, x21
  458f18:	mov	x1, #0x0                   	// #0
  458f1c:	bl	41ca30 <i2d_X509@plt>
  458f20:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458f24:	add	x1, x1, #0x8b0
  458f28:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  458f2c:	mov	x20, x0
  458f30:	mov	x0, x21
  458f34:	str	x20, [sp, #512]
  458f38:	bl	41d620 <X509_get_subject_name@plt>
  458f3c:	add	x1, sp, #0x200
  458f40:	bl	41c1e0 <i2d_X509_NAME@plt>
  458f44:	mov	x3, x20
  458f48:	mov	w2, w0
  458f4c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458f50:	add	x1, x1, #0x8c8
  458f54:	mov	x0, x23
  458f58:	bl	45b3f0 <ASN1_generate_nconf@plt+0x3ca80>
  458f5c:	mov	x0, x21
  458f60:	str	x20, [sp, #512]
  458f64:	bl	41a100 <X509_get_X509_PUBKEY@plt>
  458f68:	add	x1, sp, #0x200
  458f6c:	bl	41b2c0 <i2d_X509_PUBKEY@plt>
  458f70:	mov	x3, x20
  458f74:	mov	w2, w0
  458f78:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458f7c:	mov	x0, x23
  458f80:	add	x1, x1, #0x8e0
  458f84:	bl	45b3f0 <ASN1_generate_nconf@plt+0x3ca80>
  458f88:	add	x1, sp, #0x200
  458f8c:	mov	x0, x21
  458f90:	str	x20, [sp, #512]
  458f94:	bl	41ca30 <i2d_X509@plt>
  458f98:	mov	x3, x20
  458f9c:	mov	w2, w0
  458fa0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  458fa4:	mov	x0, x23
  458fa8:	add	x1, x1, #0x8f0
  458fac:	bl	45b3f0 <ASN1_generate_nconf@plt+0x3ca80>
  458fb0:	mov	x0, x20
  458fb4:	mov	x1, x27
  458fb8:	mov	w2, #0x2f8                 	// #760
  458fbc:	bl	41b1e0 <CRYPTO_free@plt>
  458fc0:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  458fc4:	ldr	w22, [sp, #456]
  458fc8:	ldp	x20, x24, [sp, #384]
  458fcc:	b	458dcc <ASN1_generate_nconf@plt+0x3a45c>
  458fd0:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  458fd4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  458fd8:	add	x1, x1, #0x840
  458fdc:	ldr	x0, [x25, #152]
  458fe0:	bl	419740 <BIO_printf@plt>
  458fe4:	b	457df4 <ASN1_generate_nconf@plt+0x39484>
  458fe8:	mov	x0, x21
  458fec:	bl	41ab40 <X509_reject_clear@plt>
  458ff0:	b	4586a4 <ASN1_generate_nconf@plt+0x39d34>
  458ff4:	mov	x0, x21
  458ff8:	bl	41d090 <X509_trust_clear@plt>
  458ffc:	b	45869c <ASN1_generate_nconf@plt+0x39d2c>
  459000:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459004:	ldr	x19, [x25, #152]
  459008:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45900c:	mov	x2, x27
  459010:	mov	x3, x0
  459014:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459018:	mov	x0, x19
  45901c:	add	x1, x1, #0x708
  459020:	bl	419740 <BIO_printf@plt>
  459024:	b	457df4 <ASN1_generate_nconf@plt+0x39484>
  459028:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45902c:	ldr	x19, [x25, #152]
  459030:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  459034:	mov	x2, x27
  459038:	mov	x3, x0
  45903c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459040:	mov	x0, x19
  459044:	add	x1, x1, #0x6e0
  459048:	bl	419740 <BIO_printf@plt>
  45904c:	b	457df4 <ASN1_generate_nconf@plt+0x39484>
  459050:	mov	x0, x23
  459054:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459058:	add	x1, x1, #0x828
  45905c:	bl	41a980 <BIO_puts@plt>
  459060:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  459064:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  459068:	add	x1, x1, #0x2e0
  45906c:	stp	xzr, xzr, [sp, #152]
  459070:	bl	419740 <BIO_printf@plt>
  459074:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459078:	mov	x21, #0x0                   	// #0
  45907c:	add	x27, x0, #0x900
  459080:	mov	x20, #0x0                   	// #0
  459084:	mov	x23, #0x0                   	// #0
  459088:	mov	x26, #0x0                   	// #0
  45908c:	str	xzr, [sp, #136]
  459090:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459094:	mov	x0, #0x0                   	// #0
  459098:	bl	419f10 <time@plt>
  45909c:	ldr	x2, [sp, #408]
  4590a0:	mov	x1, x0
  4590a4:	mov	x0, x21
  4590a8:	add	x1, x1, x2
  4590ac:	str	x1, [sp, #512]
  4590b0:	bl	41d510 <X509_get0_notAfter@plt>
  4590b4:	add	x1, sp, #0x200
  4590b8:	bl	41b0e0 <X509_cmp_time@plt>
  4590bc:	tbnz	w0, #31, 459320 <ASN1_generate_nconf@plt+0x3a9b0>
  4590c0:	mov	x0, x23
  4590c4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4590c8:	mov	w19, #0x0                   	// #0
  4590cc:	add	x1, x1, #0xac0
  4590d0:	mov	x26, #0x0                   	// #0
  4590d4:	bl	419740 <BIO_printf@plt>
  4590d8:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  4590dc:	mov	w19, #0x0                   	// #0
  4590e0:	mov	x26, #0x0                   	// #0
  4590e4:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  4590e8:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4590ec:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4590f0:	add	x1, x1, #0x298
  4590f4:	str	xzr, [sp, #136]
  4590f8:	ldr	x0, [x0, #152]
  4590fc:	stp	xzr, xzr, [sp, #152]
  459100:	mov	x21, #0x0                   	// #0
  459104:	mov	x20, #0x0                   	// #0
  459108:	mov	x23, #0x0                   	// #0
  45910c:	bl	419740 <BIO_printf@plt>
  459110:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459114:	add	x27, x0, #0x900
  459118:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45911c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459120:	str	xzr, [sp, #136]
  459124:	stp	xzr, xzr, [sp, #152]
  459128:	mov	x21, #0x0                   	// #0
  45912c:	mov	x20, #0x0                   	// #0
  459130:	ldr	x0, [x0, #152]
  459134:	mov	x23, #0x0                   	// #0
  459138:	mov	x26, #0x0                   	// #0
  45913c:	bl	41e7f0 <ERR_print_errors@plt>
  459140:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459144:	add	x27, x0, #0x900
  459148:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45914c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459150:	add	x1, x1, #0x920
  459154:	mov	x0, x23
  459158:	bl	41a980 <BIO_puts@plt>
  45915c:	mov	x0, x21
  459160:	bl	41d510 <X509_get0_notAfter@plt>
  459164:	mov	x1, x0
  459168:	mov	x0, x23
  45916c:	bl	41a0b0 <ASN1_TIME_print@plt>
  459170:	mov	x0, x23
  459174:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  459178:	add	x1, x1, #0xf30
  45917c:	bl	41a980 <BIO_puts@plt>
  459180:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  459184:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459188:	add	x1, x1, #0x910
  45918c:	mov	x0, x23
  459190:	bl	41a980 <BIO_puts@plt>
  459194:	mov	x0, x21
  459198:	bl	41c890 <X509_get0_notBefore@plt>
  45919c:	b	459164 <ASN1_generate_nconf@plt+0x3a7f4>
  4591a0:	mov	x0, x23
  4591a4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4591a8:	adrp	x26, 482000 <ASN1_generate_nconf@plt+0x63690>
  4591ac:	add	x1, x1, #0x838
  4591b0:	add	x26, x26, #0x850
  4591b4:	bl	419740 <BIO_printf@plt>
  4591b8:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4591bc:	mov	w25, #0x0                   	// #0
  4591c0:	add	x0, x0, #0xdc8
  4591c4:	str	x0, [sp, #336]
  4591c8:	bl	41ca90 <X509_PURPOSE_get_count@plt>
  4591cc:	cmp	w0, w25
  4591d0:	b.le	458858 <ASN1_generate_nconf@plt+0x39ee8>
  4591d4:	mov	w0, w25
  4591d8:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  4591dc:	mov	x20, x0
  4591e0:	bl	41b2b0 <X509_PURPOSE_get_id@plt>
  4591e4:	mov	w22, w0
  4591e8:	mov	x0, x20
  4591ec:	bl	41bb40 <X509_PURPOSE_get0_name@plt>
  4591f0:	mov	x20, x0
  4591f4:	mov	w1, w22
  4591f8:	mov	w2, #0x0                   	// #0
  4591fc:	mov	x0, x21
  459200:	bl	419ea0 <X509_check_purpose@plt>
  459204:	ldr	x3, [sp, #336]
  459208:	mov	w4, w0
  45920c:	mov	x2, x20
  459210:	mov	x1, x26
  459214:	mov	x0, x23
  459218:	str	w4, [sp, #400]
  45921c:	bl	419740 <BIO_printf@plt>
  459220:	ldr	w4, [sp, #400]
  459224:	cmp	w4, #0x1
  459228:	b.eq	4592dc <ASN1_generate_nconf@plt+0x3a96c>  // b.none
  45922c:	cbz	w4, 4592b0 <ASN1_generate_nconf@plt+0x3a940>
  459230:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459234:	mov	w2, w4
  459238:	mov	x0, x23
  45923c:	add	x1, x1, #0x858
  459240:	bl	419740 <BIO_printf@plt>
  459244:	mov	w1, w22
  459248:	mov	w2, #0x1                   	// #1
  45924c:	mov	x0, x21
  459250:	bl	419ea0 <X509_check_purpose@plt>
  459254:	mov	x2, x20
  459258:	mov	x1, x26
  45925c:	mov	w20, w0
  459260:	adrp	x3, 482000 <ASN1_generate_nconf@plt+0x63690>
  459264:	mov	x0, x23
  459268:	add	x3, x3, #0x880
  45926c:	bl	419740 <BIO_printf@plt>
  459270:	cmp	w20, #0x1
  459274:	b.eq	4592c4 <ASN1_generate_nconf@plt+0x3a954>  // b.none
  459278:	cbnz	w20, 459294 <ASN1_generate_nconf@plt+0x3a924>
  45927c:	mov	x0, x23
  459280:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459284:	add	w25, w25, #0x1
  459288:	add	x1, x1, #0x870
  45928c:	bl	419740 <BIO_printf@plt>
  459290:	b	4591c8 <ASN1_generate_nconf@plt+0x3a858>
  459294:	mov	w2, w20
  459298:	mov	x0, x23
  45929c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4592a0:	add	w25, w25, #0x1
  4592a4:	add	x1, x1, #0x858
  4592a8:	bl	419740 <BIO_printf@plt>
  4592ac:	b	4591c8 <ASN1_generate_nconf@plt+0x3a858>
  4592b0:	mov	x0, x23
  4592b4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4592b8:	add	x1, x1, #0x870
  4592bc:	bl	419740 <BIO_printf@plt>
  4592c0:	b	459244 <ASN1_generate_nconf@plt+0x3a8d4>
  4592c4:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4592c8:	add	w25, w25, #0x1
  4592cc:	add	x1, x0, #0x878
  4592d0:	mov	x0, x23
  4592d4:	bl	419740 <BIO_printf@plt>
  4592d8:	b	4591c8 <ASN1_generate_nconf@plt+0x3a858>
  4592dc:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4592e0:	add	x1, x0, #0x878
  4592e4:	mov	x0, x23
  4592e8:	bl	419740 <BIO_printf@plt>
  4592ec:	b	459244 <ASN1_generate_nconf@plt+0x3a8d4>
  4592f0:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4592f4:	mov	x20, #0x0                   	// #0
  4592f8:	add	x27, x0, #0x900
  4592fc:	mov	x26, #0x0                   	// #0
  459300:	mov	w19, #0x1                   	// #1
  459304:	str	xzr, [sp, #136]
  459308:	str	xzr, [sp, #160]
  45930c:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459310:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459314:	add	x27, x0, #0x900
  459318:	str	xzr, [sp, #160]
  45931c:	b	458e80 <ASN1_generate_nconf@plt+0x3a510>
  459320:	ldr	w19, [sp, #328]
  459324:	mov	x0, x23
  459328:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45932c:	mov	x26, #0x0                   	// #0
  459330:	add	x1, x1, #0xaa0
  459334:	bl	419740 <BIO_printf@plt>
  459338:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45933c:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459340:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  459344:	mov	w19, #0x1                   	// #1
  459348:	add	x1, x1, #0xd08
  45934c:	ldr	x0, [x0, #152]
  459350:	mov	x26, #0x0                   	// #0
  459354:	bl	419740 <BIO_printf@plt>
  459358:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45935c:	mov	x1, x21
  459360:	mov	x0, x23
  459364:	bl	41d330 <i2d_X509_bio@plt>
  459368:	b	458e20 <ASN1_generate_nconf@plt+0x3a4b0>
  45936c:	mov	x0, x21
  459370:	bl	41ba80 <X509_get0_extensions@plt>
  459374:	str	x0, [sp, #424]
  459378:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45937c:	str	w0, [sp, #436]
  459380:	cmp	w0, #0x0
  459384:	b.le	459a28 <ASN1_generate_nconf@plt+0x3b0b8>
  459388:	ldr	x0, [sp, #280]
  45938c:	mov	x1, x27
  459390:	mov	w2, #0x481                 	// #1153
  459394:	bl	41af90 <CRYPTO_strdup@plt>
  459398:	mov	x20, x0
  45939c:	cbz	x0, 459a1c <ASN1_generate_nconf@plt+0x3b0ac>
  4593a0:	bl	41e440 <strlen@plt>
  4593a4:	sxtw	x3, w0
  4593a8:	tbnz	w0, #31, 459a00 <ASN1_generate_nconf@plt+0x3b090>
  4593ac:	mov	x1, x20
  4593b0:	mov	x0, x20
  4593b4:	mov	w22, #0x0                   	// #0
  4593b8:	ldrb	w2, [x0], #1
  4593bc:	cmp	w2, #0x2c
  4593c0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4593c4:	b.ne	4593d8 <ASN1_generate_nconf@plt+0x3aa68>  // b.any
  4593c8:	sub	x2, x0, #0x1
  4593cc:	cmp	x1, x2
  4593d0:	mov	x1, x0
  4593d4:	cinc	w22, w22, ne  // ne = any
  4593d8:	sub	x2, x0, x20
  4593dc:	cmp	x3, x2
  4593e0:	b.ge	4593b8 <ASN1_generate_nconf@plt+0x3aa48>  // b.tcont
  4593e4:	cbz	w22, 459a00 <ASN1_generate_nconf@plt+0x3b090>
  4593e8:	mov	x1, x27
  4593ec:	sbfiz	x0, x22, #3, #32
  4593f0:	mov	w2, #0x487                 	// #1159
  4593f4:	bl	41af50 <CRYPTO_malloc@plt>
  4593f8:	mov	x26, x0
  4593fc:	cbz	x0, 45993c <ASN1_generate_nconf@plt+0x3afcc>
  459400:	mov	x0, x20
  459404:	bl	41e440 <strlen@plt>
  459408:	sxtw	x4, w0
  45940c:	tbnz	w0, #31, 459454 <ASN1_generate_nconf@plt+0x3aae4>
  459410:	mov	x2, x20
  459414:	mov	x0, x20
  459418:	mov	w1, #0x0                   	// #0
  45941c:	ldrb	w3, [x0], #1
  459420:	cmp	w3, #0x2c
  459424:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  459428:	b.ne	459448 <ASN1_generate_nconf@plt+0x3aad8>  // b.any
  45942c:	sub	x3, x0, #0x1
  459430:	cmp	x2, x3
  459434:	b.eq	459444 <ASN1_generate_nconf@plt+0x3aad4>  // b.none
  459438:	str	x2, [x26, w1, sxtw #3]
  45943c:	add	w1, w1, #0x1
  459440:	sturb	wzr, [x0, #-1]
  459444:	mov	x2, x0
  459448:	sub	x3, x0, x20
  45944c:	cmp	x4, x3
  459450:	b.ge	45941c <ASN1_generate_nconf@plt+0x3aaac>  // b.tcont
  459454:	mov	w0, #0x0                   	// #0
  459458:	mov	x25, #0x0                   	// #0
  45945c:	str	w24, [sp, #336]
  459460:	str	x21, [sp, #400]
  459464:	str	x20, [sp, #416]
  459468:	str	w19, [sp, #432]
  45946c:	mov	w19, w0
  459470:	b	459484 <ASN1_generate_nconf@plt+0x3ab14>
  459474:	ldr	w0, [sp, #436]
  459478:	add	w19, w19, #0x1
  45947c:	cmp	w0, w19
  459480:	b.eq	45996c <ASN1_generate_nconf@plt+0x3affc>  // b.none
  459484:	ldr	x0, [sp, #424]
  459488:	mov	w1, w19
  45948c:	bl	419630 <OPENSSL_sk_value@plt>
  459490:	mov	x20, x0
  459494:	bl	41a8e0 <X509_EXTENSION_get_object@plt>
  459498:	bl	41a2b0 <OBJ_obj2nid@plt>
  45949c:	bl	41de40 <OBJ_nid2sn@plt>
  4594a0:	mov	x21, x0
  4594a4:	cbz	x0, 459474 <ASN1_generate_nconf@plt+0x3ab04>
  4594a8:	ldr	x1, [sp, #448]
  4594ac:	bl	41d250 <strcmp@plt>
  4594b0:	cbz	w0, 459474 <ASN1_generate_nconf@plt+0x3ab04>
  4594b4:	mov	x24, #0x0                   	// #0
  4594b8:	b	4594d8 <ASN1_generate_nconf@plt+0x3ab68>
  4594bc:	mov	x1, x20
  4594c0:	mov	x0, x25
  4594c4:	bl	41cf70 <OPENSSL_sk_push@plt>
  4594c8:	cbz	w0, 4594f8 <ASN1_generate_nconf@plt+0x3ab88>
  4594cc:	add	x24, x24, #0x1
  4594d0:	cmp	w22, w24
  4594d4:	b.le	459474 <ASN1_generate_nconf@plt+0x3ab04>
  4594d8:	ldr	x1, [x26, x24, lsl #3]
  4594dc:	mov	x0, x21
  4594e0:	bl	41d250 <strcmp@plt>
  4594e4:	cbnz	w0, 4594cc <ASN1_generate_nconf@plt+0x3ab5c>
  4594e8:	cbnz	x25, 4594bc <ASN1_generate_nconf@plt+0x3ab4c>
  4594ec:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4594f0:	mov	x25, x0
  4594f4:	cbnz	x0, 4594bc <ASN1_generate_nconf@plt+0x3ab4c>
  4594f8:	ldr	w24, [sp, #336]
  4594fc:	ldr	w19, [sp, #432]
  459500:	ldr	x21, [sp, #400]
  459504:	ldr	x20, [sp, #416]
  459508:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  45950c:	mov	x1, x21
  459510:	mov	x0, x23
  459514:	bl	41c040 <X509_ocspid_print@plt>
  459518:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  45951c:	ldr	w1, [sp, #480]
  459520:	adrp	x5, 466000 <ASN1_generate_nconf@plt+0x47690>
  459524:	ldr	x4, [sp, #144]
  459528:	add	x5, x5, #0x168
  45952c:	ldr	x0, [sp, #288]
  459530:	mov	w2, #0x0                   	// #0
  459534:	ldr	x3, [sp, #496]
  459538:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  45953c:	str	x0, [sp, #136]
  459540:	cbnz	x0, 458cc0 <ASN1_generate_nconf@plt+0x3a350>
  459544:	mov	x26, #0x0                   	// #0
  459548:	mov	w19, #0x1                   	// #1
  45954c:	ldp	x20, x24, [sp, #384]
  459550:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459554:	ldr	x20, [sp, #488]
  459558:	cbz	x20, 4599f4 <ASN1_generate_nconf@plt+0x3b084>
  45955c:	add	x3, sp, #0x1e4
  459560:	add	x2, sp, #0x200
  459564:	mov	x1, x20
  459568:	mov	x0, x21
  45956c:	bl	41a350 <X509_digest@plt>
  459570:	cbz	w0, 459a48 <ASN1_generate_nconf@plt+0x3b0d8>
  459574:	mov	x0, x20
  459578:	bl	419660 <EVP_MD_type@plt>
  45957c:	bl	41de40 <OBJ_nid2sn@plt>
  459580:	mov	x2, x0
  459584:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  459588:	mov	x0, x23
  45958c:	add	x1, x1, #0x440
  459590:	bl	419740 <BIO_printf@plt>
  459594:	ldr	w0, [sp, #484]
  459598:	cmp	w0, #0x0
  45959c:	b.le	458858 <ASN1_generate_nconf@plt+0x39ee8>
  4595a0:	adrp	x25, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4595a4:	add	x20, sp, #0x200
  4595a8:	add	x25, x25, #0x450
  4595ac:	mov	w22, #0x0                   	// #0
  4595b0:	add	w22, w22, #0x1
  4595b4:	ldrb	w2, [x20]
  4595b8:	cmp	w22, w0
  4595bc:	mov	w3, #0x3a                  	// #58
  4595c0:	b.ne	4595c8 <ASN1_generate_nconf@plt+0x3ac58>  // b.any
  4595c4:	mov	w3, #0xa                   	// #10
  4595c8:	mov	x1, x25
  4595cc:	mov	x0, x23
  4595d0:	bl	419740 <BIO_printf@plt>
  4595d4:	add	x20, x20, #0x1
  4595d8:	ldr	w0, [sp, #484]
  4595dc:	cmp	w22, w0
  4595e0:	b.lt	4595b0 <ASN1_generate_nconf@plt+0x3ac40>  // b.tstop
  4595e4:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  4595e8:	adrp	x20, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4595ec:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4595f0:	add	x1, x1, #0x9c8
  4595f4:	ldr	x0, [x20, #152]
  4595f8:	bl	419740 <BIO_printf@plt>
  4595fc:	ldr	x0, [sp, #288]
  459600:	cbz	x0, 459ac0 <ASN1_generate_nconf@plt+0x3b150>
  459604:	ldr	w1, [sp, #480]
  459608:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  45960c:	ldr	x4, [sp, #144]
  459610:	add	x5, x5, #0xa08
  459614:	ldr	x3, [sp, #496]
  459618:	mov	w2, #0x0                   	// #0
  45961c:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  459620:	mov	x26, x0
  459624:	cbz	x0, 45991c <ASN1_generate_nconf@plt+0x3afac>
  459628:	ldr	x0, [x20, #152]
  45962c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459630:	add	x1, x1, #0xa18
  459634:	bl	419740 <BIO_printf@plt>
  459638:	ldr	x2, [sp, #488]
  45963c:	mov	x1, x26
  459640:	mov	x0, x21
  459644:	bl	41adb0 <X509_to_X509_REQ@plt>
  459648:	mov	x20, x0
  45964c:	mov	x0, x26
  459650:	str	x20, [sp, #160]
  459654:	bl	41d9c0 <EVP_PKEY_free@plt>
  459658:	cbz	x20, 459aa0 <ASN1_generate_nconf@plt+0x3b130>
  45965c:	ldr	w0, [sp, #264]
  459660:	cbz	w0, 459a6c <ASN1_generate_nconf@plt+0x3b0fc>
  459664:	mov	w0, #0x1                   	// #1
  459668:	str	w0, [sp, #264]
  45966c:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  459670:	adrp	x25, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459674:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459678:	add	x1, x1, #0x948
  45967c:	ldr	x0, [x25, #152]
  459680:	bl	419740 <BIO_printf@plt>
  459684:	ldr	x0, [sp, #232]
  459688:	cbz	x0, 4596b0 <ASN1_generate_nconf@plt+0x3ad40>
  45968c:	ldr	w1, [sp, #468]
  459690:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  459694:	ldr	x4, [sp, #144]
  459698:	add	x5, x5, #0x960
  45969c:	ldr	x3, [sp, #496]
  4596a0:	mov	w2, #0x0                   	// #0
  4596a4:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  4596a8:	str	x0, [sp, #384]
  4596ac:	cbz	x0, 459544 <ASN1_generate_nconf@plt+0x3abd4>
  4596b0:	ldr	x0, [sp, #152]
  4596b4:	ldr	x1, [sp, #488]
  4596b8:	str	x1, [sp, #400]
  4596bc:	bl	41c9f0 <X509_get0_pubkey@plt>
  4596c0:	cbz	x0, 459bf8 <ASN1_generate_nconf@plt+0x3b288>
  4596c4:	ldr	x1, [sp, #384]
  4596c8:	bl	41e600 <EVP_PKEY_copy_parameters@plt>
  4596cc:	bl	41d400 <X509_STORE_CTX_new@plt>
  4596d0:	mov	x26, x0
  4596d4:	cbz	x0, 459c1c <ASN1_generate_nconf@plt+0x3b2ac>
  4596d8:	ldr	x1, [sp, #176]
  4596dc:	mov	x2, x21
  4596e0:	mov	x3, #0x0                   	// #0
  4596e4:	bl	41d490 <X509_STORE_CTX_init@plt>
  4596e8:	cbz	w0, 459c1c <ASN1_generate_nconf@plt+0x3b2ac>
  4596ec:	ldr	x0, [sp, #104]
  4596f0:	cbz	x0, 459ae8 <ASN1_generate_nconf@plt+0x3b178>
  4596f4:	ldr	x20, [sp, #104]
  4596f8:	mov	x1, x21
  4596fc:	mov	x0, x26
  459700:	bl	41d130 <X509_STORE_CTX_set_cert@plt>
  459704:	mov	x0, x26
  459708:	mov	x1, #0x4000                	// #16384
  45970c:	bl	41cec0 <X509_STORE_CTX_set_flags@plt>
  459710:	ldr	w0, [sp, #460]
  459714:	cbnz	w0, 459728 <ASN1_generate_nconf@plt+0x3adb8>
  459718:	mov	x0, x26
  45971c:	bl	419760 <X509_verify_cert@plt>
  459720:	cmp	w0, #0x0
  459724:	b.le	4599bc <ASN1_generate_nconf@plt+0x3b04c>
  459728:	ldr	x0, [sp, #152]
  45972c:	ldr	x1, [sp, #384]
  459730:	bl	41cac0 <X509_check_private_key@plt>
  459734:	cbz	w0, 459c60 <ASN1_generate_nconf@plt+0x3b2f0>
  459738:	ldr	x0, [sp, #152]
  45973c:	bl	41d620 <X509_get_subject_name@plt>
  459740:	mov	x1, x0
  459744:	mov	x0, x21
  459748:	bl	41e060 <X509_set_issuer_name@plt>
  45974c:	cbz	w0, 4599bc <ASN1_generate_nconf@plt+0x3b04c>
  459750:	mov	x1, x20
  459754:	mov	x0, x21
  459758:	bl	41dae0 <X509_set_serialNumber@plt>
  45975c:	cbz	w0, 4599bc <ASN1_generate_nconf@plt+0x3b04c>
  459760:	ldr	w0, [sp, #192]
  459764:	cbz	w0, 4599a4 <ASN1_generate_nconf@plt+0x3b034>
  459768:	ldr	w0, [sp, #332]
  45976c:	cbnz	w0, 459c4c <ASN1_generate_nconf@plt+0x3b2dc>
  459770:	ldr	x0, [sp, #392]
  459774:	cbz	x0, 4597c8 <ASN1_generate_nconf@plt+0x3ae58>
  459778:	mov	x1, #0x2                   	// #2
  45977c:	mov	x0, x21
  459780:	bl	41caa0 <X509_set_version@plt>
  459784:	ldr	x1, [sp, #152]
  459788:	mov	x2, x21
  45978c:	mov	x3, #0x0                   	// #0
  459790:	add	x0, sp, #0x200
  459794:	mov	w5, #0x0                   	// #0
  459798:	mov	x4, #0x0                   	// #0
  45979c:	bl	41b1f0 <X509V3_set_ctx@plt>
  4597a0:	ldr	x22, [sp, #392]
  4597a4:	add	x0, sp, #0x200
  4597a8:	mov	x1, x22
  4597ac:	bl	419ae0 <X509V3_set_nconf@plt>
  4597b0:	ldr	x2, [sp, #224]
  4597b4:	mov	x3, x21
  4597b8:	add	x1, sp, #0x200
  4597bc:	mov	x0, x22
  4597c0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4597c4:	cbz	w0, 4599bc <ASN1_generate_nconf@plt+0x3b04c>
  4597c8:	ldr	x3, [sp, #128]
  4597cc:	mov	x0, x21
  4597d0:	ldr	x1, [sp, #384]
  4597d4:	ldr	x2, [sp, #400]
  4597d8:	bl	439b18 <ASN1_generate_nconf@plt+0x1b1a8>
  4597dc:	cbz	w0, 4599bc <ASN1_generate_nconf@plt+0x3b04c>
  4597e0:	mov	x0, x26
  4597e4:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4597e8:	ldr	x0, [sp, #104]
  4597ec:	cbnz	x0, 458858 <ASN1_generate_nconf@plt+0x39ee8>
  4597f0:	mov	x0, x20
  4597f4:	bl	41b800 <ASN1_INTEGER_free@plt>
  4597f8:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  4597fc:	mov	x0, x26
  459800:	str	xzr, [sp, #512]
  459804:	bl	41ba70 <EVP_PKEY_get0_DSA@plt>
  459808:	add	x1, sp, #0x200
  45980c:	mov	x2, #0x0                   	// #0
  459810:	bl	41b150 <DSA_get0_key@plt>
  459814:	ldr	x1, [sp, #512]
  459818:	mov	x0, x23
  45981c:	bl	41d260 <BN_print@plt>
  459820:	b	458c64 <ASN1_generate_nconf@plt+0x3a2f4>
  459824:	bl	419990 <EVP_PKEY_get0_RSA@plt>
  459828:	add	x1, sp, #0x200
  45982c:	mov	x3, #0x0                   	// #0
  459830:	mov	x2, #0x0                   	// #0
  459834:	bl	41e680 <RSA_get0_key@plt>
  459838:	ldr	x1, [sp, #512]
  45983c:	mov	x0, x23
  459840:	bl	41d260 <BN_print@plt>
  459844:	b	458c64 <ASN1_generate_nconf@plt+0x3a2f4>
  459848:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  45984c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459850:	add	x1, x1, #0x7c0
  459854:	str	xzr, [sp, #136]
  459858:	ldr	x0, [x22, #152]
  45985c:	stp	xzr, xzr, [sp, #152]
  459860:	mov	x21, #0x0                   	// #0
  459864:	mov	x20, #0x0                   	// #0
  459868:	mov	x23, #0x0                   	// #0
  45986c:	bl	419740 <BIO_printf@plt>
  459870:	mov	x26, #0x0                   	// #0
  459874:	ldr	x0, [x22, #152]
  459878:	bl	41e7f0 <ERR_print_errors@plt>
  45987c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459880:	add	x27, x0, #0x900
  459884:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459888:	bl	41b960 <ASN1_INTEGER_new@plt>
  45988c:	mov	x26, x0
  459890:	cbz	x0, 4598cc <ASN1_generate_nconf@plt+0x3af5c>
  459894:	mov	x1, x0
  459898:	mov	x0, #0x0                   	// #0
  45989c:	bl	45bbe0 <ASN1_generate_nconf@plt+0x3d270>
  4598a0:	cbz	w0, 458e4c <ASN1_generate_nconf@plt+0x3a4dc>
  4598a4:	mov	x1, x26
  4598a8:	mov	x0, x21
  4598ac:	bl	41dae0 <X509_set_serialNumber@plt>
  4598b0:	cbz	w0, 458e4c <ASN1_generate_nconf@plt+0x3a4dc>
  4598b4:	mov	x0, x26
  4598b8:	bl	41b800 <ASN1_INTEGER_free@plt>
  4598bc:	b	4585ac <ASN1_generate_nconf@plt+0x39c3c>
  4598c0:	mov	x0, x23
  4598c4:	bl	41ab80 <PEM_write_bio_X509@plt>
  4598c8:	b	458e20 <ASN1_generate_nconf@plt+0x3a4b0>
  4598cc:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4598d0:	mov	x20, #0x0                   	// #0
  4598d4:	add	x27, x0, #0x900
  4598d8:	mov	x23, #0x0                   	// #0
  4598dc:	str	xzr, [sp, #104]
  4598e0:	str	xzr, [sp, #136]
  4598e4:	stp	xzr, xzr, [sp, #152]
  4598e8:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  4598ec:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  4598f0:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  4598f4:	add	x1, x1, #0x50
  4598f8:	ldp	x20, x24, [sp, #384]
  4598fc:	b	458e34 <ASN1_generate_nconf@plt+0x3a4c4>
  459900:	ldr	x0, [sp, #168]
  459904:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  459908:	b	458600 <ASN1_generate_nconf@plt+0x39c90>
  45990c:	ldp	x20, x24, [sp, #384]
  459910:	mov	w19, #0x1                   	// #1
  459914:	mov	x26, #0x0                   	// #0
  459918:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  45991c:	mov	w19, #0x1                   	// #1
  459920:	ldp	x20, x24, [sp, #384]
  459924:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459928:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  45992c:	adrp	x22, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459930:	add	x1, x1, #0xfd8
  459934:	ldp	x20, x24, [sp, #384]
  459938:	b	458e34 <ASN1_generate_nconf@plt+0x3a4c4>
  45993c:	mov	x25, #0x0                   	// #0
  459940:	mov	x0, x25
  459944:	bl	41ddd0 <OPENSSL_sk_free@plt>
  459948:	mov	x0, x26
  45994c:	mov	x1, x27
  459950:	mov	w2, #0x4a9                 	// #1193
  459954:	bl	41b1e0 <CRYPTO_free@plt>
  459958:	mov	x0, x20
  45995c:	mov	x1, x27
  459960:	mov	w2, #0x4aa                 	// #1194
  459964:	bl	41b1e0 <CRYPTO_free@plt>
  459968:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  45996c:	ldr	w24, [sp, #336]
  459970:	mov	x0, x25
  459974:	ldr	w19, [sp, #432]
  459978:	ldr	x21, [sp, #400]
  45997c:	ldr	x20, [sp, #416]
  459980:	bl	41dfd0 <OPENSSL_sk_num@plt>
  459984:	cbz	w0, 459c84 <ASN1_generate_nconf@plt+0x3b314>
  459988:	mov	x2, x25
  45998c:	mov	x0, x23
  459990:	mov	w4, #0x0                   	// #0
  459994:	mov	x3, #0x0                   	// #0
  459998:	mov	x1, #0x0                   	// #0
  45999c:	bl	41c940 <X509V3_extensions_print@plt>
  4599a0:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  4599a4:	ldr	w3, [sp, #188]
  4599a8:	mov	x0, x21
  4599ac:	mov	x2, #0x0                   	// #0
  4599b0:	mov	x1, #0x0                   	// #0
  4599b4:	bl	45e970 <ASN1_generate_nconf@plt+0x40000>
  4599b8:	cbnz	w0, 459768 <ASN1_generate_nconf@plt+0x3adf8>
  4599bc:	mov	x19, x20
  4599c0:	mov	x0, x26
  4599c4:	ldp	x20, x24, [sp, #384]
  4599c8:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4599cc:	ldr	x0, [x25, #152]
  4599d0:	bl	41e7f0 <ERR_print_errors@plt>
  4599d4:	ldr	x0, [sp, #104]
  4599d8:	cbnz	x0, 459910 <ASN1_generate_nconf@plt+0x3afa0>
  4599dc:	mov	x0, x19
  4599e0:	mov	x26, #0x0                   	// #0
  4599e4:	bl	41b800 <ASN1_INTEGER_free@plt>
  4599e8:	mov	w19, #0x1                   	// #1
  4599ec:	str	xzr, [sp, #104]
  4599f0:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  4599f4:	bl	41c390 <EVP_sha1@plt>
  4599f8:	mov	x20, x0
  4599fc:	b	45955c <ASN1_generate_nconf@plt+0x3abec>
  459a00:	ldr	x2, [sp, #280]
  459a04:	mov	x0, x23
  459a08:	ldr	x1, [sp, #440]
  459a0c:	mov	x26, #0x0                   	// #0
  459a10:	mov	x25, #0x0                   	// #0
  459a14:	bl	419740 <BIO_printf@plt>
  459a18:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  459a1c:	mov	x26, #0x0                   	// #0
  459a20:	mov	x25, #0x0                   	// #0
  459a24:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  459a28:	mov	x0, x23
  459a2c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459a30:	mov	x20, #0x0                   	// #0
  459a34:	add	x1, x1, #0xa38
  459a38:	mov	x26, #0x0                   	// #0
  459a3c:	mov	x25, #0x0                   	// #0
  459a40:	bl	419740 <BIO_printf@plt>
  459a44:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  459a48:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459a4c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  459a50:	mov	w19, #0x1                   	// #1
  459a54:	add	x1, x1, #0x430
  459a58:	ldr	x0, [x0, #152]
  459a5c:	mov	x26, #0x0                   	// #0
  459a60:	ldp	x20, x24, [sp, #384]
  459a64:	bl	419740 <BIO_printf@plt>
  459a68:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459a6c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  459a70:	mov	x2, x0
  459a74:	ldr	x20, [sp, #160]
  459a78:	mov	x0, x23
  459a7c:	mov	x3, #0x0                   	// #0
  459a80:	mov	x1, x20
  459a84:	bl	41ca50 <X509_REQ_print_ex@plt>
  459a88:	mov	w2, #0x1                   	// #1
  459a8c:	mov	x1, x20
  459a90:	mov	x0, x23
  459a94:	str	w2, [sp, #264]
  459a98:	bl	41e830 <PEM_write_bio_X509_REQ@plt>
  459a9c:	b	458858 <ASN1_generate_nconf@plt+0x39ee8>
  459aa0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459aa4:	add	x0, x0, #0x98
  459aa8:	mov	x26, #0x0                   	// #0
  459aac:	mov	w19, #0x1                   	// #1
  459ab0:	ldp	x20, x24, [sp, #384]
  459ab4:	ldr	x0, [x0]
  459ab8:	bl	41e7f0 <ERR_print_errors@plt>
  459abc:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459ac0:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459ac4:	add	x0, x0, #0x98
  459ac8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459acc:	mov	x26, #0x0                   	// #0
  459ad0:	add	x1, x1, #0x9e8
  459ad4:	mov	w19, #0x1                   	// #1
  459ad8:	ldr	x0, [x0]
  459adc:	ldp	x20, x24, [sp, #384]
  459ae0:	bl	419740 <BIO_printf@plt>
  459ae4:	b	457e3c <ASN1_generate_nconf@plt+0x394cc>
  459ae8:	ldr	x0, [sp, #304]
  459aec:	str	xzr, [sp, #512]
  459af0:	cbz	x0, 459b70 <ASN1_generate_nconf@plt+0x3b200>
  459af4:	ldr	x22, [sp, #304]
  459af8:	str	xzr, [sp, #336]
  459afc:	ldr	w1, [sp, #380]
  459b00:	mov	x0, x22
  459b04:	mov	x2, #0x0                   	// #0
  459b08:	bl	45bcb0 <ASN1_generate_nconf@plt+0x3d340>
  459b0c:	mov	x20, x0
  459b10:	cbz	x0, 459b34 <ASN1_generate_nconf@plt+0x3b1c4>
  459b14:	mov	x1, #0x1                   	// #1
  459b18:	bl	41b260 <BN_add_word@plt>
  459b1c:	cbz	w0, 459bcc <ASN1_generate_nconf@plt+0x3b25c>
  459b20:	mov	x0, x22
  459b24:	add	x3, sp, #0x200
  459b28:	mov	x2, x20
  459b2c:	mov	x1, #0x0                   	// #0
  459b30:	bl	45b8c8 <ASN1_generate_nconf@plt+0x3cf58>
  459b34:	ldr	x0, [sp, #336]
  459b38:	mov	x1, x27
  459b3c:	mov	w2, #0x3ad                 	// #941
  459b40:	bl	41b1e0 <CRYPTO_free@plt>
  459b44:	mov	x0, x20
  459b48:	bl	41e870 <BN_free@plt>
  459b4c:	ldr	x20, [sp, #512]
  459b50:	cbnz	x20, 4596f8 <ASN1_generate_nconf@plt+0x3ad88>
  459b54:	mov	x0, x26
  459b58:	mov	x19, x20
  459b5c:	ldp	x20, x24, [sp, #384]
  459b60:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  459b64:	ldr	x0, [x25, #152]
  459b68:	bl	41e7f0 <ERR_print_errors@plt>
  459b6c:	b	4599dc <ASN1_generate_nconf@plt+0x3b06c>
  459b70:	ldr	x22, [sp, #248]
  459b74:	mov	w1, #0x2e                  	// #46
  459b78:	mov	x0, x22
  459b7c:	bl	41ad10 <strrchr@plt>
  459b80:	cbz	x0, 459be8 <ASN1_generate_nconf@plt+0x3b278>
  459b84:	sub	x20, x0, x22
  459b88:	add	w0, w20, #0x5
  459b8c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459b90:	add	x1, x1, #0x998
  459b94:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  459b98:	ldr	x1, [sp, #248]
  459b9c:	mov	x22, x0
  459ba0:	mov	x2, x20
  459ba4:	bl	41a800 <memcpy@plt>
  459ba8:	str	x22, [sp, #336]
  459bac:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  459bb0:	add	x0, x0, #0x9a8
  459bb4:	add	x1, x22, x20
  459bb8:	ldr	w2, [x0]
  459bbc:	ldrb	w0, [x0, #4]
  459bc0:	str	w2, [x22, x20]
  459bc4:	strb	w0, [x1, #4]
  459bc8:	b	459afc <ASN1_generate_nconf@plt+0x3b18c>
  459bcc:	adrp	x0, 4a8000 <stdin@@GLIBC_2.17+0x28>
  459bd0:	add	x0, x0, #0x98
  459bd4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459bd8:	add	x1, x1, #0x9b0
  459bdc:	ldr	x0, [x0]
  459be0:	bl	419740 <BIO_printf@plt>
  459be4:	b	459b34 <ASN1_generate_nconf@plt+0x3b1c4>
  459be8:	ldr	x0, [sp, #248]
  459bec:	bl	41e440 <strlen@plt>
  459bf0:	mov	x20, x0
  459bf4:	b	459b88 <ASN1_generate_nconf@plt+0x3b218>
  459bf8:	mov	x19, x0
  459bfc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459c00:	ldr	x0, [x25, #152]
  459c04:	add	x1, x1, #0x970
  459c08:	ldp	x20, x24, [sp, #384]
  459c0c:	bl	419740 <BIO_printf@plt>
  459c10:	mov	x0, #0x0                   	// #0
  459c14:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  459c18:	b	4599cc <ASN1_generate_nconf@plt+0x3b05c>
  459c1c:	ldr	x0, [x25, #152]
  459c20:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  459c24:	add	x1, x1, #0x300
  459c28:	mov	x19, #0x0                   	// #0
  459c2c:	ldp	x20, x24, [sp, #384]
  459c30:	bl	419740 <BIO_printf@plt>
  459c34:	mov	x0, x26
  459c38:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  459c3c:	b	4599cc <ASN1_generate_nconf@plt+0x3b05c>
  459c40:	mov	x0, x21
  459c44:	mov	w1, #0x0                   	// #0
  459c48:	bl	41e070 <X509_delete_ext@plt>
  459c4c:	mov	x0, x21
  459c50:	bl	41e530 <X509_get_ext_count@plt>
  459c54:	cmp	w0, #0x0
  459c58:	b.gt	459c40 <ASN1_generate_nconf@plt+0x3b2d0>
  459c5c:	b	459770 <ASN1_generate_nconf@plt+0x3ae00>
  459c60:	ldr	x0, [x25, #152]
  459c64:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  459c68:	add	x1, x1, #0x5b8
  459c6c:	mov	x19, x20
  459c70:	ldp	x20, x24, [sp, #384]
  459c74:	bl	419740 <BIO_printf@plt>
  459c78:	mov	x0, x26
  459c7c:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  459c80:	b	4599cc <ASN1_generate_nconf@plt+0x3b05c>
  459c84:	ldr	x2, [sp, #280]
  459c88:	mov	x0, x23
  459c8c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  459c90:	add	x1, x1, #0xa80
  459c94:	bl	419740 <BIO_printf@plt>
  459c98:	b	459940 <ASN1_generate_nconf@plt+0x3afd0>
  459c9c:	nop
  459ca0:	stp	x29, x30, [sp, #-32]!
  459ca4:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64690>
  459ca8:	add	x2, x2, #0xb48
  459cac:	mov	x29, sp
  459cb0:	bl	41d030 <NCONF_get_string@plt>
  459cb4:	cbz	x0, 459d38 <ASN1_generate_nconf@plt+0x3b3c8>
  459cb8:	mov	x1, #0xffffffffffffffff    	// #-1
  459cbc:	stp	x19, x20, [sp, #16]
  459cc0:	mov	x19, x0
  459cc4:	bl	419b30 <RAND_load_file@plt>
  459cc8:	tbnz	w0, #31, 459ce4 <ASN1_generate_nconf@plt+0x3b374>
  459ccc:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459cd0:	ldr	x0, [x20, #2392]
  459cd4:	cbz	x0, 459d14 <ASN1_generate_nconf@plt+0x3b3a4>
  459cd8:	ldp	x19, x20, [sp, #16]
  459cdc:	ldp	x29, x30, [sp], #32
  459ce0:	ret
  459ce4:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  459ce8:	mov	x2, x19
  459cec:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459cf0:	add	x1, x1, #0xb58
  459cf4:	ldr	x20, [x20, #4024]
  459cf8:	ldr	x0, [x20]
  459cfc:	bl	419740 <BIO_printf@plt>
  459d00:	ldr	x0, [x20]
  459d04:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459d08:	bl	41e7f0 <ERR_print_errors@plt>
  459d0c:	ldr	x0, [x20, #2392]
  459d10:	cbnz	x0, 459cd8 <ASN1_generate_nconf@plt+0x3b368>
  459d14:	mov	x0, x19
  459d18:	mov	w2, #0x1f                  	// #31
  459d1c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459d20:	add	x1, x1, #0xb70
  459d24:	bl	41af90 <CRYPTO_strdup@plt>
  459d28:	str	x0, [x20, #2392]
  459d2c:	ldp	x19, x20, [sp, #16]
  459d30:	ldp	x29, x30, [sp], #32
  459d34:	ret
  459d38:	ldp	x29, x30, [sp], #32
  459d3c:	b	41a2a0 <ERR_clear_error@plt>
  459d40:	stp	x29, x30, [sp, #-32]!
  459d44:	mov	x29, sp
  459d48:	stp	x19, x20, [sp, #16]
  459d4c:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459d50:	ldr	x0, [x19, #2392]
  459d54:	cbz	x0, 459d7c <ASN1_generate_nconf@plt+0x3b40c>
  459d58:	bl	41bb20 <RAND_write_file@plt>
  459d5c:	cmn	w0, #0x1
  459d60:	b.eq	459d88 <ASN1_generate_nconf@plt+0x3b418>  // b.none
  459d64:	ldr	x0, [x19, #2392]
  459d68:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459d6c:	mov	w2, #0x44                  	// #68
  459d70:	add	x1, x1, #0xb70
  459d74:	bl	41b1e0 <CRYPTO_free@plt>
  459d78:	str	xzr, [x19, #2392]
  459d7c:	ldp	x19, x20, [sp, #16]
  459d80:	ldp	x29, x30, [sp], #32
  459d84:	ret
  459d88:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  459d8c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459d90:	add	x1, x1, #0xb80
  459d94:	ldr	x20, [x20, #4024]
  459d98:	ldr	x0, [x20]
  459d9c:	bl	419740 <BIO_printf@plt>
  459da0:	ldr	x0, [x20]
  459da4:	bl	41e7f0 <ERR_print_errors@plt>
  459da8:	b	459d64 <ASN1_generate_nconf@plt+0x3b3f4>
  459dac:	nop
  459db0:	stp	x29, x30, [sp, #-64]!
  459db4:	cmp	w0, #0x5dd
  459db8:	mov	x29, sp
  459dbc:	stp	x21, x22, [sp, #32]
  459dc0:	b.eq	459e1c <ASN1_generate_nconf@plt+0x3b4ac>  // b.none
  459dc4:	cmp	w0, #0x5de
  459dc8:	mov	w21, #0x1                   	// #1
  459dcc:	b.ne	459e0c <ASN1_generate_nconf@plt+0x3b49c>  // b.any
  459dd0:	stp	x19, x20, [sp, #16]
  459dd4:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459dd8:	adrp	x19, 483000 <ASN1_generate_nconf@plt+0x64690>
  459ddc:	ldr	x0, [x20, #2392]
  459de0:	add	x19, x19, #0xb70
  459de4:	mov	x1, x19
  459de8:	mov	w2, #0x58                  	// #88
  459dec:	mov	w21, #0x1                   	// #1
  459df0:	bl	41b1e0 <CRYPTO_free@plt>
  459df4:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  459df8:	mov	x1, x19
  459dfc:	mov	w2, #0x59                  	// #89
  459e00:	bl	41af90 <CRYPTO_strdup@plt>
  459e04:	str	x0, [x20, #2392]
  459e08:	ldp	x19, x20, [sp, #16]
  459e0c:	mov	w0, w21
  459e10:	ldp	x21, x22, [sp, #32]
  459e14:	ldp	x29, x30, [sp], #64
  459e18:	ret
  459e1c:	stp	x19, x20, [sp, #16]
  459e20:	mov	w21, #0x1                   	// #1
  459e24:	str	x23, [sp, #48]
  459e28:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  459e2c:	mov	x19, x0
  459e30:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  459e34:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459e38:	add	x23, x1, #0xb58
  459e3c:	ldr	x22, [x0, #4024]
  459e40:	ldrb	w1, [x19]
  459e44:	cmp	w1, #0x3a
  459e48:	mov	x20, x19
  459e4c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  459e50:	b.ne	459ea0 <ASN1_generate_nconf@plt+0x3b530>  // b.any
  459e54:	cbnz	w1, 459eb4 <ASN1_generate_nconf@plt+0x3b544>
  459e58:	strb	wzr, [x20]
  459e5c:	mov	x0, x19
  459e60:	mov	x1, #0xffffffffffffffff    	// #-1
  459e64:	bl	419b30 <RAND_load_file@plt>
  459e68:	tbz	w0, #31, 459ed4 <ASN1_generate_nconf@plt+0x3b564>
  459e6c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  459e70:	mov	x2, x19
  459e74:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  459e78:	add	x1, x1, #0xb58
  459e7c:	ldr	x19, [x0, #4024]
  459e80:	mov	w21, #0x0                   	// #0
  459e84:	ldr	x0, [x19]
  459e88:	bl	419740 <BIO_printf@plt>
  459e8c:	ldr	x0, [x19]
  459e90:	bl	41e7f0 <ERR_print_errors@plt>
  459e94:	ldp	x19, x20, [sp, #16]
  459e98:	ldr	x23, [sp, #48]
  459e9c:	b	459e0c <ASN1_generate_nconf@plt+0x3b49c>
  459ea0:	ldrb	w1, [x20, #1]!
  459ea4:	cmp	w1, #0x3a
  459ea8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  459eac:	b.ne	459ea0 <ASN1_generate_nconf@plt+0x3b530>  // b.any
  459eb0:	cbz	w1, 459e58 <ASN1_generate_nconf@plt+0x3b4e8>
  459eb4:	strb	wzr, [x20]
  459eb8:	mov	x0, x19
  459ebc:	mov	x1, #0xffffffffffffffff    	// #-1
  459ec0:	bl	419b30 <RAND_load_file@plt>
  459ec4:	tbnz	w0, #31, 459eec <ASN1_generate_nconf@plt+0x3b57c>
  459ec8:	ldrb	w1, [x20, #1]
  459ecc:	add	x19, x20, #0x1
  459ed0:	cbnz	w1, 459e44 <ASN1_generate_nconf@plt+0x3b4d4>
  459ed4:	mov	w0, w21
  459ed8:	ldp	x19, x20, [sp, #16]
  459edc:	ldp	x21, x22, [sp, #32]
  459ee0:	ldr	x23, [sp, #48]
  459ee4:	ldp	x29, x30, [sp], #64
  459ee8:	ret
  459eec:	ldr	x0, [x22]
  459ef0:	mov	x2, x19
  459ef4:	mov	x1, x23
  459ef8:	add	x19, x20, #0x1
  459efc:	mov	w21, #0x0                   	// #0
  459f00:	bl	419740 <BIO_printf@plt>
  459f04:	ldr	x0, [x22]
  459f08:	bl	41e7f0 <ERR_print_errors@plt>
  459f0c:	ldrb	w1, [x20, #1]
  459f10:	cbz	w1, 459ed4 <ASN1_generate_nconf@plt+0x3b564>
  459f14:	b	459e44 <ASN1_generate_nconf@plt+0x3b4d4>
  459f18:	ldr	x0, [x0]
  459f1c:	ldrb	w0, [x0]
  459f20:	cmp	w0, #0x56
  459f24:	cset	w0, eq  // eq = none
  459f28:	ret
  459f2c:	nop
  459f30:	stp	x29, x30, [sp, #-32]!
  459f34:	adrp	x1, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459f38:	mov	x29, sp
  459f3c:	str	x19, [sp, #16]
  459f40:	mov	x19, x0
  459f44:	ldr	x0, [x1, #2400]
  459f48:	bl	41b130 <UI_method_get_closer@plt>
  459f4c:	cbz	x0, 459f68 <ASN1_generate_nconf@plt+0x3b5f8>
  459f50:	mov	x1, x0
  459f54:	mov	x0, x19
  459f58:	ldr	x19, [sp, #16]
  459f5c:	mov	x16, x1
  459f60:	ldp	x29, x30, [sp], #32
  459f64:	br	x16
  459f68:	mov	w0, #0x1                   	// #1
  459f6c:	ldr	x19, [sp, #16]
  459f70:	ldp	x29, x30, [sp], #32
  459f74:	ret
  459f78:	stp	x29, x30, [sp, #-32]!
  459f7c:	mov	x29, sp
  459f80:	stp	x19, x20, [sp, #16]
  459f84:	mov	x20, x0
  459f88:	mov	x19, x1
  459f8c:	mov	x0, x1
  459f90:	bl	41b1d0 <UI_get_input_flags@plt>
  459f94:	tbz	w0, #1, 459fb8 <ASN1_generate_nconf@plt+0x3b648>
  459f98:	mov	x0, x20
  459f9c:	bl	41aa10 <UI_get0_user_data@plt>
  459fa0:	cbz	x0, 459fb8 <ASN1_generate_nconf@plt+0x3b648>
  459fa4:	mov	x0, x19
  459fa8:	bl	41b020 <UI_get_string_type@plt>
  459fac:	sub	w0, w0, #0x1
  459fb0:	cmp	w0, #0x1
  459fb4:	b.ls	459fe4 <ASN1_generate_nconf@plt+0x3b674>  // b.plast
  459fb8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  459fbc:	ldr	x0, [x0, #2400]
  459fc0:	bl	41da30 <UI_method_get_writer@plt>
  459fc4:	mov	x2, x0
  459fc8:	cbz	x0, 459ffc <ASN1_generate_nconf@plt+0x3b68c>
  459fcc:	mov	x1, x19
  459fd0:	mov	x0, x20
  459fd4:	ldp	x19, x20, [sp, #16]
  459fd8:	mov	x16, x2
  459fdc:	ldp	x29, x30, [sp], #32
  459fe0:	br	x16
  459fe4:	mov	x0, x20
  459fe8:	bl	41aa10 <UI_get0_user_data@plt>
  459fec:	ldr	x0, [x0]
  459ff0:	cbz	x0, 459fb8 <ASN1_generate_nconf@plt+0x3b648>
  459ff4:	ldrb	w0, [x0]
  459ff8:	cbz	w0, 459fb8 <ASN1_generate_nconf@plt+0x3b648>
  459ffc:	mov	w0, #0x1                   	// #1
  45a000:	ldp	x19, x20, [sp, #16]
  45a004:	ldp	x29, x30, [sp], #32
  45a008:	ret
  45a00c:	nop
  45a010:	stp	x29, x30, [sp, #-32]!
  45a014:	mov	x29, sp
  45a018:	stp	x19, x20, [sp, #16]
  45a01c:	mov	x20, x0
  45a020:	mov	x19, x1
  45a024:	mov	x0, x1
  45a028:	bl	41b1d0 <UI_get_input_flags@plt>
  45a02c:	tbz	w0, #1, 45a050 <ASN1_generate_nconf@plt+0x3b6e0>
  45a030:	mov	x0, x20
  45a034:	bl	41aa10 <UI_get0_user_data@plt>
  45a038:	cbz	x0, 45a050 <ASN1_generate_nconf@plt+0x3b6e0>
  45a03c:	mov	x0, x19
  45a040:	bl	41b020 <UI_get_string_type@plt>
  45a044:	sub	w0, w0, #0x1
  45a048:	cmp	w0, #0x1
  45a04c:	b.ls	45a07c <ASN1_generate_nconf@plt+0x3b70c>  // b.plast
  45a050:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a054:	ldr	x0, [x0, #2400]
  45a058:	bl	41d210 <UI_method_get_reader@plt>
  45a05c:	mov	x2, x0
  45a060:	cbz	x0, 45a0a0 <ASN1_generate_nconf@plt+0x3b730>
  45a064:	mov	x1, x19
  45a068:	mov	x0, x20
  45a06c:	ldp	x19, x20, [sp, #16]
  45a070:	mov	x16, x2
  45a074:	ldp	x29, x30, [sp], #32
  45a078:	br	x16
  45a07c:	mov	x0, x20
  45a080:	bl	41aa10 <UI_get0_user_data@plt>
  45a084:	ldr	x2, [x0]
  45a088:	cbz	x2, 45a050 <ASN1_generate_nconf@plt+0x3b6e0>
  45a08c:	ldrb	w0, [x2]
  45a090:	cbz	w0, 45a050 <ASN1_generate_nconf@plt+0x3b6e0>
  45a094:	mov	x1, x19
  45a098:	mov	x0, x20
  45a09c:	bl	41ac50 <UI_set_result@plt>
  45a0a0:	mov	w0, #0x1                   	// #1
  45a0a4:	ldp	x19, x20, [sp, #16]
  45a0a8:	ldp	x29, x30, [sp], #32
  45a0ac:	ret
  45a0b0:	stp	x29, x30, [sp, #-32]!
  45a0b4:	adrp	x1, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a0b8:	mov	x29, sp
  45a0bc:	str	x19, [sp, #16]
  45a0c0:	mov	x19, x0
  45a0c4:	ldr	x0, [x1, #2400]
  45a0c8:	bl	41a9f0 <UI_method_get_opener@plt>
  45a0cc:	cbz	x0, 45a0e8 <ASN1_generate_nconf@plt+0x3b778>
  45a0d0:	mov	x1, x0
  45a0d4:	mov	x0, x19
  45a0d8:	ldr	x19, [sp, #16]
  45a0dc:	mov	x16, x1
  45a0e0:	ldp	x29, x30, [sp], #32
  45a0e4:	br	x16
  45a0e8:	mov	w0, #0x1                   	// #1
  45a0ec:	ldr	x19, [sp, #16]
  45a0f0:	ldp	x29, x30, [sp], #32
  45a0f4:	ret
  45a0f8:	ldr	x0, [x0, #24]
  45a0fc:	ldrb	w2, [x0]
  45a100:	cmp	w2, #0x30
  45a104:	b.ne	45a114 <ASN1_generate_nconf@plt+0x3b7a4>  // b.any
  45a108:	ldrb	w2, [x0, #1]!
  45a10c:	cmp	w2, #0x30
  45a110:	b.eq	45a108 <ASN1_generate_nconf@plt+0x3b798>  // b.none
  45a114:	ldr	x1, [x1, #24]
  45a118:	ldrb	w2, [x1]
  45a11c:	cmp	w2, #0x30
  45a120:	b.ne	45a134 <ASN1_generate_nconf@plt+0x3b7c4>  // b.any
  45a124:	nop
  45a128:	ldrb	w2, [x1, #1]!
  45a12c:	cmp	w2, #0x30
  45a130:	b.eq	45a128 <ASN1_generate_nconf@plt+0x3b7b8>  // b.none
  45a134:	b	41d250 <strcmp@plt>
  45a138:	stp	x29, x30, [sp, #-112]!
  45a13c:	mov	x29, sp
  45a140:	add	x4, sp, #0x54
  45a144:	add	x3, sp, #0x68
  45a148:	stp	x19, x20, [sp, #16]
  45a14c:	mov	x20, x1
  45a150:	mov	x19, x2
  45a154:	add	x1, sp, #0x58
  45a158:	add	x2, sp, #0x60
  45a15c:	stp	x21, x22, [sp, #32]
  45a160:	mov	x22, x0
  45a164:	stp	x23, x24, [sp, #48]
  45a168:	str	x25, [sp, #64]
  45a16c:	stp	xzr, xzr, [sp, #88]
  45a170:	str	xzr, [sp, #104]
  45a174:	bl	41beb0 <OCSP_parse_url@plt>
  45a178:	cbz	w0, 45a26c <ASN1_generate_nconf@plt+0x3b8fc>
  45a17c:	ldr	w0, [sp, #84]
  45a180:	cbnz	w0, 45a1b4 <ASN1_generate_nconf@plt+0x3b844>
  45a184:	ldr	x0, [sp, #88]
  45a188:	bl	419b40 <BIO_new_connect@plt>
  45a18c:	mov	x23, x0
  45a190:	cbz	x0, 45a26c <ASN1_generate_nconf@plt+0x3b8fc>
  45a194:	ldr	x3, [sp, #96]
  45a198:	mov	x2, #0x1                   	// #1
  45a19c:	mov	w1, #0x64                  	// #100
  45a1a0:	mov	x25, #0x0                   	// #0
  45a1a4:	bl	41de90 <BIO_ctrl@plt>
  45a1a8:	cbnz	x0, 45a27c <ASN1_generate_nconf@plt+0x3b90c>
  45a1ac:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a1b0:	b	45a1d4 <ASN1_generate_nconf@plt+0x3b864>
  45a1b4:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a1b8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a1bc:	mov	x25, #0x0                   	// #0
  45a1c0:	add	x1, x1, #0xba0
  45a1c4:	ldr	x0, [x21, #4024]
  45a1c8:	mov	x23, #0x0                   	// #0
  45a1cc:	ldr	x0, [x0]
  45a1d0:	bl	41a980 <BIO_puts@plt>
  45a1d4:	ldr	x0, [sp, #88]
  45a1d8:	adrp	x19, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a1dc:	add	x19, x19, #0xbe0
  45a1e0:	mov	w2, #0x271                 	// #625
  45a1e4:	mov	x1, x19
  45a1e8:	bl	41b1e0 <CRYPTO_free@plt>
  45a1ec:	ldr	x0, [sp, #104]
  45a1f0:	mov	x1, x19
  45a1f4:	mov	w2, #0x272                 	// #626
  45a1f8:	bl	41b1e0 <CRYPTO_free@plt>
  45a1fc:	ldr	x0, [sp, #96]
  45a200:	mov	x1, x19
  45a204:	mov	w2, #0x273                 	// #627
  45a208:	bl	41b1e0 <CRYPTO_free@plt>
  45a20c:	mov	x0, x23
  45a210:	bl	41ce30 <BIO_free_all@plt>
  45a214:	mov	x0, x25
  45a218:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  45a21c:	ldr	x0, [x21, #4024]
  45a220:	ldr	x0, [x0]
  45a224:	cbz	x20, 45a338 <ASN1_generate_nconf@plt+0x3b9c8>
  45a228:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  45a22c:	add	x2, x2, #0xaf8
  45a230:	mov	w24, #0x0                   	// #0
  45a234:	mov	x3, x22
  45a238:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a23c:	add	x1, x1, #0xbc0
  45a240:	bl	419740 <BIO_printf@plt>
  45a244:	ldr	x21, [x21, #4024]
  45a248:	ldr	x0, [x21]
  45a24c:	bl	41e7f0 <ERR_print_errors@plt>
  45a250:	mov	w0, w24
  45a254:	ldp	x19, x20, [sp, #16]
  45a258:	ldp	x21, x22, [sp, #32]
  45a25c:	ldp	x23, x24, [sp, #48]
  45a260:	ldr	x25, [sp, #64]
  45a264:	ldp	x29, x30, [sp], #112
  45a268:	ret
  45a26c:	mov	x25, #0x0                   	// #0
  45a270:	mov	x23, #0x0                   	// #0
  45a274:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a278:	b	45a1d4 <ASN1_generate_nconf@plt+0x3b864>
  45a27c:	mov	x0, x23
  45a280:	mov	w1, #0x400                 	// #1024
  45a284:	bl	41d5d0 <OCSP_REQ_CTX_new@plt>
  45a288:	mov	x25, x0
  45a28c:	cbz	x0, 45a1ac <ASN1_generate_nconf@plt+0x3b83c>
  45a290:	ldr	x2, [sp, #104]
  45a294:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a298:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a29c:	add	x1, x1, #0xbb8
  45a2a0:	bl	41d950 <OCSP_REQ_CTX_http@plt>
  45a2a4:	cbz	w0, 45a1d4 <ASN1_generate_nconf@plt+0x3b864>
  45a2a8:	ldr	x2, [sp, #88]
  45a2ac:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  45a2b0:	mov	x0, x25
  45a2b4:	add	x1, x1, #0xc8
  45a2b8:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  45a2bc:	cbz	w0, 45a1d4 <ASN1_generate_nconf@plt+0x3b864>
  45a2c0:	cbz	x20, 45a348 <ASN1_generate_nconf@plt+0x3b9d8>
  45a2c4:	nop
  45a2c8:	mov	x1, x20
  45a2cc:	mov	x0, x25
  45a2d0:	bl	41df10 <X509_http_nbio@plt>
  45a2d4:	mov	w24, w0
  45a2d8:	cmn	w0, #0x1
  45a2dc:	b.eq	45a2c8 <ASN1_generate_nconf@plt+0x3b958>  // b.none
  45a2e0:	ldr	x0, [sp, #88]
  45a2e4:	adrp	x19, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a2e8:	add	x19, x19, #0xbe0
  45a2ec:	mov	w2, #0x271                 	// #625
  45a2f0:	mov	x1, x19
  45a2f4:	bl	41b1e0 <CRYPTO_free@plt>
  45a2f8:	ldr	x0, [sp, #104]
  45a2fc:	mov	x1, x19
  45a300:	mov	w2, #0x272                 	// #626
  45a304:	bl	41b1e0 <CRYPTO_free@plt>
  45a308:	ldr	x0, [sp, #96]
  45a30c:	mov	x1, x19
  45a310:	mov	w2, #0x273                 	// #627
  45a314:	bl	41b1e0 <CRYPTO_free@plt>
  45a318:	mov	x0, x23
  45a31c:	bl	41ce30 <BIO_free_all@plt>
  45a320:	mov	x0, x25
  45a324:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  45a328:	cmp	w24, #0x1
  45a32c:	b.ne	45a3c8 <ASN1_generate_nconf@plt+0x3ba58>  // b.any
  45a330:	mov	w24, #0x1                   	// #1
  45a334:	b	45a250 <ASN1_generate_nconf@plt+0x3b8e0>
  45a338:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  45a33c:	mov	w24, #0x0                   	// #0
  45a340:	add	x2, x2, #0x250
  45a344:	b	45a234 <ASN1_generate_nconf@plt+0x3b8c4>
  45a348:	mov	x1, x19
  45a34c:	mov	x0, x25
  45a350:	bl	419d90 <X509_CRL_http_nbio@plt>
  45a354:	mov	w24, w0
  45a358:	cmn	w0, #0x1
  45a35c:	b.eq	45a348 <ASN1_generate_nconf@plt+0x3b9d8>  // b.none
  45a360:	ldr	x0, [sp, #88]
  45a364:	adrp	x19, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a368:	add	x19, x19, #0xbe0
  45a36c:	mov	w2, #0x271                 	// #625
  45a370:	mov	x1, x19
  45a374:	bl	41b1e0 <CRYPTO_free@plt>
  45a378:	ldr	x0, [sp, #104]
  45a37c:	mov	x1, x19
  45a380:	mov	w2, #0x272                 	// #626
  45a384:	bl	41b1e0 <CRYPTO_free@plt>
  45a388:	ldr	x0, [sp, #96]
  45a38c:	mov	x1, x19
  45a390:	mov	w2, #0x273                 	// #627
  45a394:	bl	41b1e0 <CRYPTO_free@plt>
  45a398:	mov	x0, x23
  45a39c:	bl	41ce30 <BIO_free_all@plt>
  45a3a0:	mov	x0, x25
  45a3a4:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  45a3a8:	cmp	w24, #0x1
  45a3ac:	b.eq	45a330 <ASN1_generate_nconf@plt+0x3b9c0>  // b.none
  45a3b0:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a3b4:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  45a3b8:	add	x2, x2, #0x250
  45a3bc:	ldr	x0, [x21, #4024]
  45a3c0:	ldr	x0, [x0]
  45a3c4:	b	45a234 <ASN1_generate_nconf@plt+0x3b8c4>
  45a3c8:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a3cc:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  45a3d0:	add	x2, x2, #0xaf8
  45a3d4:	ldr	x0, [x21, #4024]
  45a3d8:	ldr	x0, [x0]
  45a3dc:	b	45a234 <ASN1_generate_nconf@plt+0x3b8c4>
  45a3e0:	ldr	x0, [x0, #40]
  45a3e4:	b	419850 <OPENSSL_LH_strhash@plt>
  45a3e8:	ldr	x0, [x0, #24]
  45a3ec:	ldrb	w1, [x0]
  45a3f0:	cmp	w1, #0x30
  45a3f4:	b.ne	45a404 <ASN1_generate_nconf@plt+0x3ba94>  // b.any
  45a3f8:	ldrb	w1, [x0, #1]!
  45a3fc:	cmp	w1, #0x30
  45a400:	b.eq	45a3f8 <ASN1_generate_nconf@plt+0x3ba88>  // b.none
  45a404:	b	419850 <OPENSSL_LH_strhash@plt>
  45a408:	stp	x29, x30, [sp, #-80]!
  45a40c:	mov	x29, sp
  45a410:	stp	x19, x20, [sp, #16]
  45a414:	mov	w20, #0x0                   	// #0
  45a418:	stp	x21, x22, [sp, #32]
  45a41c:	stp	x23, x24, [sp, #48]
  45a420:	mov	x23, x2
  45a424:	mov	x24, x0
  45a428:	mov	x0, x1
  45a42c:	stp	x25, x26, [sp, #64]
  45a430:	bl	41bee0 <X509V3_parse_list@plt>
  45a434:	mov	x22, x0
  45a438:	mov	w25, #0x1                   	// #1
  45a43c:	mov	x0, x22
  45a440:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a444:	cmp	w20, w0
  45a448:	b.ge	45a4d4 <ASN1_generate_nconf@plt+0x3bb64>  // b.tcont
  45a44c:	nop
  45a450:	mov	w1, w20
  45a454:	mov	x0, x22
  45a458:	bl	419630 <OPENSSL_sk_value@plt>
  45a45c:	ldr	x19, [x0, #8]
  45a460:	ldrb	w1, [x19]
  45a464:	cmp	w1, #0x2d
  45a468:	b.eq	45a50c <ASN1_generate_nconf@plt+0x3bb9c>  // b.none
  45a46c:	cmp	w1, #0x2b
  45a470:	mov	w26, #0x1                   	// #1
  45a474:	cset	w1, eq  // eq = none
  45a478:	add	x19, x19, x1
  45a47c:	ldr	x1, [x23]
  45a480:	cbz	x1, 45a500 <ASN1_generate_nconf@plt+0x3bb90>
  45a484:	mov	x21, x23
  45a488:	b	45a494 <ASN1_generate_nconf@plt+0x3bb24>
  45a48c:	ldr	x1, [x21, #24]!
  45a490:	cbz	x1, 45a500 <ASN1_generate_nconf@plt+0x3bb90>
  45a494:	mov	x0, x19
  45a498:	bl	41e540 <strcasecmp@plt>
  45a49c:	cbnz	w0, 45a48c <ASN1_generate_nconf@plt+0x3bb1c>
  45a4a0:	ldr	x1, [x24]
  45a4a4:	ldr	x0, [x21, #16]
  45a4a8:	bic	x0, x1, x0
  45a4ac:	str	x0, [x24]
  45a4b0:	ldr	x1, [x21, #8]
  45a4b4:	cbz	w26, 45a518 <ASN1_generate_nconf@plt+0x3bba8>
  45a4b8:	add	w20, w20, #0x1
  45a4bc:	orr	x0, x1, x0
  45a4c0:	str	x0, [x24]
  45a4c4:	mov	x0, x22
  45a4c8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a4cc:	cmp	w20, w0
  45a4d0:	b.lt	45a450 <ASN1_generate_nconf@plt+0x3bae0>  // b.tstop
  45a4d4:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a4d8:	mov	x0, x22
  45a4dc:	ldr	x1, [x1, #4032]
  45a4e0:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45a4e4:	mov	w0, w25
  45a4e8:	ldp	x19, x20, [sp, #16]
  45a4ec:	ldp	x21, x22, [sp, #32]
  45a4f0:	ldp	x23, x24, [sp, #48]
  45a4f4:	ldp	x25, x26, [sp, #64]
  45a4f8:	ldp	x29, x30, [sp], #80
  45a4fc:	ret
  45a500:	add	w20, w20, #0x1
  45a504:	mov	w25, #0x0                   	// #0
  45a508:	b	45a4c4 <ASN1_generate_nconf@plt+0x3bb54>
  45a50c:	add	x19, x19, #0x1
  45a510:	mov	w26, #0x0                   	// #0
  45a514:	b	45a47c <ASN1_generate_nconf@plt+0x3bb0c>
  45a518:	bic	x0, x0, x1
  45a51c:	add	w20, w20, #0x1
  45a520:	str	x0, [x24]
  45a524:	b	45a4c4 <ASN1_generate_nconf@plt+0x3bb54>
  45a528:	sub	sp, sp, #0x450
  45a52c:	stp	x29, x30, [sp]
  45a530:	mov	x29, sp
  45a534:	stp	x19, x20, [sp, #16]
  45a538:	stp	x21, x22, [sp, #32]
  45a53c:	mov	x22, x4
  45a540:	stp	x23, x24, [sp, #48]
  45a544:	mov	x24, x1
  45a548:	mov	x23, x5
  45a54c:	mov	x1, #0x0                   	// #0
  45a550:	stp	x25, x26, [sp, #64]
  45a554:	mov	x25, x2
  45a558:	mov	x26, x3
  45a55c:	bl	41e560 <d2i_PKCS12_bio@plt>
  45a560:	mov	x19, x0
  45a564:	cbz	x0, 45a64c <ASN1_generate_nconf@plt+0x3bcdc>
  45a568:	adrp	x21, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  45a56c:	mov	w2, #0x0                   	// #0
  45a570:	add	x1, x21, #0xdc8
  45a574:	bl	41c8b0 <PKCS12_verify_mac@plt>
  45a578:	cbz	w0, 45a5c0 <ASN1_generate_nconf@plt+0x3bc50>
  45a57c:	add	x1, x21, #0xdc8
  45a580:	mov	x3, x23
  45a584:	mov	x2, x22
  45a588:	mov	x0, x19
  45a58c:	mov	x4, #0x0                   	// #0
  45a590:	bl	41e4e0 <PKCS12_parse@plt>
  45a594:	mov	w20, w0
  45a598:	mov	x0, x19
  45a59c:	bl	41e6b0 <PKCS12_free@plt>
  45a5a0:	mov	w0, w20
  45a5a4:	ldp	x29, x30, [sp]
  45a5a8:	ldp	x19, x20, [sp, #16]
  45a5ac:	ldp	x21, x22, [sp, #32]
  45a5b0:	ldp	x23, x24, [sp, #48]
  45a5b4:	ldp	x25, x26, [sp, #64]
  45a5b8:	add	sp, sp, #0x450
  45a5bc:	ret
  45a5c0:	mov	x0, x19
  45a5c4:	mov	w2, #0x0                   	// #0
  45a5c8:	mov	x1, #0x0                   	// #0
  45a5cc:	bl	41c8b0 <PKCS12_verify_mac@plt>
  45a5d0:	mov	w20, w0
  45a5d4:	cbnz	w0, 45a57c <ASN1_generate_nconf@plt+0x3bc0c>
  45a5d8:	adrp	x4, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a5dc:	cmp	x25, #0x0
  45a5e0:	mov	w2, #0x0                   	// #0
  45a5e4:	add	x21, sp, #0x50
  45a5e8:	ldr	x4, [x4, #4040]
  45a5ec:	mov	x3, x26
  45a5f0:	mov	x0, x21
  45a5f4:	mov	w1, #0x400                 	// #1024
  45a5f8:	csel	x25, x4, x25, eq  // eq = none
  45a5fc:	blr	x25
  45a600:	mov	w2, w0
  45a604:	tbnz	w0, #31, 45a670 <ASN1_generate_nconf@plt+0x3bd00>
  45a608:	cmp	w0, #0x3ff
  45a60c:	b.gt	45a614 <ASN1_generate_nconf@plt+0x3bca4>
  45a610:	strb	wzr, [x21, w0, sxtw]
  45a614:	mov	x1, x21
  45a618:	mov	x0, x19
  45a61c:	bl	41c8b0 <PKCS12_verify_mac@plt>
  45a620:	mov	w20, w0
  45a624:	mov	x1, x21
  45a628:	cbnz	w0, 45a580 <ASN1_generate_nconf@plt+0x3bc10>
  45a62c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a630:	mov	x2, x24
  45a634:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a638:	add	x1, x1, #0xc40
  45a63c:	ldr	x0, [x0, #4024]
  45a640:	ldr	x0, [x0]
  45a644:	bl	419740 <BIO_printf@plt>
  45a648:	b	45a598 <ASN1_generate_nconf@plt+0x3bc28>
  45a64c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a650:	mov	x2, x24
  45a654:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a658:	mov	w20, #0x0                   	// #0
  45a65c:	ldr	x0, [x0, #4024]
  45a660:	add	x1, x1, #0xbf0
  45a664:	ldr	x0, [x0]
  45a668:	bl	419740 <BIO_printf@plt>
  45a66c:	b	45a598 <ASN1_generate_nconf@plt+0x3bc28>
  45a670:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a674:	mov	x2, x24
  45a678:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a67c:	add	x1, x1, #0xc18
  45a680:	ldr	x0, [x0, #4024]
  45a684:	ldr	x0, [x0]
  45a688:	bl	419740 <BIO_printf@plt>
  45a68c:	b	45a598 <ASN1_generate_nconf@plt+0x3bc28>
  45a690:	mov	w0, #0x1                   	// #1
  45a694:	ret
  45a698:	orr	x5, x2, x1
  45a69c:	cbnz	x5, 45a704 <ASN1_generate_nconf@plt+0x3bd94>
  45a6a0:	stp	x29, x30, [sp, #-32]!
  45a6a4:	mov	x29, sp
  45a6a8:	stp	x19, x20, [sp, #16]
  45a6ac:	mov	w19, w4
  45a6b0:	mov	x20, x0
  45a6b4:	cbz	w3, 45a6e8 <ASN1_generate_nconf@plt+0x3bd78>
  45a6b8:	mov	w0, #0x1                   	// #1
  45a6bc:	cbz	w19, 45a6cc <ASN1_generate_nconf@plt+0x3bd5c>
  45a6c0:	ldp	x19, x20, [sp, #16]
  45a6c4:	ldp	x29, x30, [sp], #32
  45a6c8:	ret
  45a6cc:	mov	x0, x20
  45a6d0:	bl	41b650 <SSL_CTX_set_default_verify_dir@plt>
  45a6d4:	cmp	w0, #0x0
  45a6d8:	cset	w0, gt
  45a6dc:	ldp	x19, x20, [sp, #16]
  45a6e0:	ldp	x29, x30, [sp], #32
  45a6e4:	ret
  45a6e8:	bl	41c5f0 <SSL_CTX_set_default_verify_file@plt>
  45a6ec:	cmp	w0, #0x0
  45a6f0:	mov	w0, #0x0                   	// #0
  45a6f4:	b.le	45a6c0 <ASN1_generate_nconf@plt+0x3bd50>
  45a6f8:	mov	w0, #0x1                   	// #1
  45a6fc:	cbnz	w19, 45a6c0 <ASN1_generate_nconf@plt+0x3bd50>
  45a700:	b	45a6cc <ASN1_generate_nconf@plt+0x3bd5c>
  45a704:	b	41b670 <SSL_CTX_load_verify_locations@plt>
  45a708:	cbz	x1, 45a710 <ASN1_generate_nconf@plt+0x3bda0>
  45a70c:	b	41c4b0 <SSL_CTX_set_ctlog_list_file@plt>
  45a710:	b	41a890 <SSL_CTX_set_default_ctlog_list_file@plt>
  45a714:	nop
  45a718:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a71c:	add	x0, x0, #0x960
  45a720:	ldrb	w1, [x0, #8]
  45a724:	cbz	w1, 45a730 <ASN1_generate_nconf@plt+0x3bdc0>
  45a728:	ldr	x0, [x0, #16]
  45a72c:	ret
  45a730:	mov	x0, #0x31f                 	// #799
  45a734:	movk	x0, #0x82, lsl #16
  45a738:	ret
  45a73c:	nop
  45a740:	stp	x29, x30, [sp, #-32]!
  45a744:	mov	x29, sp
  45a748:	stp	x19, x20, [sp, #16]
  45a74c:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a750:	bl	41d1a0 <UI_null@plt>
  45a754:	str	x0, [x20, #2400]
  45a758:	bl	41dcb0 <UI_OpenSSL@plt>
  45a75c:	add	x19, x20, #0x960
  45a760:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a764:	str	x0, [x20, #2400]
  45a768:	add	x0, x1, #0xc80
  45a76c:	bl	419e50 <UI_create_method@plt>
  45a770:	adrp	x1, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  45a774:	add	x1, x1, #0xb0
  45a778:	str	x0, [x19, #24]
  45a77c:	bl	41bbc0 <UI_method_set_opener@plt>
  45a780:	ldr	x0, [x19, #24]
  45a784:	adrp	x1, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  45a788:	add	x1, x1, #0x10
  45a78c:	bl	419bb0 <UI_method_set_reader@plt>
  45a790:	ldr	x0, [x19, #24]
  45a794:	adrp	x1, 459000 <ASN1_generate_nconf@plt+0x3a690>
  45a798:	add	x1, x1, #0xf78
  45a79c:	bl	41cdc0 <UI_method_set_writer@plt>
  45a7a0:	ldr	x0, [x19, #24]
  45a7a4:	adrp	x1, 459000 <ASN1_generate_nconf@plt+0x3a690>
  45a7a8:	add	x1, x1, #0xf30
  45a7ac:	bl	41a5d0 <UI_method_set_closer@plt>
  45a7b0:	mov	w0, #0x0                   	// #0
  45a7b4:	ldp	x19, x20, [sp, #16]
  45a7b8:	ldp	x29, x30, [sp], #32
  45a7bc:	ret
  45a7c0:	stp	x29, x30, [sp, #-32]!
  45a7c4:	mov	x29, sp
  45a7c8:	str	x19, [sp, #16]
  45a7cc:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a7d0:	add	x19, x19, #0x960
  45a7d4:	ldr	x0, [x19, #24]
  45a7d8:	cbz	x0, 45a7e4 <ASN1_generate_nconf@plt+0x3be74>
  45a7dc:	bl	41ade0 <UI_destroy_method@plt>
  45a7e0:	str	xzr, [x19, #24]
  45a7e4:	ldr	x19, [sp, #16]
  45a7e8:	ldp	x29, x30, [sp], #32
  45a7ec:	ret
  45a7f0:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45a7f4:	ldr	x0, [x0, #2424]
  45a7f8:	ret
  45a7fc:	nop
  45a800:	stp	x29, x30, [sp, #-64]!
  45a804:	mov	x2, #0xffffffffffffffff    	// #-1
  45a808:	mov	x29, sp
  45a80c:	stp	x19, x20, [sp, #16]
  45a810:	mov	x20, x0
  45a814:	mov	x0, #0x0                   	// #0
  45a818:	stp	x21, x22, [sp, #32]
  45a81c:	mov	x21, x1
  45a820:	str	x2, [sp, #56]
  45a824:	bl	41bfe0 <NCONF_new@plt>
  45a828:	mov	x1, x20
  45a82c:	mov	x19, x0
  45a830:	add	x2, sp, #0x38
  45a834:	bl	41d580 <NCONF_load_bio@plt>
  45a838:	cmp	w0, #0x0
  45a83c:	b.le	45a854 <ASN1_generate_nconf@plt+0x3bee4>
  45a840:	mov	x0, x19
  45a844:	ldp	x19, x20, [sp, #16]
  45a848:	ldp	x21, x22, [sp, #32]
  45a84c:	ldp	x29, x30, [sp], #64
  45a850:	ret
  45a854:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a858:	ldr	x1, [sp, #56]
  45a85c:	ldr	x0, [x20, #4024]
  45a860:	cmp	x1, #0x0
  45a864:	ldr	x22, [x0]
  45a868:	b.le	45a8c4 <ASN1_generate_nconf@plt+0x3bf54>
  45a86c:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45a870:	mov	x2, x0
  45a874:	ldr	x3, [sp, #56]
  45a878:	mov	x0, x22
  45a87c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a880:	add	x1, x1, #0xcb8
  45a884:	bl	419740 <BIO_printf@plt>
  45a888:	ldr	x20, [x20, #4024]
  45a88c:	ldr	x0, [x20]
  45a890:	cbz	x21, 45a8e8 <ASN1_generate_nconf@plt+0x3bf78>
  45a894:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a898:	mov	x2, x21
  45a89c:	add	x1, x1, #0xcd8
  45a8a0:	bl	419740 <BIO_printf@plt>
  45a8a4:	mov	x0, x19
  45a8a8:	mov	x19, #0x0                   	// #0
  45a8ac:	bl	419f60 <NCONF_free@plt>
  45a8b0:	mov	x0, x19
  45a8b4:	ldp	x19, x20, [sp, #16]
  45a8b8:	ldp	x21, x22, [sp, #32]
  45a8bc:	ldp	x29, x30, [sp], #64
  45a8c0:	ret
  45a8c4:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45a8c8:	mov	x2, x0
  45a8cc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a8d0:	mov	x0, x22
  45a8d4:	add	x1, x1, #0xca8
  45a8d8:	bl	419740 <BIO_printf@plt>
  45a8dc:	ldr	x20, [x20, #4024]
  45a8e0:	ldr	x0, [x20]
  45a8e4:	cbnz	x21, 45a894 <ASN1_generate_nconf@plt+0x3bf24>
  45a8e8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a8ec:	add	x1, x1, #0xcf0
  45a8f0:	bl	419740 <BIO_printf@plt>
  45a8f4:	b	45a8a4 <ASN1_generate_nconf@plt+0x3bf34>
  45a8f8:	stp	x29, x30, [sp, #-48]!
  45a8fc:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a900:	mov	x1, #0x0                   	// #0
  45a904:	mov	x29, sp
  45a908:	add	x2, x2, #0xd00
  45a90c:	stp	x19, x20, [sp, #16]
  45a910:	mov	x20, x0
  45a914:	stp	x21, x22, [sp, #32]
  45a918:	bl	41d030 <NCONF_get_string@plt>
  45a91c:	cbz	x0, 45a9c4 <ASN1_generate_nconf@plt+0x3c054>
  45a920:	mov	x19, x0
  45a924:	mov	x0, x20
  45a928:	mov	x1, x19
  45a92c:	mov	w20, #0x0                   	// #0
  45a930:	bl	41dd40 <NCONF_get_section@plt>
  45a934:	mov	x22, x0
  45a938:	cbnz	x0, 45a95c <ASN1_generate_nconf@plt+0x3bfec>
  45a93c:	b	45a9e0 <ASN1_generate_nconf@plt+0x3c070>
  45a940:	bl	419630 <OPENSSL_sk_value@plt>
  45a944:	mov	x19, x0
  45a948:	ldp	x2, x0, [x0, #8]
  45a94c:	mov	x1, x2
  45a950:	bl	41bc40 <OBJ_create@plt>
  45a954:	mov	w21, w0
  45a958:	cbz	w0, 45a994 <ASN1_generate_nconf@plt+0x3c024>
  45a95c:	mov	x0, x22
  45a960:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a964:	mov	w2, w0
  45a968:	mov	w1, w20
  45a96c:	cmp	w20, w2
  45a970:	mov	x0, x22
  45a974:	add	w20, w20, #0x1
  45a978:	b.lt	45a940 <ASN1_generate_nconf@plt+0x3bfd0>  // b.tstop
  45a97c:	mov	w21, #0x1                   	// #1
  45a980:	mov	w0, w21
  45a984:	ldp	x19, x20, [sp, #16]
  45a988:	ldp	x21, x22, [sp, #32]
  45a98c:	ldp	x29, x30, [sp], #48
  45a990:	ret
  45a994:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a998:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a99c:	ldp	x2, x3, [x19, #8]
  45a9a0:	add	x1, x1, #0xd30
  45a9a4:	ldr	x0, [x0, #4024]
  45a9a8:	ldr	x0, [x0]
  45a9ac:	bl	419740 <BIO_printf@plt>
  45a9b0:	mov	w0, w21
  45a9b4:	ldp	x19, x20, [sp, #16]
  45a9b8:	ldp	x21, x22, [sp, #32]
  45a9bc:	ldp	x29, x30, [sp], #48
  45a9c0:	ret
  45a9c4:	bl	41a2a0 <ERR_clear_error@plt>
  45a9c8:	mov	w21, #0x1                   	// #1
  45a9cc:	mov	w0, w21
  45a9d0:	ldp	x19, x20, [sp, #16]
  45a9d4:	ldp	x21, x22, [sp, #32]
  45a9d8:	ldp	x29, x30, [sp], #48
  45a9dc:	ret
  45a9e0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45a9e4:	mov	x2, x19
  45a9e8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45a9ec:	mov	w21, #0x0                   	// #0
  45a9f0:	ldr	x0, [x0, #4024]
  45a9f4:	add	x1, x1, #0xd10
  45a9f8:	ldr	x0, [x0]
  45a9fc:	bl	419740 <BIO_printf@plt>
  45aa00:	b	45a980 <ASN1_generate_nconf@plt+0x3c010>
  45aa04:	nop
  45aa08:	stp	x29, x30, [sp, #-48]!
  45aa0c:	sxtw	x0, w0
  45aa10:	mov	w2, #0x3bd                 	// #957
  45aa14:	mov	x29, sp
  45aa18:	stp	x19, x20, [sp, #16]
  45aa1c:	mov	x20, x1
  45aa20:	mov	x19, x0
  45aa24:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45aa28:	add	x1, x1, #0xbe0
  45aa2c:	bl	41af50 <CRYPTO_malloc@plt>
  45aa30:	cbz	x0, 45aa40 <ASN1_generate_nconf@plt+0x3c0d0>
  45aa34:	ldp	x19, x20, [sp, #16]
  45aa38:	ldp	x29, x30, [sp], #48
  45aa3c:	ret
  45aa40:	stp	x21, x22, [sp, #32]
  45aa44:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45aa48:	ldr	x21, [x21, #4024]
  45aa4c:	ldr	x22, [x21]
  45aa50:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45aa54:	mov	x4, x20
  45aa58:	mov	x2, x0
  45aa5c:	mov	w3, w19
  45aa60:	mov	x0, x22
  45aa64:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45aa68:	add	x1, x1, #0xd50
  45aa6c:	bl	419740 <BIO_printf@plt>
  45aa70:	ldr	x0, [x21]
  45aa74:	bl	41e7f0 <ERR_print_errors@plt>
  45aa78:	mov	w0, #0x1                   	// #1
  45aa7c:	bl	41ac10 <exit@plt>
  45aa80:	stp	x29, x30, [sp, #-80]!
  45aa84:	mov	x29, sp
  45aa88:	stp	x21, x22, [sp, #32]
  45aa8c:	mov	x22, x0
  45aa90:	ldr	w0, [x0]
  45aa94:	stp	x19, x20, [sp, #16]
  45aa98:	mov	x20, x1
  45aa9c:	stp	x23, x24, [sp, #48]
  45aaa0:	str	wzr, [x22, #4]
  45aaa4:	cbz	w0, 45abf8 <ASN1_generate_nconf@plt+0x3c288>
  45aaa8:	ldr	x24, [x22, #8]
  45aaac:	mov	w21, #0x0                   	// #0
  45aab0:	ldrb	w19, [x20]
  45aab4:	cbz	w19, 45aaf0 <ASN1_generate_nconf@plt+0x3c180>
  45aab8:	adrp	x23, 483000 <ASN1_generate_nconf@plt+0x64690>
  45aabc:	add	x23, x23, #0xbe0
  45aac0:	stp	x25, x26, [sp, #64]
  45aac4:	bl	41a8c0 <__ctype_b_loc@plt>
  45aac8:	mov	x25, x0
  45aacc:	mov	w26, #0x22                  	// #34
  45aad0:	ldr	x2, [x25]
  45aad4:	ubfiz	x1, x19, #1, #8
  45aad8:	ldrh	w1, [x2, x1]
  45aadc:	tbz	w1, #13, 45ab0c <ASN1_generate_nconf@plt+0x3c19c>
  45aae0:	ldrb	w19, [x20, #1]
  45aae4:	add	x20, x20, #0x1
  45aae8:	cbnz	w19, 45aad0 <ASN1_generate_nconf@plt+0x3c160>
  45aaec:	ldp	x25, x26, [sp, #64]
  45aaf0:	str	xzr, [x24, w21, sxtw #3]
  45aaf4:	mov	w0, #0x1                   	// #1
  45aaf8:	ldp	x19, x20, [sp, #16]
  45aafc:	ldp	x21, x22, [sp, #32]
  45ab00:	ldp	x23, x24, [sp, #48]
  45ab04:	ldp	x29, x30, [sp], #80
  45ab08:	ret
  45ab0c:	ldr	w1, [x22]
  45ab10:	cmp	w1, w21
  45ab14:	b.le	45abb8 <ASN1_generate_nconf@plt+0x3c248>
  45ab18:	add	w4, w21, #0x1
  45ab1c:	str	w4, [x22, #4]
  45ab20:	cmp	w19, #0x27
  45ab24:	sxtw	x21, w21
  45ab28:	ccmp	w19, w26, #0x4, ne  // ne = any
  45ab2c:	b.ne	45ab74 <ASN1_generate_nconf@plt+0x3c204>  // b.any
  45ab30:	add	x3, x20, #0x1
  45ab34:	str	x3, [x24, x21, lsl #3]
  45ab38:	ldrb	w1, [x20, #1]
  45ab3c:	cmp	w1, #0x0
  45ab40:	ccmp	w1, w19, #0x4, ne  // ne = any
  45ab44:	b.eq	45ab58 <ASN1_generate_nconf@plt+0x3c1e8>  // b.none
  45ab48:	ldrb	w1, [x3, #1]!
  45ab4c:	cmp	w1, #0x0
  45ab50:	ccmp	w1, w19, #0x4, ne  // ne = any
  45ab54:	b.ne	45ab48 <ASN1_generate_nconf@plt+0x3c1d8>  // b.any
  45ab58:	mov	x20, x3
  45ab5c:	strb	wzr, [x20], #1
  45ab60:	ldrb	w19, [x3, #1]
  45ab64:	ldr	w21, [x22, #4]
  45ab68:	ldr	x24, [x22, #8]
  45ab6c:	cbnz	w19, 45aad0 <ASN1_generate_nconf@plt+0x3c160>
  45ab70:	b	45aaec <ASN1_generate_nconf@plt+0x3c17c>
  45ab74:	str	x20, [x24, x21, lsl #3]
  45ab78:	ldrb	w19, [x20]
  45ab7c:	cbz	w19, 45abec <ASN1_generate_nconf@plt+0x3c27c>
  45ab80:	ldr	x3, [x25]
  45ab84:	b	45ab8c <ASN1_generate_nconf@plt+0x3c21c>
  45ab88:	cbz	w19, 45abec <ASN1_generate_nconf@plt+0x3c27c>
  45ab8c:	ubfiz	x1, x19, #1, #8
  45ab90:	mov	x2, x20
  45ab94:	ldrb	w19, [x20, #1]
  45ab98:	add	x20, x20, #0x1
  45ab9c:	ldrh	w1, [x3, x1]
  45aba0:	tbz	w1, #13, 45ab88 <ASN1_generate_nconf@plt+0x3c218>
  45aba4:	strb	wzr, [x2]
  45aba8:	ldr	w21, [x22, #4]
  45abac:	ldr	x24, [x22, #8]
  45abb0:	cbnz	w19, 45aad0 <ASN1_generate_nconf@plt+0x3c160>
  45abb4:	b	45aaec <ASN1_generate_nconf@plt+0x3c17c>
  45abb8:	add	w1, w1, #0x14
  45abbc:	str	w1, [x22]
  45abc0:	mov	x0, x24
  45abc4:	mov	x2, x23
  45abc8:	sbfiz	x1, x1, #3, #32
  45abcc:	mov	w3, #0x60                  	// #96
  45abd0:	bl	41c410 <CRYPTO_realloc@plt>
  45abd4:	mov	x24, x0
  45abd8:	cbz	x0, 45ac20 <ASN1_generate_nconf@plt+0x3c2b0>
  45abdc:	str	x0, [x22, #8]
  45abe0:	ldr	w21, [x22, #4]
  45abe4:	ldrb	w19, [x20]
  45abe8:	b	45ab18 <ASN1_generate_nconf@plt+0x3c1a8>
  45abec:	mov	w21, w4
  45abf0:	ldp	x25, x26, [sp, #64]
  45abf4:	b	45aaf0 <ASN1_generate_nconf@plt+0x3c180>
  45abf8:	mov	w0, #0x14                  	// #20
  45abfc:	str	w0, [x22]
  45ac00:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ac04:	mov	w0, #0xa0                  	// #160
  45ac08:	add	x1, x1, #0xd78
  45ac0c:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45ac10:	ldr	w21, [x22, #4]
  45ac14:	mov	x24, x0
  45ac18:	str	x0, [x22, #8]
  45ac1c:	b	45aab0 <ASN1_generate_nconf@plt+0x3c140>
  45ac20:	mov	w0, #0x0                   	// #0
  45ac24:	ldp	x19, x20, [sp, #16]
  45ac28:	ldp	x21, x22, [sp, #32]
  45ac2c:	ldp	x23, x24, [sp, #48]
  45ac30:	ldp	x25, x26, [sp, #64]
  45ac34:	ldp	x29, x30, [sp], #80
  45ac38:	ret
  45ac3c:	nop
  45ac40:	stp	x29, x30, [sp, #-80]!
  45ac44:	adrp	x4, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45ac48:	mov	x29, sp
  45ac4c:	stp	x21, x22, [sp, #32]
  45ac50:	mov	x22, x0
  45ac54:	mov	w21, w1
  45ac58:	ldr	x0, [x4, #2424]
  45ac5c:	stp	x19, x20, [sp, #16]
  45ac60:	mov	x19, x3
  45ac64:	stp	x23, x24, [sp, #48]
  45ac68:	mov	w24, w2
  45ac6c:	bl	41c7c0 <UI_new_method@plt>
  45ac70:	cbz	x0, 45add4 <ASN1_generate_nconf@plt+0x3c464>
  45ac74:	mov	x20, x0
  45ac78:	mov	x2, #0x0                   	// #0
  45ac7c:	cbz	x19, 45ac84 <ASN1_generate_nconf@plt+0x3c314>
  45ac80:	ldr	x2, [x19, #8]
  45ac84:	mov	x0, x20
  45ac88:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ac8c:	add	x1, x1, #0xd88
  45ac90:	bl	41c7b0 <UI_construct_prompt@plt>
  45ac94:	mov	x23, x0
  45ac98:	cbz	x0, 45ae64 <ASN1_generate_nconf@plt+0x3c4f4>
  45ac9c:	mov	x2, #0x1                   	// #1
  45aca0:	mov	x4, #0x0                   	// #0
  45aca4:	mov	x3, #0x0                   	// #0
  45aca8:	mov	w1, w2
  45acac:	mov	x0, x20
  45acb0:	stp	x25, x26, [sp, #64]
  45acb4:	bl	41abb0 <UI_ctrl@plt>
  45acb8:	mov	x1, x19
  45acbc:	sub	w26, w21, #0x1
  45acc0:	mov	x0, x20
  45acc4:	bl	4198b0 <UI_add_user_data@plt>
  45acc8:	mov	w5, w26
  45accc:	mov	x3, x22
  45acd0:	mov	x1, x23
  45acd4:	mov	x0, x20
  45acd8:	mov	w4, #0x4                   	// #4
  45acdc:	mov	w2, #0x2                   	// #2
  45ace0:	bl	41e460 <UI_add_input_string@plt>
  45ace4:	cmp	w0, #0x0
  45ace8:	mov	w19, w0
  45acec:	ccmp	w24, #0x0, #0x4, ge  // ge = tcont
  45acf0:	mov	x25, #0x0                   	// #0
  45acf4:	b.ne	45adf0 <ASN1_generate_nconf@plt+0x3c480>  // b.any
  45acf8:	tbz	w19, #31, 45ad68 <ASN1_generate_nconf@plt+0x3c3f8>
  45acfc:	mov	x0, x25
  45ad00:	mov	x1, x21
  45ad04:	adrp	x24, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ad08:	mov	w3, #0x14c                 	// #332
  45ad0c:	add	x2, x24, #0xbe0
  45ad10:	bl	41e930 <CRYPTO_clear_free@plt>
  45ad14:	cmn	w19, #0x1
  45ad18:	b.eq	45ae30 <ASN1_generate_nconf@plt+0x3c4c0>  // b.none
  45ad1c:	cmn	w19, #0x2
  45ad20:	b.ne	45aea0 <ASN1_generate_nconf@plt+0x3c530>  // b.any
  45ad24:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ad28:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ad2c:	add	x1, x1, #0xdc0
  45ad30:	mov	w19, #0x0                   	// #0
  45ad34:	ldr	x0, [x0, #4024]
  45ad38:	ldr	x0, [x0]
  45ad3c:	bl	419740 <BIO_printf@plt>
  45ad40:	mov	x1, x21
  45ad44:	mov	x0, x22
  45ad48:	bl	41d470 <OPENSSL_cleanse@plt>
  45ad4c:	b	45ada0 <ASN1_generate_nconf@plt+0x3c430>
  45ad50:	mov	x0, x20
  45ad54:	mov	x3, #0x0                   	// #0
  45ad58:	mov	x2, #0x0                   	// #0
  45ad5c:	mov	w1, #0x2                   	// #2
  45ad60:	bl	41abb0 <UI_ctrl@plt>
  45ad64:	cbz	w0, 45acfc <ASN1_generate_nconf@plt+0x3c38c>
  45ad68:	mov	x0, x20
  45ad6c:	bl	41b920 <UI_process@plt>
  45ad70:	mov	x4, #0x0                   	// #0
  45ad74:	mov	w19, w0
  45ad78:	tbnz	w0, #31, 45ad50 <ASN1_generate_nconf@plt+0x3c3e0>
  45ad7c:	mov	w1, w21
  45ad80:	adrp	x24, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ad84:	add	x2, x24, #0xbe0
  45ad88:	mov	w3, #0x14c                 	// #332
  45ad8c:	mov	x0, x25
  45ad90:	bl	41e930 <CRYPTO_clear_free@plt>
  45ad94:	mov	x0, x22
  45ad98:	bl	41e440 <strlen@plt>
  45ad9c:	mov	w19, w0
  45ada0:	mov	x0, x20
  45ada4:	bl	41e8c0 <UI_free@plt>
  45ada8:	add	x1, x24, #0xbe0
  45adac:	mov	x0, x23
  45adb0:	mov	w2, #0x15c                 	// #348
  45adb4:	bl	41b1e0 <CRYPTO_free@plt>
  45adb8:	mov	w0, w19
  45adbc:	ldp	x19, x20, [sp, #16]
  45adc0:	ldp	x21, x22, [sp, #32]
  45adc4:	ldp	x23, x24, [sp, #48]
  45adc8:	ldp	x25, x26, [sp, #64]
  45adcc:	ldp	x29, x30, [sp], #80
  45add0:	ret
  45add4:	mov	w19, #0x0                   	// #0
  45add8:	mov	w0, w19
  45addc:	ldp	x19, x20, [sp, #16]
  45ade0:	ldp	x21, x22, [sp, #32]
  45ade4:	ldp	x23, x24, [sp, #48]
  45ade8:	ldp	x29, x30, [sp], #80
  45adec:	ret
  45adf0:	mov	w0, w21
  45adf4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  45adf8:	add	x1, x1, #0x868
  45adfc:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45ae00:	mov	w5, w26
  45ae04:	mov	x3, x0
  45ae08:	mov	x25, x0
  45ae0c:	mov	x6, x22
  45ae10:	mov	x1, x23
  45ae14:	mov	x0, x20
  45ae18:	mov	w4, #0x4                   	// #4
  45ae1c:	mov	w2, #0x2                   	// #2
  45ae20:	bl	41a840 <UI_add_verify_string@plt>
  45ae24:	mov	w19, w0
  45ae28:	tbz	w19, #31, 45ad68 <ASN1_generate_nconf@plt+0x3c3f8>
  45ae2c:	b	45acfc <ASN1_generate_nconf@plt+0x3c38c>
  45ae30:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ae34:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ae38:	add	x1, x1, #0xda8
  45ae3c:	mov	w19, #0x0                   	// #0
  45ae40:	ldr	x25, [x25, #4024]
  45ae44:	ldr	x0, [x25]
  45ae48:	bl	419740 <BIO_printf@plt>
  45ae4c:	ldr	x0, [x25]
  45ae50:	bl	41e7f0 <ERR_print_errors@plt>
  45ae54:	mov	x1, x21
  45ae58:	mov	x0, x22
  45ae5c:	bl	41d470 <OPENSSL_cleanse@plt>
  45ae60:	b	45ada0 <ASN1_generate_nconf@plt+0x3c430>
  45ae64:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ae68:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ae6c:	add	x1, x1, #0xd98
  45ae70:	mov	w19, #0x0                   	// #0
  45ae74:	ldr	x0, [x0, #4024]
  45ae78:	ldr	x0, [x0]
  45ae7c:	bl	419740 <BIO_printf@plt>
  45ae80:	mov	x0, x20
  45ae84:	bl	41e8c0 <UI_free@plt>
  45ae88:	mov	w0, w19
  45ae8c:	ldp	x19, x20, [sp, #16]
  45ae90:	ldp	x21, x22, [sp, #32]
  45ae94:	ldp	x23, x24, [sp, #48]
  45ae98:	ldp	x29, x30, [sp], #80
  45ae9c:	ret
  45aea0:	mov	w19, #0x0                   	// #0
  45aea4:	b	45ada0 <ASN1_generate_nconf@plt+0x3c430>
  45aea8:	cbz	x1, 45aeb8 <ASN1_generate_nconf@plt+0x3c548>
  45aeac:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45aeb0:	add	x2, x2, #0x7d0
  45aeb4:	b	45a408 <ASN1_generate_nconf@plt+0x3ba98>
  45aeb8:	mov	w0, #0x0                   	// #0
  45aebc:	ret
  45aec0:	cbz	x1, 45af20 <ASN1_generate_nconf@plt+0x3c5b0>
  45aec4:	stp	x29, x30, [sp, #-32]!
  45aec8:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45aecc:	add	x2, x2, #0x7d0
  45aed0:	mov	x29, sp
  45aed4:	add	x2, x2, #0x1c8
  45aed8:	str	x19, [sp, #16]
  45aedc:	mov	x19, x0
  45aee0:	bl	45a408 <ASN1_generate_nconf@plt+0x3ba98>
  45aee4:	cbz	w0, 45af10 <ASN1_generate_nconf@plt+0x3c5a0>
  45aee8:	ldr	x1, [x19]
  45aeec:	mov	w0, #0x1                   	// #1
  45aef0:	cbz	x1, 45af14 <ASN1_generate_nconf@plt+0x3c5a4>
  45aef4:	tst	x1, #0xf0000
  45aef8:	b.ne	45af14 <ASN1_generate_nconf@plt+0x3c5a4>  // b.any
  45aefc:	orr	x1, x1, #0x20000
  45af00:	str	x1, [x19]
  45af04:	ldr	x19, [sp, #16]
  45af08:	ldp	x29, x30, [sp], #32
  45af0c:	ret
  45af10:	mov	w0, #0x0                   	// #0
  45af14:	ldr	x19, [sp, #16]
  45af18:	ldp	x29, x30, [sp], #32
  45af1c:	ret
  45af20:	mov	w0, #0x0                   	// #0
  45af24:	ret
  45af28:	stp	x29, x30, [sp, #-32]!
  45af2c:	mov	x1, x0
  45af30:	mov	x29, sp
  45af34:	str	x19, [sp, #16]
  45af38:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45af3c:	add	x19, x19, #0x960
  45af40:	add	x0, x19, #0x10
  45af44:	bl	45aec0 <ASN1_generate_nconf@plt+0x3c550>
  45af48:	cbz	w0, 45af54 <ASN1_generate_nconf@plt+0x3c5e4>
  45af4c:	mov	w1, #0x1                   	// #1
  45af50:	strb	w1, [x19, #8]
  45af54:	ldr	x19, [sp, #16]
  45af58:	ldp	x29, x30, [sp], #32
  45af5c:	ret
  45af60:	stp	x29, x30, [sp, #-32]!
  45af64:	mov	x29, sp
  45af68:	stp	x19, x20, [sp, #16]
  45af6c:	mov	x19, x1
  45af70:	mov	x20, x0
  45af74:	mov	x0, x1
  45af78:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  45af7c:	add	x1, x1, #0xb90
  45af80:	bl	41e540 <strcasecmp@plt>
  45af84:	cbnz	w0, 45af9c <ASN1_generate_nconf@plt+0x3c62c>
  45af88:	mov	w0, #0x1                   	// #1
  45af8c:	str	wzr, [x20]
  45af90:	ldp	x19, x20, [sp, #16]
  45af94:	ldp	x29, x30, [sp], #32
  45af98:	ret
  45af9c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45afa0:	mov	x0, x19
  45afa4:	add	x1, x1, #0xdd0
  45afa8:	bl	41e540 <strcasecmp@plt>
  45afac:	cbnz	w0, 45afc8 <ASN1_generate_nconf@plt+0x3c658>
  45afb0:	mov	w1, #0x1                   	// #1
  45afb4:	str	w1, [x20]
  45afb8:	mov	w0, w1
  45afbc:	ldp	x19, x20, [sp, #16]
  45afc0:	ldp	x29, x30, [sp], #32
  45afc4:	ret
  45afc8:	mov	x0, x19
  45afcc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45afd0:	add	x1, x1, #0xdd8
  45afd4:	bl	41e540 <strcasecmp@plt>
  45afd8:	mov	w1, w0
  45afdc:	mov	w0, #0x0                   	// #0
  45afe0:	cbnz	w1, 45af90 <ASN1_generate_nconf@plt+0x3c620>
  45afe4:	mov	w1, #0x2                   	// #2
  45afe8:	str	w1, [x20]
  45afec:	mov	w0, #0x1                   	// #1
  45aff0:	ldp	x19, x20, [sp, #16]
  45aff4:	ldp	x29, x30, [sp], #32
  45aff8:	ret
  45affc:	nop
  45b000:	stp	x29, x30, [sp, #-80]!
  45b004:	cmp	x1, #0x0
  45b008:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  45b00c:	mov	x29, sp
  45b010:	stp	x19, x20, [sp, #16]
  45b014:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  45b018:	mov	w19, #0x1                   	// #1
  45b01c:	b.ne	45b030 <ASN1_generate_nconf@plt+0x3c6c0>  // b.any
  45b020:	mov	w0, w19
  45b024:	ldp	x19, x20, [sp, #16]
  45b028:	ldp	x29, x30, [sp], #80
  45b02c:	ret
  45b030:	mov	x20, x0
  45b034:	mov	x0, x1
  45b038:	stp	x21, x22, [sp, #32]
  45b03c:	mov	w22, #0x0                   	// #0
  45b040:	stp	x23, x24, [sp, #48]
  45b044:	str	x25, [sp, #64]
  45b048:	mov	w25, w2
  45b04c:	bl	41c650 <X509_REQ_get_extensions@plt>
  45b050:	mov	x24, x0
  45b054:	mov	x0, x24
  45b058:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b05c:	cmp	w22, w0
  45b060:	b.ge	45b114 <ASN1_generate_nconf@plt+0x3c7a4>  // b.tcont
  45b064:	nop
  45b068:	mov	w1, w22
  45b06c:	mov	x0, x24
  45b070:	bl	419630 <OPENSSL_sk_value@plt>
  45b074:	mov	x23, x0
  45b078:	bl	41a8e0 <X509_EXTENSION_get_object@plt>
  45b07c:	mov	x1, x0
  45b080:	mov	x21, x0
  45b084:	mov	w2, #0xffffffff            	// #-1
  45b088:	mov	x0, x20
  45b08c:	bl	41c500 <X509_get_ext_by_OBJ@plt>
  45b090:	mov	w19, w0
  45b094:	cmn	w0, #0x1
  45b098:	b.eq	45b0e8 <ASN1_generate_nconf@plt+0x3c778>  // b.none
  45b09c:	cmp	w25, #0x1
  45b0a0:	b.eq	45b100 <ASN1_generate_nconf@plt+0x3c790>  // b.none
  45b0a4:	nop
  45b0a8:	mov	w1, w19
  45b0ac:	mov	x0, x20
  45b0b0:	bl	41d280 <X509_get_ext@plt>
  45b0b4:	mov	w1, w19
  45b0b8:	mov	x19, x0
  45b0bc:	mov	x0, x20
  45b0c0:	bl	41e070 <X509_delete_ext@plt>
  45b0c4:	mov	x0, x19
  45b0c8:	bl	41b190 <X509_EXTENSION_free@plt>
  45b0cc:	mov	x1, x21
  45b0d0:	mov	x0, x20
  45b0d4:	mov	w2, #0xffffffff            	// #-1
  45b0d8:	bl	41c500 <X509_get_ext_by_OBJ@plt>
  45b0dc:	mov	w19, w0
  45b0e0:	cmn	w0, #0x1
  45b0e4:	b.ne	45b0a8 <ASN1_generate_nconf@plt+0x3c738>  // b.any
  45b0e8:	mov	x1, x23
  45b0ec:	mov	x0, x20
  45b0f0:	mov	w2, #0xffffffff            	// #-1
  45b0f4:	bl	419820 <X509_add_ext@plt>
  45b0f8:	mov	w19, w0
  45b0fc:	cbz	w0, 45b118 <ASN1_generate_nconf@plt+0x3c7a8>
  45b100:	add	w22, w22, #0x1
  45b104:	mov	x0, x24
  45b108:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b10c:	cmp	w22, w0
  45b110:	b.lt	45b068 <ASN1_generate_nconf@plt+0x3c6f8>  // b.tstop
  45b114:	mov	w19, #0x1                   	// #1
  45b118:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b11c:	mov	x0, x24
  45b120:	ldr	x1, [x1, #3976]
  45b124:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b128:	mov	w0, w19
  45b12c:	ldp	x19, x20, [sp, #16]
  45b130:	ldp	x21, x22, [sp, #32]
  45b134:	ldp	x23, x24, [sp, #48]
  45b138:	ldr	x25, [sp, #64]
  45b13c:	ldp	x29, x30, [sp], #80
  45b140:	ret
  45b144:	nop
  45b148:	stp	x29, x30, [sp, #-48]!
  45b14c:	mov	x29, sp
  45b150:	stp	x19, x20, [sp, #16]
  45b154:	mov	x19, x3
  45b158:	mov	x20, x0
  45b15c:	stp	x21, x22, [sp, #32]
  45b160:	mov	x21, x2
  45b164:	cbz	x1, 45b16c <ASN1_generate_nconf@plt+0x3c7fc>
  45b168:	bl	41a980 <BIO_puts@plt>
  45b16c:	and	x0, x19, #0xf0000
  45b170:	cmp	x0, #0x40, lsl #12
  45b174:	b.eq	45b1f4 <ASN1_generate_nconf@plt+0x3c884>  // b.none
  45b178:	mov	w2, #0x0                   	// #0
  45b17c:	adrp	x22, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45b180:	cbz	x19, 45b1ac <ASN1_generate_nconf@plt+0x3c83c>
  45b184:	mov	x3, x19
  45b188:	mov	x1, x21
  45b18c:	mov	x0, x20
  45b190:	bl	41e120 <X509_NAME_print_ex@plt>
  45b194:	add	x1, x22, #0xf30
  45b198:	mov	x0, x20
  45b19c:	ldp	x19, x20, [sp, #16]
  45b1a0:	ldp	x21, x22, [sp, #32]
  45b1a4:	ldp	x29, x30, [sp], #48
  45b1a8:	b	41a980 <BIO_puts@plt>
  45b1ac:	mov	x0, x21
  45b1b0:	mov	x1, #0x0                   	// #0
  45b1b4:	bl	41bf10 <X509_NAME_oneline@plt>
  45b1b8:	mov	x19, x0
  45b1bc:	mov	x1, x19
  45b1c0:	mov	x0, x20
  45b1c4:	bl	41a980 <BIO_puts@plt>
  45b1c8:	add	x1, x22, #0xf30
  45b1cc:	mov	x0, x20
  45b1d0:	bl	41a980 <BIO_puts@plt>
  45b1d4:	mov	x0, x19
  45b1d8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b1dc:	ldp	x19, x20, [sp, #16]
  45b1e0:	add	x1, x1, #0xbe0
  45b1e4:	ldp	x21, x22, [sp, #32]
  45b1e8:	mov	w2, #0x4a0                 	// #1184
  45b1ec:	ldp	x29, x30, [sp], #48
  45b1f0:	b	41b1e0 <CRYPTO_free@plt>
  45b1f4:	mov	x0, x20
  45b1f8:	adrp	x22, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45b1fc:	add	x1, x22, #0xf30
  45b200:	bl	41a980 <BIO_puts@plt>
  45b204:	mov	w2, #0x4                   	// #4
  45b208:	b	45b184 <ASN1_generate_nconf@plt+0x3c814>
  45b20c:	nop
  45b210:	stp	x29, x30, [sp, #-48]!
  45b214:	mov	x29, sp
  45b218:	stp	x19, x20, [sp, #16]
  45b21c:	mov	x19, x0
  45b220:	mov	x0, x1
  45b224:	str	x21, [sp, #32]
  45b228:	mov	x21, x1
  45b22c:	bl	41d620 <X509_get_subject_name@plt>
  45b230:	mov	x20, x0
  45b234:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  45b238:	mov	x3, x0
  45b23c:	mov	x2, x20
  45b240:	mov	x0, x19
  45b244:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55690>
  45b248:	adrp	x20, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45b24c:	add	x1, x1, #0x40
  45b250:	add	x20, x20, #0xf30
  45b254:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  45b258:	mov	x1, x20
  45b25c:	mov	x0, x19
  45b260:	bl	41a980 <BIO_puts@plt>
  45b264:	mov	x0, x21
  45b268:	bl	419cf0 <X509_get_issuer_name@plt>
  45b26c:	mov	x21, x0
  45b270:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  45b274:	mov	x3, x0
  45b278:	mov	x2, x21
  45b27c:	mov	x0, x19
  45b280:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45b284:	add	x1, x1, #0x3e0
  45b288:	bl	45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  45b28c:	mov	x1, x20
  45b290:	mov	x0, x19
  45b294:	bl	41a980 <BIO_puts@plt>
  45b298:	mov	w0, #0x0                   	// #0
  45b29c:	ldp	x19, x20, [sp, #16]
  45b2a0:	ldr	x21, [sp, #32]
  45b2a4:	ldp	x29, x30, [sp], #48
  45b2a8:	ret
  45b2ac:	nop
  45b2b0:	stp	x29, x30, [sp, #-96]!
  45b2b4:	mov	x29, sp
  45b2b8:	stp	x19, x20, [sp, #16]
  45b2bc:	mov	x19, x1
  45b2c0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b2c4:	add	x1, x1, #0xdf0
  45b2c8:	mov	x20, x0
  45b2cc:	stp	x21, x22, [sp, #32]
  45b2d0:	mov	x21, x4
  45b2d4:	bl	419740 <BIO_printf@plt>
  45b2d8:	mov	x0, x19
  45b2dc:	bl	419e60 <BN_is_zero@plt>
  45b2e0:	cbz	w0, 45b310 <ASN1_generate_nconf@plt+0x3c9a0>
  45b2e4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b2e8:	mov	x0, x20
  45b2ec:	add	x1, x1, #0xe18
  45b2f0:	bl	419740 <BIO_printf@plt>
  45b2f4:	mov	x0, x20
  45b2f8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b2fc:	ldp	x19, x20, [sp, #16]
  45b300:	add	x1, x1, #0xe38
  45b304:	ldp	x21, x22, [sp, #32]
  45b308:	ldp	x29, x30, [sp], #96
  45b30c:	b	419740 <BIO_printf@plt>
  45b310:	mov	x0, x19
  45b314:	mov	x1, x21
  45b318:	bl	41dc80 <BN_bn2bin@plt>
  45b31c:	cmp	w0, #0x0
  45b320:	b.le	45b2f4 <ASN1_generate_nconf@plt+0x3c984>
  45b324:	stp	x23, x24, [sp, #48]
  45b328:	sub	w24, w0, #0x1
  45b32c:	adrp	x23, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b330:	stp	x25, x26, [sp, #64]
  45b334:	mov	w25, #0xcccd                	// #52429
  45b338:	adrp	x26, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b33c:	mov	x22, x24
  45b340:	add	x1, x23, #0xde0
  45b344:	add	x26, x26, #0xe28
  45b348:	mov	x19, #0x0                   	// #0
  45b34c:	movk	w25, #0xcccc, lsl #16
  45b350:	str	x27, [sp, #80]
  45b354:	adrp	x27, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b358:	add	x27, x27, #0xe30
  45b35c:	b	45b3a0 <ASN1_generate_nconf@plt+0x3ca30>
  45b360:	mov	x1, x26
  45b364:	mov	x0, x20
  45b368:	bl	419740 <BIO_printf@plt>
  45b36c:	mov	w3, #0x9999                	// #39321
  45b370:	cmp	x24, x19
  45b374:	add	w2, w19, #0x1
  45b378:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b37c:	add	x1, x23, #0xde0
  45b380:	add	x0, x0, #0xde8
  45b384:	add	x19, x19, #0x1
  45b388:	movk	w3, #0x1999, lsl #16
  45b38c:	b.eq	45b3c4 <ASN1_generate_nconf@plt+0x3ca54>  // b.none
  45b390:	mul	w2, w2, w25
  45b394:	ror	w2, w2, #1
  45b398:	cmp	w2, w3
  45b39c:	csel	x1, x1, x0, ls  // ls = plast
  45b3a0:	mov	x0, x20
  45b3a4:	bl	419740 <BIO_printf@plt>
  45b3a8:	ldrb	w2, [x21, x19]
  45b3ac:	cmp	w22, w19
  45b3b0:	b.gt	45b360 <ASN1_generate_nconf@plt+0x3c9f0>
  45b3b4:	mov	x1, x27
  45b3b8:	mov	x0, x20
  45b3bc:	bl	419740 <BIO_printf@plt>
  45b3c0:	b	45b36c <ASN1_generate_nconf@plt+0x3c9fc>
  45b3c4:	mov	x0, x20
  45b3c8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b3cc:	ldp	x19, x20, [sp, #16]
  45b3d0:	add	x1, x1, #0xe38
  45b3d4:	ldp	x21, x22, [sp, #32]
  45b3d8:	ldp	x23, x24, [sp, #48]
  45b3dc:	ldp	x25, x26, [sp, #64]
  45b3e0:	ldr	x27, [sp, #80]
  45b3e4:	ldp	x29, x30, [sp], #96
  45b3e8:	b	419740 <BIO_printf@plt>
  45b3ec:	nop
  45b3f0:	stp	x29, x30, [sp, #-96]!
  45b3f4:	mov	x29, sp
  45b3f8:	stp	x21, x22, [sp, #32]
  45b3fc:	mov	w22, w2
  45b400:	mov	x21, x3
  45b404:	mov	x2, x1
  45b408:	mov	w3, w22
  45b40c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b410:	add	x1, x1, #0xe48
  45b414:	stp	x27, x28, [sp, #80]
  45b418:	mov	x28, x0
  45b41c:	bl	419740 <BIO_printf@plt>
  45b420:	cmp	w22, #0x0
  45b424:	b.le	45b528 <ASN1_generate_nconf@plt+0x3cbb8>
  45b428:	stp	x19, x20, [sp, #16]
  45b42c:	mov	w19, #0x0                   	// #0
  45b430:	stp	x23, x24, [sp, #48]
  45b434:	sub	w24, w22, #0x1
  45b438:	cmp	w24, #0x0
  45b43c:	stp	x25, x26, [sp, #64]
  45b440:	b.le	45b4cc <ASN1_generate_nconf@plt+0x3cb5c>
  45b444:	mov	w26, #0xcccd                	// #52429
  45b448:	mov	w25, #0x9999                	// #39321
  45b44c:	adrp	x23, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b450:	adrp	x27, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b454:	add	x23, x23, #0xe78
  45b458:	add	x27, x27, #0xe70
  45b45c:	mov	x20, #0x0                   	// #0
  45b460:	movk	w26, #0xcccc, lsl #16
  45b464:	movk	w25, #0x1999, lsl #16
  45b468:	b	45b484 <ASN1_generate_nconf@plt+0x3cb14>
  45b46c:	ldrb	w2, [x21, x20]
  45b470:	add	w19, w20, #0x1
  45b474:	add	x20, x20, #0x1
  45b478:	bl	419740 <BIO_printf@plt>
  45b47c:	cmp	w24, w20
  45b480:	b.le	45b4c4 <ASN1_generate_nconf@plt+0x3cb54>
  45b484:	mul	w4, w20, w26
  45b488:	mov	x1, x23
  45b48c:	mov	x0, x28
  45b490:	ror	w4, w4, #1
  45b494:	cmp	w4, w25
  45b498:	b.hi	45b46c <ASN1_generate_nconf@plt+0x3cafc>  // b.pmore
  45b49c:	mov	x1, x27
  45b4a0:	bl	419740 <BIO_printf@plt>
  45b4a4:	ldrb	w2, [x21, x20]
  45b4a8:	mov	x1, x23
  45b4ac:	mov	x0, x28
  45b4b0:	add	w19, w20, #0x1
  45b4b4:	add	x20, x20, #0x1
  45b4b8:	bl	419740 <BIO_printf@plt>
  45b4bc:	cmp	w24, w20
  45b4c0:	b.gt	45b484 <ASN1_generate_nconf@plt+0x3cb14>
  45b4c4:	cmp	w19, w22
  45b4c8:	b.ge	45b51c <ASN1_generate_nconf@plt+0x3cbac>  // b.tcont
  45b4cc:	adrp	x20, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b4d0:	adrp	x25, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b4d4:	mov	w24, #0xcccd                	// #52429
  45b4d8:	mov	w23, #0x9999                	// #39321
  45b4dc:	sxtw	x19, w19
  45b4e0:	add	x20, x20, #0xe30
  45b4e4:	add	x25, x25, #0xe70
  45b4e8:	movk	w24, #0xcccc, lsl #16
  45b4ec:	movk	w23, #0x1999, lsl #16
  45b4f0:	mul	w4, w19, w24
  45b4f4:	mov	x1, x20
  45b4f8:	mov	x0, x28
  45b4fc:	ror	w4, w4, #1
  45b500:	cmp	w4, w23
  45b504:	b.ls	45b544 <ASN1_generate_nconf@plt+0x3cbd4>  // b.plast
  45b508:	ldrb	w2, [x21, x19]
  45b50c:	add	x19, x19, #0x1
  45b510:	bl	419740 <BIO_printf@plt>
  45b514:	cmp	w22, w19
  45b518:	b.gt	45b4f0 <ASN1_generate_nconf@plt+0x3cb80>
  45b51c:	ldp	x19, x20, [sp, #16]
  45b520:	ldp	x23, x24, [sp, #48]
  45b524:	ldp	x25, x26, [sp, #64]
  45b528:	mov	x0, x28
  45b52c:	ldp	x21, x22, [sp, #32]
  45b530:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b534:	ldp	x27, x28, [sp, #80]
  45b538:	add	x1, x1, #0xe68
  45b53c:	ldp	x29, x30, [sp], #96
  45b540:	b	419740 <BIO_printf@plt>
  45b544:	mov	x1, x25
  45b548:	bl	419740 <BIO_printf@plt>
  45b54c:	ldrb	w2, [x21, x19]
  45b550:	mov	x1, x20
  45b554:	add	x19, x19, #0x1
  45b558:	mov	x0, x28
  45b55c:	bl	419740 <BIO_printf@plt>
  45b560:	cmp	w22, w19
  45b564:	b.gt	45b4f0 <ASN1_generate_nconf@plt+0x3cb80>
  45b568:	ldp	x19, x20, [sp, #16]
  45b56c:	ldp	x23, x24, [sp, #48]
  45b570:	ldp	x25, x26, [sp, #64]
  45b574:	b	45b528 <ASN1_generate_nconf@plt+0x3cbb8>
  45b578:	stp	x29, x30, [sp, #-64]!
  45b57c:	mov	x29, sp
  45b580:	stp	x19, x20, [sp, #16]
  45b584:	mov	w20, w2
  45b588:	stp	x21, x22, [sp, #32]
  45b58c:	mov	x22, x1
  45b590:	mov	w21, w3
  45b594:	str	x23, [sp, #48]
  45b598:	mov	x23, x0
  45b59c:	bl	41add0 <X509_STORE_new@plt>
  45b5a0:	mov	x19, x0
  45b5a4:	cbz	x0, 45b658 <ASN1_generate_nconf@plt+0x3cce8>
  45b5a8:	cmp	x23, #0x0
  45b5ac:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  45b5b0:	b.eq	45b60c <ASN1_generate_nconf@plt+0x3cc9c>  // b.none
  45b5b4:	cmp	x22, #0x0
  45b5b8:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  45b5bc:	b.ne	45b5f0 <ASN1_generate_nconf@plt+0x3cc80>  // b.any
  45b5c0:	bl	41c2a0 <X509_LOOKUP_hash_dir@plt>
  45b5c4:	mov	x1, x0
  45b5c8:	mov	x0, x19
  45b5cc:	bl	41c740 <X509_STORE_add_lookup@plt>
  45b5d0:	cbz	x0, 45b658 <ASN1_generate_nconf@plt+0x3cce8>
  45b5d4:	mov	x4, #0x0                   	// #0
  45b5d8:	cbz	x22, 45b694 <ASN1_generate_nconf@plt+0x3cd24>
  45b5dc:	mov	x2, x22
  45b5e0:	mov	x3, #0x1                   	// #1
  45b5e4:	mov	w1, #0x2                   	// #2
  45b5e8:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  45b5ec:	cbz	w0, 45b6a8 <ASN1_generate_nconf@plt+0x3cd38>
  45b5f0:	bl	41a2a0 <ERR_clear_error@plt>
  45b5f4:	mov	x0, x19
  45b5f8:	ldp	x19, x20, [sp, #16]
  45b5fc:	ldp	x21, x22, [sp, #32]
  45b600:	ldr	x23, [sp, #48]
  45b604:	ldp	x29, x30, [sp], #64
  45b608:	ret
  45b60c:	bl	41b1a0 <X509_LOOKUP_file@plt>
  45b610:	mov	x1, x0
  45b614:	mov	x0, x19
  45b618:	bl	41c740 <X509_STORE_add_lookup@plt>
  45b61c:	cbz	x0, 45b658 <ASN1_generate_nconf@plt+0x3cce8>
  45b620:	cbz	x23, 45b67c <ASN1_generate_nconf@plt+0x3cd0c>
  45b624:	mov	x3, #0x1                   	// #1
  45b628:	mov	x2, x23
  45b62c:	mov	w1, w3
  45b630:	mov	x4, #0x0                   	// #0
  45b634:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  45b638:	cbnz	w0, 45b5b4 <ASN1_generate_nconf@plt+0x3cc44>
  45b63c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b640:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b644:	mov	x2, x23
  45b648:	add	x1, x1, #0xc0
  45b64c:	ldr	x0, [x0, #4024]
  45b650:	ldr	x0, [x0]
  45b654:	bl	419740 <BIO_printf@plt>
  45b658:	mov	x0, x19
  45b65c:	mov	x19, #0x0                   	// #0
  45b660:	bl	41dbd0 <X509_STORE_free@plt>
  45b664:	mov	x0, x19
  45b668:	ldp	x19, x20, [sp, #16]
  45b66c:	ldp	x21, x22, [sp, #32]
  45b670:	ldr	x23, [sp, #48]
  45b674:	ldp	x29, x30, [sp], #64
  45b678:	ret
  45b67c:	mov	x4, #0x0                   	// #0
  45b680:	mov	x3, #0x3                   	// #3
  45b684:	mov	x2, #0x0                   	// #0
  45b688:	mov	w1, #0x1                   	// #1
  45b68c:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  45b690:	b	45b5b4 <ASN1_generate_nconf@plt+0x3cc44>
  45b694:	mov	x3, #0x3                   	// #3
  45b698:	mov	x2, #0x0                   	// #0
  45b69c:	mov	w1, #0x2                   	// #2
  45b6a0:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  45b6a4:	b	45b5f0 <ASN1_generate_nconf@plt+0x3cc80>
  45b6a8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b6ac:	mov	x2, x22
  45b6b0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b6b4:	add	x1, x1, #0xa0
  45b6b8:	ldr	x0, [x0, #4024]
  45b6bc:	ldr	x0, [x0]
  45b6c0:	bl	419740 <BIO_printf@plt>
  45b6c4:	b	45b658 <ASN1_generate_nconf@plt+0x3cce8>
  45b6c8:	stp	x29, x30, [sp, #-48]!
  45b6cc:	mov	x29, sp
  45b6d0:	stp	x19, x20, [sp, #16]
  45b6d4:	cbz	x0, 45b798 <ASN1_generate_nconf@plt+0x3ce28>
  45b6d8:	mov	x20, x0
  45b6dc:	stp	x21, x22, [sp, #32]
  45b6e0:	mov	w21, w1
  45b6e4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b6e8:	add	x1, x1, #0xe88
  45b6ec:	bl	41d250 <strcmp@plt>
  45b6f0:	cbz	w0, 45b7ac <ASN1_generate_nconf@plt+0x3ce3c>
  45b6f4:	mov	x0, x20
  45b6f8:	bl	41d8b0 <ENGINE_by_id@plt>
  45b6fc:	mov	x19, x0
  45b700:	cbz	x0, 45b7e0 <ASN1_generate_nconf@plt+0x3ce70>
  45b704:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b708:	cbnz	w21, 45b778 <ASN1_generate_nconf@plt+0x3ce08>
  45b70c:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45b710:	mov	w5, #0x1                   	// #1
  45b714:	mov	x4, #0x0                   	// #0
  45b718:	mov	x2, #0x0                   	// #0
  45b71c:	ldr	x3, [x0, #2424]
  45b720:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b724:	mov	x0, x19
  45b728:	add	x1, x1, #0xee0
  45b72c:	bl	41ab90 <ENGINE_ctrl_cmd@plt>
  45b730:	mov	x0, x19
  45b734:	mov	w1, #0xffff                	// #65535
  45b738:	bl	41c8d0 <ENGINE_set_default@plt>
  45b73c:	ldr	x20, [x20, #4024]
  45b740:	cbz	w0, 45b830 <ASN1_generate_nconf@plt+0x3cec0>
  45b744:	ldr	x20, [x20]
  45b748:	mov	x0, x19
  45b74c:	bl	419680 <ENGINE_get_id@plt>
  45b750:	mov	x2, x0
  45b754:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b758:	mov	x0, x20
  45b75c:	add	x1, x1, #0xf10
  45b760:	bl	419740 <BIO_printf@plt>
  45b764:	ldp	x21, x22, [sp, #32]
  45b768:	mov	x0, x19
  45b76c:	ldp	x19, x20, [sp, #16]
  45b770:	ldp	x29, x30, [sp], #48
  45b774:	ret
  45b778:	ldr	x3, [x20, #4024]
  45b77c:	mov	x0, x19
  45b780:	mov	x4, #0x0                   	// #0
  45b784:	mov	x2, #0x0                   	// #0
  45b788:	mov	w1, #0x1                   	// #1
  45b78c:	ldr	x3, [x3]
  45b790:	bl	41b910 <ENGINE_ctrl@plt>
  45b794:	b	45b70c <ASN1_generate_nconf@plt+0x3cd9c>
  45b798:	mov	x19, #0x0                   	// #0
  45b79c:	mov	x0, x19
  45b7a0:	ldp	x19, x20, [sp, #16]
  45b7a4:	ldp	x29, x30, [sp], #48
  45b7a8:	ret
  45b7ac:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b7b0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b7b4:	add	x1, x1, #0xe90
  45b7b8:	mov	x19, #0x0                   	// #0
  45b7bc:	ldr	x0, [x0, #4024]
  45b7c0:	ldr	x0, [x0]
  45b7c4:	bl	419740 <BIO_printf@plt>
  45b7c8:	bl	41d6e0 <ENGINE_register_all_complete@plt>
  45b7cc:	mov	x0, x19
  45b7d0:	ldp	x19, x20, [sp, #16]
  45b7d4:	ldp	x21, x22, [sp, #32]
  45b7d8:	ldp	x29, x30, [sp], #48
  45b7dc:	ret
  45b7e0:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b7e4:	add	x0, x0, #0xeb0
  45b7e8:	bl	41d8b0 <ENGINE_by_id@plt>
  45b7ec:	mov	x22, x0
  45b7f0:	cbz	x0, 45b870 <ASN1_generate_nconf@plt+0x3cf00>
  45b7f4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b7f8:	mov	x2, x20
  45b7fc:	add	x1, x1, #0xeb8
  45b800:	mov	w3, #0x0                   	// #0
  45b804:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  45b808:	cbz	w0, 45b868 <ASN1_generate_nconf@plt+0x3cef8>
  45b80c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b810:	mov	x0, x22
  45b814:	add	x1, x1, #0xec0
  45b818:	mov	w3, #0x0                   	// #0
  45b81c:	mov	x2, #0x0                   	// #0
  45b820:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  45b824:	cbz	w0, 45b868 <ASN1_generate_nconf@plt+0x3cef8>
  45b828:	mov	x19, x22
  45b82c:	b	45b704 <ASN1_generate_nconf@plt+0x3cd94>
  45b830:	ldr	x0, [x20]
  45b834:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b838:	add	x1, x1, #0xef8
  45b83c:	bl	419740 <BIO_printf@plt>
  45b840:	ldr	x0, [x20]
  45b844:	bl	41e7f0 <ERR_print_errors@plt>
  45b848:	mov	x0, x19
  45b84c:	mov	x19, #0x0                   	// #0
  45b850:	bl	41c930 <ENGINE_free@plt>
  45b854:	mov	x0, x19
  45b858:	ldp	x19, x20, [sp, #16]
  45b85c:	ldp	x21, x22, [sp, #32]
  45b860:	ldp	x29, x30, [sp], #48
  45b864:	ret
  45b868:	mov	x0, x22
  45b86c:	bl	41c930 <ENGINE_free@plt>
  45b870:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b874:	mov	x2, x20
  45b878:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b87c:	add	x1, x1, #0xec8
  45b880:	ldr	x20, [x0, #4024]
  45b884:	ldr	x0, [x20]
  45b888:	bl	419740 <BIO_printf@plt>
  45b88c:	ldr	x0, [x20]
  45b890:	bl	41e7f0 <ERR_print_errors@plt>
  45b894:	ldp	x21, x22, [sp, #32]
  45b898:	b	45b768 <ASN1_generate_nconf@plt+0x3cdf8>
  45b89c:	nop
  45b8a0:	cbz	x0, 45b8a8 <ASN1_generate_nconf@plt+0x3cf38>
  45b8a4:	b	41c930 <ENGINE_free@plt>
  45b8a8:	ret
  45b8ac:	nop
  45b8b0:	ldr	x0, [x0, #40]
  45b8b4:	ldr	x1, [x1, #40]
  45b8b8:	b	41d250 <strcmp@plt>
  45b8bc:	nop
  45b8c0:	b	45b8b0 <ASN1_generate_nconf@plt+0x3cf40>
  45b8c4:	nop
  45b8c8:	stp	x29, x30, [sp, #-320]!
  45b8cc:	mov	x29, sp
  45b8d0:	stp	x19, x20, [sp, #16]
  45b8d4:	mov	x20, x1
  45b8d8:	stp	x21, x22, [sp, #32]
  45b8dc:	mov	x22, x2
  45b8e0:	mov	x21, x3
  45b8e4:	str	x23, [sp, #48]
  45b8e8:	mov	x23, x0
  45b8ec:	bl	41e440 <strlen@plt>
  45b8f0:	mov	x19, x0
  45b8f4:	cbz	x20, 45b9b0 <ASN1_generate_nconf@plt+0x3d040>
  45b8f8:	add	w19, w19, #0x1
  45b8fc:	mov	x0, x20
  45b900:	bl	41e440 <strlen@plt>
  45b904:	add	w19, w19, w0
  45b908:	cmp	w19, #0xff
  45b90c:	b.gt	45ba00 <ASN1_generate_nconf@plt+0x3d090>
  45b910:	mov	x4, x20
  45b914:	mov	x3, x23
  45b918:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64690>
  45b91c:	add	x2, x2, #0xf40
  45b920:	add	x19, sp, #0x40
  45b924:	mov	x1, #0x100                 	// #256
  45b928:	mov	x0, x19
  45b92c:	bl	41d1c0 <BIO_snprintf@plt>
  45b930:	mov	x0, x19
  45b934:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45b938:	add	x1, x1, #0xdd8
  45b93c:	bl	41b1c0 <BIO_new_file@plt>
  45b940:	mov	x19, x0
  45b944:	cbz	x0, 45b9e4 <ASN1_generate_nconf@plt+0x3d074>
  45b948:	mov	x0, x22
  45b94c:	mov	x1, #0x0                   	// #0
  45b950:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  45b954:	mov	x20, x0
  45b958:	cbz	x0, 45ba28 <ASN1_generate_nconf@plt+0x3d0b8>
  45b95c:	mov	x1, x0
  45b960:	mov	x0, x19
  45b964:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  45b968:	mov	w22, #0x1                   	// #1
  45b96c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45b970:	mov	x0, x19
  45b974:	add	x1, x1, #0xf30
  45b978:	bl	41a980 <BIO_puts@plt>
  45b97c:	cbz	x21, 45b988 <ASN1_generate_nconf@plt+0x3d018>
  45b980:	str	x20, [x21]
  45b984:	mov	x20, #0x0                   	// #0
  45b988:	mov	x0, x19
  45b98c:	bl	41ce30 <BIO_free_all@plt>
  45b990:	mov	x0, x20
  45b994:	bl	41b800 <ASN1_INTEGER_free@plt>
  45b998:	mov	w0, w22
  45b99c:	ldp	x19, x20, [sp, #16]
  45b9a0:	ldp	x21, x22, [sp, #32]
  45b9a4:	ldr	x23, [sp, #48]
  45b9a8:	ldp	x29, x30, [sp], #320
  45b9ac:	ret
  45b9b0:	cmp	w0, #0xff
  45b9b4:	b.gt	45ba00 <ASN1_generate_nconf@plt+0x3d090>
  45b9b8:	add	x19, sp, #0x40
  45b9bc:	mov	x2, #0x100                 	// #256
  45b9c0:	mov	x1, x23
  45b9c4:	mov	x0, x19
  45b9c8:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  45b9cc:	mov	x0, x19
  45b9d0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45b9d4:	add	x1, x1, #0xdd8
  45b9d8:	bl	41b1c0 <BIO_new_file@plt>
  45b9dc:	mov	x19, x0
  45b9e0:	cbnz	x0, 45b948 <ASN1_generate_nconf@plt+0x3cfd8>
  45b9e4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45b9e8:	mov	x20, #0x0                   	// #0
  45b9ec:	mov	w22, #0x0                   	// #0
  45b9f0:	ldr	x0, [x0, #4024]
  45b9f4:	ldr	x0, [x0]
  45b9f8:	bl	41e7f0 <ERR_print_errors@plt>
  45b9fc:	b	45b988 <ASN1_generate_nconf@plt+0x3d018>
  45ba00:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ba04:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ba08:	mov	x20, #0x0                   	// #0
  45ba0c:	add	x1, x1, #0xf28
  45ba10:	ldr	x0, [x0, #4024]
  45ba14:	mov	w22, #0x0                   	// #0
  45ba18:	mov	x19, #0x0                   	// #0
  45ba1c:	ldr	x0, [x0]
  45ba20:	bl	419740 <BIO_printf@plt>
  45ba24:	b	45b988 <ASN1_generate_nconf@plt+0x3d018>
  45ba28:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ba2c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45ba30:	mov	w22, #0x0                   	// #0
  45ba34:	add	x1, x1, #0xf48
  45ba38:	ldr	x0, [x0, #4024]
  45ba3c:	ldr	x0, [x0]
  45ba40:	bl	419740 <BIO_printf@plt>
  45ba44:	b	45b988 <ASN1_generate_nconf@plt+0x3d018>
  45ba48:	sub	sp, sp, #0x240
  45ba4c:	stp	x29, x30, [sp]
  45ba50:	mov	x29, sp
  45ba54:	stp	x19, x20, [sp, #16]
  45ba58:	mov	x20, x0
  45ba5c:	stp	x21, x22, [sp, #32]
  45ba60:	mov	x22, x2
  45ba64:	str	x23, [sp, #48]
  45ba68:	mov	x23, x1
  45ba6c:	bl	41e440 <strlen@plt>
  45ba70:	mov	x21, x0
  45ba74:	mov	x0, x22
  45ba78:	bl	41e440 <strlen@plt>
  45ba7c:	mov	x19, x0
  45ba80:	mov	x0, x23
  45ba84:	bl	41e440 <strlen@plt>
  45ba88:	add	w0, w0, w21
  45ba8c:	add	w3, w19, w21
  45ba90:	cmp	w3, w0
  45ba94:	csel	w3, w3, w0, ge  // ge = tcont
  45ba98:	cmp	w3, #0xfe
  45ba9c:	b.gt	45bb34 <ASN1_generate_nconf@plt+0x3d1c4>
  45baa0:	add	x21, sp, #0x40
  45baa4:	adrp	x19, 483000 <ASN1_generate_nconf@plt+0x64690>
  45baa8:	add	x19, x19, #0xf40
  45baac:	mov	x4, x23
  45bab0:	mov	x2, x19
  45bab4:	mov	x3, x20
  45bab8:	mov	x1, #0x100                 	// #256
  45babc:	mov	x0, x21
  45bac0:	bl	41d1c0 <BIO_snprintf@plt>
  45bac4:	add	x23, x21, #0x100
  45bac8:	mov	x2, x19
  45bacc:	mov	x4, x22
  45bad0:	mov	x3, x20
  45bad4:	mov	x1, #0x100                 	// #256
  45bad8:	mov	x0, x23
  45badc:	bl	41d1c0 <BIO_snprintf@plt>
  45bae0:	mov	x1, x23
  45bae4:	mov	x0, x20
  45bae8:	bl	41a130 <rename@plt>
  45baec:	tbz	w0, #31, 45bb04 <ASN1_generate_nconf@plt+0x3d194>
  45baf0:	bl	41bcb0 <__errno_location@plt>
  45baf4:	ldr	w0, [x0]
  45baf8:	cmp	w0, #0x14
  45bafc:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  45bb00:	b.ne	45bba8 <ASN1_generate_nconf@plt+0x3d238>  // b.any
  45bb04:	mov	x1, x20
  45bb08:	mov	x0, x21
  45bb0c:	bl	41a130 <rename@plt>
  45bb10:	mov	w1, w0
  45bb14:	mov	w0, #0x1                   	// #1
  45bb18:	tbnz	w1, #31, 45bb68 <ASN1_generate_nconf@plt+0x3d1f8>
  45bb1c:	ldp	x29, x30, [sp]
  45bb20:	ldp	x19, x20, [sp, #16]
  45bb24:	ldp	x21, x22, [sp, #32]
  45bb28:	ldr	x23, [sp, #48]
  45bb2c:	add	sp, sp, #0x240
  45bb30:	ret
  45bb34:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bb38:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bb3c:	add	x1, x1, #0xf28
  45bb40:	ldr	x0, [x0, #4024]
  45bb44:	ldr	x0, [x0]
  45bb48:	bl	419740 <BIO_printf@plt>
  45bb4c:	mov	w0, #0x0                   	// #0
  45bb50:	ldp	x29, x30, [sp]
  45bb54:	ldp	x19, x20, [sp, #16]
  45bb58:	ldp	x21, x22, [sp, #32]
  45bb5c:	ldr	x23, [sp, #48]
  45bb60:	add	sp, sp, #0x240
  45bb64:	ret
  45bb68:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bb6c:	mov	x3, x20
  45bb70:	mov	x2, x21
  45bb74:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bb78:	ldr	x0, [x0, #4024]
  45bb7c:	add	x1, x1, #0xf78
  45bb80:	ldr	x0, [x0]
  45bb84:	bl	419740 <BIO_printf@plt>
  45bb88:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bb8c:	add	x0, x0, #0xf98
  45bb90:	bl	41be90 <perror@plt>
  45bb94:	mov	x1, x20
  45bb98:	add	x0, x21, #0x100
  45bb9c:	bl	41a130 <rename@plt>
  45bba0:	mov	w0, #0x0                   	// #0
  45bba4:	b	45bb1c <ASN1_generate_nconf@plt+0x3d1ac>
  45bba8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bbac:	mov	x3, x23
  45bbb0:	mov	x2, x20
  45bbb4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bbb8:	ldr	x0, [x0, #4024]
  45bbbc:	add	x1, x1, #0xf78
  45bbc0:	ldr	x0, [x0]
  45bbc4:	bl	419740 <BIO_printf@plt>
  45bbc8:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bbcc:	add	x0, x0, #0xf98
  45bbd0:	bl	41be90 <perror@plt>
  45bbd4:	mov	w0, #0x0                   	// #0
  45bbd8:	b	45bb1c <ASN1_generate_nconf@plt+0x3d1ac>
  45bbdc:	nop
  45bbe0:	stp	x29, x30, [sp, #-48]!
  45bbe4:	mov	x29, sp
  45bbe8:	stp	x19, x20, [sp, #16]
  45bbec:	mov	x20, x1
  45bbf0:	cbz	x0, 45bc28 <ASN1_generate_nconf@plt+0x3d2b8>
  45bbf4:	mov	x19, x0
  45bbf8:	mov	w3, #0x0                   	// #0
  45bbfc:	mov	w2, #0xffffffff            	// #-1
  45bc00:	mov	w1, #0x9f                  	// #159
  45bc04:	bl	41d120 <BN_rand@plt>
  45bc08:	cbz	w0, 45bc3c <ASN1_generate_nconf@plt+0x3d2cc>
  45bc0c:	cbz	x20, 45bc50 <ASN1_generate_nconf@plt+0x3d2e0>
  45bc10:	mov	x0, x19
  45bc14:	mov	x1, x20
  45bc18:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  45bc1c:	cmp	x0, #0x0
  45bc20:	cset	w19, ne  // ne = any
  45bc24:	b	45bc40 <ASN1_generate_nconf@plt+0x3d2d0>
  45bc28:	str	x21, [sp, #32]
  45bc2c:	bl	41c240 <BN_new@plt>
  45bc30:	mov	x21, x0
  45bc34:	cbnz	x0, 45bc58 <ASN1_generate_nconf@plt+0x3d2e8>
  45bc38:	ldr	x21, [sp, #32]
  45bc3c:	mov	w19, #0x0                   	// #0
  45bc40:	mov	w0, w19
  45bc44:	ldp	x19, x20, [sp, #16]
  45bc48:	ldp	x29, x30, [sp], #48
  45bc4c:	ret
  45bc50:	mov	w19, #0x1                   	// #1
  45bc54:	b	45bc40 <ASN1_generate_nconf@plt+0x3d2d0>
  45bc58:	mov	w3, #0x0                   	// #0
  45bc5c:	mov	w2, #0xffffffff            	// #-1
  45bc60:	mov	w1, #0x9f                  	// #159
  45bc64:	bl	41d120 <BN_rand@plt>
  45bc68:	mov	w19, w0
  45bc6c:	cbz	w0, 45bc88 <ASN1_generate_nconf@plt+0x3d318>
  45bc70:	cbz	x20, 45bca4 <ASN1_generate_nconf@plt+0x3d334>
  45bc74:	mov	x1, x20
  45bc78:	mov	x0, x21
  45bc7c:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  45bc80:	cmp	x0, #0x0
  45bc84:	cset	w19, ne  // ne = any
  45bc88:	mov	x0, x21
  45bc8c:	bl	41e870 <BN_free@plt>
  45bc90:	mov	w0, w19
  45bc94:	ldp	x19, x20, [sp, #16]
  45bc98:	ldr	x21, [sp, #32]
  45bc9c:	ldp	x29, x30, [sp], #48
  45bca0:	ret
  45bca4:	mov	w19, #0x1                   	// #1
  45bca8:	b	45bc88 <ASN1_generate_nconf@plt+0x3d318>
  45bcac:	nop
  45bcb0:	sub	sp, sp, #0x440
  45bcb4:	stp	x29, x30, [sp]
  45bcb8:	mov	x29, sp
  45bcbc:	stp	x19, x20, [sp, #16]
  45bcc0:	mov	w20, w1
  45bcc4:	stp	x21, x22, [sp, #32]
  45bcc8:	mov	x22, x2
  45bccc:	str	x23, [sp, #48]
  45bcd0:	mov	x23, x0
  45bcd4:	bl	41b960 <ASN1_INTEGER_new@plt>
  45bcd8:	mov	x19, x0
  45bcdc:	cbz	x0, 45bd9c <ASN1_generate_nconf@plt+0x3d42c>
  45bce0:	mov	x0, x23
  45bce4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45bce8:	add	x1, x1, #0x640
  45bcec:	bl	41b1c0 <BIO_new_file@plt>
  45bcf0:	mov	x21, x0
  45bcf4:	cbz	x0, 45bd60 <ASN1_generate_nconf@plt+0x3d3f0>
  45bcf8:	add	x2, sp, #0x40
  45bcfc:	mov	x1, x19
  45bd00:	mov	w3, #0x400                 	// #1024
  45bd04:	bl	41d160 <a2i_ASN1_INTEGER@plt>
  45bd08:	cbz	w0, 45bda8 <ASN1_generate_nconf@plt+0x3d438>
  45bd0c:	mov	x0, x19
  45bd10:	mov	x1, #0x0                   	// #0
  45bd14:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  45bd18:	mov	x20, x0
  45bd1c:	cbz	x0, 45bddc <ASN1_generate_nconf@plt+0x3d46c>
  45bd20:	cmp	x20, #0x0
  45bd24:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  45bd28:	b.eq	45bd34 <ASN1_generate_nconf@plt+0x3d3c4>  // b.none
  45bd2c:	str	x19, [x22]
  45bd30:	mov	x19, #0x0                   	// #0
  45bd34:	mov	x0, x21
  45bd38:	bl	41df00 <BIO_free@plt>
  45bd3c:	mov	x0, x19
  45bd40:	bl	41b800 <ASN1_INTEGER_free@plt>
  45bd44:	mov	x0, x20
  45bd48:	ldp	x29, x30, [sp]
  45bd4c:	ldp	x19, x20, [sp, #16]
  45bd50:	ldp	x21, x22, [sp, #32]
  45bd54:	ldr	x23, [sp, #48]
  45bd58:	add	sp, sp, #0x440
  45bd5c:	ret
  45bd60:	cbz	w20, 45bdcc <ASN1_generate_nconf@plt+0x3d45c>
  45bd64:	bl	41a2a0 <ERR_clear_error@plt>
  45bd68:	bl	41c240 <BN_new@plt>
  45bd6c:	mov	x20, x0
  45bd70:	cbz	x0, 45bd80 <ASN1_generate_nconf@plt+0x3d410>
  45bd74:	mov	x1, x19
  45bd78:	bl	45bbe0 <ASN1_generate_nconf@plt+0x3d270>
  45bd7c:	cbnz	w0, 45bd20 <ASN1_generate_nconf@plt+0x3d3b0>
  45bd80:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bd84:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bd88:	add	x1, x1, #0xd98
  45bd8c:	ldr	x0, [x0, #4024]
  45bd90:	ldr	x0, [x0]
  45bd94:	bl	419740 <BIO_printf@plt>
  45bd98:	b	45bd20 <ASN1_generate_nconf@plt+0x3d3b0>
  45bd9c:	mov	x20, #0x0                   	// #0
  45bda0:	mov	x21, #0x0                   	// #0
  45bda4:	b	45bd34 <ASN1_generate_nconf@plt+0x3d3c4>
  45bda8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bdac:	mov	x2, x23
  45bdb0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45bdb4:	mov	x20, #0x0                   	// #0
  45bdb8:	ldr	x0, [x0, #4024]
  45bdbc:	add	x1, x1, #0xf48
  45bdc0:	ldr	x0, [x0]
  45bdc4:	bl	419740 <BIO_printf@plt>
  45bdc8:	b	45bd34 <ASN1_generate_nconf@plt+0x3d3c4>
  45bdcc:	mov	x0, x23
  45bdd0:	mov	x20, #0x0                   	// #0
  45bdd4:	bl	41be90 <perror@plt>
  45bdd8:	b	45bd34 <ASN1_generate_nconf@plt+0x3d3c4>
  45bddc:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45bde0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bde4:	add	x1, x1, #0xfa0
  45bde8:	ldr	x0, [x0, #4024]
  45bdec:	ldr	x0, [x0]
  45bdf0:	bl	419740 <BIO_printf@plt>
  45bdf4:	b	45bd34 <ASN1_generate_nconf@plt+0x3d3c4>
  45bdf8:	stp	x29, x30, [sp, #-32]!
  45bdfc:	adrp	x4, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  45be00:	adrp	x3, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  45be04:	mov	x29, sp
  45be08:	stp	x19, x20, [sp, #16]
  45be0c:	mov	x20, x0
  45be10:	add	x4, x4, #0xf8
  45be14:	ldr	x0, [x0, #8]
  45be18:	add	x3, x3, #0x3e8
  45be1c:	mov	x2, #0x0                   	// #0
  45be20:	mov	w1, #0x3                   	// #3
  45be24:	bl	41ba30 <TXT_DB_create_index@plt>
  45be28:	cbz	w0, 45be88 <ASN1_generate_nconf@plt+0x3d518>
  45be2c:	ldr	w0, [x20]
  45be30:	cbnz	w0, 45be48 <ASN1_generate_nconf@plt+0x3d4d8>
  45be34:	mov	w19, #0x1                   	// #1
  45be38:	mov	w0, w19
  45be3c:	ldp	x19, x20, [sp, #16]
  45be40:	ldp	x29, x30, [sp], #32
  45be44:	ret
  45be48:	ldr	x0, [x20, #8]
  45be4c:	adrp	x4, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45be50:	adrp	x3, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  45be54:	add	x4, x4, #0x8c0
  45be58:	add	x3, x3, #0x3e0
  45be5c:	adrp	x2, 459000 <ASN1_generate_nconf@plt+0x3a690>
  45be60:	mov	w1, #0x5                   	// #5
  45be64:	add	x2, x2, #0xf18
  45be68:	bl	41ba30 <TXT_DB_create_index@plt>
  45be6c:	mov	w19, w0
  45be70:	cbnz	w0, 45be34 <ASN1_generate_nconf@plt+0x3d4c4>
  45be74:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45be78:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45be7c:	add	x1, x1, #0x8
  45be80:	ldr	x4, [x20, #8]
  45be84:	b	45be9c <ASN1_generate_nconf@plt+0x3d52c>
  45be88:	ldr	x4, [x20, #8]
  45be8c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45be90:	add	x1, x1, #0xfd0
  45be94:	mov	w19, w0
  45be98:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45be9c:	ldr	x0, [x0, #4024]
  45bea0:	ldp	x2, x3, [x4, #32]
  45bea4:	ldr	x0, [x0]
  45bea8:	ldr	x4, [x4, #48]
  45beac:	bl	419740 <BIO_printf@plt>
  45beb0:	mov	w0, w19
  45beb4:	ldp	x19, x20, [sp, #16]
  45beb8:	ldp	x29, x30, [sp], #32
  45bebc:	ret
  45bec0:	sub	sp, sp, #0x350
  45bec4:	stp	x29, x30, [sp]
  45bec8:	mov	x29, sp
  45becc:	stp	x19, x20, [sp, #16]
  45bed0:	mov	x20, x1
  45bed4:	stp	x21, x22, [sp, #32]
  45bed8:	mov	x22, x2
  45bedc:	mov	x21, x0
  45bee0:	bl	41e440 <strlen@plt>
  45bee4:	mov	x19, x0
  45bee8:	mov	x0, x20
  45beec:	bl	41e440 <strlen@plt>
  45bef0:	add	w19, w19, w0
  45bef4:	cmp	w19, #0xf9
  45bef8:	b.gt	45c024 <ASN1_generate_nconf@plt+0x3d6b4>
  45befc:	add	x19, sp, #0x50
  45bf00:	stp	x23, x24, [sp, #48]
  45bf04:	add	x24, sp, #0x250
  45bf08:	mov	x1, #0x100                 	// #256
  45bf0c:	mov	x3, x21
  45bf10:	add	x23, x19, x1
  45bf14:	mov	x0, x24
  45bf18:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45bf1c:	add	x2, x2, #0x38
  45bf20:	bl	41d1c0 <BIO_snprintf@plt>
  45bf24:	mov	x4, x20
  45bf28:	mov	x3, x21
  45bf2c:	mov	x1, #0x100                 	// #256
  45bf30:	mov	x0, x23
  45bf34:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45bf38:	add	x2, x2, #0x40
  45bf3c:	bl	41d1c0 <BIO_snprintf@plt>
  45bf40:	mov	x4, x20
  45bf44:	mov	x3, x21
  45bf48:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64690>
  45bf4c:	add	x2, x2, #0xf40
  45bf50:	mov	x0, x19
  45bf54:	mov	x1, #0x100                 	// #256
  45bf58:	adrp	x20, 465000 <ASN1_generate_nconf@plt+0x46690>
  45bf5c:	bl	41d1c0 <BIO_snprintf@plt>
  45bf60:	add	x20, x20, #0xdd8
  45bf64:	mov	x0, x19
  45bf68:	mov	x1, x20
  45bf6c:	bl	41b1c0 <BIO_new_file@plt>
  45bf70:	mov	x19, x0
  45bf74:	cbz	x0, 45c058 <ASN1_generate_nconf@plt+0x3d6e8>
  45bf78:	ldr	x1, [x22, #8]
  45bf7c:	str	x25, [sp, #64]
  45bf80:	mov	w21, #0x0                   	// #0
  45bf84:	bl	41ba60 <TXT_DB_write@plt>
  45bf88:	mov	x25, x0
  45bf8c:	mov	x0, x19
  45bf90:	bl	41df00 <BIO_free@plt>
  45bf94:	cmp	w25, #0x0
  45bf98:	b.le	45c004 <ASN1_generate_nconf@plt+0x3d694>
  45bf9c:	mov	x1, x20
  45bfa0:	mov	x0, x23
  45bfa4:	bl	41b1c0 <BIO_new_file@plt>
  45bfa8:	mov	x19, x0
  45bfac:	cbz	x0, 45c09c <ASN1_generate_nconf@plt+0x3d72c>
  45bfb0:	ldr	w3, [x22]
  45bfb4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45bfb8:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  45bfbc:	add	x1, x1, #0x940
  45bfc0:	cmp	w3, #0x0
  45bfc4:	add	x2, x2, #0x488
  45bfc8:	csel	x2, x2, x1, ne  // ne = any
  45bfcc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45bfd0:	add	x1, x1, #0x68
  45bfd4:	mov	w21, #0x1                   	// #1
  45bfd8:	bl	419740 <BIO_printf@plt>
  45bfdc:	mov	x0, x19
  45bfe0:	bl	41df00 <BIO_free@plt>
  45bfe4:	ldp	x23, x24, [sp, #48]
  45bfe8:	ldr	x25, [sp, #64]
  45bfec:	mov	w0, w21
  45bff0:	ldp	x29, x30, [sp]
  45bff4:	ldp	x19, x20, [sp, #16]
  45bff8:	ldp	x21, x22, [sp, #32]
  45bffc:	add	sp, sp, #0x350
  45c000:	ret
  45c004:	mov	w0, w21
  45c008:	ldp	x29, x30, [sp]
  45c00c:	ldp	x19, x20, [sp, #16]
  45c010:	ldp	x21, x22, [sp, #32]
  45c014:	ldp	x23, x24, [sp, #48]
  45c018:	ldr	x25, [sp, #64]
  45c01c:	add	sp, sp, #0x350
  45c020:	ret
  45c024:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c028:	mov	w21, #0x0                   	// #0
  45c02c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c030:	add	x1, x1, #0xf28
  45c034:	ldr	x0, [x0, #4024]
  45c038:	ldr	x0, [x0]
  45c03c:	bl	419740 <BIO_printf@plt>
  45c040:	mov	w0, w21
  45c044:	ldp	x29, x30, [sp]
  45c048:	ldp	x19, x20, [sp, #16]
  45c04c:	ldp	x21, x22, [sp, #32]
  45c050:	add	sp, sp, #0x350
  45c054:	ret
  45c058:	mov	x0, x21
  45c05c:	bl	41be90 <perror@plt>
  45c060:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c064:	mov	x2, x21
  45c068:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c06c:	mov	w21, #0x0                   	// #0
  45c070:	ldr	x0, [x0, #4024]
  45c074:	add	x1, x1, #0x50
  45c078:	ldr	x0, [x0]
  45c07c:	bl	419740 <BIO_printf@plt>
  45c080:	mov	w0, w21
  45c084:	ldp	x29, x30, [sp]
  45c088:	ldp	x19, x20, [sp, #16]
  45c08c:	ldp	x21, x22, [sp, #32]
  45c090:	ldp	x23, x24, [sp, #48]
  45c094:	add	sp, sp, #0x350
  45c098:	ret
  45c09c:	mov	x0, x24
  45c0a0:	bl	41be90 <perror@plt>
  45c0a4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c0a8:	mov	x2, x24
  45c0ac:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c0b0:	add	x1, x1, #0x50
  45c0b4:	ldr	x0, [x0, #4024]
  45c0b8:	ldr	x0, [x0]
  45c0bc:	bl	419740 <BIO_printf@plt>
  45c0c0:	ldp	x23, x24, [sp, #48]
  45c0c4:	ldr	x25, [sp, #64]
  45c0c8:	b	45bfec <ASN1_generate_nconf@plt+0x3d67c>
  45c0cc:	nop
  45c0d0:	sub	sp, sp, #0x540
  45c0d4:	stp	x29, x30, [sp]
  45c0d8:	mov	x29, sp
  45c0dc:	stp	x19, x20, [sp, #16]
  45c0e0:	mov	x20, x0
  45c0e4:	stp	x21, x22, [sp, #32]
  45c0e8:	mov	x21, x1
  45c0ec:	mov	x22, x2
  45c0f0:	stp	x23, x24, [sp, #48]
  45c0f4:	bl	41e440 <strlen@plt>
  45c0f8:	mov	x23, x0
  45c0fc:	mov	x0, x22
  45c100:	bl	41e440 <strlen@plt>
  45c104:	mov	x19, x0
  45c108:	mov	x0, x21
  45c10c:	bl	41e440 <strlen@plt>
  45c110:	add	w0, w0, w23
  45c114:	add	w3, w19, w23
  45c118:	cmp	w3, w0
  45c11c:	csel	w3, w3, w0, ge  // ge = tcont
  45c120:	cmp	w3, #0xf9
  45c124:	b.gt	45c250 <ASN1_generate_nconf@plt+0x3d8e0>
  45c128:	add	x19, sp, #0x40
  45c12c:	mov	x3, x20
  45c130:	mov	x1, #0x100                 	// #256
  45c134:	add	x0, x19, #0x400
  45c138:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c13c:	adrp	x23, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c140:	add	x2, x2, #0x38
  45c144:	add	x23, x23, #0x40
  45c148:	bl	41d1c0 <BIO_snprintf@plt>
  45c14c:	mov	x2, x23
  45c150:	mov	x4, x22
  45c154:	mov	x3, x20
  45c158:	mov	x1, #0x100                 	// #256
  45c15c:	add	x0, x19, #0x300
  45c160:	bl	41d1c0 <BIO_snprintf@plt>
  45c164:	mov	x2, x23
  45c168:	mov	x1, #0x100                 	// #256
  45c16c:	mov	x4, x21
  45c170:	add	x24, x19, x1
  45c174:	mov	x3, x20
  45c178:	add	x0, x19, #0x200
  45c17c:	adrp	x23, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c180:	bl	41d1c0 <BIO_snprintf@plt>
  45c184:	add	x23, x23, #0xf40
  45c188:	mov	x4, x22
  45c18c:	mov	x2, x23
  45c190:	mov	x3, x20
  45c194:	mov	x1, #0x100                 	// #256
  45c198:	mov	x0, x24
  45c19c:	bl	41d1c0 <BIO_snprintf@plt>
  45c1a0:	mov	x4, x21
  45c1a4:	mov	x3, x20
  45c1a8:	mov	x2, x23
  45c1ac:	mov	x1, #0x100                 	// #256
  45c1b0:	mov	x0, x19
  45c1b4:	bl	41d1c0 <BIO_snprintf@plt>
  45c1b8:	mov	x1, x24
  45c1bc:	mov	x0, x20
  45c1c0:	bl	41a130 <rename@plt>
  45c1c4:	tbz	w0, #31, 45c1dc <ASN1_generate_nconf@plt+0x3d86c>
  45c1c8:	bl	41bcb0 <__errno_location@plt>
  45c1cc:	ldr	w0, [x0]
  45c1d0:	cmp	w0, #0x2
  45c1d4:	ccmp	w0, #0x14, #0x4, ne  // ne = any
  45c1d8:	b.ne	45c2d8 <ASN1_generate_nconf@plt+0x3d968>  // b.any
  45c1dc:	mov	x1, x20
  45c1e0:	mov	x0, x19
  45c1e4:	bl	41a130 <rename@plt>
  45c1e8:	tbnz	w0, #31, 45c284 <ASN1_generate_nconf@plt+0x3d914>
  45c1ec:	add	x22, x19, #0x300
  45c1f0:	add	x21, x19, #0x400
  45c1f4:	mov	x1, x22
  45c1f8:	mov	x0, x21
  45c1fc:	bl	41a130 <rename@plt>
  45c200:	tbz	w0, #31, 45c218 <ASN1_generate_nconf@plt+0x3d8a8>
  45c204:	bl	41bcb0 <__errno_location@plt>
  45c208:	ldr	w0, [x0]
  45c20c:	cmp	w0, #0x2
  45c210:	ccmp	w0, #0x14, #0x4, ne  // ne = any
  45c214:	b.ne	45c30c <ASN1_generate_nconf@plt+0x3d99c>  // b.any
  45c218:	add	x21, x19, #0x400
  45c21c:	add	x22, x19, #0x200
  45c220:	mov	x1, x21
  45c224:	mov	x0, x22
  45c228:	bl	41a130 <rename@plt>
  45c22c:	mov	w1, w0
  45c230:	mov	w0, #0x1                   	// #1
  45c234:	tbnz	w1, #31, 45c36c <ASN1_generate_nconf@plt+0x3d9fc>
  45c238:	ldp	x29, x30, [sp]
  45c23c:	ldp	x19, x20, [sp, #16]
  45c240:	ldp	x21, x22, [sp, #32]
  45c244:	ldp	x23, x24, [sp, #48]
  45c248:	add	sp, sp, #0x540
  45c24c:	ret
  45c250:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c254:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c258:	add	x1, x1, #0xf28
  45c25c:	ldr	x0, [x0, #4024]
  45c260:	ldr	x0, [x0]
  45c264:	bl	419740 <BIO_printf@plt>
  45c268:	mov	w0, #0x0                   	// #0
  45c26c:	ldp	x29, x30, [sp]
  45c270:	ldp	x19, x20, [sp, #16]
  45c274:	ldp	x21, x22, [sp, #32]
  45c278:	ldp	x23, x24, [sp, #48]
  45c27c:	add	sp, sp, #0x540
  45c280:	ret
  45c284:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c288:	mov	x3, x20
  45c28c:	mov	x2, x19
  45c290:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c294:	ldr	x0, [x0, #4024]
  45c298:	add	x1, x1, #0xf78
  45c29c:	ldr	x0, [x0]
  45c2a0:	bl	419740 <BIO_printf@plt>
  45c2a4:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c2a8:	add	x0, x0, #0xf98
  45c2ac:	bl	41be90 <perror@plt>
  45c2b0:	mov	x1, x20
  45c2b4:	add	x0, x19, #0x100
  45c2b8:	bl	41a130 <rename@plt>
  45c2bc:	mov	w0, #0x0                   	// #0
  45c2c0:	ldp	x29, x30, [sp]
  45c2c4:	ldp	x19, x20, [sp, #16]
  45c2c8:	ldp	x21, x22, [sp, #32]
  45c2cc:	ldp	x23, x24, [sp, #48]
  45c2d0:	add	sp, sp, #0x540
  45c2d4:	ret
  45c2d8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c2dc:	mov	x3, x24
  45c2e0:	mov	x2, x20
  45c2e4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c2e8:	ldr	x0, [x0, #4024]
  45c2ec:	add	x1, x1, #0xf78
  45c2f0:	ldr	x0, [x0]
  45c2f4:	bl	419740 <BIO_printf@plt>
  45c2f8:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c2fc:	add	x0, x0, #0xf98
  45c300:	bl	41be90 <perror@plt>
  45c304:	mov	w0, #0x0                   	// #0
  45c308:	b	45c238 <ASN1_generate_nconf@plt+0x3d8c8>
  45c30c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c310:	mov	x3, x22
  45c314:	mov	x2, x21
  45c318:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c31c:	ldr	x0, [x0, #4024]
  45c320:	add	x1, x1, #0xf78
  45c324:	ldr	x0, [x0]
  45c328:	bl	419740 <BIO_printf@plt>
  45c32c:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c330:	add	x0, x0, #0xf98
  45c334:	bl	41be90 <perror@plt>
  45c338:	mov	x1, x19
  45c33c:	mov	x0, x20
  45c340:	bl	41a130 <rename@plt>
  45c344:	mov	x1, x20
  45c348:	add	x0, x19, #0x100
  45c34c:	bl	41a130 <rename@plt>
  45c350:	mov	w0, #0x0                   	// #0
  45c354:	ldp	x29, x30, [sp]
  45c358:	ldp	x19, x20, [sp, #16]
  45c35c:	ldp	x21, x22, [sp, #32]
  45c360:	ldp	x23, x24, [sp, #48]
  45c364:	add	sp, sp, #0x540
  45c368:	ret
  45c36c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c370:	mov	x2, x22
  45c374:	mov	x3, x21
  45c378:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c37c:	ldr	x0, [x0, #4024]
  45c380:	add	x1, x1, #0xf78
  45c384:	ldr	x0, [x0]
  45c388:	bl	419740 <BIO_printf@plt>
  45c38c:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c390:	add	x0, x0, #0xf98
  45c394:	bl	41be90 <perror@plt>
  45c398:	mov	x1, x21
  45c39c:	add	x0, x19, #0x300
  45c3a0:	bl	41a130 <rename@plt>
  45c3a4:	b	45c338 <ASN1_generate_nconf@plt+0x3d9c8>
  45c3a8:	cbz	x0, 45c3f4 <ASN1_generate_nconf@plt+0x3da84>
  45c3ac:	stp	x29, x30, [sp, #-32]!
  45c3b0:	mov	x29, sp
  45c3b4:	stp	x19, x20, [sp, #16]
  45c3b8:	mov	x19, x0
  45c3bc:	adrp	x20, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c3c0:	ldr	x0, [x0, #8]
  45c3c4:	add	x20, x20, #0xbe0
  45c3c8:	bl	41b9c0 <TXT_DB_free@plt>
  45c3cc:	ldr	x0, [x19, #16]
  45c3d0:	mov	x1, x20
  45c3d4:	mov	w2, #0x6ce                 	// #1742
  45c3d8:	bl	41b1e0 <CRYPTO_free@plt>
  45c3dc:	mov	x1, x20
  45c3e0:	mov	x0, x19
  45c3e4:	ldp	x19, x20, [sp, #16]
  45c3e8:	mov	w2, #0x6cf                 	// #1743
  45c3ec:	ldp	x29, x30, [sp], #32
  45c3f0:	b	41b1e0 <CRYPTO_free@plt>
  45c3f4:	ret
  45c3f8:	mov	x2, x0
  45c3fc:	mov	w0, w1
  45c400:	cbz	x2, 45c44c <ASN1_generate_nconf@plt+0x3dadc>
  45c404:	ldrb	w2, [x2]
  45c408:	cmp	w2, #0x79
  45c40c:	b.hi	45c44c <ASN1_generate_nconf@plt+0x3dadc>  // b.pmore
  45c410:	cmp	w2, #0x45
  45c414:	b.ls	45c450 <ASN1_generate_nconf@plt+0x3dae0>  // b.plast
  45c418:	sub	w2, w2, #0x46
  45c41c:	mov	x1, #0x1                   	// #1
  45c420:	mov	x3, #0x101                 	// #257
  45c424:	movk	x3, #0x101, lsl #32
  45c428:	lsl	x2, x1, x2
  45c42c:	tst	x2, x3
  45c430:	b.ne	45c464 <ASN1_generate_nconf@plt+0x3daf4>  // b.any
  45c434:	mov	x3, #0x4000                	// #16384
  45c438:	movk	x3, #0x8, lsl #16
  45c43c:	movk	x3, #0x4000, lsl #32
  45c440:	movk	x3, #0x8, lsl #48
  45c444:	tst	x2, x3
  45c448:	csel	w0, w1, w0, ne  // ne = any
  45c44c:	ret
  45c450:	cmp	w2, #0x30
  45c454:	b.eq	45c464 <ASN1_generate_nconf@plt+0x3daf4>  // b.none
  45c458:	cmp	w2, #0x31
  45c45c:	csinc	w0, w1, wzr, ne  // ne = any
  45c460:	ret
  45c464:	mov	w0, #0x0                   	// #0
  45c468:	ret
  45c46c:	nop
  45c470:	stp	x29, x30, [sp, #-112]!
  45c474:	mov	x29, sp
  45c478:	stp	x19, x20, [sp, #16]
  45c47c:	stp	x23, x24, [sp, #48]
  45c480:	mov	x23, x0
  45c484:	ldrb	w0, [x0]
  45c488:	cmp	w0, #0x2f
  45c48c:	b.ne	45c6b0 <ASN1_generate_nconf@plt+0x3dd40>  // b.any
  45c490:	stp	x21, x22, [sp, #32]
  45c494:	mov	x22, x1
  45c498:	mov	w21, w2
  45c49c:	bl	41a880 <X509_NAME_new@plt>
  45c4a0:	mov	x20, x0
  45c4a4:	cbz	x0, 45c708 <ASN1_generate_nconf@plt+0x3dd98>
  45c4a8:	stp	x27, x28, [sp, #80]
  45c4ac:	add	x27, x23, #0x1
  45c4b0:	mov	x0, x27
  45c4b4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c4b8:	mov	w2, #0x6fe                 	// #1790
  45c4bc:	add	x1, x1, #0xbe0
  45c4c0:	bl	41af90 <CRYPTO_strdup@plt>
  45c4c4:	mov	x19, x0
  45c4c8:	cbz	x0, 45c5b4 <ASN1_generate_nconf@plt+0x3dc44>
  45c4cc:	ldrb	w0, [x23, #1]
  45c4d0:	mov	w23, #0x0                   	// #0
  45c4d4:	cbz	w0, 45c750 <ASN1_generate_nconf@plt+0x3dde0>
  45c4d8:	adrp	x24, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c4dc:	add	x1, x24, #0x1a0
  45c4e0:	str	x1, [sp, #104]
  45c4e4:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c4e8:	stp	x25, x26, [sp, #64]
  45c4ec:	ldr	x1, [x1, #4024]
  45c4f0:	str	x1, [sp, #96]
  45c4f4:	cmp	w0, #0x3d
  45c4f8:	mov	x24, x19
  45c4fc:	b.eq	45c518 <ASN1_generate_nconf@plt+0x3dba8>  // b.none
  45c500:	strb	w0, [x24], #1
  45c504:	ldrb	w0, [x27, #1]!
  45c508:	cmp	w0, #0x3d
  45c50c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  45c510:	b.ne	45c500 <ASN1_generate_nconf@plt+0x3db90>  // b.any
  45c514:	cbz	w0, 45c720 <ASN1_generate_nconf@plt+0x3ddb0>
  45c518:	mov	x25, x24
  45c51c:	add	x1, x27, #0x1
  45c520:	strb	wzr, [x25], #1
  45c524:	ldrb	w4, [x27, #1]
  45c528:	cmp	w4, #0x2f
  45c52c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  45c530:	b.eq	45c5f0 <ASN1_generate_nconf@plt+0x3dc80>  // b.none
  45c534:	cmp	w21, #0x0
  45c538:	mov	x5, x25
  45c53c:	cset	w7, ne  // ne = any
  45c540:	b	45c564 <ASN1_generate_nconf@plt+0x3dbf4>
  45c544:	ldrb	w2, [x1]
  45c548:	mov	x0, x1
  45c54c:	mov	x1, x6
  45c550:	strb	w2, [x5], #1
  45c554:	ldrb	w4, [x0, #1]
  45c558:	cmp	w4, #0x2f
  45c55c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  45c560:	b.eq	45c5f8 <ASN1_generate_nconf@plt+0x3dc88>  // b.none
  45c564:	cmp	w4, #0x2b
  45c568:	add	x0, x1, #0x1
  45c56c:	mov	x6, x0
  45c570:	ccmp	w7, #0x0, #0x4, eq  // eq = none
  45c574:	b.ne	45c660 <ASN1_generate_nconf@plt+0x3dcf0>  // b.any
  45c578:	cmp	w4, #0x5c
  45c57c:	b.ne	45c544 <ASN1_generate_nconf@plt+0x3dbd4>  // b.any
  45c580:	ldrb	w2, [x1, #1]
  45c584:	add	x1, x1, #0x2
  45c588:	cbnz	w2, 45c550 <ASN1_generate_nconf@plt+0x3dbe0>
  45c58c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c590:	ldr	x0, [x0, #4024]
  45c594:	ldr	x21, [x0]
  45c598:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45c59c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c5a0:	mov	x2, x0
  45c5a4:	add	x1, x1, #0x150
  45c5a8:	mov	x0, x21
  45c5ac:	bl	419740 <BIO_printf@plt>
  45c5b0:	ldp	x25, x26, [sp, #64]
  45c5b4:	mov	x0, x20
  45c5b8:	bl	41c6e0 <X509_NAME_free@plt>
  45c5bc:	mov	x20, #0x0                   	// #0
  45c5c0:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c5c4:	mov	w2, #0x742                 	// #1858
  45c5c8:	add	x1, x0, #0xbe0
  45c5cc:	mov	x0, x19
  45c5d0:	bl	41b1e0 <CRYPTO_free@plt>
  45c5d4:	ldp	x21, x22, [sp, #32]
  45c5d8:	ldp	x27, x28, [sp, #80]
  45c5dc:	mov	x0, x20
  45c5e0:	ldp	x19, x20, [sp, #16]
  45c5e4:	ldp	x23, x24, [sp, #48]
  45c5e8:	ldp	x29, x30, [sp], #112
  45c5ec:	ret
  45c5f0:	mov	x5, x25
  45c5f4:	nop
  45c5f8:	strb	wzr, [x5]
  45c5fc:	mov	x0, x19
  45c600:	mov	w28, #0x0                   	// #0
  45c604:	ldrb	w2, [x1]
  45c608:	cmp	w2, #0x0
  45c60c:	cinc	x27, x1, ne  // ne = any
  45c610:	bl	41bb30 <OBJ_txt2nid@plt>
  45c614:	mov	w26, w0
  45c618:	cbz	w0, 45c684 <ASN1_generate_nconf@plt+0x3dd14>
  45c61c:	ldrb	w0, [x24, #1]
  45c620:	cbz	w0, 45c6e4 <ASN1_generate_nconf@plt+0x3dd74>
  45c624:	mov	x0, x25
  45c628:	bl	41e440 <strlen@plt>
  45c62c:	neg	w6, w23
  45c630:	mov	w4, w0
  45c634:	mov	x3, x25
  45c638:	mov	w1, w26
  45c63c:	mov	w2, w22
  45c640:	mov	x0, x20
  45c644:	mov	w5, #0xffffffff            	// #-1
  45c648:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  45c64c:	cbz	w0, 45c770 <ASN1_generate_nconf@plt+0x3de00>
  45c650:	ldrb	w0, [x27]
  45c654:	cbz	w0, 45c74c <ASN1_generate_nconf@plt+0x3dddc>
  45c658:	mov	w23, w28
  45c65c:	b	45c4f4 <ASN1_generate_nconf@plt+0x3db84>
  45c660:	strb	wzr, [x5]
  45c664:	mov	x0, x19
  45c668:	mov	w28, #0x1                   	// #1
  45c66c:	ldrb	w2, [x1]
  45c670:	cmp	w2, #0x0
  45c674:	cinc	x27, x1, ne  // ne = any
  45c678:	bl	41bb30 <OBJ_txt2nid@plt>
  45c67c:	mov	w26, w0
  45c680:	cbnz	w0, 45c61c <ASN1_generate_nconf@plt+0x3dcac>
  45c684:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c688:	ldr	x0, [x0, #4024]
  45c68c:	ldr	x23, [x0]
  45c690:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45c694:	mov	x3, x19
  45c698:	mov	x2, x0
  45c69c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c6a0:	mov	x0, x23
  45c6a4:	add	x1, x1, #0x178
  45c6a8:	bl	419740 <BIO_printf@plt>
  45c6ac:	b	45c650 <ASN1_generate_nconf@plt+0x3dce0>
  45c6b0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c6b4:	mov	x2, x23
  45c6b8:	mov	x20, #0x0                   	// #0
  45c6bc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c6c0:	ldr	x0, [x0, #4024]
  45c6c4:	add	x1, x1, #0x80
  45c6c8:	ldr	x0, [x0]
  45c6cc:	bl	419740 <BIO_printf@plt>
  45c6d0:	mov	x0, x20
  45c6d4:	ldp	x19, x20, [sp, #16]
  45c6d8:	ldp	x23, x24, [sp, #48]
  45c6dc:	ldp	x29, x30, [sp], #112
  45c6e0:	ret
  45c6e4:	ldr	x0, [sp, #96]
  45c6e8:	ldr	x23, [x0]
  45c6ec:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45c6f0:	ldr	x1, [sp, #104]
  45c6f4:	mov	x2, x0
  45c6f8:	mov	x3, x19
  45c6fc:	mov	x0, x23
  45c700:	bl	419740 <BIO_printf@plt>
  45c704:	b	45c650 <ASN1_generate_nconf@plt+0x3dce0>
  45c708:	mov	x0, x20
  45c70c:	ldp	x19, x20, [sp, #16]
  45c710:	ldp	x21, x22, [sp, #32]
  45c714:	ldp	x23, x24, [sp, #48]
  45c718:	ldp	x29, x30, [sp], #112
  45c71c:	ret
  45c720:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c724:	ldr	x0, [x0, #4024]
  45c728:	ldr	x21, [x0]
  45c72c:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45c730:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c734:	mov	x2, x0
  45c738:	add	x1, x1, #0x118
  45c73c:	mov	x0, x21
  45c740:	bl	419740 <BIO_printf@plt>
  45c744:	ldp	x25, x26, [sp, #64]
  45c748:	b	45c5b4 <ASN1_generate_nconf@plt+0x3dc44>
  45c74c:	ldp	x25, x26, [sp, #64]
  45c750:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c754:	mov	w2, #0x73d                 	// #1853
  45c758:	add	x1, x0, #0xbe0
  45c75c:	mov	x0, x19
  45c760:	bl	41b1e0 <CRYPTO_free@plt>
  45c764:	ldp	x21, x22, [sp, #32]
  45c768:	ldp	x27, x28, [sp, #80]
  45c76c:	b	45c5dc <ASN1_generate_nconf@plt+0x3dc6c>
  45c770:	ldp	x25, x26, [sp, #64]
  45c774:	b	45c5b4 <ASN1_generate_nconf@plt+0x3dc44>
  45c778:	sub	sp, sp, #0x450
  45c77c:	stp	x29, x30, [sp]
  45c780:	mov	x29, sp
  45c784:	stp	x19, x20, [sp, #16]
  45c788:	mov	w19, w1
  45c78c:	stp	x23, x24, [sp, #48]
  45c790:	mov	x23, x2
  45c794:	mov	x24, x0
  45c798:	bl	41bec0 <BIO_s_mem@plt>
  45c79c:	bl	41b620 <BIO_new@plt>
  45c7a0:	cbz	x0, 45c880 <ASN1_generate_nconf@plt+0x3df10>
  45c7a4:	stp	x21, x22, [sp, #32]
  45c7a8:	mov	x22, x0
  45c7ac:	add	x21, sp, #0x50
  45c7b0:	str	x25, [sp, #64]
  45c7b4:	mov	w25, #0x400                 	// #1024
  45c7b8:	b	45c7d4 <ASN1_generate_nconf@plt+0x3de64>
  45c7bc:	b.eq	45c82c <ASN1_generate_nconf@plt+0x3debc>  // b.none
  45c7c0:	bl	41cb90 <BIO_write@plt>
  45c7c4:	cmp	w0, w20
  45c7c8:	b.ne	45c878 <ASN1_generate_nconf@plt+0x3df08>  // b.any
  45c7cc:	subs	w19, w19, w0
  45c7d0:	b.eq	45c82c <ASN1_generate_nconf@plt+0x3debc>  // b.none
  45c7d4:	cmp	w19, #0x3ff
  45c7d8:	mov	x1, x21
  45c7dc:	ccmn	w19, #0x1, #0x4, le
  45c7e0:	mov	x0, x23
  45c7e4:	csel	w2, w19, w25, ne  // ne = any
  45c7e8:	bl	41cf00 <BIO_read@plt>
  45c7ec:	mov	w20, w0
  45c7f0:	mov	x1, x21
  45c7f4:	mov	x0, x22
  45c7f8:	mov	w2, w20
  45c7fc:	cmp	w20, #0x0
  45c800:	b.ge	45c7bc <ASN1_generate_nconf@plt+0x3de4c>  // b.tcont
  45c804:	bl	41df00 <BIO_free@plt>
  45c808:	mov	w19, #0xffffffff            	// #-1
  45c80c:	ldp	x21, x22, [sp, #32]
  45c810:	ldr	x25, [sp, #64]
  45c814:	mov	w0, w19
  45c818:	ldp	x29, x30, [sp]
  45c81c:	ldp	x19, x20, [sp, #16]
  45c820:	ldp	x23, x24, [sp, #48]
  45c824:	add	sp, sp, #0x450
  45c828:	ret
  45c82c:	mov	x3, x24
  45c830:	mov	x2, #0x0                   	// #0
  45c834:	mov	x0, x22
  45c838:	mov	w1, #0x3                   	// #3
  45c83c:	bl	41de90 <BIO_ctrl@plt>
  45c840:	mov	w19, w0
  45c844:	mov	w1, #0x200                 	// #512
  45c848:	mov	x0, x22
  45c84c:	bl	41d410 <BIO_set_flags@plt>
  45c850:	mov	x0, x22
  45c854:	bl	41df00 <BIO_free@plt>
  45c858:	mov	w0, w19
  45c85c:	ldp	x29, x30, [sp]
  45c860:	ldp	x19, x20, [sp, #16]
  45c864:	ldp	x21, x22, [sp, #32]
  45c868:	ldp	x23, x24, [sp, #48]
  45c86c:	ldr	x25, [sp, #64]
  45c870:	add	sp, sp, #0x450
  45c874:	ret
  45c878:	mov	x0, x22
  45c87c:	b	45c804 <ASN1_generate_nconf@plt+0x3de94>
  45c880:	mov	w19, #0xffffffff            	// #-1
  45c884:	b	45c814 <ASN1_generate_nconf@plt+0x3dea4>
  45c888:	stp	x29, x30, [sp, #-48]!
  45c88c:	mov	w2, #0x773                 	// #1907
  45c890:	mov	x29, sp
  45c894:	stp	x19, x20, [sp, #16]
  45c898:	mov	x20, x0
  45c89c:	mov	x0, x1
  45c8a0:	str	x21, [sp, #32]
  45c8a4:	adrp	x21, 483000 <ASN1_generate_nconf@plt+0x64690>
  45c8a8:	add	x1, x21, #0xbe0
  45c8ac:	bl	41af90 <CRYPTO_strdup@plt>
  45c8b0:	cbz	x0, 45c900 <ASN1_generate_nconf@plt+0x3df90>
  45c8b4:	mov	x19, x0
  45c8b8:	mov	w1, #0x3a                  	// #58
  45c8bc:	bl	41d830 <strchr@plt>
  45c8c0:	mov	x2, x0
  45c8c4:	cbz	x0, 45c8cc <ASN1_generate_nconf@plt+0x3df5c>
  45c8c8:	strb	wzr, [x2], #1
  45c8cc:	mov	x0, x20
  45c8d0:	mov	x1, x19
  45c8d4:	bl	41bc20 <EVP_PKEY_CTX_ctrl_str@plt>
  45c8d8:	mov	w20, w0
  45c8dc:	add	x1, x21, #0xbe0
  45c8e0:	mov	x0, x19
  45c8e4:	mov	w2, #0x77c                 	// #1916
  45c8e8:	bl	41b1e0 <CRYPTO_free@plt>
  45c8ec:	mov	w0, w20
  45c8f0:	ldp	x19, x20, [sp, #16]
  45c8f4:	ldr	x21, [sp, #32]
  45c8f8:	ldp	x29, x30, [sp], #48
  45c8fc:	ret
  45c900:	mov	w20, #0xffffffff            	// #-1
  45c904:	b	45c8ec <ASN1_generate_nconf@plt+0x3df7c>
  45c908:	stp	x29, x30, [sp, #-64]!
  45c90c:	mov	x29, sp
  45c910:	stp	x19, x20, [sp, #16]
  45c914:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45c918:	mov	x20, x0
  45c91c:	stp	x21, x22, [sp, #32]
  45c920:	stp	x23, x24, [sp, #48]
  45c924:	bl	41e8e0 <X509_STORE_CTX_get0_policy_tree@plt>
  45c928:	mov	x22, x0
  45c92c:	mov	x0, x20
  45c930:	bl	41e340 <X509_STORE_CTX_get_explicit_policy@plt>
  45c934:	ldr	x20, [x19, #4024]
  45c938:	cmp	w0, #0x0
  45c93c:	adrp	x3, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c940:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c944:	add	x3, x3, #0x1e8
  45c948:	add	x2, x2, #0x1e0
  45c94c:	ldr	x0, [x20]
  45c950:	csel	x2, x2, x3, ne  // ne = any
  45c954:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c958:	add	x1, x1, #0x1f0
  45c95c:	adrp	x24, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c960:	bl	419740 <BIO_printf@plt>
  45c964:	mov	x0, x22
  45c968:	bl	41c360 <X509_policy_tree_get0_policies@plt>
  45c96c:	mov	x21, x0
  45c970:	add	x1, x24, #0x220
  45c974:	ldr	x0, [x20]
  45c978:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c97c:	add	x2, x2, #0x210
  45c980:	bl	419740 <BIO_printf@plt>
  45c984:	ldr	x0, [x20]
  45c988:	cbz	x21, 45ca5c <ASN1_generate_nconf@plt+0x3e0ec>
  45c98c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45c990:	mov	w23, #0x0                   	// #0
  45c994:	add	x1, x1, #0xf30
  45c998:	bl	41a980 <BIO_puts@plt>
  45c99c:	b	45c9b4 <ASN1_generate_nconf@plt+0x3e044>
  45c9a0:	bl	419630 <OPENSSL_sk_value@plt>
  45c9a4:	mov	x1, x0
  45c9a8:	ldr	x0, [x20]
  45c9ac:	mov	w2, #0x2                   	// #2
  45c9b0:	bl	41c840 <X509_POLICY_NODE_print@plt>
  45c9b4:	mov	x0, x21
  45c9b8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45c9bc:	mov	w2, w0
  45c9c0:	mov	w1, w23
  45c9c4:	cmp	w23, w2
  45c9c8:	mov	x0, x21
  45c9cc:	add	w23, w23, #0x1
  45c9d0:	b.lt	45c9a0 <ASN1_generate_nconf@plt+0x3e030>  // b.tstop
  45c9d4:	mov	x0, x22
  45c9d8:	bl	41bda0 <X509_policy_tree_get0_user_policies@plt>
  45c9dc:	ldr	x19, [x19, #4024]
  45c9e0:	mov	x20, x0
  45c9e4:	add	x1, x24, #0x220
  45c9e8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45c9ec:	add	x2, x2, #0x240
  45c9f0:	ldr	x0, [x19]
  45c9f4:	bl	419740 <BIO_printf@plt>
  45c9f8:	ldr	x0, [x19]
  45c9fc:	cbz	x20, 45ca6c <ASN1_generate_nconf@plt+0x3e0fc>
  45ca00:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  45ca04:	mov	w21, #0x0                   	// #0
  45ca08:	add	x1, x1, #0xf30
  45ca0c:	bl	41a980 <BIO_puts@plt>
  45ca10:	b	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  45ca14:	bl	419630 <OPENSSL_sk_value@plt>
  45ca18:	mov	x1, x0
  45ca1c:	ldr	x0, [x19]
  45ca20:	mov	w2, #0x2                   	// #2
  45ca24:	bl	41c840 <X509_POLICY_NODE_print@plt>
  45ca28:	mov	x0, x20
  45ca2c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45ca30:	mov	w2, w0
  45ca34:	mov	w1, w21
  45ca38:	cmp	w21, w2
  45ca3c:	mov	x0, x20
  45ca40:	add	w21, w21, #0x1
  45ca44:	b.lt	45ca14 <ASN1_generate_nconf@plt+0x3e0a4>  // b.tstop
  45ca48:	ldp	x19, x20, [sp, #16]
  45ca4c:	ldp	x21, x22, [sp, #32]
  45ca50:	ldp	x23, x24, [sp, #48]
  45ca54:	ldp	x29, x30, [sp], #64
  45ca58:	ret
  45ca5c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ca60:	add	x1, x1, #0x230
  45ca64:	bl	41a980 <BIO_puts@plt>
  45ca68:	b	45c9d4 <ASN1_generate_nconf@plt+0x3e064>
  45ca6c:	ldp	x19, x20, [sp, #16]
  45ca70:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ca74:	ldp	x21, x22, [sp, #32]
  45ca78:	add	x1, x1, #0x230
  45ca7c:	ldp	x23, x24, [sp, #48]
  45ca80:	ldp	x29, x30, [sp], #64
  45ca84:	b	41a980 <BIO_puts@plt>
  45ca88:	stp	x29, x30, [sp, #-48]!
  45ca8c:	mov	x29, sp
  45ca90:	stp	x19, x20, [sp, #16]
  45ca94:	mov	x20, x0
  45ca98:	mov	x0, x1
  45ca9c:	str	x21, [sp, #32]
  45caa0:	mov	x21, x1
  45caa4:	bl	41e440 <strlen@plt>
  45caa8:	mov	x1, #0xfffe                	// #65534
  45caac:	cmp	x0, x1
  45cab0:	b.hi	45cb40 <ASN1_generate_nconf@plt+0x3e1d0>  // b.pmore
  45cab4:	mov	x19, x0
  45cab8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45cabc:	add	w0, w0, #0x1
  45cac0:	add	x1, x1, #0x248
  45cac4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45cac8:	add	x1, x0, #0x1
  45cacc:	mov	x2, #0x0                   	// #0
  45cad0:	mov	x3, #0x0                   	// #0
  45cad4:	b	45cae8 <ASN1_generate_nconf@plt+0x3e178>
  45cad8:	strb	w5, [x1, x2]
  45cadc:	cmp	x4, x19
  45cae0:	mov	x2, x4
  45cae4:	b.hi	45cb28 <ASN1_generate_nconf@plt+0x3e1b8>  // b.pmore
  45cae8:	add	x4, x2, #0x1
  45caec:	sub	x6, x2, x3
  45caf0:	sub	w7, w2, w3
  45caf4:	cmp	x2, x19
  45caf8:	b.eq	45cb08 <ASN1_generate_nconf@plt+0x3e198>  // b.none
  45cafc:	ldrb	w5, [x21, x2]
  45cb00:	cmp	w5, #0x2c
  45cb04:	b.ne	45cad8 <ASN1_generate_nconf@plt+0x3e168>  // b.any
  45cb08:	cmp	x6, #0xff
  45cb0c:	b.hi	45cb54 <ASN1_generate_nconf@plt+0x3e1e4>  // b.pmore
  45cb10:	strb	w7, [x0, x3]
  45cb14:	add	x3, x2, #0x1
  45cb18:	mov	x4, x3
  45cb1c:	cmp	x4, x19
  45cb20:	mov	x2, x4
  45cb24:	b.ls	45cae8 <ASN1_generate_nconf@plt+0x3e178>  // b.plast
  45cb28:	add	x19, x19, #0x1
  45cb2c:	str	x19, [x20]
  45cb30:	ldp	x19, x20, [sp, #16]
  45cb34:	ldr	x21, [sp, #32]
  45cb38:	ldp	x29, x30, [sp], #48
  45cb3c:	ret
  45cb40:	mov	x0, #0x0                   	// #0
  45cb44:	ldp	x19, x20, [sp, #16]
  45cb48:	ldr	x21, [sp, #32]
  45cb4c:	ldp	x29, x30, [sp], #48
  45cb50:	ret
  45cb54:	mov	w2, #0x7b6                 	// #1974
  45cb58:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45cb5c:	add	x1, x1, #0xbe0
  45cb60:	bl	41b1e0 <CRYPTO_free@plt>
  45cb64:	mov	x0, #0x0                   	// #0
  45cb68:	ldp	x19, x20, [sp, #16]
  45cb6c:	ldr	x21, [sp, #32]
  45cb70:	ldp	x29, x30, [sp], #48
  45cb74:	ret
  45cb78:	cbz	x1, 45cc94 <ASN1_generate_nconf@plt+0x3e324>
  45cb7c:	stp	x29, x30, [sp, #-64]!
  45cb80:	mov	x29, sp
  45cb84:	stp	x19, x20, [sp, #16]
  45cb88:	mov	x19, x1
  45cb8c:	mov	x20, x4
  45cb90:	stp	x21, x22, [sp, #32]
  45cb94:	mov	x22, x2
  45cb98:	mov	x21, x3
  45cb9c:	str	x23, [sp, #48]
  45cba0:	mov	x23, x0
  45cba4:	cbz	x2, 45cbec <ASN1_generate_nconf@plt+0x3e27c>
  45cba8:	mov	x1, x22
  45cbac:	mov	w3, #0x0                   	// #0
  45cbb0:	mov	x2, #0x0                   	// #0
  45cbb4:	mov	x0, x19
  45cbb8:	mov	x4, #0x0                   	// #0
  45cbbc:	bl	419750 <X509_check_host@plt>
  45cbc0:	cmp	w0, #0x1
  45cbc4:	adrp	x3, 475000 <ASN1_generate_nconf@plt+0x56690>
  45cbc8:	add	x0, x3, #0x488
  45cbcc:	adrp	x3, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  45cbd0:	add	x3, x3, #0xdc8
  45cbd4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45cbd8:	csel	x3, x3, x0, eq  // eq = none
  45cbdc:	mov	x2, x22
  45cbe0:	mov	x0, x23
  45cbe4:	add	x1, x1, #0x258
  45cbe8:	bl	419740 <BIO_printf@plt>
  45cbec:	cbz	x21, 45cc30 <ASN1_generate_nconf@plt+0x3e2c0>
  45cbf0:	mov	x1, x21
  45cbf4:	mov	w3, #0x0                   	// #0
  45cbf8:	mov	x2, #0x0                   	// #0
  45cbfc:	mov	x0, x19
  45cc00:	bl	41b870 <X509_check_email@plt>
  45cc04:	cmp	w0, #0x0
  45cc08:	adrp	x3, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  45cc0c:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  45cc10:	add	x3, x3, #0xdc8
  45cc14:	add	x0, x0, #0x488
  45cc18:	csel	x3, x3, x0, ne  // ne = any
  45cc1c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45cc20:	mov	x2, x21
  45cc24:	mov	x0, x23
  45cc28:	add	x1, x1, #0x280
  45cc2c:	bl	419740 <BIO_printf@plt>
  45cc30:	cbz	x20, 45cc80 <ASN1_generate_nconf@plt+0x3e310>
  45cc34:	mov	x1, x20
  45cc38:	mov	x0, x19
  45cc3c:	mov	w2, #0x0                   	// #0
  45cc40:	bl	41cb80 <X509_check_ip_asc@plt>
  45cc44:	mov	x2, x20
  45cc48:	cmp	w0, #0x0
  45cc4c:	mov	x0, x23
  45cc50:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  45cc54:	ldp	x19, x20, [sp, #16]
  45cc58:	add	x1, x1, #0x488
  45cc5c:	ldp	x21, x22, [sp, #32]
  45cc60:	adrp	x3, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  45cc64:	ldr	x23, [sp, #48]
  45cc68:	add	x3, x3, #0xdc8
  45cc6c:	ldp	x29, x30, [sp], #64
  45cc70:	csel	x3, x3, x1, ne  // ne = any
  45cc74:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45cc78:	add	x1, x1, #0x2a8
  45cc7c:	b	419740 <BIO_printf@plt>
  45cc80:	ldp	x19, x20, [sp, #16]
  45cc84:	ldp	x21, x22, [sp, #32]
  45cc88:	ldr	x23, [sp, #48]
  45cc8c:	ldp	x29, x30, [sp], #64
  45cc90:	ret
  45cc94:	ret
  45cc98:	adrp	x1, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  45cc9c:	add	x1, x1, #0x8d8
  45cca0:	b	41e550 <X509_STORE_set_lookup_crls@plt>
  45cca4:	nop
  45cca8:	stp	x29, x30, [sp, #-80]!
  45ccac:	mov	x29, sp
  45ccb0:	stp	x19, x20, [sp, #16]
  45ccb4:	mov	w20, w0
  45ccb8:	add	x0, sp, #0x30
  45ccbc:	str	x21, [sp, #32]
  45ccc0:	mov	w21, w1
  45ccc4:	bl	419ab0 <times@plt>
  45ccc8:	ldr	x19, [sp, #48]
  45cccc:	cmp	w21, #0x0
  45ccd0:	csel	x19, x19, x0, ne  // ne = any
  45ccd4:	cbnz	w20, 45ccf4 <ASN1_generate_nconf@plt+0x3e384>
  45ccd8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45ccdc:	movi	d0, #0x0
  45cce0:	ldr	x21, [sp, #32]
  45cce4:	str	x19, [x0, #2432]
  45cce8:	ldp	x19, x20, [sp, #16]
  45ccec:	ldp	x29, x30, [sp], #80
  45ccf0:	ret
  45ccf4:	mov	w0, #0x2                   	// #2
  45ccf8:	bl	41db30 <sysconf@plt>
  45ccfc:	adrp	x1, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45cd00:	scvtf	d1, x0
  45cd04:	ldr	x21, [sp, #32]
  45cd08:	ldr	x1, [x1, #2432]
  45cd0c:	sub	x19, x19, x1
  45cd10:	scvtf	d0, x19
  45cd14:	ldp	x19, x20, [sp, #16]
  45cd18:	ldp	x29, x30, [sp], #80
  45cd1c:	fdiv	d0, d0, d1
  45cd20:	ret
  45cd24:	nop
  45cd28:	b	41b4f0 <access@plt>
  45cd2c:	nop
  45cd30:	stp	x29, x30, [sp, #-144]!
  45cd34:	mov	x1, x0
  45cd38:	mov	w0, #0x0                   	// #0
  45cd3c:	mov	x29, sp
  45cd40:	add	x2, sp, #0x10
  45cd44:	bl	41be30 <__xstat@plt>
  45cd48:	cbnz	w0, 45cd64 <ASN1_generate_nconf@plt+0x3e3f4>
  45cd4c:	ldr	w0, [sp, #32]
  45cd50:	ldp	x29, x30, [sp], #144
  45cd54:	and	w0, w0, #0xf000
  45cd58:	cmp	w0, #0x4, lsl #12
  45cd5c:	cset	w0, eq  // eq = none
  45cd60:	ret
  45cd64:	mov	w0, #0xffffffff            	// #-1
  45cd68:	ldp	x29, x30, [sp], #144
  45cd6c:	ret
  45cd70:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45cd74:	ldr	x0, [x0, #4000]
  45cd78:	ldr	x0, [x0]
  45cd7c:	b	41a010 <fileno@plt>
  45cd80:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45cd84:	ldr	x0, [x0, #3968]
  45cd88:	ldr	x0, [x0]
  45cd8c:	b	41a010 <fileno@plt>
  45cd90:	stp	x29, x30, [sp, #-32]!
  45cd94:	mov	x29, sp
  45cd98:	stp	x19, x20, [sp, #16]
  45cd9c:	mov	w20, w1
  45cda0:	mov	x19, x0
  45cda4:	bl	45cd70 <ASN1_generate_nconf@plt+0x3e400>
  45cda8:	sxtw	x2, w20
  45cdac:	mov	x1, x19
  45cdb0:	bl	41bdd0 <read@plt>
  45cdb4:	ldp	x19, x20, [sp, #16]
  45cdb8:	ldp	x29, x30, [sp], #32
  45cdbc:	ret
  45cdc0:	stp	x29, x30, [sp, #-32]!
  45cdc4:	mov	x29, sp
  45cdc8:	stp	x19, x20, [sp, #16]
  45cdcc:	mov	w20, w1
  45cdd0:	mov	x19, x0
  45cdd4:	bl	45cd80 <ASN1_generate_nconf@plt+0x3e410>
  45cdd8:	sxtw	x2, w20
  45cddc:	mov	x1, x19
  45cde0:	bl	41c3b0 <write@plt>
  45cde4:	ldp	x19, x20, [sp, #16]
  45cde8:	ldp	x29, x30, [sp], #32
  45cdec:	ret
  45cdf0:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45cdf4:	ands	w0, w0, #0x8000
  45cdf8:	mov	w1, #0x10                  	// #16
  45cdfc:	csel	w1, w0, w1, eq  // eq = none
  45ce00:	ldr	x2, [x2, #4000]
  45ce04:	ldr	x0, [x2]
  45ce08:	b	41cae0 <BIO_new_fp@plt>
  45ce0c:	nop
  45ce10:	sub	sp, sp, #0x440
  45ce14:	mov	x2, #0x5                   	// #5
  45ce18:	stp	x29, x30, [sp]
  45ce1c:	mov	x29, sp
  45ce20:	stp	x19, x20, [sp, #16]
  45ce24:	mov	x20, x0
  45ce28:	stp	x21, x22, [sp, #32]
  45ce2c:	mov	w22, w1
  45ce30:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ce34:	add	x1, x1, #0x2c8
  45ce38:	bl	41b450 <strncmp@plt>
  45ce3c:	cbz	w0, 45cfac <ASN1_generate_nconf@plt+0x3e63c>
  45ce40:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ce44:	mov	x0, x20
  45ce48:	add	x1, x1, #0x2d0
  45ce4c:	mov	x2, #0x4                   	// #4
  45ce50:	bl	41b450 <strncmp@plt>
  45ce54:	cbz	w0, 45cf6c <ASN1_generate_nconf@plt+0x3e5fc>
  45ce58:	str	x23, [sp, #48]
  45ce5c:	cbnz	w22, 45cedc <ASN1_generate_nconf@plt+0x3e56c>
  45ce60:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ce64:	mov	x0, x20
  45ce68:	add	x1, x1, #0x300
  45ce6c:	mov	x2, #0x5                   	// #5
  45ce70:	bl	41b450 <strncmp@plt>
  45ce74:	cbz	w0, 45d060 <ASN1_generate_nconf@plt+0x3e6f0>
  45ce78:	ldrb	w0, [x20]
  45ce7c:	cmp	w0, #0x66
  45ce80:	b.ne	45cfdc <ASN1_generate_nconf@plt+0x3e66c>  // b.any
  45ce84:	ldrb	w0, [x20, #1]
  45ce88:	cmp	w0, #0x64
  45ce8c:	b.ne	45cfdc <ASN1_generate_nconf@plt+0x3e66c>  // b.any
  45ce90:	ldrb	w0, [x20, #2]
  45ce94:	cmp	w0, #0x3a
  45ce98:	b.ne	45cfdc <ASN1_generate_nconf@plt+0x3e66c>  // b.any
  45ce9c:	add	x20, x20, #0x3
  45cea0:	mov	w2, #0xa                   	// #10
  45cea4:	mov	x0, x20
  45cea8:	mov	x1, #0x0                   	// #0
  45ceac:	bl	41d2c0 <strtol@plt>
  45ceb0:	tbz	w0, #31, 45d02c <ASN1_generate_nconf@plt+0x3e6bc>
  45ceb4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ceb8:	mov	x2, x20
  45cebc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45cec0:	mov	x19, #0x0                   	// #0
  45cec4:	ldr	x0, [x0, #4024]
  45cec8:	add	x1, x1, #0x320
  45cecc:	ldr	x0, [x0]
  45ced0:	bl	419740 <BIO_printf@plt>
  45ced4:	ldr	x23, [sp, #48]
  45ced8:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45cedc:	adrp	x23, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45cee0:	add	x1, x23, #0x960
  45cee4:	ldr	x19, [x1, #40]
  45cee8:	cbz	x19, 45ce60 <ASN1_generate_nconf@plt+0x3e4f0>
  45ceec:	add	x21, sp, #0x40
  45cef0:	mov	x0, x19
  45cef4:	mov	x1, x21
  45cef8:	mov	w2, #0x400                 	// #1024
  45cefc:	bl	41b120 <BIO_gets@plt>
  45cf00:	mov	w20, w0
  45cf04:	cmp	w22, #0x1
  45cf08:	b.eq	45cf1c <ASN1_generate_nconf@plt+0x3e5ac>  // b.none
  45cf0c:	add	x23, x23, #0x960
  45cf10:	ldr	x0, [x23, #40]
  45cf14:	bl	41ce30 <BIO_free_all@plt>
  45cf18:	str	xzr, [x23, #40]
  45cf1c:	cmp	w20, #0x0
  45cf20:	b.le	45d0cc <ASN1_generate_nconf@plt+0x3e75c>
  45cf24:	mov	x0, x21
  45cf28:	mov	w1, #0xa                   	// #10
  45cf2c:	bl	41d830 <strchr@plt>
  45cf30:	cbz	x0, 45cf38 <ASN1_generate_nconf@plt+0x3e5c8>
  45cf34:	strb	wzr, [x0]
  45cf38:	mov	x0, x21
  45cf3c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45cf40:	mov	w2, #0x1c1                 	// #449
  45cf44:	add	x1, x1, #0xbe0
  45cf48:	bl	41af90 <CRYPTO_strdup@plt>
  45cf4c:	mov	x19, x0
  45cf50:	ldr	x23, [sp, #48]
  45cf54:	mov	x0, x19
  45cf58:	ldp	x29, x30, [sp]
  45cf5c:	ldp	x19, x20, [sp, #16]
  45cf60:	ldp	x21, x22, [sp, #32]
  45cf64:	add	sp, sp, #0x440
  45cf68:	ret
  45cf6c:	add	x20, x20, #0x4
  45cf70:	mov	x0, x20
  45cf74:	bl	41d590 <getenv@plt>
  45cf78:	mov	x19, x0
  45cf7c:	cbz	x0, 45d0ac <ASN1_generate_nconf@plt+0x3e73c>
  45cf80:	mov	w2, #0x189                 	// #393
  45cf84:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45cf88:	add	x1, x1, #0xbe0
  45cf8c:	bl	41af90 <CRYPTO_strdup@plt>
  45cf90:	mov	x19, x0
  45cf94:	mov	x0, x19
  45cf98:	ldp	x29, x30, [sp]
  45cf9c:	ldp	x19, x20, [sp, #16]
  45cfa0:	ldp	x21, x22, [sp, #32]
  45cfa4:	add	sp, sp, #0x440
  45cfa8:	ret
  45cfac:	add	x0, x20, #0x5
  45cfb0:	mov	w2, #0x182                 	// #386
  45cfb4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45cfb8:	add	x1, x1, #0xbe0
  45cfbc:	bl	41af90 <CRYPTO_strdup@plt>
  45cfc0:	mov	x19, x0
  45cfc4:	mov	x0, x19
  45cfc8:	ldp	x29, x30, [sp]
  45cfcc:	ldp	x19, x20, [sp, #16]
  45cfd0:	ldp	x21, x22, [sp, #32]
  45cfd4:	add	sp, sp, #0x440
  45cfd8:	ret
  45cfdc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45cfe0:	mov	x0, x20
  45cfe4:	add	x1, x1, #0xe70
  45cfe8:	bl	41d250 <strcmp@plt>
  45cfec:	cbnz	w0, 45d0f0 <ASN1_generate_nconf@plt+0x3e780>
  45cff0:	mov	w0, #0x8001                	// #32769
  45cff4:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cff8:	adrp	x23, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45cffc:	add	x1, x23, #0x960
  45d000:	mov	x19, x0
  45d004:	str	x0, [x1, #40]
  45d008:	cbnz	x0, 45ceec <ASN1_generate_nconf@plt+0x3e57c>
  45d00c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d010:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d014:	add	x1, x1, #0x348
  45d018:	ldr	x0, [x0, #4024]
  45d01c:	ldr	x0, [x0]
  45d020:	bl	419740 <BIO_printf@plt>
  45d024:	ldr	x23, [sp, #48]
  45d028:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45d02c:	adrp	x23, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45d030:	add	x21, x23, #0x960
  45d034:	mov	w1, #0x0                   	// #0
  45d038:	bl	41e190 <BIO_new_fd@plt>
  45d03c:	str	x0, [x21, #40]
  45d040:	cbz	x0, 45ceb4 <ASN1_generate_nconf@plt+0x3e544>
  45d044:	bl	41d230 <BIO_f_buffer@plt>
  45d048:	bl	41b620 <BIO_new@plt>
  45d04c:	ldr	x1, [x21, #40]
  45d050:	bl	41aae0 <BIO_push@plt>
  45d054:	mov	x19, x0
  45d058:	str	x0, [x21, #40]
  45d05c:	b	45ceec <ASN1_generate_nconf@plt+0x3e57c>
  45d060:	add	x20, x20, #0x5
  45d064:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45d068:	mov	x0, x20
  45d06c:	add	x1, x1, #0x640
  45d070:	bl	41b1c0 <BIO_new_file@plt>
  45d074:	adrp	x23, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45d078:	add	x1, x23, #0x960
  45d07c:	mov	x19, x0
  45d080:	str	x0, [x1, #40]
  45d084:	cbnz	x0, 45ceec <ASN1_generate_nconf@plt+0x3e57c>
  45d088:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d08c:	mov	x2, x20
  45d090:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d094:	add	x1, x1, #0x308
  45d098:	ldr	x0, [x0, #4024]
  45d09c:	ldr	x0, [x0]
  45d0a0:	bl	419740 <BIO_printf@plt>
  45d0a4:	ldr	x23, [sp, #48]
  45d0a8:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45d0ac:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d0b0:	mov	x2, x20
  45d0b4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d0b8:	add	x1, x1, #0x2d8
  45d0bc:	ldr	x0, [x0, #4024]
  45d0c0:	ldr	x0, [x0]
  45d0c4:	bl	419740 <BIO_printf@plt>
  45d0c8:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45d0cc:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d0d0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d0d4:	mov	x19, #0x0                   	// #0
  45d0d8:	add	x1, x1, #0x388
  45d0dc:	ldr	x0, [x0, #4024]
  45d0e0:	ldr	x0, [x0]
  45d0e4:	bl	419740 <BIO_printf@plt>
  45d0e8:	ldr	x23, [sp, #48]
  45d0ec:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45d0f0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d0f4:	mov	x2, x20
  45d0f8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d0fc:	mov	x19, #0x0                   	// #0
  45d100:	ldr	x0, [x0, #4024]
  45d104:	add	x1, x1, #0x368
  45d108:	ldr	x0, [x0]
  45d10c:	bl	419740 <BIO_printf@plt>
  45d110:	ldr	x23, [sp, #48]
  45d114:	b	45cf54 <ASN1_generate_nconf@plt+0x3e5e4>
  45d118:	stp	x29, x30, [sp, #-64]!
  45d11c:	cmp	x1, #0x0
  45d120:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  45d124:	mov	x29, sp
  45d128:	stp	x19, x20, [sp, #16]
  45d12c:	mov	x19, x1
  45d130:	mov	x20, x0
  45d134:	stp	x21, x22, [sp, #32]
  45d138:	mov	x21, x2
  45d13c:	mov	x22, x3
  45d140:	b.eq	45d198 <ASN1_generate_nconf@plt+0x3e828>  // b.none
  45d144:	str	x23, [sp, #48]
  45d148:	bl	41d250 <strcmp@plt>
  45d14c:	mov	w23, w0
  45d150:	mov	x0, x20
  45d154:	cmp	w23, #0x0
  45d158:	cset	w1, eq  // eq = none
  45d15c:	bl	45ce10 <ASN1_generate_nconf@plt+0x3e4a0>
  45d160:	str	x0, [x21]
  45d164:	cbz	x0, 45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  45d168:	cbnz	w23, 45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  45d16c:	ldr	x23, [sp, #48]
  45d170:	mov	w1, #0x2                   	// #2
  45d174:	mov	x0, x19
  45d178:	bl	45ce10 <ASN1_generate_nconf@plt+0x3e4a0>
  45d17c:	cmp	x0, #0x0
  45d180:	str	x0, [x22]
  45d184:	cset	w0, ne  // ne = any
  45d188:	ldp	x19, x20, [sp, #16]
  45d18c:	ldp	x21, x22, [sp, #32]
  45d190:	ldp	x29, x30, [sp], #64
  45d194:	ret
  45d198:	cbnz	x0, 45d1b0 <ASN1_generate_nconf@plt+0x3e840>
  45d19c:	cbz	x2, 45d1a4 <ASN1_generate_nconf@plt+0x3e834>
  45d1a0:	str	xzr, [x2]
  45d1a4:	cbz	x19, 45d1c4 <ASN1_generate_nconf@plt+0x3e854>
  45d1a8:	mov	w1, #0x0                   	// #0
  45d1ac:	b	45d174 <ASN1_generate_nconf@plt+0x3e804>
  45d1b0:	mov	w1, #0x0                   	// #0
  45d1b4:	bl	45ce10 <ASN1_generate_nconf@plt+0x3e4a0>
  45d1b8:	str	x0, [x21]
  45d1bc:	cbz	x0, 45d1e4 <ASN1_generate_nconf@plt+0x3e874>
  45d1c0:	cbnz	x19, 45d1a8 <ASN1_generate_nconf@plt+0x3e838>
  45d1c4:	mov	w0, #0x1                   	// #1
  45d1c8:	cbz	x22, 45d188 <ASN1_generate_nconf@plt+0x3e818>
  45d1cc:	str	xzr, [x22]
  45d1d0:	ldp	x19, x20, [sp, #16]
  45d1d4:	ldp	x21, x22, [sp, #32]
  45d1d8:	ldp	x29, x30, [sp], #64
  45d1dc:	ret
  45d1e0:	ldr	x23, [sp, #48]
  45d1e4:	mov	w0, #0x0                   	// #0
  45d1e8:	ldp	x19, x20, [sp, #16]
  45d1ec:	ldp	x21, x22, [sp, #32]
  45d1f0:	ldp	x29, x30, [sp], #64
  45d1f4:	ret
  45d1f8:	mov	w1, #0x0                   	// #0
  45d1fc:	ldr	x23, [sp, #48]
  45d200:	b	45d174 <ASN1_generate_nconf@plt+0x3e804>
  45d204:	nop
  45d208:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d20c:	ldr	x1, [x1, #3968]
  45d210:	ldr	x2, [x1]
  45d214:	tbz	w0, #15, 45d290 <ASN1_generate_nconf@plt+0x3e920>
  45d218:	stp	x29, x30, [sp, #-48]!
  45d21c:	mov	w1, #0x10                  	// #16
  45d220:	mov	x0, x2
  45d224:	mov	x29, sp
  45d228:	stp	x19, x20, [sp, #16]
  45d22c:	bl	41cae0 <BIO_new_fp@plt>
  45d230:	mov	x19, x0
  45d234:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d238:	add	x0, x0, #0x3b0
  45d23c:	bl	41d590 <getenv@plt>
  45d240:	mov	x20, x0
  45d244:	cbz	x0, 45d280 <ASN1_generate_nconf@plt+0x3e910>
  45d248:	str	x21, [sp, #32]
  45d24c:	adrp	x21, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45d250:	add	x21, x21, #0x960
  45d254:	ldr	x0, [x21, #48]
  45d258:	cbz	x0, 45d29c <ASN1_generate_nconf@plt+0x3e92c>
  45d25c:	bl	41b620 <BIO_new@plt>
  45d260:	mov	x1, x19
  45d264:	bl	41aae0 <BIO_push@plt>
  45d268:	mov	x3, x20
  45d26c:	mov	x19, x0
  45d270:	mov	x2, #0x0                   	// #0
  45d274:	mov	w1, #0x8000                	// #32768
  45d278:	bl	41de90 <BIO_ctrl@plt>
  45d27c:	ldr	x21, [sp, #32]
  45d280:	mov	x0, x19
  45d284:	ldp	x19, x20, [sp, #16]
  45d288:	ldp	x29, x30, [sp], #48
  45d28c:	ret
  45d290:	mov	x0, x2
  45d294:	mov	w1, #0x0                   	// #0
  45d298:	b	41cae0 <BIO_new_fp@plt>
  45d29c:	bl	45ee70 <ASN1_generate_nconf@plt+0x40500>
  45d2a0:	str	x0, [x21, #48]
  45d2a4:	b	45d25c <ASN1_generate_nconf@plt+0x3e8ec>
  45d2a8:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d2ac:	ands	w0, w0, #0x8000
  45d2b0:	mov	w1, #0x10                  	// #16
  45d2b4:	csel	w1, w0, w1, eq  // eq = none
  45d2b8:	ldr	x2, [x2, #3984]
  45d2bc:	ldr	x0, [x2]
  45d2c0:	b	41cae0 <BIO_new_fp@plt>
  45d2c4:	nop
  45d2c8:	stp	x29, x30, [sp, #-32]!
  45d2cc:	mov	x29, sp
  45d2d0:	str	x19, [sp, #16]
  45d2d4:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45d2d8:	add	x19, x19, #0x960
  45d2dc:	ldr	x0, [x19, #48]
  45d2e0:	bl	41c520 <BIO_meth_free@plt>
  45d2e4:	str	xzr, [x19, #48]
  45d2e8:	ldr	x19, [sp, #16]
  45d2ec:	ldp	x29, x30, [sp], #32
  45d2f0:	ret
  45d2f4:	nop
  45d2f8:	mov	x1, #0x0                   	// #0
  45d2fc:	b	41d310 <setbuf@plt>
  45d300:	stp	x29, x30, [sp, #-48]!
  45d304:	and	w1, w1, #0xff
  45d308:	mov	x29, sp
  45d30c:	stp	x19, x20, [sp, #16]
  45d310:	mov	x19, x0
  45d314:	mov	w0, w2
  45d318:	cbz	x19, 45d37c <ASN1_generate_nconf@plt+0x3ea0c>
  45d31c:	ldrb	w2, [x19]
  45d320:	cmp	w2, #0x2d
  45d324:	b.eq	45d374 <ASN1_generate_nconf@plt+0x3ea04>  // b.none
  45d328:	cmp	w1, #0x61
  45d32c:	mov	w2, #0x72                  	// #114
  45d330:	ccmp	w1, w2, #0x4, ne  // ne = any
  45d334:	mov	w2, #0x77                  	// #119
  45d338:	ccmp	w1, w2, #0x4, ne  // ne = any
  45d33c:	b.ne	45d510 <ASN1_generate_nconf@plt+0x3eba0>  // b.any
  45d340:	cmp	w1, #0x72
  45d344:	b.eq	45d48c <ASN1_generate_nconf@plt+0x3eb1c>  // b.none
  45d348:	cmp	w1, #0x77
  45d34c:	b.eq	45d44c <ASN1_generate_nconf@plt+0x3eadc>  // b.none
  45d350:	cmp	w1, #0x61
  45d354:	b.eq	45d40c <ASN1_generate_nconf@plt+0x3ea9c>  // b.none
  45d358:	mov	x0, x19
  45d35c:	mov	x1, #0x0                   	// #0
  45d360:	bl	41b1c0 <BIO_new_file@plt>
  45d364:	cbz	x0, 45d4f4 <ASN1_generate_nconf@plt+0x3eb84>
  45d368:	ldp	x19, x20, [sp, #16]
  45d36c:	ldp	x29, x30, [sp], #48
  45d370:	ret
  45d374:	ldrb	w2, [x19, #1]
  45d378:	cbnz	w2, 45d328 <ASN1_generate_nconf@plt+0x3e9b8>
  45d37c:	cmp	w1, #0x72
  45d380:	b.eq	45d3e8 <ASN1_generate_nconf@plt+0x3ea78>  // b.none
  45d384:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  45d388:	cbnz	x0, 45d368 <ASN1_generate_nconf@plt+0x3e9f8>
  45d38c:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d390:	stp	x21, x22, [sp, #32]
  45d394:	adrp	x19, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d398:	ldr	x0, [x20, #4024]
  45d39c:	add	x19, x19, #0x3c8
  45d3a0:	ldr	x21, [x0]
  45d3a4:	bl	41bcb0 <__errno_location@plt>
  45d3a8:	ldr	w0, [x0]
  45d3ac:	bl	41df50 <strerror@plt>
  45d3b0:	mov	x3, x0
  45d3b4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d3b8:	mov	x2, x19
  45d3bc:	mov	x0, x21
  45d3c0:	add	x1, x1, #0x418
  45d3c4:	bl	419740 <BIO_printf@plt>
  45d3c8:	ldr	x20, [x20, #4024]
  45d3cc:	ldr	x0, [x20]
  45d3d0:	bl	41e7f0 <ERR_print_errors@plt>
  45d3d4:	mov	x0, #0x0                   	// #0
  45d3d8:	ldp	x19, x20, [sp, #16]
  45d3dc:	ldp	x21, x22, [sp, #32]
  45d3e0:	ldp	x29, x30, [sp], #48
  45d3e4:	ret
  45d3e8:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d3ec:	cbnz	x0, 45d368 <ASN1_generate_nconf@plt+0x3e9f8>
  45d3f0:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d3f4:	adrp	x19, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45d3f8:	add	x19, x19, #0xe70
  45d3fc:	stp	x21, x22, [sp, #32]
  45d400:	ldr	x0, [x20, #4024]
  45d404:	ldr	x21, [x0]
  45d408:	b	45d3a4 <ASN1_generate_nconf@plt+0x3ea34>
  45d40c:	tst	x0, #0x8000
  45d410:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  45d414:	add	x2, x2, #0x9f8
  45d418:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d41c:	add	x1, x1, #0x410
  45d420:	mov	x0, x19
  45d424:	csel	x1, x2, x1, ne  // ne = any
  45d428:	bl	41b1c0 <BIO_new_file@plt>
  45d42c:	cbnz	x0, 45d368 <ASN1_generate_nconf@plt+0x3e9f8>
  45d430:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d434:	stp	x21, x22, [sp, #32]
  45d438:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d43c:	ldr	x0, [x20, #4024]
  45d440:	add	x21, x21, #0x3d0
  45d444:	ldr	x22, [x0]
  45d448:	b	45d4c8 <ASN1_generate_nconf@plt+0x3eb58>
  45d44c:	tst	x0, #0x8000
  45d450:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  45d454:	add	x2, x2, #0xdd8
  45d458:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d45c:	add	x1, x1, #0x408
  45d460:	mov	x0, x19
  45d464:	csel	x1, x2, x1, ne  // ne = any
  45d468:	bl	41b1c0 <BIO_new_file@plt>
  45d46c:	cbnz	x0, 45d368 <ASN1_generate_nconf@plt+0x3e9f8>
  45d470:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d474:	stp	x21, x22, [sp, #32]
  45d478:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d47c:	ldr	x0, [x20, #4024]
  45d480:	add	x21, x21, #0x3e8
  45d484:	ldr	x22, [x0]
  45d488:	b	45d4c8 <ASN1_generate_nconf@plt+0x3eb58>
  45d48c:	tst	x0, #0x8000
  45d490:	adrp	x2, 466000 <ASN1_generate_nconf@plt+0x47690>
  45d494:	add	x2, x2, #0x640
  45d498:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  45d49c:	add	x1, x1, #0x190
  45d4a0:	mov	x0, x19
  45d4a4:	csel	x1, x2, x1, ne  // ne = any
  45d4a8:	bl	41b1c0 <BIO_new_file@plt>
  45d4ac:	cbnz	x0, 45d368 <ASN1_generate_nconf@plt+0x3e9f8>
  45d4b0:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d4b4:	stp	x21, x22, [sp, #32]
  45d4b8:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d4bc:	ldr	x0, [x20, #4024]
  45d4c0:	add	x21, x21, #0x3e0
  45d4c4:	ldr	x22, [x0]
  45d4c8:	bl	41bcb0 <__errno_location@plt>
  45d4cc:	ldr	w0, [x0]
  45d4d0:	bl	41df50 <strerror@plt>
  45d4d4:	mov	x4, x0
  45d4d8:	mov	x3, x21
  45d4dc:	mov	x2, x19
  45d4e0:	mov	x0, x22
  45d4e4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d4e8:	add	x1, x1, #0x470
  45d4ec:	bl	419740 <BIO_printf@plt>
  45d4f0:	b	45d3c8 <ASN1_generate_nconf@plt+0x3ea58>
  45d4f4:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d4f8:	stp	x21, x22, [sp, #32]
  45d4fc:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d500:	ldr	x0, [x20, #4024]
  45d504:	add	x21, x21, #0x3f0
  45d508:	ldr	x22, [x0]
  45d50c:	b	45d4c8 <ASN1_generate_nconf@plt+0x3eb58>
  45d510:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45d514:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d518:	add	x1, x1, #0xbe0
  45d51c:	add	x0, x0, #0x430
  45d520:	mov	w2, #0x9e7                 	// #2535
  45d524:	stp	x21, x22, [sp, #32]
  45d528:	bl	41aba0 <OPENSSL_die@plt>
  45d52c:	nop
  45d530:	stp	x29, x30, [sp, #-32]!
  45d534:	mov	w2, #0x8001                	// #32769
  45d538:	mov	w1, #0x72                  	// #114
  45d53c:	mov	x29, sp
  45d540:	stp	x19, x20, [sp, #16]
  45d544:	mov	x20, x0
  45d548:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45d54c:	cbz	x0, 45d57c <ASN1_generate_nconf@plt+0x3ec0c>
  45d550:	mov	x1, x20
  45d554:	mov	x19, x0
  45d558:	bl	45a800 <ASN1_generate_nconf@plt+0x3be90>
  45d55c:	mov	x1, x0
  45d560:	mov	x0, x19
  45d564:	mov	x19, x1
  45d568:	bl	41df00 <BIO_free@plt>
  45d56c:	mov	x0, x19
  45d570:	ldp	x19, x20, [sp, #16]
  45d574:	ldp	x29, x30, [sp], #32
  45d578:	ret
  45d57c:	mov	x19, #0x0                   	// #0
  45d580:	mov	x0, x19
  45d584:	ldp	x19, x20, [sp, #16]
  45d588:	ldp	x29, x30, [sp], #32
  45d58c:	ret
  45d590:	stp	x29, x30, [sp, #-64]!
  45d594:	cmp	w1, #0xd
  45d598:	mov	x29, sp
  45d59c:	str	xzr, [sp, #56]
  45d5a0:	b.eq	45d6c4 <ASN1_generate_nconf@plt+0x3ed54>  // b.none
  45d5a4:	stp	x19, x20, [sp, #16]
  45d5a8:	mov	w19, w1
  45d5ac:	str	x21, [sp, #32]
  45d5b0:	mov	x21, x2
  45d5b4:	cbz	x0, 45d670 <ASN1_generate_nconf@plt+0x3ed00>
  45d5b8:	mov	w2, w19
  45d5bc:	mov	w1, #0x72                  	// #114
  45d5c0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45d5c4:	mov	x20, x0
  45d5c8:	cbz	x20, 45d644 <ASN1_generate_nconf@plt+0x3ecd4>
  45d5cc:	cmp	w19, #0x4
  45d5d0:	b.eq	45d6b0 <ASN1_generate_nconf@plt+0x3ed40>  // b.none
  45d5d4:	mov	w0, #0x8005                	// #32773
  45d5d8:	cmp	w19, w0
  45d5dc:	b.eq	45d690 <ASN1_generate_nconf@plt+0x3ed20>  // b.none
  45d5e0:	cmp	w19, #0x6
  45d5e4:	b.ne	45d628 <ASN1_generate_nconf@plt+0x3ecb8>  // b.any
  45d5e8:	mov	x1, x21
  45d5ec:	add	x5, sp, #0x38
  45d5f0:	mov	x0, x20
  45d5f4:	mov	x4, #0x0                   	// #0
  45d5f8:	mov	x3, #0x0                   	// #0
  45d5fc:	mov	x2, #0x0                   	// #0
  45d600:	bl	45a528 <ASN1_generate_nconf@plt+0x3bbb8>
  45d604:	ldr	x0, [sp, #56]
  45d608:	cbz	x0, 45d64c <ASN1_generate_nconf@plt+0x3ecdc>
  45d60c:	mov	x0, x20
  45d610:	bl	41df00 <BIO_free@plt>
  45d614:	ldp	x19, x20, [sp, #16]
  45d618:	ldr	x21, [sp, #32]
  45d61c:	ldr	x0, [sp, #56]
  45d620:	ldp	x29, x30, [sp], #64
  45d624:	ret
  45d628:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d62c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d630:	mov	x2, x21
  45d634:	add	x1, x1, #0x490
  45d638:	ldr	x0, [x0, #4024]
  45d63c:	ldr	x0, [x0]
  45d640:	bl	419740 <BIO_printf@plt>
  45d644:	ldr	x0, [sp, #56]
  45d648:	cbnz	x0, 45d60c <ASN1_generate_nconf@plt+0x3ec9c>
  45d64c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d650:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d654:	add	x1, x1, #0x4b8
  45d658:	ldr	x19, [x19, #4024]
  45d65c:	ldr	x0, [x19]
  45d660:	bl	419740 <BIO_printf@plt>
  45d664:	ldr	x0, [x19]
  45d668:	bl	41e7f0 <ERR_print_errors@plt>
  45d66c:	b	45d60c <ASN1_generate_nconf@plt+0x3ec9c>
  45d670:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d674:	ldr	x0, [x0, #4000]
  45d678:	ldr	x0, [x0]
  45d67c:	bl	45d2f8 <ASN1_generate_nconf@plt+0x3e988>
  45d680:	mov	w0, w19
  45d684:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d688:	mov	x20, x0
  45d68c:	b	45d5c8 <ASN1_generate_nconf@plt+0x3ec58>
  45d690:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d694:	mov	x0, x20
  45d698:	mov	x3, #0x0                   	// #0
  45d69c:	mov	x1, #0x0                   	// #0
  45d6a0:	ldr	x2, [x2, #4040]
  45d6a4:	bl	41c9b0 <PEM_read_bio_X509_AUX@plt>
  45d6a8:	str	x0, [sp, #56]
  45d6ac:	b	45d608 <ASN1_generate_nconf@plt+0x3ec98>
  45d6b0:	mov	x0, x20
  45d6b4:	mov	x1, #0x0                   	// #0
  45d6b8:	bl	41cc30 <d2i_X509_bio@plt>
  45d6bc:	str	x0, [sp, #56]
  45d6c0:	b	45d608 <ASN1_generate_nconf@plt+0x3ec98>
  45d6c4:	add	x1, sp, #0x38
  45d6c8:	mov	x2, #0x0                   	// #0
  45d6cc:	bl	45a138 <ASN1_generate_nconf@plt+0x3b7c8>
  45d6d0:	ldr	x0, [sp, #56]
  45d6d4:	ldp	x29, x30, [sp], #64
  45d6d8:	ret
  45d6dc:	nop
  45d6e0:	stp	x29, x30, [sp, #-48]!
  45d6e4:	cmp	w1, #0xd
  45d6e8:	mov	x29, sp
  45d6ec:	str	xzr, [sp, #40]
  45d6f0:	b.eq	45d770 <ASN1_generate_nconf@plt+0x3ee00>  // b.none
  45d6f4:	mov	w2, w1
  45d6f8:	stp	x19, x20, [sp, #16]
  45d6fc:	mov	w19, w1
  45d700:	mov	w1, #0x72                  	// #114
  45d704:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45d708:	mov	x20, x0
  45d70c:	cbz	x0, 45d73c <ASN1_generate_nconf@plt+0x3edcc>
  45d710:	cmp	w19, #0x4
  45d714:	b.eq	45d788 <ASN1_generate_nconf@plt+0x3ee18>  // b.none
  45d718:	mov	w1, #0x8005                	// #32773
  45d71c:	cmp	w19, w1
  45d720:	b.ne	45d754 <ASN1_generate_nconf@plt+0x3ede4>  // b.any
  45d724:	mov	x3, #0x0                   	// #0
  45d728:	mov	x2, #0x0                   	// #0
  45d72c:	mov	x1, #0x0                   	// #0
  45d730:	bl	41aa70 <PEM_read_bio_X509_CRL@plt>
  45d734:	str	x0, [sp, #40]
  45d738:	cbz	x0, 45d798 <ASN1_generate_nconf@plt+0x3ee28>
  45d73c:	mov	x0, x20
  45d740:	bl	41df00 <BIO_free@plt>
  45d744:	ldp	x19, x20, [sp, #16]
  45d748:	ldr	x0, [sp, #40]
  45d74c:	ldp	x29, x30, [sp], #48
  45d750:	ret
  45d754:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d758:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d75c:	add	x1, x1, #0x4d8
  45d760:	ldr	x0, [x0, #4024]
  45d764:	ldr	x0, [x0]
  45d768:	bl	419740 <BIO_printf@plt>
  45d76c:	b	45d73c <ASN1_generate_nconf@plt+0x3edcc>
  45d770:	add	x2, sp, #0x28
  45d774:	mov	x1, #0x0                   	// #0
  45d778:	bl	45a138 <ASN1_generate_nconf@plt+0x3b7c8>
  45d77c:	ldr	x0, [sp, #40]
  45d780:	ldp	x29, x30, [sp], #48
  45d784:	ret
  45d788:	mov	x1, #0x0                   	// #0
  45d78c:	bl	41e130 <d2i_X509_CRL_bio@plt>
  45d790:	str	x0, [sp, #40]
  45d794:	cbnz	x0, 45d73c <ASN1_generate_nconf@plt+0x3edcc>
  45d798:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d79c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45d7a0:	add	x1, x1, #0x9f8
  45d7a4:	ldr	x19, [x19, #4024]
  45d7a8:	ldr	x0, [x19]
  45d7ac:	bl	419740 <BIO_printf@plt>
  45d7b0:	ldr	x0, [x19]
  45d7b4:	bl	41e7f0 <ERR_print_errors@plt>
  45d7b8:	b	45d73c <ASN1_generate_nconf@plt+0x3edcc>
  45d7bc:	nop
  45d7c0:	stp	x29, x30, [sp, #-96]!
  45d7c4:	mov	x29, sp
  45d7c8:	stp	x23, x24, [sp, #48]
  45d7cc:	mov	x23, x0
  45d7d0:	mov	x0, x23
  45d7d4:	add	x24, sp, #0x5c
  45d7d8:	stp	x19, x20, [sp, #16]
  45d7dc:	mov	w20, #0x0                   	// #0
  45d7e0:	stp	x21, x22, [sp, #32]
  45d7e4:	str	x25, [sp, #64]
  45d7e8:	adrp	x25, 484000 <ASN1_generate_nconf@plt+0x65690>
  45d7ec:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45d7f0:	add	x25, x25, #0x508
  45d7f4:	cmp	w20, w0
  45d7f8:	b.ge	45d8bc <ASN1_generate_nconf@plt+0x3ef4c>  // b.tcont
  45d7fc:	nop
  45d800:	mov	w1, w20
  45d804:	mov	x0, x23
  45d808:	bl	419630 <OPENSSL_sk_value@plt>
  45d80c:	ldr	x1, [x0]
  45d810:	cbz	x1, 45d8a8 <ASN1_generate_nconf@plt+0x3ef38>
  45d814:	ldr	w19, [x1]
  45d818:	cbnz	w19, 45d8a8 <ASN1_generate_nconf@plt+0x3ef38>
  45d81c:	ldr	x22, [x1, #8]
  45d820:	mov	x0, x22
  45d824:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45d828:	mov	w2, w0
  45d82c:	mov	w1, w19
  45d830:	mov	x0, x22
  45d834:	cmp	w19, w2
  45d838:	b.ge	45d8a8 <ASN1_generate_nconf@plt+0x3ef38>  // b.tcont
  45d83c:	bl	419630 <OPENSSL_sk_value@plt>
  45d840:	add	w19, w19, #0x1
  45d844:	mov	x1, x24
  45d848:	bl	41c4c0 <GENERAL_NAME_get0_value@plt>
  45d84c:	ldr	w1, [sp, #92]
  45d850:	mov	x21, x0
  45d854:	cmp	w1, #0x6
  45d858:	b.ne	45d820 <ASN1_generate_nconf@plt+0x3eeb0>  // b.any
  45d85c:	bl	41e8b0 <ASN1_STRING_length@plt>
  45d860:	cmp	w0, #0x6
  45d864:	b.le	45d820 <ASN1_generate_nconf@plt+0x3eeb0>
  45d868:	mov	x0, x21
  45d86c:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  45d870:	mov	x1, x25
  45d874:	mov	x21, x0
  45d878:	mov	x2, #0x7                   	// #7
  45d87c:	bl	41b450 <strncmp@plt>
  45d880:	cbnz	w0, 45d820 <ASN1_generate_nconf@plt+0x3eeb0>
  45d884:	mov	x0, x21
  45d888:	mov	w1, #0xd                   	// #13
  45d88c:	bl	45d6e0 <ASN1_generate_nconf@plt+0x3ed70>
  45d890:	ldp	x19, x20, [sp, #16]
  45d894:	ldp	x21, x22, [sp, #32]
  45d898:	ldp	x23, x24, [sp, #48]
  45d89c:	ldr	x25, [sp, #64]
  45d8a0:	ldp	x29, x30, [sp], #96
  45d8a4:	ret
  45d8a8:	add	w20, w20, #0x1
  45d8ac:	mov	x0, x23
  45d8b0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45d8b4:	cmp	w20, w0
  45d8b8:	b.lt	45d800 <ASN1_generate_nconf@plt+0x3ee90>  // b.tstop
  45d8bc:	mov	x0, #0x0                   	// #0
  45d8c0:	ldp	x19, x20, [sp, #16]
  45d8c4:	ldp	x21, x22, [sp, #32]
  45d8c8:	ldp	x23, x24, [sp, #48]
  45d8cc:	ldr	x25, [sp, #64]
  45d8d0:	ldp	x29, x30, [sp], #96
  45d8d4:	ret
  45d8d8:	stp	x29, x30, [sp, #-64]!
  45d8dc:	mov	x29, sp
  45d8e0:	stp	x19, x20, [sp, #16]
  45d8e4:	mov	x20, x0
  45d8e8:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45d8ec:	mov	x19, x0
  45d8f0:	cbz	x0, 45d990 <ASN1_generate_nconf@plt+0x3f020>
  45d8f4:	mov	x0, x20
  45d8f8:	stp	x21, x22, [sp, #32]
  45d8fc:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45d900:	str	x23, [sp, #48]
  45d904:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  45d908:	mov	w1, #0x67                  	// #103
  45d90c:	mov	x3, #0x0                   	// #0
  45d910:	mov	x2, #0x0                   	// #0
  45d914:	mov	x23, x0
  45d918:	bl	41ddf0 <X509_get_ext_d2i@plt>
  45d91c:	mov	x22, x0
  45d920:	bl	45d7c0 <ASN1_generate_nconf@plt+0x3ee50>
  45d924:	mov	x21, x0
  45d928:	ldr	x20, [x20, #4008]
  45d92c:	mov	x0, x22
  45d930:	mov	x1, x20
  45d934:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45d938:	cbz	x21, 45d9b8 <ASN1_generate_nconf@plt+0x3f048>
  45d93c:	mov	x1, x21
  45d940:	mov	x0, x19
  45d944:	bl	41cf70 <OPENSSL_sk_push@plt>
  45d948:	mov	x2, #0x0                   	// #0
  45d94c:	mov	w1, #0x359                 	// #857
  45d950:	mov	x3, #0x0                   	// #0
  45d954:	mov	x0, x23
  45d958:	bl	41ddf0 <X509_get_ext_d2i@plt>
  45d95c:	mov	x21, x0
  45d960:	bl	45d7c0 <ASN1_generate_nconf@plt+0x3ee50>
  45d964:	mov	x2, x0
  45d968:	mov	x1, x20
  45d96c:	mov	x0, x21
  45d970:	mov	x20, x2
  45d974:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45d978:	cbz	x20, 45d9a0 <ASN1_generate_nconf@plt+0x3f030>
  45d97c:	mov	x1, x20
  45d980:	mov	x0, x19
  45d984:	bl	41cf70 <OPENSSL_sk_push@plt>
  45d988:	ldp	x21, x22, [sp, #32]
  45d98c:	ldr	x23, [sp, #48]
  45d990:	mov	x0, x19
  45d994:	ldp	x19, x20, [sp, #16]
  45d998:	ldp	x29, x30, [sp], #64
  45d99c:	ret
  45d9a0:	mov	x0, x19
  45d9a4:	ldp	x19, x20, [sp, #16]
  45d9a8:	ldp	x21, x22, [sp, #32]
  45d9ac:	ldr	x23, [sp, #48]
  45d9b0:	ldp	x29, x30, [sp], #64
  45d9b4:	ret
  45d9b8:	mov	x0, x19
  45d9bc:	mov	x19, #0x0                   	// #0
  45d9c0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  45d9c4:	ldp	x21, x22, [sp, #32]
  45d9c8:	ldr	x23, [sp, #48]
  45d9cc:	b	45d990 <ASN1_generate_nconf@plt+0x3f020>
  45d9d0:	stp	x29, x30, [sp, #-80]!
  45d9d4:	mov	x29, sp
  45d9d8:	stp	x19, x20, [sp, #16]
  45d9dc:	mov	x19, x0
  45d9e0:	mov	w20, w1
  45d9e4:	stp	x21, x22, [sp, #32]
  45d9e8:	mov	x22, x5
  45d9ec:	stp	xzr, x3, [sp, #56]
  45d9f0:	str	x0, [sp, #72]
  45d9f4:	cbz	x0, 45daa0 <ASN1_generate_nconf@plt+0x3f130>
  45d9f8:	cmp	w1, #0x8
  45d9fc:	b.eq	45daf0 <ASN1_generate_nconf@plt+0x3f180>  // b.none
  45da00:	mov	w2, w20
  45da04:	mov	w1, #0x72                  	// #114
  45da08:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45da0c:	mov	x19, x0
  45da10:	cbz	x19, 45dacc <ASN1_generate_nconf@plt+0x3f15c>
  45da14:	cmp	w20, #0x4
  45da18:	b.eq	45db50 <ASN1_generate_nconf@plt+0x3f1e0>  // b.none
  45da1c:	mov	w0, #0x8005                	// #32773
  45da20:	cmp	w20, w0
  45da24:	b.eq	45db64 <ASN1_generate_nconf@plt+0x3f1f4>  // b.none
  45da28:	cmp	w20, #0x6
  45da2c:	b.eq	45db84 <ASN1_generate_nconf@plt+0x3f214>  // b.none
  45da30:	cmp	w20, #0xb
  45da34:	b.eq	45dba8 <ASN1_generate_nconf@plt+0x3f238>  // b.none
  45da38:	cmp	w20, #0xc
  45da3c:	b.ne	45db34 <ASN1_generate_nconf@plt+0x3f1c4>  // b.any
  45da40:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45da44:	add	x2, sp, #0x40
  45da48:	mov	x0, x19
  45da4c:	ldr	x1, [x1, #4040]
  45da50:	bl	41b8d0 <b2i_PVK_bio@plt>
  45da54:	str	x0, [sp, #56]
  45da58:	mov	x0, x19
  45da5c:	bl	41df00 <BIO_free@plt>
  45da60:	ldr	x0, [sp, #56]
  45da64:	cbnz	x0, 45dae0 <ASN1_generate_nconf@plt+0x3f170>
  45da68:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45da6c:	mov	x2, x22
  45da70:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45da74:	add	x1, x1, #0x590
  45da78:	ldr	x19, [x19, #4024]
  45da7c:	ldr	x0, [x19]
  45da80:	bl	419740 <BIO_printf@plt>
  45da84:	ldr	x0, [x19]
  45da88:	bl	41e7f0 <ERR_print_errors@plt>
  45da8c:	ldp	x19, x20, [sp, #16]
  45da90:	ldp	x21, x22, [sp, #32]
  45da94:	ldr	x0, [sp, #56]
  45da98:	ldp	x29, x30, [sp], #80
  45da9c:	ret
  45daa0:	cmp	w2, #0x0
  45daa4:	ccmp	w1, #0x8, #0x4, ne  // ne = any
  45daa8:	b.eq	45dbb8 <ASN1_generate_nconf@plt+0x3f248>  // b.none
  45daac:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dab0:	ldr	x0, [x0, #4000]
  45dab4:	ldr	x0, [x0]
  45dab8:	bl	45d2f8 <ASN1_generate_nconf@plt+0x3e988>
  45dabc:	mov	w0, w20
  45dac0:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45dac4:	mov	x19, x0
  45dac8:	cbnz	x19, 45da14 <ASN1_generate_nconf@plt+0x3f0a4>
  45dacc:	mov	x19, #0x0                   	// #0
  45dad0:	mov	x0, x19
  45dad4:	bl	41df00 <BIO_free@plt>
  45dad8:	ldr	x0, [sp, #56]
  45dadc:	cbz	x0, 45da68 <ASN1_generate_nconf@plt+0x3f0f8>
  45dae0:	ldp	x19, x20, [sp, #16]
  45dae4:	ldp	x21, x22, [sp, #32]
  45dae8:	ldp	x29, x30, [sp], #80
  45daec:	ret
  45daf0:	mov	x21, x4
  45daf4:	cbz	x4, 45dbd4 <ASN1_generate_nconf@plt+0x3f264>
  45daf8:	mov	x0, x4
  45dafc:	bl	41d0c0 <ENGINE_init@plt>
  45db00:	cbnz	w0, 45dbf4 <ASN1_generate_nconf@plt+0x3f284>
  45db04:	ldr	x19, [sp, #56]
  45db08:	cbnz	x19, 45dacc <ASN1_generate_nconf@plt+0x3f15c>
  45db0c:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45db10:	mov	x2, x22
  45db14:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45db18:	add	x1, x1, #0x540
  45db1c:	ldr	x20, [x20, #4024]
  45db20:	ldr	x0, [x20]
  45db24:	bl	419740 <BIO_printf@plt>
  45db28:	ldr	x0, [x20]
  45db2c:	bl	41e7f0 <ERR_print_errors@plt>
  45db30:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45db34:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45db38:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45db3c:	add	x1, x1, #0x560
  45db40:	ldr	x0, [x0, #4024]
  45db44:	ldr	x0, [x0]
  45db48:	bl	419740 <BIO_printf@plt>
  45db4c:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45db50:	mov	x0, x19
  45db54:	mov	x1, #0x0                   	// #0
  45db58:	bl	41da70 <d2i_PrivateKey_bio@plt>
  45db5c:	str	x0, [sp, #56]
  45db60:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45db64:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45db68:	add	x3, sp, #0x40
  45db6c:	mov	x0, x19
  45db70:	mov	x1, #0x0                   	// #0
  45db74:	ldr	x2, [x2, #4040]
  45db78:	bl	41bb10 <PEM_read_bio_PrivateKey@plt>
  45db7c:	str	x0, [sp, #56]
  45db80:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45db84:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45db88:	add	x4, sp, #0x38
  45db8c:	add	x3, sp, #0x40
  45db90:	mov	x1, x22
  45db94:	ldr	x2, [x2, #4040]
  45db98:	mov	x0, x19
  45db9c:	mov	x5, #0x0                   	// #0
  45dba0:	bl	45a528 <ASN1_generate_nconf@plt+0x3bbb8>
  45dba4:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45dba8:	mov	x0, x19
  45dbac:	bl	41cb40 <b2i_PrivateKey_bio@plt>
  45dbb0:	str	x0, [sp, #56]
  45dbb4:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45dbb8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dbbc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45dbc0:	add	x1, x1, #0x510
  45dbc4:	ldr	x0, [x0, #4024]
  45dbc8:	ldr	x0, [x0]
  45dbcc:	bl	419740 <BIO_printf@plt>
  45dbd0:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45dbd4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dbd8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45dbdc:	mov	x19, #0x0                   	// #0
  45dbe0:	add	x1, x1, #0x528
  45dbe4:	ldr	x0, [x0, #4024]
  45dbe8:	ldr	x0, [x0]
  45dbec:	bl	419740 <BIO_printf@plt>
  45dbf0:	b	45dad0 <ASN1_generate_nconf@plt+0x3f160>
  45dbf4:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45dbf8:	mov	x1, x19
  45dbfc:	add	x3, sp, #0x40
  45dc00:	mov	x0, x21
  45dc04:	ldr	x2, [x2, #2424]
  45dc08:	bl	41b0f0 <ENGINE_load_private_key@plt>
  45dc0c:	mov	x1, x0
  45dc10:	mov	x0, x21
  45dc14:	str	x1, [sp, #56]
  45dc18:	bl	41c8c0 <ENGINE_finish@plt>
  45dc1c:	b	45db04 <ASN1_generate_nconf@plt+0x3f194>
  45dc20:	stp	x29, x30, [sp, #-64]!
  45dc24:	mov	x29, sp
  45dc28:	stp	x19, x20, [sp, #16]
  45dc2c:	mov	w19, w1
  45dc30:	stp	x21, x22, [sp, #32]
  45dc34:	mov	x21, x5
  45dc38:	stp	x3, x0, [sp, #48]
  45dc3c:	cbz	x0, 45dd08 <ASN1_generate_nconf@plt+0x3f398>
  45dc40:	cmp	w1, #0x8
  45dc44:	b.eq	45dcc8 <ASN1_generate_nconf@plt+0x3f358>  // b.none
  45dc48:	mov	w2, w19
  45dc4c:	mov	w1, #0x72                  	// #114
  45dc50:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45dc54:	mov	x20, x0
  45dc58:	cbz	x20, 45de0c <ASN1_generate_nconf@plt+0x3f49c>
  45dc5c:	cmp	w19, #0x4
  45dc60:	b.eq	45dd74 <ASN1_generate_nconf@plt+0x3f404>  // b.none
  45dc64:	cmp	w19, #0xa
  45dc68:	b.eq	45dd88 <ASN1_generate_nconf@plt+0x3f418>  // b.none
  45dc6c:	mov	w0, #0x8009                	// #32777
  45dc70:	cmp	w19, w0
  45dc74:	b.eq	45ddbc <ASN1_generate_nconf@plt+0x3f44c>  // b.none
  45dc78:	mov	w0, #0x8005                	// #32773
  45dc7c:	cmp	w19, w0
  45dc80:	b.eq	45ddec <ASN1_generate_nconf@plt+0x3f47c>  // b.none
  45dc84:	mov	x0, x20
  45dc88:	cmp	w19, #0xb
  45dc8c:	b.eq	45dd34 <ASN1_generate_nconf@plt+0x3f3c4>  // b.none
  45dc90:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dc94:	bl	41df00 <BIO_free@plt>
  45dc98:	ldr	x0, [x19, #4024]
  45dc9c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45dca0:	mov	x2, x21
  45dca4:	add	x1, x1, #0x590
  45dca8:	mov	x19, #0x0                   	// #0
  45dcac:	ldr	x0, [x0]
  45dcb0:	bl	419740 <BIO_printf@plt>
  45dcb4:	mov	x0, x19
  45dcb8:	ldp	x19, x20, [sp, #16]
  45dcbc:	ldp	x21, x22, [sp, #32]
  45dcc0:	ldp	x29, x30, [sp], #64
  45dcc4:	ret
  45dcc8:	cbz	x4, 45dd50 <ASN1_generate_nconf@plt+0x3f3e0>
  45dccc:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45dcd0:	mov	x1, x0
  45dcd4:	add	x3, sp, #0x30
  45dcd8:	mov	x0, x4
  45dcdc:	ldr	x2, [x2, #2424]
  45dce0:	bl	41cff0 <ENGINE_load_public_key@plt>
  45dce4:	mov	x19, x0
  45dce8:	cbz	x0, 45de2c <ASN1_generate_nconf@plt+0x3f4bc>
  45dcec:	mov	x0, #0x0                   	// #0
  45dcf0:	bl	41df00 <BIO_free@plt>
  45dcf4:	mov	x0, x19
  45dcf8:	ldp	x19, x20, [sp, #16]
  45dcfc:	ldp	x21, x22, [sp, #32]
  45dd00:	ldp	x29, x30, [sp], #64
  45dd04:	ret
  45dd08:	cmp	w2, #0x0
  45dd0c:	ccmp	w1, #0x8, #0x4, ne  // ne = any
  45dd10:	b.eq	45de1c <ASN1_generate_nconf@plt+0x3f4ac>  // b.none
  45dd14:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dd18:	ldr	x0, [x0, #4000]
  45dd1c:	ldr	x0, [x0]
  45dd20:	bl	45d2f8 <ASN1_generate_nconf@plt+0x3e988>
  45dd24:	mov	w0, w19
  45dd28:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45dd2c:	mov	x20, x0
  45dd30:	b	45dc58 <ASN1_generate_nconf@plt+0x3f2e8>
  45dd34:	bl	41bbd0 <b2i_PublicKey_bio@plt>
  45dd38:	mov	x19, x0
  45dd3c:	mov	x0, x20
  45dd40:	bl	41df00 <BIO_free@plt>
  45dd44:	cbnz	x19, 45dcb4 <ASN1_generate_nconf@plt+0x3f344>
  45dd48:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dd4c:	b	45dc98 <ASN1_generate_nconf@plt+0x3f328>
  45dd50:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45dd54:	add	x1, x1, #0x528
  45dd58:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dd5c:	ldr	x0, [x19, #4024]
  45dd60:	ldr	x0, [x0]
  45dd64:	bl	419740 <BIO_printf@plt>
  45dd68:	mov	x0, #0x0                   	// #0
  45dd6c:	bl	41df00 <BIO_free@plt>
  45dd70:	b	45dc98 <ASN1_generate_nconf@plt+0x3f328>
  45dd74:	mov	x0, x20
  45dd78:	mov	x1, #0x0                   	// #0
  45dd7c:	bl	41a1f0 <d2i_PUBKEY_bio@plt>
  45dd80:	mov	x19, x0
  45dd84:	b	45dd3c <ASN1_generate_nconf@plt+0x3f3cc>
  45dd88:	mov	x0, x20
  45dd8c:	mov	x1, #0x0                   	// #0
  45dd90:	bl	41dc60 <d2i_RSAPublicKey_bio@plt>
  45dd94:	mov	x22, x0
  45dd98:	cbz	x0, 45dddc <ASN1_generate_nconf@plt+0x3f46c>
  45dd9c:	bl	41a3f0 <EVP_PKEY_new@plt>
  45dda0:	mov	x19, x0
  45dda4:	cbz	x0, 45ddb0 <ASN1_generate_nconf@plt+0x3f440>
  45dda8:	mov	x1, x22
  45ddac:	bl	41b400 <EVP_PKEY_set1_RSA@plt>
  45ddb0:	mov	x0, x22
  45ddb4:	bl	41dd00 <RSA_free@plt>
  45ddb8:	b	45dd3c <ASN1_generate_nconf@plt+0x3f3cc>
  45ddbc:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ddc0:	add	x3, sp, #0x30
  45ddc4:	mov	x0, x20
  45ddc8:	mov	x1, #0x0                   	// #0
  45ddcc:	ldr	x2, [x2, #4040]
  45ddd0:	bl	419860 <PEM_read_bio_RSAPublicKey@plt>
  45ddd4:	mov	x22, x0
  45ddd8:	cbnz	x0, 45dd9c <ASN1_generate_nconf@plt+0x3f42c>
  45dddc:	mov	x0, x20
  45dde0:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dde4:	bl	41df00 <BIO_free@plt>
  45dde8:	b	45dc98 <ASN1_generate_nconf@plt+0x3f328>
  45ddec:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ddf0:	add	x3, sp, #0x30
  45ddf4:	mov	x0, x20
  45ddf8:	mov	x1, #0x0                   	// #0
  45ddfc:	ldr	x2, [x2, #4040]
  45de00:	bl	41e890 <PEM_read_bio_PUBKEY@plt>
  45de04:	mov	x19, x0
  45de08:	b	45dd3c <ASN1_generate_nconf@plt+0x3f3cc>
  45de0c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45de10:	mov	x0, #0x0                   	// #0
  45de14:	bl	41df00 <BIO_free@plt>
  45de18:	b	45dc98 <ASN1_generate_nconf@plt+0x3f328>
  45de1c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45de20:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45de24:	add	x1, x1, #0x510
  45de28:	b	45dd5c <ASN1_generate_nconf@plt+0x3f3ec>
  45de2c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45de30:	mov	x2, x21
  45de34:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45de38:	add	x1, x1, #0x540
  45de3c:	ldr	x20, [x19, #4024]
  45de40:	ldr	x0, [x20]
  45de44:	bl	419740 <BIO_printf@plt>
  45de48:	ldr	x0, [x20]
  45de4c:	bl	41e7f0 <ERR_print_errors@plt>
  45de50:	mov	x0, #0x0                   	// #0
  45de54:	bl	41df00 <BIO_free@plt>
  45de58:	b	45dc98 <ASN1_generate_nconf@plt+0x3f328>
  45de5c:	nop
  45de60:	stp	x29, x30, [sp, #-80]!
  45de64:	mov	x29, sp
  45de68:	stp	x2, x0, [sp, #64]
  45de6c:	mov	x2, x3
  45de70:	mov	w3, #0x8005                	// #32773
  45de74:	cmp	w1, w3
  45de78:	b.eq	45dea4 <ASN1_generate_nconf@plt+0x3f534>  // b.none
  45de7c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45de80:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45de84:	add	x1, x1, #0x490
  45de88:	ldr	x0, [x0, #4024]
  45de8c:	ldr	x0, [x0]
  45de90:	bl	419740 <BIO_printf@plt>
  45de94:	mov	w1, #0x0                   	// #0
  45de98:	mov	w0, w1
  45de9c:	ldp	x29, x30, [sp], #80
  45dea0:	ret
  45dea4:	mov	w2, w1
  45dea8:	mov	w1, #0x72                  	// #114
  45deac:	stp	x19, x20, [sp, #16]
  45deb0:	stp	x21, x22, [sp, #32]
  45deb4:	mov	x22, x4
  45deb8:	str	x23, [sp, #48]
  45debc:	mov	x23, x5
  45dec0:	bl	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45dec4:	mov	x19, x0
  45dec8:	mov	w1, #0x0                   	// #0
  45decc:	cbz	x0, 45dfe8 <ASN1_generate_nconf@plt+0x3f678>
  45ded0:	adrp	x2, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45ded4:	add	x3, sp, #0x40
  45ded8:	mov	x1, #0x0                   	// #0
  45dedc:	ldr	x2, [x2, #4040]
  45dee0:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  45dee4:	mov	x21, x0
  45dee8:	mov	x0, x19
  45deec:	bl	41df00 <BIO_free@plt>
  45def0:	cbz	x22, 45defc <ASN1_generate_nconf@plt+0x3f58c>
  45def4:	ldr	x0, [x22]
  45def8:	cbz	x0, 45e050 <ASN1_generate_nconf@plt+0x3f6e0>
  45defc:	cbz	x23, 45df08 <ASN1_generate_nconf@plt+0x3f598>
  45df00:	ldr	x0, [x23]
  45df04:	cbz	x0, 45e120 <ASN1_generate_nconf@plt+0x3f7b0>
  45df08:	mov	w20, #0x0                   	// #0
  45df0c:	nop
  45df10:	mov	x0, x21
  45df14:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45df18:	mov	w2, w0
  45df1c:	mov	w1, w20
  45df20:	cmp	w20, w2
  45df24:	mov	x0, x21
  45df28:	add	w20, w20, #0x1
  45df2c:	b.ge	45df88 <ASN1_generate_nconf@plt+0x3f618>  // b.tcont
  45df30:	bl	419630 <OPENSSL_sk_value@plt>
  45df34:	mov	x19, x0
  45df38:	ldr	x1, [x0]
  45df3c:	cmp	x1, #0x0
  45df40:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  45df44:	b.ne	45dfd4 <ASN1_generate_nconf@plt+0x3f664>  // b.any
  45df48:	ldr	x1, [x19, #8]
  45df4c:	cmp	x1, #0x0
  45df50:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  45df54:	b.eq	45df10 <ASN1_generate_nconf@plt+0x3f5a0>  // b.none
  45df58:	ldr	x0, [x23]
  45df5c:	bl	41cf70 <OPENSSL_sk_push@plt>
  45df60:	cbz	w0, 45e0e4 <ASN1_generate_nconf@plt+0x3f774>
  45df64:	str	xzr, [x19, #8]
  45df68:	mov	x0, x21
  45df6c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45df70:	mov	w2, w0
  45df74:	mov	w1, w20
  45df78:	cmp	w20, w2
  45df7c:	mov	x0, x21
  45df80:	add	w20, w20, #0x1
  45df84:	b.lt	45df30 <ASN1_generate_nconf@plt+0x3f5c0>  // b.tstop
  45df88:	cbz	x22, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45df8c:	ldr	x0, [x22]
  45df90:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45df94:	cmp	w0, #0x0
  45df98:	b.le	45e194 <ASN1_generate_nconf@plt+0x3f824>
  45df9c:	cbz	x23, 45dfa8 <ASN1_generate_nconf@plt+0x3f638>
  45dfa0:	ldr	x0, [x23]
  45dfa4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45dfa8:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45dfac:	mov	x0, x21
  45dfb0:	ldr	x1, [x1, #3960]
  45dfb4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45dfb8:	mov	w1, #0x1                   	// #1
  45dfbc:	mov	w0, w1
  45dfc0:	ldp	x19, x20, [sp, #16]
  45dfc4:	ldp	x21, x22, [sp, #32]
  45dfc8:	ldr	x23, [sp, #48]
  45dfcc:	ldp	x29, x30, [sp], #80
  45dfd0:	ret
  45dfd4:	ldr	x0, [x22]
  45dfd8:	bl	41cf70 <OPENSSL_sk_push@plt>
  45dfdc:	cbz	w0, 45e060 <ASN1_generate_nconf@plt+0x3f6f0>
  45dfe0:	str	xzr, [x19]
  45dfe4:	b	45df48 <ASN1_generate_nconf@plt+0x3f5d8>
  45dfe8:	mov	w0, w1
  45dfec:	ldp	x19, x20, [sp, #16]
  45dff0:	ldp	x21, x22, [sp, #32]
  45dff4:	ldr	x23, [sp, #48]
  45dff8:	ldp	x29, x30, [sp], #80
  45dffc:	ret
  45e000:	cbz	x23, 45e0fc <ASN1_generate_nconf@plt+0x3f78c>
  45e004:	ldr	x0, [x23]
  45e008:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45e00c:	cmp	w0, #0x0
  45e010:	b.gt	45dfa8 <ASN1_generate_nconf@plt+0x3f638>
  45e014:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e018:	mov	x0, x21
  45e01c:	ldr	x1, [x1, #3960]
  45e020:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e024:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e028:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e02c:	ldr	x0, [x23]
  45e030:	ldr	x1, [x1, #4016]
  45e034:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e038:	ldr	x0, [x19, #4024]
  45e03c:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e040:	add	x2, x2, #0x5a8
  45e044:	ldr	x0, [x0]
  45e048:	str	xzr, [x23]
  45e04c:	b	45e0b0 <ASN1_generate_nconf@plt+0x3f740>
  45e050:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45e054:	str	x0, [x22]
  45e058:	cbnz	x0, 45defc <ASN1_generate_nconf@plt+0x3f58c>
  45e05c:	nop
  45e060:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e064:	mov	x0, x21
  45e068:	ldr	x1, [x1, #3960]
  45e06c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e070:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e074:	ldr	x0, [x22]
  45e078:	ldr	x1, [x1, #4056]
  45e07c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e080:	str	xzr, [x22]
  45e084:	cbz	x23, 45e17c <ASN1_generate_nconf@plt+0x3f80c>
  45e088:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e08c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e090:	ldr	x0, [x23]
  45e094:	ldr	x1, [x1, #4016]
  45e098:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e09c:	ldr	x0, [x19, #4024]
  45e0a0:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e0a4:	add	x2, x2, #0xdb0
  45e0a8:	ldr	x0, [x0]
  45e0ac:	str	xzr, [x23]
  45e0b0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e0b4:	add	x1, x1, #0x590
  45e0b8:	bl	419740 <BIO_printf@plt>
  45e0bc:	ldr	x19, [x19, #4024]
  45e0c0:	ldr	x0, [x19]
  45e0c4:	bl	41e7f0 <ERR_print_errors@plt>
  45e0c8:	mov	w1, #0x0                   	// #0
  45e0cc:	mov	w0, w1
  45e0d0:	ldp	x19, x20, [sp, #16]
  45e0d4:	ldp	x21, x22, [sp, #32]
  45e0d8:	ldr	x23, [sp, #48]
  45e0dc:	ldp	x29, x30, [sp], #80
  45e0e0:	ret
  45e0e4:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e0e8:	mov	x0, x21
  45e0ec:	ldr	x1, [x1, #3960]
  45e0f0:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e0f4:	cbnz	x22, 45e070 <ASN1_generate_nconf@plt+0x3f700>
  45e0f8:	b	45e024 <ASN1_generate_nconf@plt+0x3f6b4>
  45e0fc:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e100:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e104:	ldr	x1, [x1, #3960]
  45e108:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e10c:	ldr	x0, [x19, #4024]
  45e110:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e114:	add	x2, x2, #0x5a8
  45e118:	ldr	x0, [x0]
  45e11c:	b	45e0b0 <ASN1_generate_nconf@plt+0x3f740>
  45e120:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45e124:	str	x0, [x23]
  45e128:	cbnz	x0, 45df08 <ASN1_generate_nconf@plt+0x3f598>
  45e12c:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e130:	mov	x0, x21
  45e134:	ldr	x1, [x1, #3960]
  45e138:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e13c:	cbz	x22, 45e024 <ASN1_generate_nconf@plt+0x3f6b4>
  45e140:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e144:	ldr	x0, [x22]
  45e148:	ldr	x1, [x1, #4056]
  45e14c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e150:	str	xzr, [x22]
  45e154:	b	45e088 <ASN1_generate_nconf@plt+0x3f718>
  45e158:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e15c:	mov	x0, x21
  45e160:	ldr	x1, [x1, #3960]
  45e164:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e168:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e16c:	ldr	x0, [x22]
  45e170:	ldr	x1, [x1, #4056]
  45e174:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e178:	str	xzr, [x22]
  45e17c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e180:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e184:	add	x2, x2, #0xdb0
  45e188:	ldr	x0, [x19, #4024]
  45e18c:	ldr	x0, [x0]
  45e190:	b	45e0b0 <ASN1_generate_nconf@plt+0x3f740>
  45e194:	cbz	x23, 45e158 <ASN1_generate_nconf@plt+0x3f7e8>
  45e198:	ldr	x0, [x23]
  45e19c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45e1a0:	cmp	w0, #0x0
  45e1a4:	b.gt	45dfa8 <ASN1_generate_nconf@plt+0x3f638>
  45e1a8:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e1ac:	mov	x0, x21
  45e1b0:	ldr	x1, [x1, #3960]
  45e1b4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45e1b8:	b	45e140 <ASN1_generate_nconf@plt+0x3f7d0>
  45e1bc:	nop
  45e1c0:	mov	x5, x1
  45e1c4:	mov	w1, w2
  45e1c8:	mov	x2, x3
  45e1cc:	mov	x3, x4
  45e1d0:	mov	x4, x5
  45e1d4:	mov	x5, #0x0                   	// #0
  45e1d8:	b	45de60 <ASN1_generate_nconf@plt+0x3f4f0>
  45e1dc:	nop
  45e1e0:	mov	x5, x1
  45e1e4:	mov	w1, w2
  45e1e8:	mov	x2, x3
  45e1ec:	mov	x3, x4
  45e1f0:	mov	x4, #0x0                   	// #0
  45e1f4:	b	45de60 <ASN1_generate_nconf@plt+0x3f4f0>
  45e1f8:	stp	x29, x30, [sp, #-64]!
  45e1fc:	cmp	w2, #0x0
  45e200:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  45e204:	mov	x29, sp
  45e208:	stp	x19, x20, [sp, #16]
  45e20c:	mov	x19, x0
  45e210:	mov	w20, w1
  45e214:	b.eq	45e2dc <ASN1_generate_nconf@plt+0x3f96c>  // b.none
  45e218:	ldrb	w0, [x0]
  45e21c:	cmp	w0, #0x2d
  45e220:	b.eq	45e2d4 <ASN1_generate_nconf@plt+0x3f964>  // b.none
  45e224:	mov	x0, x19
  45e228:	mov	w2, #0x180                 	// #384
  45e22c:	mov	w1, #0x241                 	// #577
  45e230:	stp	x21, x22, [sp, #32]
  45e234:	bl	41e670 <open@plt>
  45e238:	mov	w21, w0
  45e23c:	tbnz	w0, #31, 45e310 <ASN1_generate_nconf@plt+0x3f9a0>
  45e240:	tbnz	w20, #15, 45e2f4 <ASN1_generate_nconf@plt+0x3f984>
  45e244:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e248:	add	x1, x1, #0x408
  45e24c:	bl	419ca0 <fdopen@plt>
  45e250:	mov	x22, x0
  45e254:	cbz	x0, 45e374 <ASN1_generate_nconf@plt+0x3fa04>
  45e258:	mov	w1, #0x1                   	// #1
  45e25c:	mov	x0, x22
  45e260:	bl	41cae0 <BIO_new_fp@plt>
  45e264:	mov	x20, x0
  45e268:	cbnz	x0, 45e2c0 <ASN1_generate_nconf@plt+0x3f950>
  45e26c:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e270:	stp	x23, x24, [sp, #48]
  45e274:	ldr	x21, [x21, #4024]
  45e278:	ldr	x24, [x21]
  45e27c:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45e280:	mov	x23, x0
  45e284:	bl	41bcb0 <__errno_location@plt>
  45e288:	ldr	w0, [x0]
  45e28c:	bl	41df50 <strerror@plt>
  45e290:	mov	x4, x0
  45e294:	mov	x2, x23
  45e298:	mov	x3, x19
  45e29c:	mov	x0, x24
  45e2a0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e2a4:	add	x1, x1, #0x5b0
  45e2a8:	bl	419740 <BIO_printf@plt>
  45e2ac:	ldr	x0, [x21]
  45e2b0:	bl	41e7f0 <ERR_print_errors@plt>
  45e2b4:	mov	x0, x22
  45e2b8:	bl	41cd70 <fclose@plt>
  45e2bc:	ldp	x23, x24, [sp, #48]
  45e2c0:	mov	x0, x20
  45e2c4:	ldp	x19, x20, [sp, #16]
  45e2c8:	ldp	x21, x22, [sp, #32]
  45e2cc:	ldp	x29, x30, [sp], #64
  45e2d0:	ret
  45e2d4:	ldrb	w0, [x19, #1]
  45e2d8:	cbnz	w0, 45e224 <ASN1_generate_nconf@plt+0x3f8b4>
  45e2dc:	mov	w2, w20
  45e2e0:	mov	x0, x19
  45e2e4:	ldp	x19, x20, [sp, #16]
  45e2e8:	mov	w1, #0x77                  	// #119
  45e2ec:	ldp	x29, x30, [sp], #64
  45e2f0:	b	45d300 <ASN1_generate_nconf@plt+0x3e990>
  45e2f4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45e2f8:	add	x1, x1, #0xdd8
  45e2fc:	bl	419ca0 <fdopen@plt>
  45e300:	mov	x22, x0
  45e304:	cbz	x0, 45e374 <ASN1_generate_nconf@plt+0x3fa04>
  45e308:	mov	w1, #0x11                  	// #17
  45e30c:	b	45e25c <ASN1_generate_nconf@plt+0x3f8ec>
  45e310:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e314:	stp	x23, x24, [sp, #48]
  45e318:	mov	x20, #0x0                   	// #0
  45e31c:	ldr	x21, [x21, #4024]
  45e320:	ldr	x23, [x21]
  45e324:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45e328:	mov	x22, x0
  45e32c:	bl	41bcb0 <__errno_location@plt>
  45e330:	ldr	w0, [x0]
  45e334:	bl	41df50 <strerror@plt>
  45e338:	mov	x4, x0
  45e33c:	mov	x2, x22
  45e340:	mov	x3, x19
  45e344:	mov	x0, x23
  45e348:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e34c:	add	x1, x1, #0x5b0
  45e350:	bl	419740 <BIO_printf@plt>
  45e354:	ldr	x0, [x21]
  45e358:	bl	41e7f0 <ERR_print_errors@plt>
  45e35c:	mov	x0, x20
  45e360:	ldp	x19, x20, [sp, #16]
  45e364:	ldp	x21, x22, [sp, #32]
  45e368:	ldp	x23, x24, [sp, #48]
  45e36c:	ldp	x29, x30, [sp], #64
  45e370:	ret
  45e374:	adrp	x22, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e378:	stp	x23, x24, [sp, #48]
  45e37c:	mov	x20, #0x0                   	// #0
  45e380:	ldr	x22, [x22, #4024]
  45e384:	ldr	x24, [x22]
  45e388:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  45e38c:	mov	x23, x0
  45e390:	bl	41bcb0 <__errno_location@plt>
  45e394:	ldr	w0, [x0]
  45e398:	bl	41df50 <strerror@plt>
  45e39c:	mov	x4, x0
  45e3a0:	mov	x2, x23
  45e3a4:	mov	x3, x19
  45e3a8:	mov	x0, x24
  45e3ac:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e3b0:	add	x1, x1, #0x5b0
  45e3b4:	bl	419740 <BIO_printf@plt>
  45e3b8:	ldr	x0, [x22]
  45e3bc:	bl	41e7f0 <ERR_print_errors@plt>
  45e3c0:	mov	w0, w21
  45e3c4:	bl	41e250 <close@plt>
  45e3c8:	ldp	x23, x24, [sp, #48]
  45e3cc:	b	45e2c0 <ASN1_generate_nconf@plt+0x3f950>
  45e3d0:	stp	x29, x30, [sp, #-32]!
  45e3d4:	mov	x3, x0
  45e3d8:	and	w1, w1, #0xff
  45e3dc:	mov	x29, sp
  45e3e0:	str	x19, [sp, #16]
  45e3e4:	mov	w0, w2
  45e3e8:	cbz	x3, 45e454 <ASN1_generate_nconf@plt+0x3fae4>
  45e3ec:	ldrb	w2, [x3]
  45e3f0:	cmp	w2, #0x2d
  45e3f4:	b.eq	45e44c <ASN1_generate_nconf@plt+0x3fadc>  // b.none
  45e3f8:	cmp	w1, #0x61
  45e3fc:	mov	w2, #0x72                  	// #114
  45e400:	ccmp	w1, w2, #0x4, ne  // ne = any
  45e404:	mov	w2, #0x77                  	// #119
  45e408:	ccmp	w1, w2, #0x4, ne  // ne = any
  45e40c:	b.ne	45e4e8 <ASN1_generate_nconf@plt+0x3fb78>  // b.any
  45e410:	cmp	w1, #0x72
  45e414:	b.eq	45e4cc <ASN1_generate_nconf@plt+0x3fb5c>  // b.none
  45e418:	cmp	w1, #0x77
  45e41c:	b.eq	45e4b0 <ASN1_generate_nconf@plt+0x3fb40>  // b.none
  45e420:	cmp	w1, #0x61
  45e424:	mov	x1, #0x0                   	// #0
  45e428:	b.eq	45e494 <ASN1_generate_nconf@plt+0x3fb24>  // b.none
  45e42c:	mov	x0, x3
  45e430:	bl	41b1c0 <BIO_new_file@plt>
  45e434:	mov	x19, x0
  45e438:	bl	41a2a0 <ERR_clear_error@plt>
  45e43c:	mov	x0, x19
  45e440:	ldr	x19, [sp, #16]
  45e444:	ldp	x29, x30, [sp], #32
  45e448:	ret
  45e44c:	ldrb	w2, [x3, #1]
  45e450:	cbnz	w2, 45e3f8 <ASN1_generate_nconf@plt+0x3fa88>
  45e454:	cmp	w1, #0x72
  45e458:	b.eq	45e478 <ASN1_generate_nconf@plt+0x3fb08>  // b.none
  45e45c:	bl	45d208 <ASN1_generate_nconf@plt+0x3e898>
  45e460:	mov	x19, x0
  45e464:	bl	41a2a0 <ERR_clear_error@plt>
  45e468:	mov	x0, x19
  45e46c:	ldr	x19, [sp, #16]
  45e470:	ldp	x29, x30, [sp], #32
  45e474:	ret
  45e478:	bl	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45e47c:	mov	x19, x0
  45e480:	bl	41a2a0 <ERR_clear_error@plt>
  45e484:	mov	x0, x19
  45e488:	ldr	x19, [sp, #16]
  45e48c:	ldp	x29, x30, [sp], #32
  45e490:	ret
  45e494:	tst	x0, #0x8000
  45e498:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  45e49c:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e4a0:	add	x1, x1, #0x9f8
  45e4a4:	add	x0, x0, #0x410
  45e4a8:	csel	x1, x1, x0, ne  // ne = any
  45e4ac:	b	45e42c <ASN1_generate_nconf@plt+0x3fabc>
  45e4b0:	tst	x0, #0x8000
  45e4b4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45e4b8:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e4bc:	add	x1, x1, #0xdd8
  45e4c0:	add	x0, x0, #0x408
  45e4c4:	csel	x1, x1, x0, ne  // ne = any
  45e4c8:	b	45e42c <ASN1_generate_nconf@plt+0x3fabc>
  45e4cc:	tst	x0, #0x8000
  45e4d0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45e4d4:	adrp	x0, 467000 <ASN1_generate_nconf@plt+0x48690>
  45e4d8:	add	x1, x1, #0x640
  45e4dc:	add	x0, x0, #0x190
  45e4e0:	csel	x1, x1, x0, ne  // ne = any
  45e4e4:	b	45e42c <ASN1_generate_nconf@plt+0x3fabc>
  45e4e8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45e4ec:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e4f0:	add	x1, x1, #0xbe0
  45e4f4:	add	x0, x0, #0x430
  45e4f8:	mov	w2, #0x9e7                 	// #2535
  45e4fc:	bl	41aba0 <OPENSSL_die@plt>
  45e500:	stp	x29, x30, [sp, #-32]!
  45e504:	mov	w2, #0x8001                	// #32769
  45e508:	mov	w1, #0x72                  	// #114
  45e50c:	mov	x29, sp
  45e510:	stp	x19, x20, [sp, #16]
  45e514:	mov	x20, x0
  45e518:	bl	45e3d0 <ASN1_generate_nconf@plt+0x3fa60>
  45e51c:	cbz	x0, 45e54c <ASN1_generate_nconf@plt+0x3fbdc>
  45e520:	mov	x1, x20
  45e524:	mov	x19, x0
  45e528:	bl	45a800 <ASN1_generate_nconf@plt+0x3be90>
  45e52c:	mov	x1, x0
  45e530:	mov	x0, x19
  45e534:	mov	x19, x1
  45e538:	bl	41df00 <BIO_free@plt>
  45e53c:	mov	x0, x19
  45e540:	ldp	x19, x20, [sp, #16]
  45e544:	ldp	x29, x30, [sp], #32
  45e548:	ret
  45e54c:	mov	x19, #0x0                   	// #0
  45e550:	mov	x0, x19
  45e554:	ldp	x19, x20, [sp, #16]
  45e558:	ldp	x29, x30, [sp], #32
  45e55c:	ret
  45e560:	stp	x29, x30, [sp, #-32]!
  45e564:	mov	x29, sp
  45e568:	stp	x19, x20, [sp, #16]
  45e56c:	mov	x19, #0x0                   	// #0
  45e570:	cbz	x0, 45e5a4 <ASN1_generate_nconf@plt+0x3fc34>
  45e574:	mov	x2, #0x0                   	// #0
  45e578:	mov	x1, #0x0                   	// #0
  45e57c:	bl	41a400 <CONF_modules_load@plt>
  45e580:	cmp	w0, #0x0
  45e584:	b.le	45e5d0 <ASN1_generate_nconf@plt+0x3fc60>
  45e588:	mov	x0, x19
  45e58c:	bl	419f60 <NCONF_free@plt>
  45e590:	mov	w1, #0x1                   	// #1
  45e594:	mov	w0, w1
  45e598:	ldp	x19, x20, [sp, #16]
  45e59c:	ldp	x29, x30, [sp], #32
  45e5a0:	ret
  45e5a4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e5a8:	ldr	x0, [x0, #3992]
  45e5ac:	ldr	x0, [x0]
  45e5b0:	bl	45e500 <ASN1_generate_nconf@plt+0x3fb90>
  45e5b4:	mov	x19, x0
  45e5b8:	mov	w1, #0x1                   	// #1
  45e5bc:	cbnz	x0, 45e574 <ASN1_generate_nconf@plt+0x3fc04>
  45e5c0:	mov	w0, w1
  45e5c4:	ldp	x19, x20, [sp, #16]
  45e5c8:	ldp	x29, x30, [sp], #32
  45e5cc:	ret
  45e5d0:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e5d4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e5d8:	add	x1, x1, #0x5d8
  45e5dc:	ldr	x20, [x20, #4024]
  45e5e0:	ldr	x0, [x20]
  45e5e4:	bl	419740 <BIO_printf@plt>
  45e5e8:	ldr	x0, [x20]
  45e5ec:	bl	41e7f0 <ERR_print_errors@plt>
  45e5f0:	mov	x0, x19
  45e5f4:	bl	419f60 <NCONF_free@plt>
  45e5f8:	mov	w1, #0x0                   	// #0
  45e5fc:	mov	w0, w1
  45e600:	ldp	x19, x20, [sp, #16]
  45e604:	ldp	x29, x30, [sp], #32
  45e608:	ret
  45e60c:	nop
  45e610:	stp	x29, x30, [sp, #-464]!
  45e614:	mov	x29, sp
  45e618:	stp	x19, x20, [sp, #16]
  45e61c:	stp	x21, x22, [sp, #32]
  45e620:	stp	x23, x24, [sp, #48]
  45e624:	mov	x24, x1
  45e628:	mov	x23, x0
  45e62c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45e630:	add	x1, x1, #0x640
  45e634:	bl	41b1c0 <BIO_new_file@plt>
  45e638:	mov	x20, x0
  45e63c:	cbz	x0, 45e7f0 <ASN1_generate_nconf@plt+0x3fe80>
  45e640:	add	x3, sp, #0x48
  45e644:	mov	x2, #0x0                   	// #0
  45e648:	mov	w1, #0x6b                  	// #107
  45e64c:	bl	41de90 <BIO_ctrl@plt>
  45e650:	ldr	x0, [sp, #72]
  45e654:	bl	41a010 <fileno@plt>
  45e658:	mov	w1, w0
  45e65c:	add	x2, sp, #0x50
  45e660:	mov	w0, #0x0                   	// #0
  45e664:	bl	41c1d0 <__fxstat@plt>
  45e668:	cmn	w0, #0x1
  45e66c:	b.eq	45e798 <ASN1_generate_nconf@plt+0x3fe28>  // b.none
  45e670:	mov	x0, x20
  45e674:	mov	w1, #0x6                   	// #6
  45e678:	bl	419a20 <TXT_DB_read@plt>
  45e67c:	mov	x22, x0
  45e680:	cbz	x0, 45e78c <ASN1_generate_nconf@plt+0x3fe1c>
  45e684:	mov	x3, x23
  45e688:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e68c:	add	x2, x2, #0x38
  45e690:	add	x19, sp, #0xd0
  45e694:	mov	x1, #0x100                 	// #256
  45e698:	mov	x0, x19
  45e69c:	bl	41d1c0 <BIO_snprintf@plt>
  45e6a0:	mov	x0, x19
  45e6a4:	bl	45e500 <ASN1_generate_nconf@plt+0x3fb90>
  45e6a8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e6ac:	mov	x21, x0
  45e6b0:	add	x1, x1, #0x610
  45e6b4:	mov	w0, #0x98                  	// #152
  45e6b8:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45e6bc:	str	x22, [x0, #8]
  45e6c0:	mov	x19, x0
  45e6c4:	cbz	x24, 45e780 <ASN1_generate_nconf@plt+0x3fe10>
  45e6c8:	ldr	w0, [x24]
  45e6cc:	str	w0, [x19]
  45e6d0:	cbz	x21, 45e6f8 <ASN1_generate_nconf@plt+0x3fd88>
  45e6d4:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  45e6d8:	mov	x0, x21
  45e6dc:	add	x2, x2, #0x490
  45e6e0:	mov	x1, #0x0                   	// #0
  45e6e4:	bl	41d030 <NCONF_get_string@plt>
  45e6e8:	cbz	x0, 45e6f8 <ASN1_generate_nconf@plt+0x3fd88>
  45e6ec:	mov	w1, #0x1                   	// #1
  45e6f0:	bl	45c3f8 <ASN1_generate_nconf@plt+0x3da88>
  45e6f4:	str	w0, [x19]
  45e6f8:	mov	w2, #0x635                 	// #1589
  45e6fc:	mov	x0, x23
  45e700:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45e704:	add	x1, x1, #0xbe0
  45e708:	bl	41af90 <CRYPTO_strdup@plt>
  45e70c:	ldp	x2, x3, [sp, #80]
  45e710:	stp	x2, x3, [x19, #24]
  45e714:	ldp	x2, x3, [sp, #96]
  45e718:	stp	x2, x3, [x19, #40]
  45e71c:	ldp	x2, x3, [sp, #112]
  45e720:	stp	x2, x3, [x19, #56]
  45e724:	ldp	x2, x3, [sp, #128]
  45e728:	stp	x2, x3, [x19, #72]
  45e72c:	ldp	x2, x3, [sp, #144]
  45e730:	stp	x2, x3, [x19, #88]
  45e734:	ldp	x2, x3, [sp, #160]
  45e738:	stp	x2, x3, [x19, #104]
  45e73c:	ldp	x2, x3, [sp, #176]
  45e740:	stp	x2, x3, [x19, #120]
  45e744:	ldp	x2, x3, [sp, #192]
  45e748:	str	x0, [x19, #16]
  45e74c:	stp	x2, x3, [x19, #136]
  45e750:	mov	x0, x21
  45e754:	bl	419f60 <NCONF_free@plt>
  45e758:	mov	x0, #0x0                   	// #0
  45e75c:	bl	41b9c0 <TXT_DB_free@plt>
  45e760:	mov	x0, x20
  45e764:	bl	41ce30 <BIO_free_all@plt>
  45e768:	mov	x0, x19
  45e76c:	ldp	x19, x20, [sp, #16]
  45e770:	ldp	x21, x22, [sp, #32]
  45e774:	ldp	x23, x24, [sp, #48]
  45e778:	ldp	x29, x30, [sp], #464
  45e77c:	ret
  45e780:	mov	w0, #0x1                   	// #1
  45e784:	str	w0, [x19]
  45e788:	b	45e6d0 <ASN1_generate_nconf@plt+0x3fd60>
  45e78c:	mov	x21, #0x0                   	// #0
  45e790:	mov	x19, #0x0                   	// #0
  45e794:	b	45e750 <ASN1_generate_nconf@plt+0x3fde0>
  45e798:	bl	41bcb0 <__errno_location@plt>
  45e79c:	ldr	w2, [x0]
  45e7a0:	mov	w4, #0x614                 	// #1556
  45e7a4:	mov	w1, #0x18                  	// #24
  45e7a8:	mov	w0, #0x2                   	// #2
  45e7ac:	adrp	x3, 483000 <ASN1_generate_nconf@plt+0x64690>
  45e7b0:	add	x3, x3, #0xbe0
  45e7b4:	mov	x21, #0x0                   	// #0
  45e7b8:	bl	41d0e0 <ERR_put_error@plt>
  45e7bc:	mov	x19, #0x0                   	// #0
  45e7c0:	mov	x2, x23
  45e7c4:	mov	w0, #0x3                   	// #3
  45e7c8:	adrp	x3, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e7cc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e7d0:	add	x3, x3, #0x600
  45e7d4:	add	x1, x1, #0x608
  45e7d8:	bl	41cd30 <ERR_add_error_data@plt>
  45e7dc:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e7e0:	ldr	x0, [x0, #4024]
  45e7e4:	ldr	x0, [x0]
  45e7e8:	bl	41e7f0 <ERR_print_errors@plt>
  45e7ec:	b	45e750 <ASN1_generate_nconf@plt+0x3fde0>
  45e7f0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45e7f4:	mov	x21, #0x0                   	// #0
  45e7f8:	mov	x19, #0x0                   	// #0
  45e7fc:	ldr	x0, [x0, #4024]
  45e800:	ldr	x0, [x0]
  45e804:	bl	41e7f0 <ERR_print_errors@plt>
  45e808:	b	45e750 <ASN1_generate_nconf@plt+0x3fde0>
  45e80c:	nop
  45e810:	stp	x29, x30, [sp, #-176]!
  45e814:	mov	x1, #0x0                   	// #0
  45e818:	mov	x29, sp
  45e81c:	stp	x19, x20, [sp, #16]
  45e820:	add	x20, sp, #0x28
  45e824:	mov	x19, x0
  45e828:	mov	x2, x20
  45e82c:	bl	41cad0 <SSL_get_all_async_fds@plt>
  45e830:	cbz	w0, 45e83c <ASN1_generate_nconf@plt+0x3fecc>
  45e834:	ldr	x0, [sp, #40]
  45e838:	cbnz	x0, 45e848 <ASN1_generate_nconf@plt+0x3fed8>
  45e83c:	ldp	x19, x20, [sp, #16]
  45e840:	ldp	x29, x30, [sp], #176
  45e844:	ret
  45e848:	lsl	w0, w0, #2
  45e84c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45e850:	add	x1, x1, #0x618
  45e854:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  45e858:	mov	x2, x20
  45e85c:	mov	x20, x0
  45e860:	mov	x1, x20
  45e864:	mov	x0, x19
  45e868:	bl	41cad0 <SSL_get_all_async_fds@plt>
  45e86c:	cbz	w0, 45e928 <ASN1_generate_nconf@plt+0x3ffb8>
  45e870:	ldr	x6, [sp, #40]
  45e874:	stp	xzr, xzr, [sp, #48]
  45e878:	stp	xzr, xzr, [sp, #64]
  45e87c:	stp	xzr, xzr, [sp, #80]
  45e880:	stp	xzr, xzr, [sp, #96]
  45e884:	stp	xzr, xzr, [sp, #112]
  45e888:	stp	xzr, xzr, [sp, #128]
  45e88c:	stp	xzr, xzr, [sp, #144]
  45e890:	stp	xzr, xzr, [sp, #160]
  45e894:	cbz	x6, 45e940 <ASN1_generate_nconf@plt+0x3ffd0>
  45e898:	add	x6, x20, x6, lsl #2
  45e89c:	mov	x5, x20
  45e8a0:	add	x1, sp, #0x30
  45e8a4:	mov	w0, #0x0                   	// #0
  45e8a8:	mov	x7, #0x1                   	// #1
  45e8ac:	nop
  45e8b0:	ldr	w2, [x5], #4
  45e8b4:	cmp	w2, w0
  45e8b8:	add	w4, w2, #0x3f
  45e8bc:	csinc	w0, w0, w2, lt  // lt = tstop
  45e8c0:	cmp	w2, #0x0
  45e8c4:	csel	w4, w4, w2, lt  // lt = tstop
  45e8c8:	negs	w3, w2
  45e8cc:	and	w3, w3, #0x3f
  45e8d0:	and	w2, w2, #0x3f
  45e8d4:	asr	w4, w4, #6
  45e8d8:	csneg	w2, w2, w3, mi  // mi = first
  45e8dc:	cmp	x6, x5
  45e8e0:	sxtw	x3, w4
  45e8e4:	lsl	x2, x7, x2
  45e8e8:	ldr	x4, [x1, x3, lsl #3]
  45e8ec:	orr	x2, x2, x4
  45e8f0:	str	x2, [x1, x3, lsl #3]
  45e8f4:	b.ne	45e8b0 <ASN1_generate_nconf@plt+0x3ff40>  // b.any
  45e8f8:	mov	x4, #0x0                   	// #0
  45e8fc:	mov	x3, #0x0                   	// #0
  45e900:	mov	x2, #0x0                   	// #0
  45e904:	bl	41ae70 <select@plt>
  45e908:	mov	x0, x20
  45e90c:	mov	w2, #0xa86                 	// #2694
  45e910:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45e914:	add	x1, x1, #0xbe0
  45e918:	bl	41b1e0 <CRYPTO_free@plt>
  45e91c:	ldp	x19, x20, [sp, #16]
  45e920:	ldp	x29, x30, [sp], #176
  45e924:	ret
  45e928:	mov	x0, x20
  45e92c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  45e930:	mov	w2, #0xa7b                 	// #2683
  45e934:	add	x1, x1, #0xbe0
  45e938:	bl	41b1e0 <CRYPTO_free@plt>
  45e93c:	b	45e83c <ASN1_generate_nconf@plt+0x3fecc>
  45e940:	add	x1, sp, #0x30
  45e944:	mov	w0, #0x0                   	// #0
  45e948:	b	45e8f8 <ASN1_generate_nconf@plt+0x3ff88>
  45e94c:	nop
  45e950:	ldrsw	x1, [x0]
  45e954:	ldr	x2, [x0, #8]
  45e958:	sub	x0, x1, #0x1
  45e95c:	ldrb	w1, [x2, x0]
  45e960:	eor	w1, w1, #0x1
  45e964:	strb	w1, [x2, x0]
  45e968:	ret
  45e96c:	nop
  45e970:	stp	x29, x30, [sp, #-48]!
  45e974:	mov	x29, sp
  45e978:	stp	x19, x20, [sp, #16]
  45e97c:	mov	x20, x0
  45e980:	stp	x21, x22, [sp, #32]
  45e984:	mov	x21, x2
  45e988:	mov	w22, w3
  45e98c:	cbz	x1, 45e9a8 <ASN1_generate_nconf@plt+0x40038>
  45e990:	mov	x19, x1
  45e994:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45e998:	mov	x0, x19
  45e99c:	add	x1, x1, #0x400
  45e9a0:	bl	41d250 <strcmp@plt>
  45e9a4:	cbnz	w0, 45e9e8 <ASN1_generate_nconf@plt+0x40078>
  45e9a8:	mov	x0, x20
  45e9ac:	bl	41c3e0 <X509_getm_notBefore@plt>
  45e9b0:	mov	x1, #0x0                   	// #0
  45e9b4:	bl	41b730 <X509_gmtime_adj@plt>
  45e9b8:	cbz	x0, 45e9fc <ASN1_generate_nconf@plt+0x4008c>
  45e9bc:	cbz	x21, 45ea10 <ASN1_generate_nconf@plt+0x400a0>
  45e9c0:	mov	x0, x20
  45e9c4:	bl	41af80 <X509_getm_notAfter@plt>
  45e9c8:	mov	x1, x21
  45e9cc:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  45e9d0:	cmp	w0, #0x0
  45e9d4:	cset	w0, ne  // ne = any
  45e9d8:	ldp	x19, x20, [sp, #16]
  45e9dc:	ldp	x21, x22, [sp, #32]
  45e9e0:	ldp	x29, x30, [sp], #48
  45e9e4:	ret
  45e9e8:	mov	x0, x20
  45e9ec:	bl	41c3e0 <X509_getm_notBefore@plt>
  45e9f0:	mov	x1, x19
  45e9f4:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  45e9f8:	cbnz	w0, 45e9bc <ASN1_generate_nconf@plt+0x4004c>
  45e9fc:	mov	w0, #0x0                   	// #0
  45ea00:	ldp	x19, x20, [sp, #16]
  45ea04:	ldp	x21, x22, [sp, #32]
  45ea08:	ldp	x29, x30, [sp], #48
  45ea0c:	ret
  45ea10:	mov	x0, x20
  45ea14:	bl	41af80 <X509_getm_notAfter@plt>
  45ea18:	mov	w1, w22
  45ea1c:	mov	x3, #0x0                   	// #0
  45ea20:	mov	x2, #0x0                   	// #0
  45ea24:	bl	41b0b0 <X509_time_adj_ex@plt>
  45ea28:	cmp	x0, #0x0
  45ea2c:	cset	w0, ne  // ne = any
  45ea30:	ldp	x19, x20, [sp, #16]
  45ea34:	ldp	x21, x22, [sp, #32]
  45ea38:	ldp	x29, x30, [sp], #48
  45ea3c:	ret
  45ea40:	stp	x29, x30, [sp, #-32]!
  45ea44:	mov	x29, sp
  45ea48:	stp	x19, x20, [sp, #16]
  45ea4c:	ldrb	w19, [x0]
  45ea50:	cbz	w19, 45ea74 <ASN1_generate_nconf@plt+0x40104>
  45ea54:	mov	x20, x0
  45ea58:	bl	41ad90 <__ctype_toupper_loc@plt>
  45ea5c:	nop
  45ea60:	ldr	x1, [x0]
  45ea64:	ldr	w1, [x1, x19, lsl #2]
  45ea68:	strb	w1, [x20]
  45ea6c:	ldrb	w19, [x20, #1]!
  45ea70:	cbnz	w19, 45ea60 <ASN1_generate_nconf@plt+0x400f0>
  45ea74:	ldp	x19, x20, [sp, #16]
  45ea78:	ldp	x29, x30, [sp], #32
  45ea7c:	ret
  45ea80:	stp	x29, x30, [sp, #-32]!
  45ea84:	mov	x29, sp
  45ea88:	stp	x19, x20, [sp, #16]
  45ea8c:	mov	w19, w1
  45ea90:	mov	x20, x2
  45ea94:	bl	419e90 <BIO_next@plt>
  45ea98:	mov	x2, x20
  45ea9c:	mov	w1, w19
  45eaa0:	ldp	x19, x20, [sp, #16]
  45eaa4:	ldp	x29, x30, [sp], #32
  45eaa8:	b	41ad20 <BIO_callback_ctrl@plt>
  45eaac:	nop
  45eab0:	stp	x29, x30, [sp, #-32]!
  45eab4:	mov	x29, sp
  45eab8:	stp	x19, x20, [sp, #16]
  45eabc:	bl	41b3c0 <BIO_get_data@plt>
  45eac0:	mov	x19, x0
  45eac4:	ldr	x0, [x0]
  45eac8:	adrp	x20, 484000 <ASN1_generate_nconf@plt+0x65690>
  45eacc:	add	x20, x20, #0x898
  45ead0:	mov	w2, #0x47                  	// #71
  45ead4:	mov	x1, x20
  45ead8:	bl	41b1e0 <CRYPTO_free@plt>
  45eadc:	mov	x1, x20
  45eae0:	mov	x0, x19
  45eae4:	mov	w2, #0x48                  	// #72
  45eae8:	bl	41b1e0 <CRYPTO_free@plt>
  45eaec:	mov	w0, #0x1                   	// #1
  45eaf0:	ldp	x19, x20, [sp, #16]
  45eaf4:	ldp	x29, x30, [sp], #32
  45eaf8:	ret
  45eafc:	nop
  45eb00:	stp	x29, x30, [sp, #-32]!
  45eb04:	mov	x29, sp
  45eb08:	stp	x19, x20, [sp, #16]
  45eb0c:	mov	x19, x1
  45eb10:	mov	w20, w2
  45eb14:	bl	419e90 <BIO_next@plt>
  45eb18:	mov	w2, w20
  45eb1c:	mov	x1, x19
  45eb20:	ldp	x19, x20, [sp, #16]
  45eb24:	ldp	x29, x30, [sp], #32
  45eb28:	b	41b120 <BIO_gets@plt>
  45eb2c:	nop
  45eb30:	stp	x29, x30, [sp, #-32]!
  45eb34:	mov	x29, sp
  45eb38:	stp	x19, x20, [sp, #16]
  45eb3c:	mov	x19, x1
  45eb40:	mov	x20, x0
  45eb44:	mov	x0, x1
  45eb48:	bl	41e440 <strlen@plt>
  45eb4c:	mov	x1, x19
  45eb50:	mov	w2, w0
  45eb54:	mov	x0, x20
  45eb58:	ldp	x19, x20, [sp, #16]
  45eb5c:	ldp	x29, x30, [sp], #32
  45eb60:	b	41cb90 <BIO_write@plt>
  45eb64:	nop
  45eb68:	stp	x29, x30, [sp, #-48]!
  45eb6c:	mov	x29, sp
  45eb70:	stp	x19, x20, [sp, #16]
  45eb74:	mov	x19, x1
  45eb78:	mov	x20, x2
  45eb7c:	str	x21, [sp, #32]
  45eb80:	mov	x21, x3
  45eb84:	bl	419e90 <BIO_next@plt>
  45eb88:	mov	x3, x21
  45eb8c:	mov	x2, x20
  45eb90:	mov	x1, x19
  45eb94:	ldp	x19, x20, [sp, #16]
  45eb98:	ldr	x21, [sp, #32]
  45eb9c:	ldp	x29, x30, [sp], #48
  45eba0:	b	41da10 <BIO_read_ex@plt>
  45eba4:	nop
  45eba8:	stp	x29, x30, [sp, #-112]!
  45ebac:	mov	x29, sp
  45ebb0:	stp	x19, x20, [sp, #16]
  45ebb4:	mov	x20, x1
  45ebb8:	stp	x21, x22, [sp, #32]
  45ebbc:	mov	x21, x2
  45ebc0:	mov	x22, x0
  45ebc4:	str	x27, [sp, #80]
  45ebc8:	mov	x27, x3
  45ebcc:	bl	41b3c0 <BIO_get_data@plt>
  45ebd0:	cbz	x0, 45ed14 <ASN1_generate_nconf@plt+0x403a4>
  45ebd4:	stp	x23, x24, [sp, #48]
  45ebd8:	mov	x24, x0
  45ebdc:	ldr	x0, [x0]
  45ebe0:	cbz	x0, 45ecbc <ASN1_generate_nconf@plt+0x4034c>
  45ebe4:	ldrb	w0, [x0]
  45ebe8:	cbz	w0, 45ecbc <ASN1_generate_nconf@plt+0x4034c>
  45ebec:	add	x23, sp, #0x68
  45ebf0:	stp	x25, x26, [sp, #64]
  45ebf4:	mov	w26, #0x1                   	// #1
  45ebf8:	str	xzr, [x27]
  45ebfc:	cbz	x21, 45ed2c <ASN1_generate_nconf@plt+0x403bc>
  45ec00:	ldr	w0, [x24, #8]
  45ec04:	cbnz	w0, 45ec84 <ASN1_generate_nconf@plt+0x40314>
  45ec08:	mov	x19, #0x0                   	// #0
  45ec0c:	ldrb	w25, [x20, x19]
  45ec10:	add	x19, x19, #0x1
  45ec14:	cmp	w25, #0xa
  45ec18:	b.eq	45ec48 <ASN1_generate_nconf@plt+0x402d8>  // b.none
  45ec1c:	cmp	x19, x21
  45ec20:	b.ne	45ec0c <ASN1_generate_nconf@plt+0x4029c>  // b.any
  45ec24:	b	45ec48 <ASN1_generate_nconf@plt+0x402d8>
  45ec28:	ldr	x0, [x27]
  45ec2c:	ldr	x4, [sp, #104]
  45ec30:	add	x20, x20, x4
  45ec34:	sub	x21, x21, x4
  45ec38:	subs	x19, x19, x4
  45ec3c:	add	x4, x0, x4
  45ec40:	str	x4, [x27]
  45ec44:	b.eq	45ed04 <ASN1_generate_nconf@plt+0x40394>  // b.none
  45ec48:	mov	x0, x22
  45ec4c:	str	xzr, [sp, #104]
  45ec50:	bl	419e90 <BIO_next@plt>
  45ec54:	mov	x3, x23
  45ec58:	mov	x2, x19
  45ec5c:	mov	x1, x20
  45ec60:	bl	41e4b0 <BIO_write_ex@plt>
  45ec64:	cbnz	w0, 45ec28 <ASN1_generate_nconf@plt+0x402b8>
  45ec68:	ldp	x23, x24, [sp, #48]
  45ec6c:	ldp	x25, x26, [sp, #64]
  45ec70:	ldp	x19, x20, [sp, #16]
  45ec74:	ldp	x21, x22, [sp, #32]
  45ec78:	ldr	x27, [sp, #80]
  45ec7c:	ldp	x29, x30, [sp], #112
  45ec80:	ret
  45ec84:	mov	x0, x22
  45ec88:	bl	419e90 <BIO_next@plt>
  45ec8c:	ldr	x25, [x24]
  45ec90:	mov	x19, x0
  45ec94:	mov	x0, x25
  45ec98:	bl	41e440 <strlen@plt>
  45ec9c:	mov	x3, x23
  45eca0:	mov	x2, x0
  45eca4:	mov	x1, x25
  45eca8:	mov	x0, x19
  45ecac:	bl	41e4b0 <BIO_write_ex@plt>
  45ecb0:	cbz	w0, 45ec68 <ASN1_generate_nconf@plt+0x402f8>
  45ecb4:	str	wzr, [x24, #8]
  45ecb8:	b	45ec08 <ASN1_generate_nconf@plt+0x40298>
  45ecbc:	cbz	x21, 45ecd4 <ASN1_generate_nconf@plt+0x40364>
  45ecc0:	add	x0, x20, x21
  45ecc4:	ldurb	w0, [x0, #-1]
  45ecc8:	cmp	w0, #0xa
  45eccc:	cset	w0, eq  // eq = none
  45ecd0:	str	w0, [x24, #8]
  45ecd4:	mov	x0, x22
  45ecd8:	bl	419e90 <BIO_next@plt>
  45ecdc:	mov	x3, x27
  45ece0:	mov	x2, x21
  45ece4:	mov	x1, x20
  45ece8:	bl	41e4b0 <BIO_write_ex@plt>
  45ecec:	ldp	x19, x20, [sp, #16]
  45ecf0:	ldp	x21, x22, [sp, #32]
  45ecf4:	ldp	x23, x24, [sp, #48]
  45ecf8:	ldr	x27, [sp, #80]
  45ecfc:	ldp	x29, x30, [sp], #112
  45ed00:	ret
  45ed04:	cmp	w25, #0xa
  45ed08:	b.ne	45ebfc <ASN1_generate_nconf@plt+0x4028c>  // b.any
  45ed0c:	str	w26, [x24, #8]
  45ed10:	b	45ebfc <ASN1_generate_nconf@plt+0x4028c>
  45ed14:	mov	w0, #0x0                   	// #0
  45ed18:	ldp	x19, x20, [sp, #16]
  45ed1c:	ldp	x21, x22, [sp, #32]
  45ed20:	ldr	x27, [sp, #80]
  45ed24:	ldp	x29, x30, [sp], #112
  45ed28:	ret
  45ed2c:	mov	w0, #0x1                   	// #1
  45ed30:	ldp	x23, x24, [sp, #48]
  45ed34:	ldp	x25, x26, [sp, #64]
  45ed38:	b	45ec70 <ASN1_generate_nconf@plt+0x40300>
  45ed3c:	nop
  45ed40:	stp	x29, x30, [sp, #-32]!
  45ed44:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ed48:	mov	w2, #0x37                  	// #55
  45ed4c:	mov	x29, sp
  45ed50:	add	x1, x1, #0x898
  45ed54:	stp	x19, x20, [sp, #16]
  45ed58:	mov	x20, x0
  45ed5c:	mov	x0, #0x10                  	// #16
  45ed60:	bl	41c9d0 <CRYPTO_zalloc@plt>
  45ed64:	cbz	x0, 45ed9c <ASN1_generate_nconf@plt+0x4042c>
  45ed68:	mov	x1, x0
  45ed6c:	mov	w19, #0x1                   	// #1
  45ed70:	mov	x0, x20
  45ed74:	str	xzr, [x1]
  45ed78:	str	w19, [x1, #8]
  45ed7c:	bl	41dc20 <BIO_set_data@plt>
  45ed80:	mov	w1, w19
  45ed84:	mov	x0, x20
  45ed88:	bl	41bd30 <BIO_set_init@plt>
  45ed8c:	mov	w0, w19
  45ed90:	ldp	x19, x20, [sp, #16]
  45ed94:	ldp	x29, x30, [sp], #32
  45ed98:	ret
  45ed9c:	mov	w0, #0x0                   	// #0
  45eda0:	ldp	x19, x20, [sp, #16]
  45eda4:	ldp	x29, x30, [sp], #32
  45eda8:	ret
  45edac:	nop
  45edb0:	stp	x29, x30, [sp, #-48]!
  45edb4:	cmp	w1, #0x8, lsl #12
  45edb8:	mov	x29, sp
  45edbc:	stp	x19, x20, [sp, #16]
  45edc0:	mov	x20, x3
  45edc4:	b.eq	45ee18 <ASN1_generate_nconf@plt+0x404a8>  // b.none
  45edc8:	mov	w19, w1
  45edcc:	stp	x21, x22, [sp, #32]
  45edd0:	mov	x21, x2
  45edd4:	mov	x22, x0
  45edd8:	bl	419e90 <BIO_next@plt>
  45eddc:	cbz	x0, 45ee04 <ASN1_generate_nconf@plt+0x40494>
  45ede0:	mov	x0, x22
  45ede4:	bl	419e90 <BIO_next@plt>
  45ede8:	mov	x3, x20
  45edec:	mov	x2, x21
  45edf0:	mov	w1, w19
  45edf4:	ldp	x19, x20, [sp, #16]
  45edf8:	ldp	x21, x22, [sp, #32]
  45edfc:	ldp	x29, x30, [sp], #48
  45ee00:	b	41de90 <BIO_ctrl@plt>
  45ee04:	ldp	x21, x22, [sp, #32]
  45ee08:	mov	x0, #0x0                   	// #0
  45ee0c:	ldp	x19, x20, [sp, #16]
  45ee10:	ldp	x29, x30, [sp], #48
  45ee14:	ret
  45ee18:	bl	41b3c0 <BIO_get_data@plt>
  45ee1c:	mov	x19, x0
  45ee20:	cbz	x0, 45ee08 <ASN1_generate_nconf@plt+0x40498>
  45ee24:	ldr	x0, [x0]
  45ee28:	stp	x21, x22, [sp, #32]
  45ee2c:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ee30:	add	x21, x21, #0x898
  45ee34:	mov	w2, #0x97                  	// #151
  45ee38:	mov	x1, x21
  45ee3c:	bl	41b1e0 <CRYPTO_free@plt>
  45ee40:	mov	x1, x21
  45ee44:	mov	x0, x20
  45ee48:	mov	w2, #0x98                  	// #152
  45ee4c:	bl	41af90 <CRYPTO_strdup@plt>
  45ee50:	ldp	x21, x22, [sp, #32]
  45ee54:	str	x0, [x19]
  45ee58:	cmp	x0, #0x0
  45ee5c:	cset	x0, ne  // ne = any
  45ee60:	ldp	x19, x20, [sp, #16]
  45ee64:	ldp	x29, x30, [sp], #48
  45ee68:	ret
  45ee6c:	nop
  45ee70:	stp	x29, x30, [sp, #-32]!
  45ee74:	mov	x29, sp
  45ee78:	stp	x19, x20, [sp, #16]
  45ee7c:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45ee80:	ldr	x19, [x20, #2456]
  45ee84:	cbz	x19, 45ee98 <ASN1_generate_nconf@plt+0x40528>
  45ee88:	mov	x0, x19
  45ee8c:	ldp	x19, x20, [sp, #16]
  45ee90:	ldp	x29, x30, [sp], #32
  45ee94:	ret
  45ee98:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ee9c:	mov	w0, #0x200                 	// #512
  45eea0:	add	x1, x1, #0x8b0
  45eea4:	bl	41cc10 <BIO_meth_new@plt>
  45eea8:	str	x0, [x20, #2456]
  45eeac:	mov	x1, x0
  45eeb0:	cbz	x0, 45eec8 <ASN1_generate_nconf@plt+0x40558>
  45eeb4:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45eeb8:	add	x1, x1, #0xd40
  45eebc:	bl	419590 <BIO_meth_set_create@plt>
  45eec0:	cbnz	w0, 45eee4 <ASN1_generate_nconf@plt+0x40574>
  45eec4:	ldr	x1, [x20, #2456]
  45eec8:	mov	x0, x1
  45eecc:	bl	41c520 <BIO_meth_free@plt>
  45eed0:	str	xzr, [x20, #2456]
  45eed4:	mov	x0, x19
  45eed8:	ldp	x19, x20, [sp, #16]
  45eedc:	ldp	x29, x30, [sp], #32
  45eee0:	ret
  45eee4:	ldr	x0, [x20, #2456]
  45eee8:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45eeec:	add	x1, x1, #0xab0
  45eef0:	bl	41d5f0 <BIO_meth_set_destroy@plt>
  45eef4:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45eef8:	ldr	x0, [x20, #2456]
  45eefc:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef00:	add	x1, x1, #0xba8
  45ef04:	bl	41ded0 <BIO_meth_set_write_ex@plt>
  45ef08:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef0c:	ldr	x0, [x20, #2456]
  45ef10:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef14:	add	x1, x1, #0xb68
  45ef18:	bl	4196d0 <BIO_meth_set_read_ex@plt>
  45ef1c:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef20:	ldr	x0, [x20, #2456]
  45ef24:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef28:	add	x1, x1, #0xb30
  45ef2c:	bl	419880 <BIO_meth_set_puts@plt>
  45ef30:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef34:	ldr	x0, [x20, #2456]
  45ef38:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef3c:	add	x1, x1, #0xb00
  45ef40:	bl	41e390 <BIO_meth_set_gets@plt>
  45ef44:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef48:	ldr	x0, [x20, #2456]
  45ef4c:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef50:	add	x1, x1, #0xdb0
  45ef54:	bl	41c0b0 <BIO_meth_set_ctrl@plt>
  45ef58:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef5c:	ldr	x0, [x20, #2456]
  45ef60:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  45ef64:	add	x1, x1, #0xa80
  45ef68:	bl	41c660 <BIO_meth_set_callback_ctrl@plt>
  45ef6c:	cbz	w0, 45eec4 <ASN1_generate_nconf@plt+0x40554>
  45ef70:	ldr	x19, [x20, #2456]
  45ef74:	b	45ee88 <ASN1_generate_nconf@plt+0x40518>
  45ef78:	adrp	x1, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45ef7c:	add	x1, x1, #0x488
  45ef80:	stp	x29, x30, [sp, #-96]!
  45ef84:	mov	x29, sp
  45ef88:	ldp	x2, x3, [x1]
  45ef8c:	stp	x19, x20, [sp, #16]
  45ef90:	add	x19, sp, #0x30
  45ef94:	stp	x21, x22, [sp, #32]
  45ef98:	mov	x22, x0
  45ef9c:	mov	x20, #0x0                   	// #0
  45efa0:	stp	x2, x3, [sp, #48]
  45efa4:	ldp	x2, x3, [x1, #16]
  45efa8:	stp	x2, x3, [sp, #64]
  45efac:	ldp	x0, x1, [x1, #32]
  45efb0:	stp	x0, x1, [sp, #80]
  45efb4:	add	x19, x19, #0x10
  45efb8:	ldur	x21, [x19, #-16]
  45efbc:	mov	x0, x21
  45efc0:	bl	41e440 <strlen@plt>
  45efc4:	mov	x1, x21
  45efc8:	mov	x2, x0
  45efcc:	mov	x0, x22
  45efd0:	bl	41b450 <strncmp@plt>
  45efd4:	cbz	w0, 45f014 <ASN1_generate_nconf@plt+0x406a4>
  45efd8:	add	x20, x20, #0x1
  45efdc:	cmp	x20, #0x3
  45efe0:	b.ne	45efb4 <ASN1_generate_nconf@plt+0x40644>  // b.any
  45efe4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45efe8:	mov	x3, x22
  45efec:	ldp	x19, x20, [sp, #16]
  45eff0:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45eff4:	ldr	x0, [x0, #4024]
  45eff8:	add	x2, x2, #0x9a0
  45effc:	ldp	x21, x22, [sp, #32]
  45f000:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f004:	ldr	x0, [x0]
  45f008:	add	x1, x1, #0x918
  45f00c:	ldp	x29, x30, [sp], #96
  45f010:	b	419740 <BIO_printf@plt>
  45f014:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f018:	add	x1, sp, #0x60
  45f01c:	add	x20, x1, x20, lsl #4
  45f020:	mov	x3, x22
  45f024:	ldr	x0, [x0, #4024]
  45f028:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f02c:	ldur	x4, [x20, #-40]
  45f030:	add	x2, x2, #0x9a0
  45f034:	ldr	x0, [x0]
  45f038:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f03c:	ldp	x19, x20, [sp, #16]
  45f040:	add	x1, x1, #0x8f0
  45f044:	ldp	x21, x22, [sp, #32]
  45f048:	ldp	x29, x30, [sp], #96
  45f04c:	b	419740 <BIO_printf@plt>
  45f050:	stp	x29, x30, [sp, #-32]!
  45f054:	mov	x29, sp
  45f058:	str	x19, [sp, #16]
  45f05c:	mov	x19, x0
  45f060:	bl	41e440 <strlen@plt>
  45f064:	add	x1, x19, x0
  45f068:	b	45f078 <ASN1_generate_nconf@plt+0x40708>
  45f06c:	ldrb	w2, [x1]
  45f070:	cmp	w2, #0x2f
  45f074:	b.eq	45f0ac <ASN1_generate_nconf@plt+0x4073c>  // b.none
  45f078:	mov	x0, x1
  45f07c:	sub	x1, x1, #0x1
  45f080:	cmp	x19, x1
  45f084:	b.cc	45f06c <ASN1_generate_nconf@plt+0x406fc>  // b.lo, b.ul, b.last
  45f088:	adrp	x3, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f08c:	add	x3, x3, #0x9a0
  45f090:	mov	x0, x3
  45f094:	mov	x2, #0x27                  	// #39
  45f098:	bl	41ab70 <strncpy@plt>
  45f09c:	strb	wzr, [x0, #39]
  45f0a0:	ldr	x19, [sp, #16]
  45f0a4:	ldp	x29, x30, [sp], #32
  45f0a8:	ret
  45f0ac:	mov	x1, x0
  45f0b0:	b	45f088 <ASN1_generate_nconf@plt+0x40718>
  45f0b4:	nop
  45f0b8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f0bc:	add	x0, x0, #0x9a0
  45f0c0:	ret
  45f0c4:	nop
  45f0c8:	stp	x29, x30, [sp, #-48]!
  45f0cc:	mov	x29, sp
  45f0d0:	ldr	x0, [x1]
  45f0d4:	stp	x21, x22, [sp, #32]
  45f0d8:	adrp	x22, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f0dc:	add	x21, x22, #0x9a0
  45f0e0:	stp	x19, x20, [sp, #16]
  45f0e4:	mov	x19, x2
  45f0e8:	mov	w20, #0x1                   	// #1
  45f0ec:	str	x1, [x21, #40]
  45f0f0:	str	w20, [x21, #48]
  45f0f4:	str	x2, [x21, #56]
  45f0f8:	bl	45f050 <ASN1_generate_nconf@plt+0x406e0>
  45f0fc:	ldr	x0, [x19]
  45f100:	str	xzr, [x21, #64]
  45f104:	cbz	x0, 45f158 <ASN1_generate_nconf@plt+0x407e8>
  45f108:	adrp	x4, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f10c:	adrp	x3, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f110:	mov	w5, w20
  45f114:	mov	w1, #0x0                   	// #0
  45f118:	ldr	x4, [x4, #3944]
  45f11c:	mov	x2, #0x0                   	// #0
  45f120:	ldr	x3, [x3, #4048]
  45f124:	nop
  45f128:	cmp	x0, x4
  45f12c:	ccmp	x0, x3, #0x4, ne  // ne = any
  45f130:	b.eq	45f144 <ASN1_generate_nconf@plt+0x407d4>  // b.none
  45f134:	ldrb	w0, [x0]
  45f138:	cmp	w0, #0x0
  45f13c:	csel	x2, x2, x19, ne  // ne = any
  45f140:	csel	w1, w1, w5, ne  // ne = any
  45f144:	ldr	x0, [x19, #24]!
  45f148:	cbnz	x0, 45f128 <ASN1_generate_nconf@plt+0x407b8>
  45f14c:	cbz	w1, 45f158 <ASN1_generate_nconf@plt+0x407e8>
  45f150:	add	x0, x22, #0x9a0
  45f154:	str	x2, [x0, #64]
  45f158:	add	x0, x22, #0x9a0
  45f15c:	ldp	x19, x20, [sp, #16]
  45f160:	ldp	x21, x22, [sp, #32]
  45f164:	ldp	x29, x30, [sp], #48
  45f168:	ret
  45f16c:	nop
  45f170:	stp	x29, x30, [sp, #-48]!
  45f174:	mov	x3, x0
  45f178:	cmp	x1, #0x2
  45f17c:	mov	x29, sp
  45f180:	stp	x19, x20, [sp, #16]
  45f184:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f188:	stp	x21, x22, [sp, #32]
  45f18c:	ldr	x21, [x19, #4024]
  45f190:	ldr	x0, [x21]
  45f194:	b.eq	45f218 <ASN1_generate_nconf@plt+0x408a8>  // b.none
  45f198:	mov	x20, x1
  45f19c:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f1a0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f1a4:	add	x2, x2, #0x9a0
  45f1a8:	add	x1, x1, #0x970
  45f1ac:	bl	419740 <BIO_printf@plt>
  45f1b0:	adrp	x0, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45f1b4:	adrp	x22, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f1b8:	add	x19, x0, #0x4b8
  45f1bc:	add	x22, x22, #0x998
  45f1c0:	ldr	x2, [x0, #1208]
  45f1c4:	cbz	x2, 45f1dc <ASN1_generate_nconf@plt+0x4086c>
  45f1c8:	ldrsw	x0, [x19, #8]
  45f1cc:	tst	x0, x20
  45f1d0:	b.ne	45f1f0 <ASN1_generate_nconf@plt+0x40880>  // b.any
  45f1d4:	ldr	x2, [x19, #16]!
  45f1d8:	cbnz	x2, 45f1c8 <ASN1_generate_nconf@plt+0x40858>
  45f1dc:	mov	w0, #0x0                   	// #0
  45f1e0:	ldp	x19, x20, [sp, #16]
  45f1e4:	ldp	x21, x22, [sp, #32]
  45f1e8:	ldp	x29, x30, [sp], #48
  45f1ec:	ret
  45f1f0:	ldr	x0, [x21]
  45f1f4:	mov	x1, x22
  45f1f8:	bl	419740 <BIO_printf@plt>
  45f1fc:	ldr	x2, [x19, #16]!
  45f200:	cbnz	x2, 45f1c8 <ASN1_generate_nconf@plt+0x40858>
  45f204:	mov	w0, #0x0                   	// #0
  45f208:	ldp	x19, x20, [sp, #16]
  45f20c:	ldp	x21, x22, [sp, #32]
  45f210:	ldp	x29, x30, [sp], #48
  45f214:	ret
  45f218:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f21c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f220:	add	x2, x2, #0x9a0
  45f224:	add	x1, x1, #0x940
  45f228:	bl	419740 <BIO_printf@plt>
  45f22c:	mov	w0, #0x0                   	// #0
  45f230:	ldp	x19, x20, [sp, #16]
  45f234:	ldp	x21, x22, [sp, #32]
  45f238:	ldp	x29, x30, [sp], #48
  45f23c:	ret
  45f240:	stp	x29, x30, [sp, #-48]!
  45f244:	mov	x29, sp
  45f248:	stp	x19, x20, [sp, #16]
  45f24c:	mov	x19, x0
  45f250:	ldrb	w0, [x0]
  45f254:	sub	w0, w0, #0x31
  45f258:	cmp	w0, #0x43
  45f25c:	b.hi	45f288 <ASN1_generate_nconf@plt+0x40918>  // b.pmore
  45f260:	mov	x20, x1
  45f264:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f268:	add	x1, x1, #0xc90
  45f26c:	str	x21, [sp, #32]
  45f270:	mov	x21, x2
  45f274:	ldrb	w0, [x1, w0, uxtw]
  45f278:	adr	x1, 45f284 <ASN1_generate_nconf@plt+0x40914>
  45f27c:	add	x0, x1, w0, sxtb #2
  45f280:	br	x0
  45f284:	ldr	x21, [sp, #32]
  45f288:	mov	w0, #0x0                   	// #0
  45f28c:	ldp	x19, x20, [sp, #16]
  45f290:	ldp	x29, x30, [sp], #48
  45f294:	ret
  45f298:	tbz	w20, #8, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f29c:	mov	w1, #0x8001                	// #32769
  45f2a0:	mov	w0, #0x1                   	// #1
  45f2a4:	str	w1, [x2]
  45f2a8:	ldr	x21, [sp, #32]
  45f2ac:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f2b0:	tbz	w20, #1, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f2b4:	mov	w1, #0x4                   	// #4
  45f2b8:	mov	w0, #0x1                   	// #1
  45f2bc:	str	w1, [x2]
  45f2c0:	ldr	x21, [sp, #32]
  45f2c4:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f2c8:	tbz	w20, #5, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f2cc:	mov	w1, #0xb                   	// #11
  45f2d0:	mov	w0, #0x1                   	// #1
  45f2d4:	str	w1, [x2]
  45f2d8:	ldr	x21, [sp, #32]
  45f2dc:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f2e0:	tbz	w20, #7, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f2e4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f2e8:	mov	x0, x19
  45f2ec:	add	x1, x1, #0x9a0
  45f2f0:	bl	41d250 <strcmp@plt>
  45f2f4:	cbz	w0, 45f30c <ASN1_generate_nconf@plt+0x4099c>
  45f2f8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f2fc:	mov	x0, x19
  45f300:	add	x1, x1, #0x9a8
  45f304:	bl	41d250 <strcmp@plt>
  45f308:	cbnz	w0, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f30c:	mov	w1, #0xe                   	// #14
  45f310:	mov	w0, #0x1                   	// #1
  45f314:	str	w1, [x21]
  45f318:	ldr	x21, [sp, #32]
  45f31c:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f320:	ldrb	w0, [x19, #1]
  45f324:	cbz	w0, 45f3d4 <ASN1_generate_nconf@plt+0x40a64>
  45f328:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45f32c:	mov	x0, x19
  45f330:	add	x1, x1, #0x4c8
  45f334:	bl	41d250 <strcmp@plt>
  45f338:	cbz	w0, 45f3d4 <ASN1_generate_nconf@plt+0x40a64>
  45f33c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  45f340:	mov	x0, x19
  45f344:	add	x1, x1, #0x4b0
  45f348:	bl	41d250 <strcmp@plt>
  45f34c:	cbz	w0, 45f3d4 <ASN1_generate_nconf@plt+0x40a64>
  45f350:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f354:	mov	x0, x19
  45f358:	add	x1, x1, #0x9b0
  45f35c:	bl	41d250 <strcmp@plt>
  45f360:	cbz	w0, 45f464 <ASN1_generate_nconf@plt+0x40af4>
  45f364:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f368:	mov	x0, x19
  45f36c:	add	x1, x1, #0x9b8
  45f370:	bl	41d250 <strcmp@plt>
  45f374:	cbz	w0, 45f464 <ASN1_generate_nconf@plt+0x40af4>
  45f378:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f37c:	mov	x0, x19
  45f380:	add	x1, x1, #0x9c0
  45f384:	bl	41d250 <strcmp@plt>
  45f388:	cbz	w0, 45f434 <ASN1_generate_nconf@plt+0x40ac4>
  45f38c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f390:	mov	x0, x19
  45f394:	add	x1, x1, #0x9c8
  45f398:	bl	41d250 <strcmp@plt>
  45f39c:	cbz	w0, 45f434 <ASN1_generate_nconf@plt+0x40ac4>
  45f3a0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f3a4:	mov	x0, x19
  45f3a8:	add	x1, x1, #0x9d0
  45f3ac:	bl	41d250 <strcmp@plt>
  45f3b0:	cbz	w0, 45f434 <ASN1_generate_nconf@plt+0x40ac4>
  45f3b4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  45f3b8:	mov	x0, x19
  45f3bc:	add	x1, x1, #0x20
  45f3c0:	bl	41d250 <strcmp@plt>
  45f3c4:	cbz	w0, 45f434 <ASN1_generate_nconf@plt+0x40ac4>
  45f3c8:	mov	w0, #0x0                   	// #0
  45f3cc:	ldr	x21, [sp, #32]
  45f3d0:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f3d4:	tbz	w20, #1, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f3d8:	mov	w1, #0x8005                	// #32773
  45f3dc:	mov	w0, #0x1                   	// #1
  45f3e0:	str	w1, [x21]
  45f3e4:	ldr	x21, [sp, #32]
  45f3e8:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f3ec:	tbz	w20, #3, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f3f0:	mov	w1, #0x8007                	// #32775
  45f3f4:	mov	w0, #0x1                   	// #1
  45f3f8:	str	w1, [x2]
  45f3fc:	ldr	x21, [sp, #32]
  45f400:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f404:	tbz	w20, #4, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f408:	mov	w1, #0x8                   	// #8
  45f40c:	mov	w0, #0x1                   	// #1
  45f410:	str	w1, [x2]
  45f414:	ldr	x21, [sp, #32]
  45f418:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f41c:	tbz	w20, #9, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f420:	mov	w1, #0xd                   	// #13
  45f424:	mov	w0, #0x1                   	// #1
  45f428:	str	w1, [x2]
  45f42c:	ldr	x21, [sp, #32]
  45f430:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f434:	tbz	w20, #2, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f438:	mov	w1, #0x6                   	// #6
  45f43c:	mov	w0, #0x1                   	// #1
  45f440:	str	w1, [x21]
  45f444:	ldr	x21, [sp, #32]
  45f448:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f44c:	mov	x1, x20
  45f450:	mov	x0, x19
  45f454:	ldp	x19, x20, [sp, #16]
  45f458:	ldr	x21, [sp, #32]
  45f45c:	ldp	x29, x30, [sp], #48
  45f460:	b	45f170 <ASN1_generate_nconf@plt+0x40800>
  45f464:	tbz	w20, #10, 45f44c <ASN1_generate_nconf@plt+0x40adc>
  45f468:	mov	w1, #0xc                   	// #12
  45f46c:	mov	w0, #0x1                   	// #1
  45f470:	str	w1, [x21]
  45f474:	ldr	x21, [sp, #32]
  45f478:	b	45f28c <ASN1_generate_nconf@plt+0x4091c>
  45f47c:	nop
  45f480:	stp	x29, x30, [sp, #-32]!
  45f484:	mov	x29, sp
  45f488:	stp	x19, x20, [sp, #16]
  45f48c:	mov	x19, x1
  45f490:	mov	x20, x0
  45f494:	bl	41ce60 <EVP_get_cipherbyname@plt>
  45f498:	str	x0, [x19]
  45f49c:	cbz	x0, 45f4b0 <ASN1_generate_nconf@plt+0x40b40>
  45f4a0:	mov	w0, #0x1                   	// #1
  45f4a4:	ldp	x19, x20, [sp, #16]
  45f4a8:	ldp	x29, x30, [sp], #32
  45f4ac:	ret
  45f4b0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f4b4:	mov	x3, x20
  45f4b8:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f4bc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f4c0:	ldr	x0, [x0, #4024]
  45f4c4:	add	x2, x2, #0x9a0
  45f4c8:	add	x1, x1, #0x9d8
  45f4cc:	ldr	x0, [x0]
  45f4d0:	bl	419740 <BIO_printf@plt>
  45f4d4:	mov	w0, #0x0                   	// #0
  45f4d8:	ldp	x19, x20, [sp, #16]
  45f4dc:	ldp	x29, x30, [sp], #32
  45f4e0:	ret
  45f4e4:	nop
  45f4e8:	stp	x29, x30, [sp, #-32]!
  45f4ec:	mov	x29, sp
  45f4f0:	stp	x19, x20, [sp, #16]
  45f4f4:	mov	x19, x1
  45f4f8:	mov	x20, x0
  45f4fc:	bl	41a9b0 <EVP_get_digestbyname@plt>
  45f500:	str	x0, [x19]
  45f504:	cbz	x0, 45f518 <ASN1_generate_nconf@plt+0x40ba8>
  45f508:	mov	w0, #0x1                   	// #1
  45f50c:	ldp	x19, x20, [sp, #16]
  45f510:	ldp	x29, x30, [sp], #32
  45f514:	ret
  45f518:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f51c:	mov	x3, x20
  45f520:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f524:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f528:	ldr	x0, [x0, #4024]
  45f52c:	add	x2, x2, #0x9a0
  45f530:	add	x1, x1, #0x9d8
  45f534:	ldr	x0, [x0]
  45f538:	bl	419740 <BIO_printf@plt>
  45f53c:	mov	w0, #0x0                   	// #0
  45f540:	ldp	x19, x20, [sp, #16]
  45f544:	ldp	x29, x30, [sp], #32
  45f548:	ret
  45f54c:	nop
  45f550:	stp	x29, x30, [sp, #-48]!
  45f554:	mov	x29, sp
  45f558:	stp	x21, x22, [sp, #32]
  45f55c:	mov	x21, x0
  45f560:	ldr	x0, [x1]
  45f564:	stp	x19, x20, [sp, #16]
  45f568:	mov	x20, x1
  45f56c:	cbz	x0, 45f5ac <ASN1_generate_nconf@plt+0x40c3c>
  45f570:	mov	x22, x2
  45f574:	mov	x19, x1
  45f578:	b	45f584 <ASN1_generate_nconf@plt+0x40c14>
  45f57c:	ldr	x0, [x19, #16]!
  45f580:	cbz	x0, 45f5ac <ASN1_generate_nconf@plt+0x40c3c>
  45f584:	mov	x1, x21
  45f588:	bl	41d250 <strcmp@plt>
  45f58c:	cbnz	w0, 45f57c <ASN1_generate_nconf@plt+0x40c0c>
  45f590:	ldr	w1, [x19, #8]
  45f594:	mov	w0, #0x1                   	// #1
  45f598:	str	w1, [x22]
  45f59c:	ldp	x19, x20, [sp, #16]
  45f5a0:	ldp	x21, x22, [sp, #32]
  45f5a4:	ldp	x29, x30, [sp], #48
  45f5a8:	ret
  45f5ac:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f5b0:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f5b4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f5b8:	add	x2, x2, #0x9a0
  45f5bc:	ldr	x19, [x19, #4024]
  45f5c0:	add	x1, x1, #0x9f8
  45f5c4:	ldr	x0, [x19]
  45f5c8:	bl	419740 <BIO_printf@plt>
  45f5cc:	ldr	x2, [x20]
  45f5d0:	cbz	x2, 45f5f4 <ASN1_generate_nconf@plt+0x40c84>
  45f5d4:	adrp	x21, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f5d8:	add	x21, x21, #0xa18
  45f5dc:	nop
  45f5e0:	ldr	x0, [x19]
  45f5e4:	mov	x1, x21
  45f5e8:	bl	419740 <BIO_printf@plt>
  45f5ec:	ldr	x2, [x20, #16]!
  45f5f0:	cbnz	x2, 45f5e0 <ASN1_generate_nconf@plt+0x40c70>
  45f5f4:	mov	w0, #0x0                   	// #0
  45f5f8:	ldp	x19, x20, [sp, #16]
  45f5fc:	ldp	x21, x22, [sp, #32]
  45f600:	ldp	x29, x30, [sp], #48
  45f604:	ret
  45f608:	stp	x29, x30, [sp, #-64]!
  45f60c:	mov	x29, sp
  45f610:	stp	x19, x20, [sp, #16]
  45f614:	mov	x20, x0
  45f618:	stp	x21, x22, [sp, #32]
  45f61c:	mov	x21, x1
  45f620:	bl	41bcb0 <__errno_location@plt>
  45f624:	mov	x19, x0
  45f628:	mov	w2, #0x0                   	// #0
  45f62c:	mov	x0, x20
  45f630:	add	x1, sp, #0x38
  45f634:	ldr	w22, [x19]
  45f638:	str	wzr, [x19]
  45f63c:	bl	41d2c0 <strtol@plt>
  45f640:	ldr	x2, [sp, #56]
  45f644:	ldrb	w3, [x2]
  45f648:	cmp	w3, #0x0
  45f64c:	ccmp	x2, x20, #0x4, eq  // eq = none
  45f650:	b.eq	45f698 <ASN1_generate_nconf@plt+0x40d28>  // b.none
  45f654:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  45f658:	add	x2, x0, x2
  45f65c:	cmn	x2, #0x3
  45f660:	b.ls	45f68c <ASN1_generate_nconf@plt+0x40d1c>  // b.plast
  45f664:	ldr	w1, [x19]
  45f668:	cmp	w1, #0x22
  45f66c:	b.eq	45f698 <ASN1_generate_nconf@plt+0x40d28>  // b.none
  45f670:	str	x0, [x21]
  45f674:	mov	w0, #0x1                   	// #1
  45f678:	str	w22, [x19]
  45f67c:	ldp	x19, x20, [sp, #16]
  45f680:	ldp	x21, x22, [sp, #32]
  45f684:	ldp	x29, x30, [sp], #64
  45f688:	ret
  45f68c:	cbnz	x0, 45f670 <ASN1_generate_nconf@plt+0x40d00>
  45f690:	ldr	w1, [x19]
  45f694:	cbz	w1, 45f670 <ASN1_generate_nconf@plt+0x40d00>
  45f698:	mov	x0, x20
  45f69c:	bl	45ef78 <ASN1_generate_nconf@plt+0x40608>
  45f6a0:	str	w22, [x19]
  45f6a4:	mov	w0, #0x0                   	// #0
  45f6a8:	ldp	x19, x20, [sp, #16]
  45f6ac:	ldp	x21, x22, [sp, #32]
  45f6b0:	ldp	x29, x30, [sp], #64
  45f6b4:	ret
  45f6b8:	stp	x29, x30, [sp, #-48]!
  45f6bc:	mov	x29, sp
  45f6c0:	stp	x19, x20, [sp, #16]
  45f6c4:	mov	x19, x1
  45f6c8:	mov	x20, x0
  45f6cc:	add	x1, sp, #0x28
  45f6d0:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  45f6d4:	cbz	w0, 45f6ec <ASN1_generate_nconf@plt+0x40d7c>
  45f6d8:	ldr	x1, [sp, #40]
  45f6dc:	str	w1, [x19]
  45f6e0:	mov	w0, #0x1                   	// #1
  45f6e4:	cmp	x1, w1, sxtw
  45f6e8:	b.ne	45f6f8 <ASN1_generate_nconf@plt+0x40d88>  // b.any
  45f6ec:	ldp	x19, x20, [sp, #16]
  45f6f0:	ldp	x29, x30, [sp], #48
  45f6f4:	ret
  45f6f8:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45f6fc:	mov	x3, x20
  45f700:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f704:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45f708:	ldr	x0, [x0, #4024]
  45f70c:	add	x2, x2, #0x9a0
  45f710:	add	x1, x1, #0xa20
  45f714:	ldr	x0, [x0]
  45f718:	bl	419740 <BIO_printf@plt>
  45f71c:	mov	w0, #0x0                   	// #0
  45f720:	ldp	x19, x20, [sp, #16]
  45f724:	ldp	x29, x30, [sp], #48
  45f728:	ret
  45f72c:	nop
  45f730:	stp	x29, x30, [sp, #-64]!
  45f734:	mov	x29, sp
  45f738:	stp	x19, x20, [sp, #16]
  45f73c:	mov	x20, x0
  45f740:	stp	x21, x22, [sp, #32]
  45f744:	mov	x21, x1
  45f748:	bl	41bcb0 <__errno_location@plt>
  45f74c:	mov	x19, x0
  45f750:	mov	w3, #0x0                   	// #0
  45f754:	mov	w2, #0x0                   	// #0
  45f758:	mov	x0, x20
  45f75c:	add	x1, sp, #0x38
  45f760:	ldr	w22, [x19]
  45f764:	str	wzr, [x19]
  45f768:	bl	41cb00 <__strtol_internal@plt>
  45f76c:	ldr	x2, [sp, #56]
  45f770:	ldrb	w3, [x2]
  45f774:	cmp	w3, #0x0
  45f778:	ccmp	x2, x20, #0x4, eq  // eq = none
  45f77c:	b.eq	45f7c4 <ASN1_generate_nconf@plt+0x40e54>  // b.none
  45f780:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  45f784:	add	x2, x0, x2
  45f788:	cmn	x2, #0x3
  45f78c:	b.ls	45f7b8 <ASN1_generate_nconf@plt+0x40e48>  // b.plast
  45f790:	ldr	w1, [x19]
  45f794:	cmp	w1, #0x22
  45f798:	b.eq	45f7c4 <ASN1_generate_nconf@plt+0x40e54>  // b.none
  45f79c:	str	x0, [x21]
  45f7a0:	mov	w0, #0x1                   	// #1
  45f7a4:	str	w22, [x19]
  45f7a8:	ldp	x19, x20, [sp, #16]
  45f7ac:	ldp	x21, x22, [sp, #32]
  45f7b0:	ldp	x29, x30, [sp], #64
  45f7b4:	ret
  45f7b8:	cbnz	x0, 45f79c <ASN1_generate_nconf@plt+0x40e2c>
  45f7bc:	ldr	w1, [x19]
  45f7c0:	cbz	w1, 45f79c <ASN1_generate_nconf@plt+0x40e2c>
  45f7c4:	mov	x0, x20
  45f7c8:	bl	45ef78 <ASN1_generate_nconf@plt+0x40608>
  45f7cc:	str	w22, [x19]
  45f7d0:	mov	w0, #0x0                   	// #0
  45f7d4:	ldp	x19, x20, [sp, #16]
  45f7d8:	ldp	x21, x22, [sp, #32]
  45f7dc:	ldp	x29, x30, [sp], #64
  45f7e0:	ret
  45f7e4:	nop
  45f7e8:	stp	x29, x30, [sp, #-64]!
  45f7ec:	mov	x29, sp
  45f7f0:	stp	x19, x20, [sp, #16]
  45f7f4:	mov	x20, x0
  45f7f8:	stp	x21, x22, [sp, #32]
  45f7fc:	mov	x21, x1
  45f800:	bl	41bcb0 <__errno_location@plt>
  45f804:	mov	x19, x0
  45f808:	mov	w3, #0x0                   	// #0
  45f80c:	mov	w2, #0x0                   	// #0
  45f810:	mov	x0, x20
  45f814:	add	x1, sp, #0x38
  45f818:	ldr	w22, [x19]
  45f81c:	str	wzr, [x19]
  45f820:	bl	41d910 <__strtoul_internal@plt>
  45f824:	ldr	x2, [sp, #56]
  45f828:	ldrb	w3, [x2]
  45f82c:	cmp	w3, #0x0
  45f830:	ccmp	x2, x20, #0x4, eq  // eq = none
  45f834:	b.eq	45f874 <ASN1_generate_nconf@plt+0x40f04>  // b.none
  45f838:	cmn	x0, #0x1
  45f83c:	b.eq	45f868 <ASN1_generate_nconf@plt+0x40ef8>  // b.none
  45f840:	cbnz	x0, 45f84c <ASN1_generate_nconf@plt+0x40edc>
  45f844:	ldr	w1, [x19]
  45f848:	cbnz	w1, 45f874 <ASN1_generate_nconf@plt+0x40f04>
  45f84c:	str	x0, [x21]
  45f850:	mov	w0, #0x1                   	// #1
  45f854:	str	w22, [x19]
  45f858:	ldp	x19, x20, [sp, #16]
  45f85c:	ldp	x21, x22, [sp, #32]
  45f860:	ldp	x29, x30, [sp], #64
  45f864:	ret
  45f868:	ldr	w1, [x19]
  45f86c:	cmp	w1, #0x22
  45f870:	b.ne	45f84c <ASN1_generate_nconf@plt+0x40edc>  // b.any
  45f874:	mov	x0, x20
  45f878:	bl	45ef78 <ASN1_generate_nconf@plt+0x40608>
  45f87c:	str	w22, [x19]
  45f880:	mov	w0, #0x0                   	// #0
  45f884:	ldp	x19, x20, [sp, #16]
  45f888:	ldp	x21, x22, [sp, #32]
  45f88c:	ldp	x29, x30, [sp], #64
  45f890:	ret
  45f894:	nop
  45f898:	stp	x29, x30, [sp, #-64]!
  45f89c:	mov	x29, sp
  45f8a0:	stp	x19, x20, [sp, #16]
  45f8a4:	mov	x20, x0
  45f8a8:	stp	x21, x22, [sp, #32]
  45f8ac:	mov	x21, x1
  45f8b0:	bl	41bcb0 <__errno_location@plt>
  45f8b4:	mov	x19, x0
  45f8b8:	mov	w2, #0x0                   	// #0
  45f8bc:	mov	x0, x20
  45f8c0:	add	x1, sp, #0x38
  45f8c4:	ldr	w22, [x19]
  45f8c8:	str	wzr, [x19]
  45f8cc:	bl	41cea0 <strtoul@plt>
  45f8d0:	ldr	x2, [sp, #56]
  45f8d4:	ldrb	w3, [x2]
  45f8d8:	cmp	w3, #0x0
  45f8dc:	ccmp	x2, x20, #0x4, eq  // eq = none
  45f8e0:	b.eq	45f920 <ASN1_generate_nconf@plt+0x40fb0>  // b.none
  45f8e4:	cmn	x0, #0x1
  45f8e8:	b.eq	45f914 <ASN1_generate_nconf@plt+0x40fa4>  // b.none
  45f8ec:	cbnz	x0, 45f8f8 <ASN1_generate_nconf@plt+0x40f88>
  45f8f0:	ldr	w1, [x19]
  45f8f4:	cbnz	w1, 45f920 <ASN1_generate_nconf@plt+0x40fb0>
  45f8f8:	str	x0, [x21]
  45f8fc:	mov	w0, #0x1                   	// #1
  45f900:	str	w22, [x19]
  45f904:	ldp	x19, x20, [sp, #16]
  45f908:	ldp	x21, x22, [sp, #32]
  45f90c:	ldp	x29, x30, [sp], #64
  45f910:	ret
  45f914:	ldr	w1, [x19]
  45f918:	cmp	w1, #0x22
  45f91c:	b.ne	45f8f8 <ASN1_generate_nconf@plt+0x40f88>  // b.any
  45f920:	mov	x0, x20
  45f924:	bl	45ef78 <ASN1_generate_nconf@plt+0x40608>
  45f928:	str	w22, [x19]
  45f92c:	mov	w0, #0x0                   	// #0
  45f930:	ldp	x19, x20, [sp, #16]
  45f934:	ldp	x21, x22, [sp, #32]
  45f938:	ldp	x29, x30, [sp], #64
  45f93c:	ret
  45f940:	stp	x29, x30, [sp, #-128]!
  45f944:	mov	x29, sp
  45f948:	stp	x19, x20, [sp, #16]
  45f94c:	adrp	x20, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45f950:	add	x0, x20, #0x9a0
  45f954:	stp	x21, x22, [sp, #32]
  45f958:	ldr	w19, [x0, #48]
  45f95c:	ldr	x21, [x0, #40]
  45f960:	str	xzr, [x0, #72]
  45f964:	ldr	x2, [x21, w19, sxtw #3]
  45f968:	cbz	x2, 45f978 <ASN1_generate_nconf@plt+0x41008>
  45f96c:	ldrb	w1, [x2]
  45f970:	cmp	w1, #0x2d
  45f974:	b.eq	45f98c <ASN1_generate_nconf@plt+0x4101c>  // b.none
  45f978:	mov	w0, #0x0                   	// #0
  45f97c:	ldp	x19, x20, [sp, #16]
  45f980:	ldp	x21, x22, [sp, #32]
  45f984:	ldp	x29, x30, [sp], #128
  45f988:	ret
  45f98c:	ldrb	w3, [x2, #1]
  45f990:	add	w1, w19, #0x1
  45f994:	str	w1, [x0, #48]
  45f998:	sbfiz	x22, x19, #3, #32
  45f99c:	cmp	w3, #0x2d
  45f9a0:	b.ne	45f9b0 <ASN1_generate_nconf@plt+0x41040>  // b.any
  45f9a4:	ldrb	w0, [x2, #2]
  45f9a8:	cbz	w0, 45f978 <ASN1_generate_nconf@plt+0x41008>
  45f9ac:	nop
  45f9b0:	stp	x23, x24, [sp, #48]
  45f9b4:	stp	x25, x26, [sp, #64]
  45f9b8:	add	x25, x2, #0x1
  45f9bc:	ldrb	w0, [x2, #1]
  45f9c0:	cmp	w0, #0x2d
  45f9c4:	b.eq	45fa3c <ASN1_generate_nconf@plt+0x410cc>  // b.none
  45f9c8:	add	x23, x20, #0x9a0
  45f9cc:	mov	x0, x25
  45f9d0:	mov	w1, #0x3d                  	// #61
  45f9d4:	str	x2, [x23, #80]
  45f9d8:	bl	41d830 <strchr@plt>
  45f9dc:	cbz	x0, 45fa48 <ASN1_generate_nconf@plt+0x410d8>
  45f9e0:	add	x26, x0, #0x1
  45f9e4:	strb	wzr, [x0]
  45f9e8:	str	x26, [x23, #72]
  45f9ec:	add	x0, x20, #0x9a0
  45f9f0:	ldr	x23, [x0, #56]
  45f9f4:	ldr	x24, [x23]
  45f9f8:	cbz	x24, 45fbbc <ASN1_generate_nconf@plt+0x4124c>
  45f9fc:	mov	x1, x24
  45fa00:	mov	x0, x25
  45fa04:	bl	41d250 <strcmp@plt>
  45fa08:	cbnz	w0, 45fbb4 <ASN1_generate_nconf@plt+0x41244>
  45fa0c:	ldr	w0, [x23, #12]
  45fa10:	cmp	w0, #0x2d
  45fa14:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  45fa18:	b.ne	45fa54 <ASN1_generate_nconf@plt+0x410e4>  // b.any
  45fa1c:	cbnz	x26, 45fc68 <ASN1_generate_nconf@plt+0x412f8>
  45fa20:	ldr	w0, [x23, #8]
  45fa24:	ldp	x19, x20, [sp, #16]
  45fa28:	ldp	x21, x22, [sp, #32]
  45fa2c:	ldp	x23, x24, [sp, #48]
  45fa30:	ldp	x25, x26, [sp, #64]
  45fa34:	ldp	x29, x30, [sp], #128
  45fa38:	ret
  45fa3c:	add	x25, x2, #0x2
  45fa40:	add	x2, x2, #0x1
  45fa44:	b	45f9c8 <ASN1_generate_nconf@plt+0x41058>
  45fa48:	mov	x26, #0x0                   	// #0
  45fa4c:	str	xzr, [x23, #72]
  45fa50:	b	45f9ec <ASN1_generate_nconf@plt+0x4107c>
  45fa54:	cbz	x26, 45fbdc <ASN1_generate_nconf@plt+0x4126c>
  45fa58:	cmp	w0, #0x63
  45fa5c:	b.eq	45fc60 <ASN1_generate_nconf@plt+0x412f0>  // b.none
  45fa60:	b.gt	45faa8 <ASN1_generate_nconf@plt+0x41138>
  45fa64:	cmp	w0, #0x4d
  45fa68:	b.eq	45fc04 <ASN1_generate_nconf@plt+0x41294>  // b.none
  45fa6c:	b.le	45fad8 <ASN1_generate_nconf@plt+0x41168>
  45fa70:	cmp	w0, #0x55
  45fa74:	b.ne	45fa20 <ASN1_generate_nconf@plt+0x410b0>  // b.any
  45fa78:	mov	x0, x26
  45fa7c:	add	x1, sp, #0x78
  45fa80:	bl	45f7e8 <ASN1_generate_nconf@plt+0x40e78>
  45fa84:	cbnz	w0, 45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fa88:	add	x2, x20, #0x9a0
  45fa8c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fa90:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fa94:	add	x1, x1, #0xad8
  45fa98:	ldr	x0, [x0, #4024]
  45fa9c:	ldr	x4, [x23]
  45faa0:	ldr	x3, [x2, #72]
  45faa4:	b	45fb9c <ASN1_generate_nconf@plt+0x4122c>
  45faa8:	cmp	w0, #0x6e
  45faac:	b.eq	45fc18 <ASN1_generate_nconf@plt+0x412a8>  // b.none
  45fab0:	b.le	45fb20 <ASN1_generate_nconf@plt+0x411b0>
  45fab4:	cmp	w0, #0x70
  45fab8:	b.eq	45fc18 <ASN1_generate_nconf@plt+0x412a8>  // b.none
  45fabc:	cmp	w0, #0x75
  45fac0:	b.ne	45fa20 <ASN1_generate_nconf@plt+0x410b0>  // b.any
  45fac4:	mov	x0, x26
  45fac8:	add	x1, sp, #0x68
  45facc:	bl	45f898 <ASN1_generate_nconf@plt+0x40f28>
  45fad0:	cbnz	w0, 45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fad4:	b	45fa88 <ASN1_generate_nconf@plt+0x41118>
  45fad8:	cmp	w0, #0x2f
  45fadc:	b.ne	45fb44 <ASN1_generate_nconf@plt+0x411d4>  // b.any
  45fae0:	mov	x0, x26
  45fae4:	bl	45cd30 <ASN1_generate_nconf@plt+0x3e3c0>
  45fae8:	cmp	w0, #0x0
  45faec:	b.gt	45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45faf0:	add	x2, x20, #0x9a0
  45faf4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45faf8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fafc:	add	x1, x1, #0xa90
  45fb00:	ldr	x0, [x0, #4024]
  45fb04:	ldr	x3, [x2, #72]
  45fb08:	ldr	x0, [x0]
  45fb0c:	bl	419740 <BIO_printf@plt>
  45fb10:	mov	w0, #0xffffffff            	// #-1
  45fb14:	ldp	x23, x24, [sp, #48]
  45fb18:	ldp	x25, x26, [sp, #64]
  45fb1c:	b	45f97c <ASN1_generate_nconf@plt+0x4100c>
  45fb20:	cmp	w0, #0x66
  45fb24:	b.eq	45fbfc <ASN1_generate_nconf@plt+0x4128c>  // b.none
  45fb28:	cmp	w0, #0x6c
  45fb2c:	b.ne	45fa20 <ASN1_generate_nconf@plt+0x410b0>  // b.any
  45fb30:	mov	x0, x26
  45fb34:	add	x1, sp, #0x60
  45fb38:	bl	45f608 <ASN1_generate_nconf@plt+0x40c98>
  45fb3c:	cbnz	w0, 45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fb40:	b	45fa88 <ASN1_generate_nconf@plt+0x41118>
  45fb44:	sub	w1, w0, #0x45
  45fb48:	cmp	w1, #0x1
  45fb4c:	b.hi	45fa20 <ASN1_generate_nconf@plt+0x410b0>  // b.pmore
  45fb50:	cmp	w0, #0x45
  45fb54:	mov	x1, #0x12                  	// #18
  45fb58:	b.eq	45fb70 <ASN1_generate_nconf@plt+0x41200>  // b.none
  45fb5c:	cmp	w0, #0x46
  45fb60:	mov	x1, #0x2                   	// #2
  45fb64:	mov	x0, #0x7be                 	// #1982
  45fb68:	csel	x1, x1, x0, eq  // eq = none
  45fb6c:	nop
  45fb70:	mov	x0, x26
  45fb74:	add	x2, sp, #0x5c
  45fb78:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  45fb7c:	cbnz	w0, 45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fb80:	add	x2, x20, #0x9a0
  45fb84:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fb88:	ldr	x4, [x23]
  45fb8c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fb90:	ldr	x0, [x0, #4024]
  45fb94:	add	x1, x1, #0xb00
  45fb98:	ldr	x3, [x2, #72]
  45fb9c:	ldr	x0, [x0]
  45fba0:	bl	419740 <BIO_printf@plt>
  45fba4:	mov	w0, #0xffffffff            	// #-1
  45fba8:	ldp	x23, x24, [sp, #48]
  45fbac:	ldp	x25, x26, [sp, #64]
  45fbb0:	b	45f97c <ASN1_generate_nconf@plt+0x4100c>
  45fbb4:	ldr	x24, [x23, #24]!
  45fbb8:	cbnz	x24, 45f9fc <ASN1_generate_nconf@plt+0x4108c>
  45fbbc:	add	x2, x20, #0x9a0
  45fbc0:	ldr	x0, [x2, #64]
  45fbc4:	cbz	x0, 45fc84 <ASN1_generate_nconf@plt+0x41314>
  45fbc8:	ldr	w0, [x0, #8]
  45fbcc:	ldp	x23, x24, [sp, #48]
  45fbd0:	str	x25, [x2, #88]
  45fbd4:	ldp	x25, x26, [sp, #64]
  45fbd8:	b	45f97c <ASN1_generate_nconf@plt+0x4100c>
  45fbdc:	add	x21, x21, x22
  45fbe0:	ldr	x26, [x21, #8]
  45fbe4:	cbz	x26, 45fc9c <ASN1_generate_nconf@plt+0x4132c>
  45fbe8:	add	x1, x20, #0x9a0
  45fbec:	add	w19, w19, #0x2
  45fbf0:	str	w19, [x1, #48]
  45fbf4:	str	x26, [x1, #72]
  45fbf8:	b	45fa58 <ASN1_generate_nconf@plt+0x410e8>
  45fbfc:	mov	x1, #0x7be                 	// #1982
  45fc00:	b	45fb70 <ASN1_generate_nconf@plt+0x41200>
  45fc04:	mov	x0, x26
  45fc08:	add	x1, sp, #0x70
  45fc0c:	bl	45f730 <ASN1_generate_nconf@plt+0x40dc0>
  45fc10:	cbnz	w0, 45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fc14:	b	45fa88 <ASN1_generate_nconf@plt+0x41118>
  45fc18:	mov	x0, x26
  45fc1c:	add	x1, sp, #0x5c
  45fc20:	bl	45f6b8 <ASN1_generate_nconf@plt+0x40d48>
  45fc24:	cbz	w0, 45fc40 <ASN1_generate_nconf@plt+0x412d0>
  45fc28:	ldr	w0, [x23, #12]
  45fc2c:	cmp	w0, #0x70
  45fc30:	b.ne	45fa20 <ASN1_generate_nconf@plt+0x410b0>  // b.any
  45fc34:	ldr	w0, [sp, #92]
  45fc38:	cmp	w0, #0x0
  45fc3c:	b.gt	45fa20 <ASN1_generate_nconf@plt+0x410b0>
  45fc40:	add	x2, x20, #0x9a0
  45fc44:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fc48:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fc4c:	add	x1, x1, #0xab0
  45fc50:	ldr	x0, [x0, #4024]
  45fc54:	ldr	x4, [x23]
  45fc58:	ldr	x3, [x2, #72]
  45fc5c:	b	45fb9c <ASN1_generate_nconf@plt+0x4122c>
  45fc60:	mov	x1, #0xa                   	// #10
  45fc64:	b	45fb70 <ASN1_generate_nconf@plt+0x41200>
  45fc68:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fc6c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fc70:	mov	x3, x25
  45fc74:	add	x2, x20, #0x9a0
  45fc78:	ldr	x0, [x0, #4024]
  45fc7c:	add	x1, x1, #0xa48
  45fc80:	b	45fb08 <ASN1_generate_nconf@plt+0x41198>
  45fc84:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fc88:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fc8c:	mov	x3, x25
  45fc90:	add	x1, x1, #0xb28
  45fc94:	ldr	x0, [x0, #4024]
  45fc98:	b	45fb08 <ASN1_generate_nconf@plt+0x41198>
  45fc9c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fca0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fca4:	mov	x3, x24
  45fca8:	add	x2, x20, #0x9a0
  45fcac:	ldr	x0, [x0, #4024]
  45fcb0:	add	x1, x1, #0xa70
  45fcb4:	b	45fb08 <ASN1_generate_nconf@plt+0x41198>
  45fcb8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45fcbc:	ldr	x0, [x0, #2536]
  45fcc0:	ret
  45fcc4:	nop
  45fcc8:	stp	x29, x30, [sp, #-48]!
  45fccc:	sub	w2, w0, #0x7d0
  45fcd0:	cmp	w2, #0x1f
  45fcd4:	mov	x29, sp
  45fcd8:	stp	x19, x20, [sp, #16]
  45fcdc:	str	xzr, [sp, #40]
  45fce0:	b.ls	45fcf8 <ASN1_generate_nconf@plt+0x41388>  // b.plast
  45fce4:	mov	w20, #0x1                   	// #1
  45fce8:	mov	w0, w20
  45fcec:	ldp	x19, x20, [sp, #16]
  45fcf0:	ldp	x29, x30, [sp], #48
  45fcf4:	ret
  45fcf8:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  45fcfc:	mov	x19, x1
  45fd00:	add	x0, x0, #0xcd4
  45fd04:	ldrh	w0, [x0, w2, uxtw #1]
  45fd08:	adr	x1, 45fd14 <ASN1_generate_nconf@plt+0x413a4>
  45fd0c:	add	x0, x1, w0, sxth #2
  45fd10:	br	x0
  45fd14:	mov	w20, #0x0                   	// #0
  45fd18:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd1c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fd20:	mov	w1, #0x0                   	// #0
  45fd24:	bl	41c4a0 <OBJ_txt2obj@plt>
  45fd28:	mov	x1, x0
  45fd2c:	cbz	x0, 460050 <ASN1_generate_nconf@plt+0x416e0>
  45fd30:	mov	x0, x19
  45fd34:	mov	w20, #0x1                   	// #1
  45fd38:	bl	41b590 <X509_VERIFY_PARAM_add0_policy@plt>
  45fd3c:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd40:	mov	x0, x19
  45fd44:	mov	x1, #0x8000                	// #32768
  45fd48:	mov	w20, #0x1                   	// #1
  45fd4c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fd50:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd54:	mov	x0, x19
  45fd58:	mov	x1, #0x800                 	// #2048
  45fd5c:	mov	w20, #0x1                   	// #1
  45fd60:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fd64:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd68:	mov	x0, x19
  45fd6c:	mov	x1, #0x2000                	// #8192
  45fd70:	mov	w20, #0x1                   	// #1
  45fd74:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fd78:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd7c:	mov	x0, x19
  45fd80:	mov	x1, #0x4000                	// #16384
  45fd84:	mov	w20, #0x1                   	// #1
  45fd88:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fd8c:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fd90:	mov	x0, x19
  45fd94:	mov	x1, #0x1000                	// #4096
  45fd98:	mov	w20, #0x1                   	// #1
  45fd9c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fda0:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fda4:	mov	x0, x19
  45fda8:	mov	x1, #0x20                  	// #32
  45fdac:	mov	w20, #0x1                   	// #1
  45fdb0:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fdb4:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fdb8:	mov	x0, x19
  45fdbc:	mov	x1, #0x40                  	// #64
  45fdc0:	mov	w20, #0x1                   	// #1
  45fdc4:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fdc8:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fdcc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fdd0:	mov	w2, #0xa                   	// #10
  45fdd4:	mov	x1, #0x0                   	// #0
  45fdd8:	bl	41d2c0 <strtol@plt>
  45fddc:	tbnz	w0, #31, 45fce4 <ASN1_generate_nconf@plt+0x41374>
  45fde0:	mov	w1, w0
  45fde4:	mov	w20, #0x1                   	// #1
  45fde8:	mov	x0, x19
  45fdec:	bl	41a0a0 <X509_VERIFY_PARAM_set_auth_level@plt>
  45fdf0:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fdf4:	mov	x0, x19
  45fdf8:	mov	x1, #0x80000               	// #524288
  45fdfc:	mov	w20, #0x1                   	// #1
  45fe00:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe04:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe08:	mov	x0, x19
  45fe0c:	mov	x1, #0x20000               	// #131072
  45fe10:	mov	w20, #0x1                   	// #1
  45fe14:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe18:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe1c:	mov	x0, x19
  45fe20:	mov	x1, #0x30000               	// #196608
  45fe24:	mov	w20, #0x1                   	// #1
  45fe28:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe2c:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe30:	mov	x0, x19
  45fe34:	mov	x1, #0x10000               	// #65536
  45fe38:	mov	w20, #0x1                   	// #1
  45fe3c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe40:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe44:	mov	x0, x19
  45fe48:	mov	x1, #0x200000              	// #2097152
  45fe4c:	mov	w20, #0x1                   	// #1
  45fe50:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe54:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe58:	mov	x0, x19
  45fe5c:	mov	x1, #0x100000              	// #1048576
  45fe60:	mov	w20, #0x1                   	// #1
  45fe64:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe68:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe6c:	mov	x0, x19
  45fe70:	mov	x1, #0x10                  	// #16
  45fe74:	mov	w20, #0x1                   	// #1
  45fe78:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fe7c:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe80:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fe84:	mov	x1, x0
  45fe88:	mov	x0, x19
  45fe8c:	bl	41a520 <X509_VERIFY_PARAM_set1_ip_asc@plt>
  45fe90:	cmp	w0, #0x0
  45fe94:	cset	w20, ne  // ne = any
  45fe98:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fe9c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fea0:	bl	41ac20 <X509_VERIFY_PARAM_lookup@plt>
  45fea4:	mov	x1, x0
  45fea8:	cbz	x0, 460084 <ASN1_generate_nconf@plt+0x41714>
  45feac:	mov	x0, x19
  45feb0:	mov	w20, #0x1                   	// #1
  45feb4:	bl	41ceb0 <X509_VERIFY_PARAM_set1@plt>
  45feb8:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45febc:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fec0:	bl	41b6c0 <X509_PURPOSE_get_by_sname@plt>
  45fec4:	tbnz	w0, #31, 46001c <ASN1_generate_nconf@plt+0x416ac>
  45fec8:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  45fecc:	bl	41b2b0 <X509_PURPOSE_get_id@plt>
  45fed0:	mov	w1, w0
  45fed4:	mov	x0, x19
  45fed8:	bl	41c540 <X509_VERIFY_PARAM_set_purpose@plt>
  45fedc:	mov	w20, w0
  45fee0:	cbnz	w0, 45fce4 <ASN1_generate_nconf@plt+0x41374>
  45fee4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  45fee8:	ldr	x0, [x0, #4024]
  45feec:	ldr	x19, [x0]
  45fef0:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45fef4:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  45fef8:	mov	x3, x0
  45fefc:	add	x2, x2, #0x9a0
  45ff00:	mov	x0, x19
  45ff04:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  45ff08:	add	x1, x1, #0xb78
  45ff0c:	bl	419740 <BIO_printf@plt>
  45ff10:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ff14:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45ff18:	mov	x1, x0
  45ff1c:	mov	x2, #0x0                   	// #0
  45ff20:	mov	x0, x19
  45ff24:	bl	41e280 <X509_VERIFY_PARAM_set1_email@plt>
  45ff28:	cmp	w0, #0x0
  45ff2c:	cset	w20, ne  // ne = any
  45ff30:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ff34:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45ff38:	mov	x1, x0
  45ff3c:	mov	x2, #0x0                   	// #0
  45ff40:	mov	x0, x19
  45ff44:	bl	41e920 <X509_VERIFY_PARAM_set1_host@plt>
  45ff48:	cmp	w0, #0x0
  45ff4c:	cset	w20, ne  // ne = any
  45ff50:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ff54:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45ff58:	add	x1, sp, #0x28
  45ff5c:	bl	45f730 <ASN1_generate_nconf@plt+0x40dc0>
  45ff60:	mov	w20, w0
  45ff64:	cbz	w0, 45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ff68:	ldr	x1, [sp, #40]
  45ff6c:	mov	x0, x19
  45ff70:	mov	w20, #0x1                   	// #1
  45ff74:	bl	41a910 <X509_VERIFY_PARAM_set_time@plt>
  45ff78:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ff7c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  45ff80:	mov	w2, #0xa                   	// #10
  45ff84:	mov	x1, #0x0                   	// #0
  45ff88:	bl	41d2c0 <strtol@plt>
  45ff8c:	tbnz	w0, #31, 45fce4 <ASN1_generate_nconf@plt+0x41374>
  45ff90:	mov	w1, w0
  45ff94:	mov	w20, #0x1                   	// #1
  45ff98:	mov	x0, x19
  45ff9c:	bl	41a720 <X509_VERIFY_PARAM_set_depth@plt>
  45ffa0:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ffa4:	mov	x0, x19
  45ffa8:	mov	x1, #0x400                 	// #1024
  45ffac:	mov	w20, #0x1                   	// #1
  45ffb0:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ffb4:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ffb8:	mov	x0, x19
  45ffbc:	mov	x1, #0x200                 	// #512
  45ffc0:	mov	w20, #0x1                   	// #1
  45ffc4:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ffc8:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ffcc:	mov	x0, x19
  45ffd0:	mov	x1, #0x100                 	// #256
  45ffd4:	mov	w20, #0x1                   	// #1
  45ffd8:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ffdc:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45ffe0:	mov	x0, x19
  45ffe4:	mov	x1, #0x80                  	// #128
  45ffe8:	mov	w20, #0x1                   	// #1
  45ffec:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45fff0:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  45fff4:	mov	x0, x19
  45fff8:	mov	x1, #0xc                   	// #12
  45fffc:	mov	w20, #0x1                   	// #1
  460000:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  460004:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  460008:	mov	x0, x19
  46000c:	mov	x1, #0x4                   	// #4
  460010:	mov	w20, #0x1                   	// #1
  460014:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  460018:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  46001c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460020:	mov	w20, #0x0                   	// #0
  460024:	ldr	x0, [x0, #4024]
  460028:	ldr	x19, [x0]
  46002c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  460030:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  460034:	mov	x3, x0
  460038:	add	x2, x2, #0x9a0
  46003c:	mov	x0, x19
  460040:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460044:	add	x1, x1, #0xb60
  460048:	bl	419740 <BIO_printf@plt>
  46004c:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  460050:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460054:	mov	w20, #0x0                   	// #0
  460058:	ldr	x0, [x0, #4024]
  46005c:	ldr	x19, [x0]
  460060:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  460064:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  460068:	mov	x3, x0
  46006c:	add	x2, x2, #0x9a0
  460070:	mov	x0, x19
  460074:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460078:	add	x1, x1, #0xb48
  46007c:	bl	419740 <BIO_printf@plt>
  460080:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  460084:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460088:	mov	w20, #0x0                   	// #0
  46008c:	ldr	x0, [x0, #4024]
  460090:	ldr	x19, [x0]
  460094:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  460098:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  46009c:	mov	x3, x0
  4600a0:	add	x2, x2, #0x9a0
  4600a4:	mov	x0, x19
  4600a8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4600ac:	add	x1, x1, #0xba0
  4600b0:	bl	419740 <BIO_printf@plt>
  4600b4:	b	45fce8 <ASN1_generate_nconf@plt+0x41378>
  4600b8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4600bc:	ldr	x0, [x0, #2544]
  4600c0:	ret
  4600c4:	nop
  4600c8:	adrp	x0, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4600cc:	ldr	x0, [x0, #2552]
  4600d0:	ret
  4600d4:	nop
  4600d8:	adrp	x1, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4600dc:	add	x1, x1, #0x9a0
  4600e0:	ldr	x0, [x1, #40]
  4600e4:	ldrsw	x1, [x1, #48]
  4600e8:	add	x0, x0, x1, lsl #3
  4600ec:	ret
  4600f0:	stp	x29, x30, [sp, #-16]!
  4600f4:	mov	x29, sp
  4600f8:	bl	4600d8 <ASN1_generate_nconf@plt+0x41768>
  4600fc:	mov	x1, x0
  460100:	mov	w0, #0x0                   	// #0
  460104:	ldr	x2, [x1]
  460108:	cbz	x2, 460118 <ASN1_generate_nconf@plt+0x417a8>
  46010c:	ldr	x2, [x1, #8]!
  460110:	add	w0, w0, #0x1
  460114:	cbnz	x2, 46010c <ASN1_generate_nconf@plt+0x4179c>
  460118:	ldp	x29, x30, [sp], #16
  46011c:	ret
  460120:	stp	x29, x30, [sp, #-192]!
  460124:	mov	x29, sp
  460128:	stp	x27, x28, [sp, #80]
  46012c:	ldr	x28, [x0]
  460130:	stp	x19, x20, [sp, #16]
  460134:	mov	x19, x0
  460138:	stp	x21, x22, [sp, #32]
  46013c:	stp	x23, x24, [sp, #48]
  460140:	stp	x25, x26, [sp, #64]
  460144:	cbz	x28, 460324 <ASN1_generate_nconf@plt+0x419b4>
  460148:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46014c:	mov	x25, x0
  460150:	mov	w21, #0x5                   	// #5
  460154:	mov	x0, x28
  460158:	ldr	x20, [x20, #4048]
  46015c:	mov	w26, w21
  460160:	mov	w24, #0x7                   	// #7
  460164:	mov	w23, #0xf                   	// #15
  460168:	mov	w22, #0x1                   	// #1
  46016c:	nop
  460170:	cmp	x0, x20
  460174:	b.eq	4601d0 <ASN1_generate_nconf@plt+0x41860>  // b.none
  460178:	bl	41e440 <strlen@plt>
  46017c:	add	w0, w0, #0x2
  460180:	ldr	w1, [x25, #12]
  460184:	cmp	w1, #0x2d
  460188:	b.eq	4601c4 <ASN1_generate_nconf@plt+0x41854>  // b.none
  46018c:	cmp	w1, #0x55
  460190:	b.eq	460518 <ASN1_generate_nconf@plt+0x41ba8>  // b.none
  460194:	b.gt	4603a0 <ASN1_generate_nconf@plt+0x41a30>
  460198:	cmp	w1, #0x3e
  46019c:	b.eq	460518 <ASN1_generate_nconf@plt+0x41ba8>  // b.none
  4601a0:	b.le	46037c <ASN1_generate_nconf@plt+0x41a0c>
  4601a4:	cmp	w1, #0x46
  4601a8:	mov	w2, #0x8                   	// #8
  4601ac:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  4601b0:	cmp	w1, #0x4d
  4601b4:	mov	w2, #0x7                   	// #7
  4601b8:	b.ne	460370 <ASN1_generate_nconf@plt+0x41a00>  // b.any
  4601bc:	nop
  4601c0:	add	w0, w0, w2
  4601c4:	cmp	w0, #0x1d
  4601c8:	ccmp	w0, w21, #0x4, le
  4601cc:	csel	w21, w21, w0, le
  4601d0:	ldr	x0, [x25, #24]!
  4601d4:	cbnz	x0, 460170 <ASN1_generate_nconf@plt+0x41800>
  4601d8:	adrp	x24, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4601dc:	adrp	x22, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4601e0:	ldr	x0, [x24, #3944]
  4601e4:	cmp	x28, x0
  4601e8:	b.ne	460328 <ASN1_generate_nconf@plt+0x419b8>  // b.any
  4601ec:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4601f0:	add	x20, sp, #0x68
  4601f4:	adrp	x23, 484000 <ASN1_generate_nconf@plt+0x65690>
  4601f8:	add	x26, x20, #0x3
  4601fc:	ldr	x25, [x25, #4048]
  460200:	add	x23, x23, #0xbc0
  460204:	b	460238 <ASN1_generate_nconf@plt+0x418c8>
  460208:	mov	w0, #0x20                  	// #32
  46020c:	strb	w0, [x28]
  460210:	ldr	x0, [x22, #4024]
  460214:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460218:	mov	x3, x27
  46021c:	mov	x2, x20
  460220:	add	x1, x1, #0xc70
  460224:	strb	wzr, [x20, w21, sxtw]
  460228:	ldr	x0, [x0]
  46022c:	bl	419740 <BIO_printf@plt>
  460230:	ldr	x28, [x19, #24]!
  460234:	cbz	x28, 460354 <ASN1_generate_nconf@plt+0x419e4>
  460238:	ldr	x27, [x19, #16]
  46023c:	ldr	x0, [x24, #3944]
  460240:	cmp	x27, #0x0
  460244:	csel	x27, x23, x27, eq  // eq = none
  460248:	cmp	x28, x0
  46024c:	b.eq	4604d8 <ASN1_generate_nconf@plt+0x41b68>  // b.none
  460250:	mov	w1, #0x20                  	// #32
  460254:	mov	x0, x20
  460258:	mov	x2, #0x50                  	// #80
  46025c:	bl	41e7a0 <memset@plt>
  460260:	ldr	x1, [x19]
  460264:	strb	wzr, [sp, #184]
  460268:	cmp	x1, x25
  46026c:	b.eq	460210 <ASN1_generate_nconf@plt+0x418a0>  // b.none
  460270:	mov	w0, #0x2d                  	// #45
  460274:	strb	w0, [sp, #105]
  460278:	ldrb	w0, [x1]
  46027c:	cbnz	w0, 460498 <ASN1_generate_nconf@plt+0x41b28>
  460280:	mov	w0, #0x2a                  	// #42
  460284:	strb	w0, [sp, #106]
  460288:	ldr	w0, [x19, #12]
  46028c:	cmp	w0, #0x2d
  460290:	b.eq	460210 <ASN1_generate_nconf@plt+0x418a0>  // b.none
  460294:	mov	x28, x26
  460298:	mov	w0, #0x20                  	// #32
  46029c:	strb	w0, [x28], #1
  4602a0:	ldr	w0, [x19, #12]
  4602a4:	cmp	w0, #0x4d
  4602a8:	b.eq	4604cc <ASN1_generate_nconf@plt+0x41b5c>  // b.none
  4602ac:	b.le	46041c <ASN1_generate_nconf@plt+0x41aac>
  4602b0:	cmp	w0, #0x6e
  4602b4:	b.eq	460534 <ASN1_generate_nconf@plt+0x41bc4>  // b.none
  4602b8:	b.le	460400 <ASN1_generate_nconf@plt+0x41a90>
  4602bc:	cmp	w0, #0x73
  4602c0:	b.eq	4604f4 <ASN1_generate_nconf@plt+0x41b84>  // b.none
  4602c4:	cmp	w0, #0x75
  4602c8:	b.ne	4603ec <ASN1_generate_nconf@plt+0x41a7c>  // b.any
  4602cc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4602d0:	add	x1, x1, #0xbf8
  4602d4:	nop
  4602d8:	mov	x0, x28
  4602dc:	bl	41e200 <strcpy@plt>
  4602e0:	bl	41e440 <strlen@plt>
  4602e4:	add	x28, x28, x0
  4602e8:	sub	x0, x28, x20
  4602ec:	cmp	w0, #0x1d
  4602f0:	b.le	460208 <ASN1_generate_nconf@plt+0x41898>
  4602f4:	ldr	x0, [x22, #4024]
  4602f8:	strb	wzr, [x28]
  4602fc:	mov	x2, x20
  460300:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  460304:	add	x1, x1, #0xa48
  460308:	ldr	x0, [x0]
  46030c:	bl	419740 <BIO_printf@plt>
  460310:	mov	x0, x20
  460314:	mov	x2, #0x51                  	// #81
  460318:	mov	w1, #0x20                  	// #32
  46031c:	bl	41e7a0 <memset@plt>
  460320:	b	460210 <ASN1_generate_nconf@plt+0x418a0>
  460324:	mov	w21, #0x5                   	// #5
  460328:	adrp	x22, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46032c:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  460330:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460334:	add	x2, x2, #0x9a0
  460338:	ldr	x0, [x22, #4024]
  46033c:	add	x1, x1, #0xc48
  460340:	adrp	x24, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460344:	ldr	x0, [x0]
  460348:	bl	419740 <BIO_printf@plt>
  46034c:	ldr	x28, [x19]
  460350:	cbnz	x28, 4601ec <ASN1_generate_nconf@plt+0x4187c>
  460354:	ldp	x19, x20, [sp, #16]
  460358:	ldp	x21, x22, [sp, #32]
  46035c:	ldp	x23, x24, [sp, #48]
  460360:	ldp	x25, x26, [sp, #64]
  460364:	ldp	x27, x28, [sp, #80]
  460368:	ldp	x29, x30, [sp], #192
  46036c:	ret
  460370:	cmp	w1, #0x45
  460374:	csel	w2, w26, w23, ne  // ne = any
  460378:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  46037c:	cmp	w1, #0x2f
  460380:	mov	w2, #0x4                   	// #4
  460384:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  460388:	cmp	w1, #0x3c
  46038c:	mov	w2, #0x7                   	// #7
  460390:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  460394:	cmp	w1, #0x0
  460398:	csel	w2, w26, w22, ne  // ne = any
  46039c:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  4603a0:	cmp	w1, #0x70
  4603a4:	b.eq	460520 <ASN1_generate_nconf@plt+0x41bb0>  // b.none
  4603a8:	b.le	4603c8 <ASN1_generate_nconf@plt+0x41a58>
  4603ac:	cmp	w1, #0x73
  4603b0:	mov	w2, #0x4                   	// #4
  4603b4:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  4603b8:	cmp	w1, #0x75
  4603bc:	cset	w2, eq  // eq = none
  4603c0:	add	w2, w2, #0x5
  4603c4:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  4603c8:	cmp	w1, #0x6c
  4603cc:	mov	w2, #0x5                   	// #5
  4603d0:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  4603d4:	cmp	w1, #0x6e
  4603d8:	mov	w2, #0x4                   	// #4
  4603dc:	b.eq	4601c0 <ASN1_generate_nconf@plt+0x41850>  // b.none
  4603e0:	cmp	w1, #0x66
  4603e4:	csel	w2, w26, w24, ne  // ne = any
  4603e8:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  4603ec:	cmp	w0, #0x70
  4603f0:	b.ne	460540 <ASN1_generate_nconf@plt+0x41bd0>  // b.any
  4603f4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4603f8:	add	x1, x1, #0xc40
  4603fc:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460400:	cmp	w0, #0x66
  460404:	b.eq	46050c <ASN1_generate_nconf@plt+0x41b9c>  // b.none
  460408:	cmp	w0, #0x6c
  46040c:	b.ne	460444 <ASN1_generate_nconf@plt+0x41ad4>  // b.any
  460410:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460414:	add	x1, x1, #0xc28
  460418:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  46041c:	cmp	w0, #0x3c
  460420:	b.eq	460528 <ASN1_generate_nconf@plt+0x41bb8>  // b.none
  460424:	b.le	46046c <ASN1_generate_nconf@plt+0x41afc>
  460428:	cmp	w0, #0x45
  46042c:	b.eq	460500 <ASN1_generate_nconf@plt+0x41b90>  // b.none
  460430:	cmp	w0, #0x46
  460434:	b.ne	460458 <ASN1_generate_nconf@plt+0x41ae8>  // b.any
  460438:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46043c:	add	x1, x1, #0xbf0
  460440:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460444:	cmp	w0, #0x55
  460448:	b.ne	460540 <ASN1_generate_nconf@plt+0x41bd0>  // b.any
  46044c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460450:	add	x1, x1, #0xbe0
  460454:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460458:	cmp	w0, #0x3e
  46045c:	b.ne	460540 <ASN1_generate_nconf@plt+0x41bd0>  // b.any
  460460:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460464:	add	x1, x1, #0xc00
  460468:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  46046c:	cmp	w0, #0x2d
  460470:	b.eq	46048c <ASN1_generate_nconf@plt+0x41b1c>  // b.none
  460474:	cmp	w0, #0x2f
  460478:	b.ne	460488 <ASN1_generate_nconf@plt+0x41b18>  // b.any
  46047c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460480:	add	x1, x1, #0xc38
  460484:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460488:	cbnz	w0, 460540 <ASN1_generate_nconf@plt+0x41bd0>
  46048c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  460490:	add	x1, x1, #0xdc8
  460494:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460498:	add	x28, x20, #0x2
  46049c:	mov	x0, x28
  4604a0:	bl	41e200 <strcpy@plt>
  4604a4:	bl	41e440 <strlen@plt>
  4604a8:	add	x28, x28, x0
  4604ac:	ldr	w1, [x19, #12]
  4604b0:	cmp	w1, #0x2d
  4604b4:	b.eq	4602e8 <ASN1_generate_nconf@plt+0x41978>  // b.none
  4604b8:	mov	w0, #0x20                  	// #32
  4604bc:	strb	w0, [x28], #1
  4604c0:	ldr	w0, [x19, #12]
  4604c4:	cmp	w0, #0x4d
  4604c8:	b.ne	4602ac <ASN1_generate_nconf@plt+0x4193c>  // b.any
  4604cc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4604d0:	add	x1, x1, #0xbe8
  4604d4:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  4604d8:	ldr	x0, [x22, #4024]
  4604dc:	mov	x1, x27
  4604e0:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4604e4:	add	x2, x2, #0x9a0
  4604e8:	ldr	x0, [x0]
  4604ec:	bl	419740 <BIO_printf@plt>
  4604f0:	b	460230 <ASN1_generate_nconf@plt+0x418c0>
  4604f4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4604f8:	add	x1, x1, #0xc10
  4604fc:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460500:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460504:	add	x1, x1, #0xc18
  460508:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  46050c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460510:	add	x1, x1, #0xc08
  460514:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460518:	mov	w2, #0x8                   	// #8
  46051c:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  460520:	mov	w2, #0x5                   	// #5
  460524:	b	4601c0 <ASN1_generate_nconf@plt+0x41850>
  460528:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46052c:	add	x1, x1, #0xc30
  460530:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460534:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  460538:	add	x1, x1, #0x590
  46053c:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  460540:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460544:	add	x1, x1, #0xbd8
  460548:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  46054c:	nop
  460550:	stp	x29, x30, [sp, #-112]!
  460554:	mov	x29, sp
  460558:	ldr	x7, [x6, #16]
  46055c:	stp	x19, x20, [sp, #16]
  460560:	mov	w20, w2
  460564:	stp	x21, x22, [sp, #32]
  460568:	mov	x21, x6
  46056c:	stp	x23, x24, [sp, #48]
  460570:	mov	w23, w4
  460574:	mov	x24, x5
  460578:	stp	x25, x26, [sp, #64]
  46057c:	mov	w25, w3
  460580:	blr	x7
  460584:	mov	w22, w0
  460588:	cmp	w0, #0x1
  46058c:	b.ne	46059c <ASN1_generate_nconf@plt+0x41c2c>  // b.any
  460590:	ldr	w0, [x21, #8]
  460594:	cmp	w0, #0x1
  460598:	b.le	46066c <ASN1_generate_nconf@plt+0x41cfc>
  46059c:	ldr	x0, [x21]
  4605a0:	adrp	x26, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4605a4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4605a8:	add	x1, x1, #0xd30
  4605ac:	str	x27, [sp, #80]
  4605b0:	bl	41a980 <BIO_puts@plt>
  4605b4:	ldr	x19, [x26, #1392]
  4605b8:	add	x1, x26, #0x570
  4605bc:	cbnz	x19, 4605cc <ASN1_generate_nconf@plt+0x41c5c>
  4605c0:	b	4605d8 <ASN1_generate_nconf@plt+0x41c68>
  4605c4:	ldr	x19, [x1, #16]!
  4605c8:	cbz	x19, 4605d8 <ASN1_generate_nconf@plt+0x41c68>
  4605cc:	ldr	w2, [x1, #8]
  4605d0:	cmp	w20, w2
  4605d4:	b.ne	4605c4 <ASN1_generate_nconf@plt+0x41c54>  // b.any
  4605d8:	mov	w0, #0xe                   	// #14
  4605dc:	movk	w0, #0x5, lsl #16
  4605e0:	cmp	w20, w0
  4605e4:	b.gt	4606a0 <ASN1_generate_nconf@plt+0x41d30>
  4605e8:	mov	w0, #0xa                   	// #10
  4605ec:	movk	w0, #0x5, lsl #16
  4605f0:	cmp	w20, w0
  4605f4:	b.gt	4607e4 <ASN1_generate_nconf@plt+0x41e74>
  4605f8:	cmp	w20, #0xa
  4605fc:	b.eq	460640 <ASN1_generate_nconf@plt+0x41cd0>  // b.none
  460600:	cmp	w20, #0xf
  460604:	b.eq	460640 <ASN1_generate_nconf@plt+0x41cd0>  // b.none
  460608:	cmp	w20, #0x9
  46060c:	b.ne	460930 <ASN1_generate_nconf@plt+0x41fc0>  // b.any
  460610:	add	x26, x26, #0x570
  460614:	add	x1, x26, #0x140
  460618:	ldr	x0, [x21]
  46061c:	ldr	x2, [x26, #320]
  460620:	cbnz	x2, 460690 <ASN1_generate_nconf@plt+0x41d20>
  460624:	nop
  460628:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  46062c:	add	x2, x2, #0xd28
  460630:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460634:	add	x1, x1, #0xd48
  460638:	bl	419740 <BIO_printf@plt>
  46063c:	nop
  460640:	ldr	x0, [x21]
  460644:	cmp	w22, #0x0
  460648:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  46064c:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  460650:	add	x1, x1, #0x940
  460654:	add	x2, x2, #0x488
  460658:	csel	x2, x2, x1, ne  // ne = any
  46065c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  460660:	add	x1, x1, #0x668
  460664:	bl	419740 <BIO_printf@plt>
  460668:	ldr	x27, [sp, #80]
  46066c:	mov	w0, w22
  460670:	ldp	x19, x20, [sp, #16]
  460674:	ldp	x21, x22, [sp, #32]
  460678:	ldp	x23, x24, [sp, #48]
  46067c:	ldp	x25, x26, [sp, #64]
  460680:	ldp	x29, x30, [sp], #112
  460684:	ret
  460688:	ldr	x2, [x1, #16]!
  46068c:	cbz	x2, 460628 <ASN1_generate_nconf@plt+0x41cb8>
  460690:	ldr	w3, [x1, #8]
  460694:	cmp	w23, w3
  460698:	b.ne	460688 <ASN1_generate_nconf@plt+0x41d18>  // b.any
  46069c:	b	460630 <ASN1_generate_nconf@plt+0x41cc0>
  4606a0:	and	w0, w20, #0xffffefff
  4606a4:	sub	w0, w0, #0x60, lsl #12
  4606a8:	subs	w0, w0, #0x12
  4606ac:	cset	w27, eq  // eq = none
  4606b0:	cbz	x19, 4608e8 <ASN1_generate_nconf@plt+0x41f78>
  4606b4:	ldr	x0, [x21]
  4606b8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4606bc:	mov	x2, x19
  4606c0:	add	x1, x1, #0xd58
  4606c4:	bl	419740 <BIO_printf@plt>
  4606c8:	and	w0, w20, #0xffff0000
  4606cc:	cmp	w0, #0x30, lsl #12
  4606d0:	b.eq	46074c <ASN1_generate_nconf@plt+0x41ddc>  // b.none
  4606d4:	b.hi	460718 <ASN1_generate_nconf@plt+0x41da8>  // b.pmore
  4606d8:	cmp	w0, #0x10, lsl #12
  4606dc:	b.eq	46084c <ASN1_generate_nconf@plt+0x41edc>  // b.none
  4606e0:	cmp	w0, #0x20, lsl #12
  4606e4:	b.ne	460700 <ASN1_generate_nconf@plt+0x41d90>  // b.any
  4606e8:	mov	w0, w23
  4606ec:	bl	41ab60 <EC_curve_nid2nist@plt>
  4606f0:	mov	x1, x0
  4606f4:	cbz	x0, 4608d8 <ASN1_generate_nconf@plt+0x41f68>
  4606f8:	ldr	x0, [x21]
  4606fc:	bl	41a980 <BIO_puts@plt>
  460700:	ldr	x0, [x21]
  460704:	mov	w2, w25
  460708:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46070c:	add	x1, x1, #0xdd0
  460710:	bl	419740 <BIO_printf@plt>
  460714:	b	460640 <ASN1_generate_nconf@plt+0x41cd0>
  460718:	cmp	w0, #0x50, lsl #12
  46071c:	b.eq	4607ec <ASN1_generate_nconf@plt+0x41e7c>  // b.none
  460720:	cmp	w0, #0x60, lsl #12
  460724:	b.ne	460700 <ASN1_generate_nconf@plt+0x41d90>  // b.any
  460728:	mov	x0, x24
  46072c:	cbz	w27, 460784 <ASN1_generate_nconf@plt+0x41e14>
  460730:	bl	419f50 <X509_get_signature_nid@plt>
  460734:	ldr	x19, [x21]
  460738:	bl	41de40 <OBJ_nid2sn@plt>
  46073c:	mov	x1, x0
  460740:	mov	x0, x19
  460744:	bl	41a980 <BIO_puts@plt>
  460748:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  46074c:	ldr	x19, [x21]
  460750:	mov	x0, x24
  460754:	bl	41e380 <DH_bits@plt>
  460758:	mov	w2, w0
  46075c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460760:	mov	x0, x19
  460764:	add	x1, x1, #0xde0
  460768:	bl	419740 <BIO_printf@plt>
  46076c:	ldr	x0, [x21]
  460770:	mov	w2, w25
  460774:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460778:	add	x1, x1, #0xdd0
  46077c:	bl	419740 <BIO_printf@plt>
  460780:	b	460640 <ASN1_generate_nconf@plt+0x41cd0>
  460784:	bl	41c9f0 <X509_get0_pubkey@plt>
  460788:	mov	x19, x0
  46078c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  460790:	add	x1, x1, #0xdc8
  460794:	str	x1, [sp, #104]
  460798:	bl	41c2b0 <EVP_PKEY_get0_asn1@plt>
  46079c:	mov	x5, x0
  4607a0:	add	x4, sp, #0x68
  4607a4:	mov	x3, #0x0                   	// #0
  4607a8:	mov	x2, #0x0                   	// #0
  4607ac:	mov	x1, #0x0                   	// #0
  4607b0:	mov	x0, #0x0                   	// #0
  4607b4:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  4607b8:	mov	x0, x19
  4607bc:	ldr	x19, [x21]
  4607c0:	ldr	x20, [sp, #104]
  4607c4:	bl	4199c0 <EVP_PKEY_bits@plt>
  4607c8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4607cc:	mov	w3, w0
  4607d0:	mov	x2, x20
  4607d4:	mov	x0, x19
  4607d8:	add	x1, x1, #0xd60
  4607dc:	bl	419740 <BIO_printf@plt>
  4607e0:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  4607e4:	mov	w27, #0x0                   	// #0
  4607e8:	b	4606c8 <ASN1_generate_nconf@plt+0x41d58>
  4607ec:	ldrb	w23, [x24]
  4607f0:	ldrb	w1, [x24, #1]
  4607f4:	ldr	x0, [x21]
  4607f8:	add	w23, w1, w23, lsl #8
  4607fc:	cbz	x19, 460904 <ASN1_generate_nconf@plt+0x41f94>
  460800:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  460804:	mov	x2, x19
  460808:	add	x1, x1, #0x500
  46080c:	bl	419740 <BIO_printf@plt>
  460810:	add	x1, x26, #0x570
  460814:	add	x0, x1, #0x1c0
  460818:	ldr	x2, [x1, #448]
  46081c:	cbnz	x2, 46082c <ASN1_generate_nconf@plt+0x41ebc>
  460820:	b	460868 <ASN1_generate_nconf@plt+0x41ef8>
  460824:	ldr	x2, [x0, #16]!
  460828:	cbz	x2, 460868 <ASN1_generate_nconf@plt+0x41ef8>
  46082c:	ldr	w1, [x0, #8]
  460830:	cmp	w1, w23
  460834:	b.ne	460824 <ASN1_generate_nconf@plt+0x41eb4>  // b.any
  460838:	ldr	x0, [x21]
  46083c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460840:	add	x1, x1, #0xde8
  460844:	bl	419740 <BIO_printf@plt>
  460848:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  46084c:	ldr	x19, [x21]
  460850:	mov	x0, x24
  460854:	bl	41b050 <SSL_CIPHER_get_name@plt>
  460858:	mov	x1, x0
  46085c:	mov	x0, x19
  460860:	bl	41a980 <BIO_puts@plt>
  460864:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  460868:	add	x1, x26, #0x570
  46086c:	ldrb	w2, [x24, #1]
  460870:	ldrb	w4, [x24]
  460874:	add	x0, x1, #0x300
  460878:	ldr	x3, [x1, #768]
  46087c:	cbnz	x3, 46088c <ASN1_generate_nconf@plt+0x41f1c>
  460880:	b	460898 <ASN1_generate_nconf@plt+0x41f28>
  460884:	ldr	x3, [x0, #16]!
  460888:	cbz	x3, 460898 <ASN1_generate_nconf@plt+0x41f28>
  46088c:	ldr	w1, [x0, #8]
  460890:	cmp	w2, w1
  460894:	b.ne	460884 <ASN1_generate_nconf@plt+0x41f14>  // b.any
  460898:	add	x26, x26, #0x570
  46089c:	add	x0, x26, #0x350
  4608a0:	ldr	x2, [x26, #848]
  4608a4:	cbnz	x2, 4608b4 <ASN1_generate_nconf@plt+0x41f44>
  4608a8:	b	460918 <ASN1_generate_nconf@plt+0x41fa8>
  4608ac:	ldr	x2, [x0, #16]!
  4608b0:	cbz	x2, 460918 <ASN1_generate_nconf@plt+0x41fa8>
  4608b4:	ldr	w1, [x0, #8]
  4608b8:	cmp	w4, w1
  4608bc:	b.ne	4608ac <ASN1_generate_nconf@plt+0x41f3c>  // b.any
  4608c0:	ldr	x0, [x21]
  4608c4:	cbz	x3, 46091c <ASN1_generate_nconf@plt+0x41fac>
  4608c8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4608cc:	add	x1, x1, #0xd98
  4608d0:	bl	419740 <BIO_printf@plt>
  4608d4:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  4608d8:	mov	w0, w23
  4608dc:	bl	41de40 <OBJ_nid2sn@plt>
  4608e0:	mov	x1, x0
  4608e4:	b	4606f8 <ASN1_generate_nconf@plt+0x41d88>
  4608e8:	and	w0, w20, #0xffff0000
  4608ec:	cmp	w0, #0x50, lsl #12
  4608f0:	b.ne	460720 <ASN1_generate_nconf@plt+0x41db0>  // b.any
  4608f4:	ldrb	w23, [x24]
  4608f8:	ldrb	w1, [x24, #1]
  4608fc:	ldr	x0, [x21]
  460900:	add	w23, w1, w23, lsl #8
  460904:	mov	w2, w20
  460908:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46090c:	add	x1, x1, #0xd70
  460910:	bl	419740 <BIO_printf@plt>
  460914:	b	460810 <ASN1_generate_nconf@plt+0x41ea0>
  460918:	ldr	x0, [x21]
  46091c:	mov	w2, w23
  460920:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460924:	add	x1, x1, #0xdb8
  460928:	bl	419740 <BIO_printf@plt>
  46092c:	b	460700 <ASN1_generate_nconf@plt+0x41d90>
  460930:	mov	w27, #0x0                   	// #0
  460934:	cbnz	x19, 4606b4 <ASN1_generate_nconf@plt+0x41d44>
  460938:	b	4606c8 <ASN1_generate_nconf@plt+0x41d58>
  46093c:	nop
  460940:	stp	x29, x30, [sp, #-32]!
  460944:	mov	x29, sp
  460948:	str	x19, [sp, #16]
  46094c:	adrp	x19, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  460950:	ldr	x0, [x19, #2560]
  460954:	cbz	x0, 460984 <ASN1_generate_nconf@plt+0x42014>
  460958:	mov	x2, x1
  46095c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  460960:	add	x1, x1, #0xa48
  460964:	bl	419740 <BIO_printf@plt>
  460968:	ldr	x0, [x19, #2560]
  46096c:	mov	x3, #0x0                   	// #0
  460970:	ldr	x19, [sp, #16]
  460974:	mov	x2, #0x0                   	// #0
  460978:	ldp	x29, x30, [sp], #32
  46097c:	mov	w1, #0xb                   	// #11
  460980:	b	41de90 <BIO_ctrl@plt>
  460984:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460988:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46098c:	ldr	x19, [sp, #16]
  460990:	add	x1, x1, #0xdf8
  460994:	ldr	x0, [x0, #4024]
  460998:	ldp	x29, x30, [sp], #32
  46099c:	ldr	x0, [x0]
  4609a0:	b	419740 <BIO_printf@plt>
  4609a4:	nop
  4609a8:	stp	x29, x30, [sp, #-112]!
  4609ac:	mov	x29, sp
  4609b0:	stp	x19, x20, [sp, #16]
  4609b4:	mov	x20, x1
  4609b8:	stp	x23, x24, [sp, #48]
  4609bc:	mov	x24, x0
  4609c0:	bl	41e2c0 <SSL_certs_clear@plt>
  4609c4:	cbz	x20, 460b24 <ASN1_generate_nconf@plt+0x421b4>
  4609c8:	stp	x21, x22, [sp, #32]
  4609cc:	stp	x25, x26, [sp, #64]
  4609d0:	stp	x27, x28, [sp, #80]
  4609d4:	nop
  4609d8:	mov	x19, x20
  4609dc:	ldr	x20, [x20, #72]
  4609e0:	cbnz	x20, 4609d8 <ASN1_generate_nconf@plt+0x42068>
  4609e4:	adrp	x26, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4609e8:	add	x26, x26, #0x570
  4609ec:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  4609f0:	add	x26, x26, #0x3d0
  4609f4:	add	x0, x0, #0xe30
  4609f8:	adrp	x28, 484000 <ASN1_generate_nconf@plt+0x65690>
  4609fc:	mov	w23, #0x0                   	// #0
  460a00:	adrp	x27, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460a04:	str	x0, [sp, #104]
  460a08:	add	x0, x28, #0xe68
  460a0c:	str	x0, [sp, #96]
  460a10:	ldp	x1, x2, [x19, #40]
  460a14:	mov	x0, x24
  460a18:	ldr	x3, [x19, #56]
  460a1c:	add	w23, w23, #0x1
  460a20:	bl	41aeb0 <SSL_check_chain@plt>
  460a24:	mov	w21, w0
  460a28:	ldr	x20, [x27, #4024]
  460a2c:	mov	w2, w23
  460a30:	ldr	x1, [sp, #104]
  460a34:	ldr	x0, [x20]
  460a38:	bl	419740 <BIO_printf@plt>
  460a3c:	ldr	x0, [x19, #40]
  460a40:	ldr	x25, [x20]
  460a44:	bl	41d620 <X509_get_subject_name@plt>
  460a48:	mov	x22, x0
  460a4c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  460a50:	mov	x3, x0
  460a54:	mov	w2, #0x0                   	// #0
  460a58:	mov	x1, x22
  460a5c:	mov	x0, x25
  460a60:	bl	41e120 <X509_NAME_print_ex@plt>
  460a64:	ldr	x0, [x20]
  460a68:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  460a6c:	add	x1, x1, #0xf30
  460a70:	bl	41a980 <BIO_puts@plt>
  460a74:	ldr	x2, [x26]
  460a78:	cbz	x2, 460abc <ASN1_generate_nconf@plt+0x4214c>
  460a7c:	adrp	x22, 476000 <ASN1_generate_nconf@plt+0x57690>
  460a80:	mov	x28, x26
  460a84:	add	x22, x22, #0x6a0
  460a88:	adrp	x25, 484000 <ASN1_generate_nconf@plt+0x65690>
  460a8c:	nop
  460a90:	ldr	w5, [x28, #8]
  460a94:	mov	x3, x22
  460a98:	add	x1, x25, #0xe58
  460a9c:	tst	w21, w5
  460aa0:	ldr	x0, [x20]
  460aa4:	b.ne	460ab0 <ASN1_generate_nconf@plt+0x42140>  // b.any
  460aa8:	ldr	x3, [sp, #96]
  460aac:	add	x1, x25, #0xe58
  460ab0:	bl	419740 <BIO_printf@plt>
  460ab4:	ldr	x2, [x28, #16]!
  460ab8:	cbnz	x2, 460a90 <ASN1_generate_nconf@plt+0x42120>
  460abc:	ldr	x20, [x27, #4024]
  460ac0:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65690>
  460ac4:	add	x1, x0, #0xe70
  460ac8:	ldr	x0, [x20]
  460acc:	bl	419740 <BIO_printf@plt>
  460ad0:	mov	x0, x24
  460ad4:	mov	x3, #0x0                   	// #0
  460ad8:	mov	x2, #0x0                   	// #0
  460adc:	mov	w1, #0x63                  	// #99
  460ae0:	bl	41dad0 <SSL_ctrl@plt>
  460ae4:	tst	x0, #0x30000
  460ae8:	ldr	x0, [x20]
  460aec:	b.eq	460b38 <ASN1_generate_nconf@plt+0x421c8>  // b.none
  460af0:	tst	x21, #0x800
  460af4:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  460af8:	add	x2, x2, #0xe28
  460afc:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  460b00:	add	x1, x1, #0x678
  460b04:	csel	x1, x1, x2, ne  // ne = any
  460b08:	bl	41a980 <BIO_puts@plt>
  460b0c:	tbnz	w21, #0, 460b48 <ASN1_generate_nconf@plt+0x421d8>
  460b10:	ldr	x19, [x19, #80]
  460b14:	cbnz	x19, 460a10 <ASN1_generate_nconf@plt+0x420a0>
  460b18:	ldp	x21, x22, [sp, #32]
  460b1c:	ldp	x25, x26, [sp, #64]
  460b20:	ldp	x27, x28, [sp, #80]
  460b24:	mov	w0, #0x1                   	// #1
  460b28:	ldp	x19, x20, [sp, #16]
  460b2c:	ldp	x23, x24, [sp, #48]
  460b30:	ldp	x29, x30, [sp], #112
  460b34:	ret
  460b38:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460b3c:	add	x1, x1, #0xe80
  460b40:	bl	419740 <BIO_printf@plt>
  460b44:	tbz	w21, #0, 460b10 <ASN1_generate_nconf@plt+0x421a0>
  460b48:	ldr	x1, [x19, #40]
  460b4c:	mov	x0, x24
  460b50:	bl	41c820 <SSL_use_certificate@plt>
  460b54:	cbz	w0, 460ba4 <ASN1_generate_nconf@plt+0x42234>
  460b58:	ldr	x1, [x19, #48]
  460b5c:	mov	x0, x24
  460b60:	bl	41df30 <SSL_use_PrivateKey@plt>
  460b64:	cbz	w0, 460ba4 <ASN1_generate_nconf@plt+0x42234>
  460b68:	ldr	w0, [x19, #64]
  460b6c:	cbnz	w0, 460b8c <ASN1_generate_nconf@plt+0x4221c>
  460b70:	ldr	x3, [x19, #56]
  460b74:	cbz	x3, 460b10 <ASN1_generate_nconf@plt+0x421a0>
  460b78:	mov	x0, x24
  460b7c:	mov	x2, #0x1                   	// #1
  460b80:	mov	w1, #0x58                  	// #88
  460b84:	bl	41dad0 <SSL_ctrl@plt>
  460b88:	b	460b10 <ASN1_generate_nconf@plt+0x421a0>
  460b8c:	mov	x0, x24
  460b90:	mov	x3, #0x0                   	// #0
  460b94:	mov	x2, #0x0                   	// #0
  460b98:	mov	w1, #0x69                  	// #105
  460b9c:	bl	41dad0 <SSL_ctrl@plt>
  460ba0:	cbnz	x0, 460b10 <ASN1_generate_nconf@plt+0x421a0>
  460ba4:	mov	w0, #0x0                   	// #0
  460ba8:	ldp	x19, x20, [sp, #16]
  460bac:	ldp	x21, x22, [sp, #32]
  460bb0:	ldp	x23, x24, [sp, #48]
  460bb4:	ldp	x25, x26, [sp, #64]
  460bb8:	ldp	x27, x28, [sp, #80]
  460bbc:	ldp	x29, x30, [sp], #112
  460bc0:	ret
  460bc4:	nop
  460bc8:	stp	x29, x30, [sp, #-32]!
  460bcc:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460bd0:	mov	x29, sp
  460bd4:	ldr	x1, [x1, #4024]
  460bd8:	stp	x19, x20, [sp, #16]
  460bdc:	mov	x19, x0
  460be0:	ldr	x20, [x1]
  460be4:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  460be8:	mov	x3, x19
  460bec:	mov	x2, x0
  460bf0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460bf4:	add	x1, x1, #0xe90
  460bf8:	mov	x0, x20
  460bfc:	bl	419740 <BIO_printf@plt>
  460c00:	mov	w0, #0x1                   	// #1
  460c04:	bl	41ac10 <exit@plt>
  460c08:	stp	x29, x30, [sp, #-128]!
  460c0c:	mov	x29, sp
  460c10:	stp	x19, x20, [sp, #16]
  460c14:	mov	x20, x1
  460c18:	mov	x19, x0
  460c1c:	mov	x0, x1
  460c20:	stp	x21, x22, [sp, #32]
  460c24:	mov	w22, w2
  460c28:	stp	x23, x24, [sp, #48]
  460c2c:	bl	41aaa0 <SSL_is_server@plt>
  460c30:	mov	x6, #0x0                   	// #0
  460c34:	mov	w23, w0
  460c38:	mov	x5, #0x0                   	// #0
  460c3c:	mov	x4, #0x0                   	// #0
  460c40:	mov	x3, #0x0                   	// #0
  460c44:	mov	x2, #0x0                   	// #0
  460c48:	cbz	w22, 460e80 <ASN1_generate_nconf@plt+0x42510>
  460c4c:	mov	x0, x20
  460c50:	mov	w1, #0x0                   	// #0
  460c54:	bl	41d2d0 <SSL_get_shared_sigalgs@plt>
  460c58:	mov	w21, w0
  460c5c:	cbnz	w0, 460c78 <ASN1_generate_nconf@plt+0x42308>
  460c60:	mov	w0, #0x1                   	// #1
  460c64:	ldp	x19, x20, [sp, #16]
  460c68:	ldp	x21, x22, [sp, #32]
  460c6c:	ldp	x23, x24, [sp, #48]
  460c70:	ldp	x29, x30, [sp], #128
  460c74:	ret
  460c78:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460c7c:	mov	x0, x19
  460c80:	add	x1, x1, #0xf00
  460c84:	bl	41a980 <BIO_puts@plt>
  460c88:	cbz	w23, 460e98 <ASN1_generate_nconf@plt+0x42528>
  460c8c:	mov	x0, x19
  460c90:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460c94:	add	x1, x1, #0xf18
  460c98:	bl	41a980 <BIO_puts@plt>
  460c9c:	cmp	w21, #0x0
  460ca0:	b.le	460d7c <ASN1_generate_nconf@plt+0x4240c>
  460ca4:	adrp	x23, 484000 <ASN1_generate_nconf@plt+0x65690>
  460ca8:	add	x23, x23, #0xef0
  460cac:	stp	x25, x26, [sp, #64]
  460cb0:	add	x26, sp, #0x78
  460cb4:	add	x25, sp, #0x7c
  460cb8:	stp	x27, x28, [sp, #80]
  460cbc:	add	x28, sp, #0x76
  460cc0:	add	x27, sp, #0x77
  460cc4:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  460cc8:	mov	w24, #0x0                   	// #0
  460ccc:	add	x0, x0, #0xe40
  460cd0:	str	x0, [sp, #104]
  460cd4:	nop
  460cd8:	mov	x6, x28
  460cdc:	mov	x5, x27
  460ce0:	mov	x3, x26
  460ce4:	mov	x2, x25
  460ce8:	mov	w1, w24
  460cec:	mov	x0, x20
  460cf0:	mov	x4, #0x0                   	// #0
  460cf4:	cbz	w22, 460e48 <ASN1_generate_nconf@plt+0x424d8>
  460cf8:	bl	41d2d0 <SSL_get_shared_sigalgs@plt>
  460cfc:	cbz	w24, 460d0c <ASN1_generate_nconf@plt+0x4239c>
  460d00:	ldr	x1, [sp, #104]
  460d04:	mov	x0, x19
  460d08:	bl	41a980 <BIO_puts@plt>
  460d0c:	ldr	w0, [sp, #124]
  460d10:	cmp	w0, #0x3d3
  460d14:	b.eq	460e74 <ASN1_generate_nconf@plt+0x42504>  // b.none
  460d18:	b.gt	460e20 <ASN1_generate_nconf@plt+0x424b0>
  460d1c:	cmp	w0, #0x32b
  460d20:	b.eq	460e68 <ASN1_generate_nconf@plt+0x424f8>  // b.none
  460d24:	b.gt	460ddc <ASN1_generate_nconf@plt+0x4246c>
  460d28:	cmp	w0, #0x198
  460d2c:	b.eq	460e50 <ASN1_generate_nconf@plt+0x424e0>  // b.none
  460d30:	b.le	460da4 <ASN1_generate_nconf@plt+0x42434>
  460d34:	ldrb	w2, [sp, #119]
  460d38:	mov	x0, x19
  460d3c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  460d40:	add	x1, x1, #0xe30
  460d44:	bl	419740 <BIO_printf@plt>
  460d48:	ldr	w0, [sp, #120]
  460d4c:	cbz	w0, 460e08 <ASN1_generate_nconf@plt+0x42498>
  460d50:	bl	41de40 <OBJ_nid2sn@plt>
  460d54:	mov	x2, x0
  460d58:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460d5c:	mov	x0, x19
  460d60:	add	x1, x1, #0xf30
  460d64:	bl	419740 <BIO_printf@plt>
  460d68:	add	w24, w24, #0x1
  460d6c:	cmp	w24, w21
  460d70:	b.ne	460cd8 <ASN1_generate_nconf@plt+0x42368>  // b.any
  460d74:	ldp	x25, x26, [sp, #64]
  460d78:	ldp	x27, x28, [sp, #80]
  460d7c:	mov	x0, x19
  460d80:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  460d84:	add	x1, x1, #0xf30
  460d88:	bl	41a980 <BIO_puts@plt>
  460d8c:	mov	w0, #0x1                   	// #1
  460d90:	ldp	x19, x20, [sp, #16]
  460d94:	ldp	x21, x22, [sp, #32]
  460d98:	ldp	x23, x24, [sp, #48]
  460d9c:	ldp	x29, x30, [sp], #128
  460da0:	ret
  460da4:	cmp	w0, #0x6
  460da8:	b.eq	460eac <ASN1_generate_nconf@plt+0x4253c>  // b.none
  460dac:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  460db0:	cmp	w0, #0x74
  460db4:	add	x2, x2, #0x28
  460db8:	b.ne	460d34 <ASN1_generate_nconf@plt+0x423c4>  // b.any
  460dbc:	nop
  460dc0:	mov	x0, x19
  460dc4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  460dc8:	add	x1, x1, #0x500
  460dcc:	bl	419740 <BIO_printf@plt>
  460dd0:	ldr	w0, [sp, #120]
  460dd4:	cbz	w0, 460d68 <ASN1_generate_nconf@plt+0x423f8>
  460dd8:	b	460d50 <ASN1_generate_nconf@plt+0x423e0>
  460ddc:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  460de0:	cmp	w0, #0x390
  460de4:	add	x2, x2, #0xee8
  460de8:	b.eq	460dc0 <ASN1_generate_nconf@plt+0x42450>  // b.none
  460dec:	ldrb	w2, [sp, #119]
  460df0:	mov	x0, x19
  460df4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  460df8:	add	x1, x1, #0xe30
  460dfc:	bl	419740 <BIO_printf@plt>
  460e00:	ldr	w0, [sp, #120]
  460e04:	cbnz	w0, 460d50 <ASN1_generate_nconf@plt+0x423e0>
  460e08:	ldrb	w2, [sp, #118]
  460e0c:	mov	x0, x19
  460e10:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460e14:	add	x1, x1, #0xf38
  460e18:	bl	419740 <BIO_printf@plt>
  460e1c:	b	460d68 <ASN1_generate_nconf@plt+0x423f8>
  460e20:	cmp	w0, #0x43f
  460e24:	b.eq	460e5c <ASN1_generate_nconf@plt+0x424ec>  // b.none
  460e28:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  460e2c:	cmp	w0, #0x440
  460e30:	add	x2, x1, #0x958
  460e34:	b.eq	460dc0 <ASN1_generate_nconf@plt+0x42450>  // b.none
  460e38:	cmp	w0, #0x3d4
  460e3c:	mov	x2, x23
  460e40:	b.eq	460dc0 <ASN1_generate_nconf@plt+0x42450>  // b.none
  460e44:	b	460d34 <ASN1_generate_nconf@plt+0x423c4>
  460e48:	bl	419fe0 <SSL_get_sigalgs@plt>
  460e4c:	b	460cfc <ASN1_generate_nconf@plt+0x4238c>
  460e50:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  460e54:	add	x2, x2, #0xed0
  460e58:	b	460dc0 <ASN1_generate_nconf@plt+0x42450>
  460e5c:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  460e60:	add	x2, x2, #0x950
  460e64:	b	460dc0 <ASN1_generate_nconf@plt+0x42450>
  460e68:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  460e6c:	add	x2, x2, #0xed8
  460e70:	b	460dc0 <ASN1_generate_nconf@plt+0x42450>
  460e74:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  460e78:	add	x2, x2, #0xec0
  460e7c:	b	460dc0 <ASN1_generate_nconf@plt+0x42450>
  460e80:	mov	x0, x20
  460e84:	mov	w1, #0xffffffff            	// #-1
  460e88:	bl	419fe0 <SSL_get_sigalgs@plt>
  460e8c:	mov	w21, w0
  460e90:	cbz	w0, 460c60 <ASN1_generate_nconf@plt+0x422f0>
  460e94:	cbnz	w23, 460c8c <ASN1_generate_nconf@plt+0x4231c>
  460e98:	mov	x0, x19
  460e9c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460ea0:	add	x1, x1, #0xf08
  460ea4:	bl	41a980 <BIO_puts@plt>
  460ea8:	b	460c8c <ASN1_generate_nconf@plt+0x4231c>
  460eac:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  460eb0:	add	x2, x2, #0x20
  460eb4:	b	460dc0 <ASN1_generate_nconf@plt+0x42450>
  460eb8:	stp	x29, x30, [sp, #-96]!
  460ebc:	mov	x29, sp
  460ec0:	stp	x19, x20, [sp, #16]
  460ec4:	mov	w20, w0
  460ec8:	mov	x0, x1
  460ecc:	stp	x21, x22, [sp, #32]
  460ed0:	mov	x21, x1
  460ed4:	stp	x23, x24, [sp, #48]
  460ed8:	adrp	x23, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460edc:	stp	x25, x26, [sp, #64]
  460ee0:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  460ee4:	mov	x22, x0
  460ee8:	mov	x0, x21
  460eec:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  460ef0:	mov	w19, w0
  460ef4:	mov	x0, x21
  460ef8:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  460efc:	ldr	x1, [x23, #3936]
  460f00:	ldr	w1, [x1, #4]
  460f04:	cmp	w1, #0x0
  460f08:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  460f0c:	b.ne	461054 <ASN1_generate_nconf@plt+0x426e4>  // b.any
  460f10:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  460f14:	mov	w26, w0
  460f18:	mov	w2, w0
  460f1c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460f20:	ldr	x24, [x25, #4024]
  460f24:	add	x1, x1, #0xf40
  460f28:	ldr	x0, [x24]
  460f2c:	bl	419740 <BIO_printf@plt>
  460f30:	cbz	x22, 461178 <ASN1_generate_nconf@plt+0x42808>
  460f34:	stp	x27, x28, [sp, #80]
  460f38:	mov	x0, x22
  460f3c:	ldr	x28, [x24]
  460f40:	bl	41d620 <X509_get_subject_name@plt>
  460f44:	mov	x27, x0
  460f48:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  460f4c:	mov	x1, x27
  460f50:	mov	x3, x0
  460f54:	mov	w2, #0x0                   	// #0
  460f58:	mov	x0, x28
  460f5c:	bl	41e120 <X509_NAME_print_ex@plt>
  460f60:	ldr	x0, [x24]
  460f64:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  460f68:	add	x1, x1, #0xf30
  460f6c:	bl	41a980 <BIO_puts@plt>
  460f70:	ldp	x27, x28, [sp, #80]
  460f74:	cbnz	w20, 461054 <ASN1_generate_nconf@plt+0x426e4>
  460f78:	ldr	x1, [x25, #4024]
  460f7c:	sxtw	x0, w19
  460f80:	ldr	x24, [x1]
  460f84:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  460f88:	mov	w2, w19
  460f8c:	mov	x3, x0
  460f90:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460f94:	mov	x0, x24
  460f98:	add	x1, x1, #0xf60
  460f9c:	bl	419740 <BIO_printf@plt>
  460fa0:	ldr	x0, [x23, #3936]
  460fa4:	ldr	w1, [x0]
  460fa8:	cmp	w1, #0x0
  460fac:	ccmp	w1, w26, #0x0, ge  // ge = tcont
  460fb0:	b.lt	4611d4 <ASN1_generate_nconf@plt+0x42864>  // b.tstop
  460fb4:	ldr	w1, [x0, #12]
  460fb8:	str	w19, [x0, #8]
  460fbc:	cmp	w1, #0x0
  460fc0:	cset	w20, eq  // eq = none
  460fc4:	cmp	w19, #0xd
  460fc8:	b.eq	4611cc <ASN1_generate_nconf@plt+0x4285c>  // b.none
  460fcc:	b.gt	461110 <ASN1_generate_nconf@plt+0x427a0>
  460fd0:	cmp	w19, #0x9
  460fd4:	b.eq	4611cc <ASN1_generate_nconf@plt+0x4285c>  // b.none
  460fd8:	cmp	w19, #0xa
  460fdc:	b.eq	46118c <ASN1_generate_nconf@plt+0x4281c>  // b.none
  460fe0:	cmp	w19, #0x2
  460fe4:	b.ne	461034 <ASN1_generate_nconf@plt+0x426c4>  // b.any
  460fe8:	ldr	x25, [x25, #4024]
  460fec:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  460ff0:	add	x1, x1, #0xf78
  460ff4:	ldr	x0, [x25]
  460ff8:	bl	41a980 <BIO_puts@plt>
  460ffc:	ldr	x21, [x25]
  461000:	mov	x0, x22
  461004:	bl	419cf0 <X509_get_issuer_name@plt>
  461008:	mov	x19, x0
  46100c:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  461010:	mov	x3, x0
  461014:	mov	x1, x19
  461018:	mov	x0, x21
  46101c:	mov	w2, #0x0                   	// #0
  461020:	bl	41e120 <X509_NAME_print_ex@plt>
  461024:	ldr	x0, [x25]
  461028:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  46102c:	add	x1, x1, #0xf30
  461030:	bl	41a980 <BIO_puts@plt>
  461034:	cbnz	w20, 4610a4 <ASN1_generate_nconf@plt+0x42734>
  461038:	mov	w0, w20
  46103c:	ldp	x19, x20, [sp, #16]
  461040:	ldp	x21, x22, [sp, #32]
  461044:	ldp	x23, x24, [sp, #48]
  461048:	ldp	x25, x26, [sp, #64]
  46104c:	ldp	x29, x30, [sp], #96
  461050:	ret
  461054:	cmp	w19, #0xd
  461058:	b.eq	461194 <ASN1_generate_nconf@plt+0x42824>  // b.none
  46105c:	b.gt	4610e8 <ASN1_generate_nconf@plt+0x42778>
  461060:	cmp	w19, #0x9
  461064:	b.eq	461194 <ASN1_generate_nconf@plt+0x42824>  // b.none
  461068:	cmp	w19, #0xa
  46106c:	b.eq	461124 <ASN1_generate_nconf@plt+0x427b4>  // b.none
  461070:	cmp	w19, #0x2
  461074:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461078:	b.eq	460fe8 <ASN1_generate_nconf@plt+0x42678>  // b.none
  46107c:	cmp	w20, #0x2
  461080:	cset	w0, eq  // eq = none
  461084:	cmp	w19, #0x0
  461088:	csel	w19, w0, wzr, eq  // eq = none
  46108c:	cbz	w19, 461034 <ASN1_generate_nconf@plt+0x426c4>
  461090:	ldr	x0, [x23, #3936]
  461094:	ldr	w0, [x0, #4]
  461098:	cbnz	w0, 461038 <ASN1_generate_nconf@plt+0x426c8>
  46109c:	mov	x0, x21
  4610a0:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  4610a4:	ldr	x23, [x23, #3936]
  4610a8:	ldr	w0, [x23, #4]
  4610ac:	cbnz	w0, 461038 <ASN1_generate_nconf@plt+0x426c8>
  4610b0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4610b4:	mov	w2, w20
  4610b8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4610bc:	add	x1, x1, #0xf88
  4610c0:	ldr	x0, [x0, #4024]
  4610c4:	ldr	x0, [x0]
  4610c8:	bl	419740 <BIO_printf@plt>
  4610cc:	mov	w0, w20
  4610d0:	ldp	x19, x20, [sp, #16]
  4610d4:	ldp	x21, x22, [sp, #32]
  4610d8:	ldp	x23, x24, [sp, #48]
  4610dc:	ldp	x25, x26, [sp, #64]
  4610e0:	ldp	x29, x30, [sp], #96
  4610e4:	ret
  4610e8:	cmp	w19, #0xe
  4610ec:	b.eq	461124 <ASN1_generate_nconf@plt+0x427b4>  // b.none
  4610f0:	cmp	w19, #0x2b
  4610f4:	b.ne	46107c <ASN1_generate_nconf@plt+0x4270c>  // b.any
  4610f8:	ldr	x0, [x23, #3936]
  4610fc:	ldr	w0, [x0, #4]
  461100:	cbnz	w0, 461034 <ASN1_generate_nconf@plt+0x426c4>
  461104:	mov	x0, x21
  461108:	bl	45c908 <ASN1_generate_nconf@plt+0x3df98>
  46110c:	b	461034 <ASN1_generate_nconf@plt+0x426c4>
  461110:	cmp	w19, #0xe
  461114:	b.eq	46118c <ASN1_generate_nconf@plt+0x4281c>  // b.none
  461118:	cmp	w19, #0x2b
  46111c:	b.eq	4610f8 <ASN1_generate_nconf@plt+0x42788>  // b.none
  461120:	b	461034 <ASN1_generate_nconf@plt+0x426c4>
  461124:	cmp	w19, #0x0
  461128:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46112c:	cset	w19, eq  // eq = none
  461130:	cmp	w20, #0x2
  461134:	csel	w19, w19, wzr, eq  // eq = none
  461138:	ldr	x25, [x25, #4024]
  46113c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  461140:	add	x1, x1, #0x920
  461144:	ldr	x0, [x25]
  461148:	bl	419740 <BIO_printf@plt>
  46114c:	mov	x0, x22
  461150:	ldr	x24, [x25]
  461154:	bl	41d510 <X509_get0_notAfter@plt>
  461158:	mov	x1, x0
  46115c:	mov	x0, x24
  461160:	bl	41a0b0 <ASN1_TIME_print@plt>
  461164:	ldr	x0, [x25]
  461168:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  46116c:	add	x1, x1, #0xf30
  461170:	bl	419740 <BIO_printf@plt>
  461174:	b	46108c <ASN1_generate_nconf@plt+0x4271c>
  461178:	ldr	x0, [x24]
  46117c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  461180:	add	x1, x1, #0xf50
  461184:	bl	41a980 <BIO_puts@plt>
  461188:	b	460f74 <ASN1_generate_nconf@plt+0x42604>
  46118c:	mov	w19, #0x0                   	// #0
  461190:	b	461138 <ASN1_generate_nconf@plt+0x427c8>
  461194:	cmp	w20, #0x2
  461198:	adrp	x25, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46119c:	cset	w0, eq  // eq = none
  4611a0:	cmp	w19, #0x0
  4611a4:	csel	w19, w0, wzr, eq  // eq = none
  4611a8:	ldr	x25, [x25, #4024]
  4611ac:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4611b0:	add	x1, x1, #0x910
  4611b4:	ldr	x0, [x25]
  4611b8:	bl	419740 <BIO_printf@plt>
  4611bc:	mov	x0, x22
  4611c0:	ldr	x24, [x25]
  4611c4:	bl	41c890 <X509_get0_notBefore@plt>
  4611c8:	b	461158 <ASN1_generate_nconf@plt+0x427e8>
  4611cc:	mov	w19, #0x0                   	// #0
  4611d0:	b	4611a8 <ASN1_generate_nconf@plt+0x42838>
  4611d4:	mov	w1, #0x16                  	// #22
  4611d8:	str	w1, [x0, #8]
  4611dc:	b	460fc4 <ASN1_generate_nconf@plt+0x42654>
  4611e0:	stp	x29, x30, [sp, #-48]!
  4611e4:	mov	x29, sp
  4611e8:	stp	x19, x20, [sp, #16]
  4611ec:	cbz	x1, 461244 <ASN1_generate_nconf@plt+0x428d4>
  4611f0:	mov	x19, x2
  4611f4:	mov	x20, x1
  4611f8:	mov	w2, #0x1                   	// #1
  4611fc:	str	x21, [sp, #32]
  461200:	mov	x21, x0
  461204:	bl	41a9c0 <SSL_CTX_use_certificate_file@plt>
  461208:	cmp	w0, #0x0
  46120c:	b.le	461258 <ASN1_generate_nconf@plt+0x428e8>
  461210:	cmp	x19, #0x0
  461214:	mov	x0, x21
  461218:	csel	x19, x19, x20, ne  // ne = any
  46121c:	mov	w2, #0x1                   	// #1
  461220:	mov	x1, x19
  461224:	bl	41c690 <SSL_CTX_use_PrivateKey_file@plt>
  461228:	cmp	w0, #0x0
  46122c:	b.le	461294 <ASN1_generate_nconf@plt+0x42924>
  461230:	mov	x0, x21
  461234:	bl	41ce40 <SSL_CTX_check_private_key@plt>
  461238:	mov	w19, w0
  46123c:	cbz	w0, 4612ac <ASN1_generate_nconf@plt+0x4293c>
  461240:	ldr	x21, [sp, #32]
  461244:	mov	w19, #0x1                   	// #1
  461248:	mov	w0, w19
  46124c:	ldp	x19, x20, [sp, #16]
  461250:	ldp	x29, x30, [sp], #48
  461254:	ret
  461258:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46125c:	mov	x2, x20
  461260:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  461264:	add	x1, x1, #0xfa0
  461268:	ldr	x20, [x0, #4024]
  46126c:	mov	w19, #0x0                   	// #0
  461270:	ldr	x0, [x20]
  461274:	bl	419740 <BIO_printf@plt>
  461278:	ldr	x0, [x20]
  46127c:	bl	41e7f0 <ERR_print_errors@plt>
  461280:	mov	w0, w19
  461284:	ldp	x19, x20, [sp, #16]
  461288:	ldr	x21, [sp, #32]
  46128c:	ldp	x29, x30, [sp], #48
  461290:	ret
  461294:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461298:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  46129c:	mov	x2, x19
  4612a0:	add	x1, x1, #0xfc8
  4612a4:	ldr	x20, [x20, #4024]
  4612a8:	b	46126c <ASN1_generate_nconf@plt+0x428fc>
  4612ac:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4612b0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4612b4:	add	x1, x1, #0xff0
  4612b8:	ldr	x0, [x0, #4024]
  4612bc:	ldr	x0, [x0]
  4612c0:	bl	419740 <BIO_printf@plt>
  4612c4:	ldr	x21, [sp, #32]
  4612c8:	b	461248 <ASN1_generate_nconf@plt+0x428d8>
  4612cc:	nop
  4612d0:	stp	x29, x30, [sp, #-64]!
  4612d4:	mov	x29, sp
  4612d8:	stp	x21, x22, [sp, #32]
  4612dc:	cbz	x1, 46135c <ASN1_generate_nconf@plt+0x429ec>
  4612e0:	cmp	x3, #0x0
  4612e4:	mov	x21, x2
  4612e8:	cset	x22, ne  // ne = any
  4612ec:	stp	x19, x20, [sp, #16]
  4612f0:	mov	x19, x3
  4612f4:	mov	x20, x0
  4612f8:	str	x23, [sp, #48]
  4612fc:	mov	w23, w4
  461300:	bl	419eb0 <SSL_CTX_use_certificate@plt>
  461304:	cmp	w0, #0x0
  461308:	b.le	4613d4 <ASN1_generate_nconf@plt+0x42a64>
  46130c:	mov	x1, x21
  461310:	mov	x0, x20
  461314:	bl	41b7d0 <SSL_CTX_use_PrivateKey@plt>
  461318:	cmp	w0, #0x0
  46131c:	b.le	461370 <ASN1_generate_nconf@plt+0x42a00>
  461320:	mov	x0, x20
  461324:	bl	41ce40 <SSL_CTX_check_private_key@plt>
  461328:	mov	w21, w0
  46132c:	cbz	w0, 4613e4 <ASN1_generate_nconf@plt+0x42a74>
  461330:	lsl	x22, x22, #2
  461334:	cbz	x19, 461350 <ASN1_generate_nconf@plt+0x429e0>
  461338:	mov	x3, x19
  46133c:	mov	x0, x20
  461340:	mov	x2, #0x1                   	// #1
  461344:	mov	w1, #0x58                  	// #88
  461348:	bl	41ad80 <SSL_CTX_ctrl@plt>
  46134c:	cbz	x0, 461408 <ASN1_generate_nconf@plt+0x42a98>
  461350:	cbnz	w23, 4613ac <ASN1_generate_nconf@plt+0x42a3c>
  461354:	ldp	x19, x20, [sp, #16]
  461358:	ldr	x23, [sp, #48]
  46135c:	mov	w21, #0x1                   	// #1
  461360:	mov	w0, w21
  461364:	ldp	x21, x22, [sp, #32]
  461368:	ldp	x29, x30, [sp], #64
  46136c:	ret
  461370:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461374:	add	x1, x1, #0x48
  461378:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46137c:	ldr	x19, [x19, #4024]
  461380:	mov	w21, #0x0                   	// #0
  461384:	ldr	x0, [x19]
  461388:	bl	419740 <BIO_printf@plt>
  46138c:	ldr	x0, [x19]
  461390:	bl	41e7f0 <ERR_print_errors@plt>
  461394:	mov	w0, w21
  461398:	ldp	x19, x20, [sp, #16]
  46139c:	ldp	x21, x22, [sp, #32]
  4613a0:	ldr	x23, [sp, #48]
  4613a4:	ldp	x29, x30, [sp], #64
  4613a8:	ret
  4613ac:	mov	x2, x22
  4613b0:	mov	x0, x20
  4613b4:	mov	x3, #0x0                   	// #0
  4613b8:	mov	w1, #0x69                  	// #105
  4613bc:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4613c0:	cbnz	x0, 461354 <ASN1_generate_nconf@plt+0x429e4>
  4613c4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4613c8:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4613cc:	add	x1, x1, #0x90
  4613d0:	b	46137c <ASN1_generate_nconf@plt+0x42a0c>
  4613d4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4613d8:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4613dc:	add	x1, x1, #0x28
  4613e0:	b	46137c <ASN1_generate_nconf@plt+0x42a0c>
  4613e4:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4613e8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65690>
  4613ec:	add	x1, x1, #0xff0
  4613f0:	ldr	x0, [x0, #4024]
  4613f4:	ldr	x0, [x0]
  4613f8:	bl	419740 <BIO_printf@plt>
  4613fc:	ldp	x19, x20, [sp, #16]
  461400:	ldr	x23, [sp, #48]
  461404:	b	461360 <ASN1_generate_nconf@plt+0x429f0>
  461408:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46140c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461410:	add	x1, x1, #0x68
  461414:	b	46137c <ASN1_generate_nconf@plt+0x42a0c>
  461418:	stp	x29, x30, [sp, #-112]!
  46141c:	mov	x29, sp
  461420:	stp	x19, x20, [sp, #16]
  461424:	mov	x20, x0
  461428:	mov	x19, x1
  46142c:	mov	x0, x1
  461430:	stp	x23, x24, [sp, #48]
  461434:	add	x23, sp, #0x68
  461438:	bl	41aaa0 <SSL_is_server@plt>
  46143c:	cbz	w0, 461578 <ASN1_generate_nconf@plt+0x42c08>
  461440:	mov	x1, x19
  461444:	mov	w2, #0x0                   	// #0
  461448:	mov	x0, x20
  46144c:	bl	460c08 <ASN1_generate_nconf@plt+0x42298>
  461450:	mov	x1, x19
  461454:	mov	w2, #0x1                   	// #1
  461458:	mov	x0, x20
  46145c:	bl	460c08 <ASN1_generate_nconf@plt+0x42298>
  461460:	mov	x3, x23
  461464:	mov	x0, x19
  461468:	mov	x2, #0x0                   	// #0
  46146c:	mov	w1, #0x6c                  	// #108
  461470:	bl	41dad0 <SSL_ctrl@plt>
  461474:	cbnz	x0, 46149c <ASN1_generate_nconf@plt+0x42b2c>
  461478:	mov	x1, x23
  46147c:	mov	x0, x19
  461480:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  461484:	cbnz	w0, 4614d0 <ASN1_generate_nconf@plt+0x42b60>
  461488:	mov	w0, #0x1                   	// #1
  46148c:	ldp	x19, x20, [sp, #16]
  461490:	ldp	x23, x24, [sp, #48]
  461494:	ldp	x29, x30, [sp], #112
  461498:	ret
  46149c:	ldr	w0, [sp, #104]
  4614a0:	cbz	w0, 461478 <ASN1_generate_nconf@plt+0x42b08>
  4614a4:	bl	41de40 <OBJ_nid2sn@plt>
  4614a8:	mov	x2, x0
  4614ac:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4614b0:	mov	x0, x20
  4614b4:	add	x1, x1, #0xe8
  4614b8:	bl	419740 <BIO_printf@plt>
  4614bc:	mov	x1, x23
  4614c0:	mov	x0, x19
  4614c4:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  4614c8:	cbz	w0, 461488 <ASN1_generate_nconf@plt+0x42b18>
  4614cc:	nop
  4614d0:	ldr	w0, [sp, #104]
  4614d4:	cmp	w0, #0x390
  4614d8:	b.eq	4616b0 <ASN1_generate_nconf@plt+0x42d40>  // b.none
  4614dc:	b.le	461520 <ASN1_generate_nconf@plt+0x42bb0>
  4614e0:	cmp	w0, #0x43f
  4614e4:	b.eq	4616a4 <ASN1_generate_nconf@plt+0x42d34>  // b.none
  4614e8:	b.le	46155c <ASN1_generate_nconf@plt+0x42bec>
  4614ec:	cmp	w0, #0x440
  4614f0:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4614f4:	add	x2, x2, #0x958
  4614f8:	csel	x2, x2, xzr, eq  // eq = none
  4614fc:	mov	x0, x20
  461500:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461504:	add	x1, x1, #0x108
  461508:	bl	419740 <BIO_printf@plt>
  46150c:	mov	w0, #0x1                   	// #1
  461510:	ldp	x19, x20, [sp, #16]
  461514:	ldp	x23, x24, [sp, #48]
  461518:	ldp	x29, x30, [sp], #112
  46151c:	ret
  461520:	cmp	w0, #0x198
  461524:	b.eq	461698 <ASN1_generate_nconf@plt+0x42d28>  // b.none
  461528:	b.le	461540 <ASN1_generate_nconf@plt+0x42bd0>
  46152c:	cmp	w0, #0x32b
  461530:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  461534:	add	x2, x2, #0xed8
  461538:	csel	x2, x2, xzr, eq  // eq = none
  46153c:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  461540:	cmp	w0, #0x6
  461544:	b.eq	461668 <ASN1_generate_nconf@plt+0x42cf8>  // b.none
  461548:	cmp	w0, #0x74
  46154c:	b.ne	4616bc <ASN1_generate_nconf@plt+0x42d4c>  // b.any
  461550:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  461554:	add	x2, x2, #0x28
  461558:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  46155c:	cmp	w0, #0x3d3
  461560:	b.eq	46165c <ASN1_generate_nconf@plt+0x42cec>  // b.none
  461564:	cmp	w0, #0x3d4
  461568:	b.ne	4616bc <ASN1_generate_nconf@plt+0x42d4c>  // b.any
  46156c:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  461570:	add	x2, x2, #0xef0
  461574:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  461578:	mov	x3, x23
  46157c:	mov	x0, x19
  461580:	mov	x2, #0x0                   	// #0
  461584:	mov	w1, #0x67                  	// #103
  461588:	stp	x21, x22, [sp, #32]
  46158c:	stp	x25, x26, [sp, #64]
  461590:	bl	41dad0 <SSL_ctrl@plt>
  461594:	mov	x21, x0
  461598:	mov	w25, w0
  46159c:	cbnz	w0, 4615ac <ASN1_generate_nconf@plt+0x42c3c>
  4615a0:	ldp	x21, x22, [sp, #32]
  4615a4:	ldp	x25, x26, [sp, #64]
  4615a8:	b	461440 <ASN1_generate_nconf@plt+0x42ad0>
  4615ac:	mov	x0, x20
  4615b0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4615b4:	add	x1, x1, #0xb8
  4615b8:	bl	41a980 <BIO_puts@plt>
  4615bc:	cmp	w21, #0x0
  4615c0:	b.le	461640 <ASN1_generate_nconf@plt+0x42cd0>
  4615c4:	adrp	x24, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4615c8:	add	x24, x24, #0x570
  4615cc:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4615d0:	add	x24, x24, #0x470
  4615d4:	add	x26, x26, #0xa0
  4615d8:	stp	x27, x28, [sp, #80]
  4615dc:	adrp	x27, 485000 <ASN1_generate_nconf@plt+0x66690>
  4615e0:	add	x27, x27, #0xd8
  4615e4:	mov	x21, #0x0                   	// #0
  4615e8:	ldr	x22, [x24]
  4615ec:	ldr	x0, [sp, #104]
  4615f0:	ldrb	w28, [x0, x21]
  4615f4:	cbz	x22, 461674 <ASN1_generate_nconf@plt+0x42d04>
  4615f8:	mov	x0, x24
  4615fc:	b	461608 <ASN1_generate_nconf@plt+0x42c98>
  461600:	ldr	x22, [x0, #16]!
  461604:	cbz	x22, 461674 <ASN1_generate_nconf@plt+0x42d04>
  461608:	ldr	w1, [x0, #8]
  46160c:	cmp	w28, w1
  461610:	b.ne	461600 <ASN1_generate_nconf@plt+0x42c90>  // b.any
  461614:	cbz	x21, 461624 <ASN1_generate_nconf@plt+0x42cb4>
  461618:	mov	x1, x26
  46161c:	mov	x0, x20
  461620:	bl	41a980 <BIO_puts@plt>
  461624:	mov	x1, x22
  461628:	mov	x0, x20
  46162c:	bl	41a980 <BIO_puts@plt>
  461630:	add	x21, x21, #0x1
  461634:	cmp	w25, w21
  461638:	b.gt	4615e8 <ASN1_generate_nconf@plt+0x42c78>
  46163c:	ldp	x27, x28, [sp, #80]
  461640:	mov	x0, x20
  461644:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  461648:	add	x1, x1, #0xf30
  46164c:	bl	41a980 <BIO_puts@plt>
  461650:	ldp	x21, x22, [sp, #32]
  461654:	ldp	x25, x26, [sp, #64]
  461658:	b	461440 <ASN1_generate_nconf@plt+0x42ad0>
  46165c:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  461660:	add	x2, x2, #0xec0
  461664:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  461668:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  46166c:	add	x2, x2, #0x20
  461670:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  461674:	cbz	x21, 461684 <ASN1_generate_nconf@plt+0x42d14>
  461678:	mov	x1, x26
  46167c:	mov	x0, x20
  461680:	bl	41a980 <BIO_puts@plt>
  461684:	mov	w2, w28
  461688:	mov	x1, x27
  46168c:	mov	x0, x20
  461690:	bl	419740 <BIO_printf@plt>
  461694:	b	461630 <ASN1_generate_nconf@plt+0x42cc0>
  461698:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  46169c:	add	x2, x2, #0xed0
  4616a0:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  4616a4:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4616a8:	add	x2, x2, #0x950
  4616ac:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  4616b0:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  4616b4:	add	x2, x2, #0xee8
  4616b8:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  4616bc:	mov	x2, #0x0                   	// #0
  4616c0:	b	4614fc <ASN1_generate_nconf@plt+0x42b8c>
  4616c4:	nop
  4616c8:	stp	x29, x30, [sp, #-80]!
  4616cc:	mov	x2, #0x0                   	// #0
  4616d0:	mov	x29, sp
  4616d4:	add	x3, sp, #0x48
  4616d8:	stp	x19, x20, [sp, #16]
  4616dc:	mov	x19, x0
  4616e0:	mov	x0, x1
  4616e4:	mov	w1, #0x6f                  	// #111
  4616e8:	bl	41dad0 <SSL_ctrl@plt>
  4616ec:	cmp	w0, #0x0
  4616f0:	b.le	4617c0 <ASN1_generate_nconf@plt+0x42e50>
  4616f4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4616f8:	mov	w20, #0x0                   	// #0
  4616fc:	add	x1, x1, #0x128
  461700:	stp	x21, x22, [sp, #32]
  461704:	mov	x21, x0
  461708:	adrp	x22, 485000 <ASN1_generate_nconf@plt+0x66690>
  46170c:	mov	x0, x19
  461710:	stp	x23, x24, [sp, #48]
  461714:	adrp	x24, 485000 <ASN1_generate_nconf@plt+0x66690>
  461718:	adrp	x23, 485000 <ASN1_generate_nconf@plt+0x66690>
  46171c:	add	x24, x24, #0x158
  461720:	add	x23, x23, #0x178
  461724:	bl	41a980 <BIO_puts@plt>
  461728:	b	461764 <ASN1_generate_nconf@plt+0x42df4>
  46172c:	add	x1, x22, #0x198
  461730:	mov	x0, x19
  461734:	cbz	w2, 46179c <ASN1_generate_nconf@plt+0x42e2c>
  461738:	bl	419740 <BIO_printf@plt>
  46173c:	ldr	x2, [sp, #72]
  461740:	add	w20, w20, #0x1
  461744:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  461748:	cmp	w21, w20
  46174c:	add	x2, x2, #0x1
  461750:	str	x2, [sp, #72]
  461754:	add	x1, x1, #0xe40
  461758:	mov	x0, x19
  46175c:	b.eq	4617ac <ASN1_generate_nconf@plt+0x42e3c>  // b.none
  461760:	bl	41a980 <BIO_puts@plt>
  461764:	ldr	x0, [sp, #72]
  461768:	ldrb	w2, [x0]
  46176c:	cmp	w2, #0x1
  461770:	b.eq	46178c <ASN1_generate_nconf@plt+0x42e1c>  // b.none
  461774:	cmp	w2, #0x2
  461778:	b.ne	46172c <ASN1_generate_nconf@plt+0x42dbc>  // b.any
  46177c:	mov	x1, x23
  461780:	mov	x0, x19
  461784:	bl	41a980 <BIO_puts@plt>
  461788:	b	46173c <ASN1_generate_nconf@plt+0x42dcc>
  46178c:	mov	x1, x24
  461790:	mov	x0, x19
  461794:	bl	41a980 <BIO_puts@plt>
  461798:	b	46173c <ASN1_generate_nconf@plt+0x42dcc>
  46179c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4617a0:	add	x1, x1, #0x788
  4617a4:	bl	41a980 <BIO_puts@plt>
  4617a8:	b	46173c <ASN1_generate_nconf@plt+0x42dcc>
  4617ac:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4617b0:	add	x1, x1, #0xf30
  4617b4:	bl	41a980 <BIO_puts@plt>
  4617b8:	ldp	x21, x22, [sp, #32]
  4617bc:	ldp	x23, x24, [sp, #48]
  4617c0:	mov	w0, #0x1                   	// #1
  4617c4:	ldp	x19, x20, [sp, #16]
  4617c8:	ldp	x29, x30, [sp], #80
  4617cc:	ret
  4617d0:	stp	x29, x30, [sp, #-96]!
  4617d4:	mov	x3, #0x0                   	// #0
  4617d8:	mov	x29, sp
  4617dc:	stp	x19, x20, [sp, #16]
  4617e0:	mov	x19, x0
  4617e4:	mov	x0, x1
  4617e8:	stp	x23, x24, [sp, #48]
  4617ec:	mov	x23, x1
  4617f0:	mov	w1, #0x5a                  	// #90
  4617f4:	stp	x27, x28, [sp, #80]
  4617f8:	mov	w28, w2
  4617fc:	mov	x2, #0x0                   	// #0
  461800:	bl	41dad0 <SSL_ctrl@plt>
  461804:	cmp	w0, #0x0
  461808:	b.le	4619b0 <ASN1_generate_nconf@plt+0x43040>
  46180c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461810:	add	x1, x1, #0x1a8
  461814:	stp	x21, x22, [sp, #32]
  461818:	mov	x22, x0
  46181c:	lsl	w0, w0, #2
  461820:	stp	x25, x26, [sp, #64]
  461824:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  461828:	mov	x3, x0
  46182c:	mov	x2, #0x0                   	// #0
  461830:	sub	w22, w22, #0x1
  461834:	mov	x27, x0
  461838:	mov	w1, #0x5a                  	// #90
  46183c:	mov	x0, x23
  461840:	bl	41dad0 <SSL_ctrl@plt>
  461844:	mov	x0, x19
  461848:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46184c:	adrp	x26, 476000 <ASN1_generate_nconf@plt+0x57690>
  461850:	add	x1, x1, #0x1b8
  461854:	adrp	x24, 485000 <ASN1_generate_nconf@plt+0x66690>
  461858:	mov	x20, x27
  46185c:	add	x22, x27, w22, uxtw #2
  461860:	add	x26, x26, #0x500
  461864:	add	x24, x24, #0x1d8
  461868:	adrp	x25, 466000 <ASN1_generate_nconf@plt+0x47690>
  46186c:	bl	41a980 <BIO_puts@plt>
  461870:	b	461890 <ASN1_generate_nconf@plt+0x42f20>
  461874:	bl	419740 <BIO_printf@plt>
  461878:	cmp	x22, x20
  46187c:	add	x20, x20, #0x4
  461880:	b.eq	4618cc <ASN1_generate_nconf@plt+0x42f5c>  // b.none
  461884:	add	x1, x25, #0xe40
  461888:	mov	x0, x19
  46188c:	bl	41a980 <BIO_puts@plt>
  461890:	ldr	w21, [x20]
  461894:	mov	x1, x24
  461898:	mov	x0, x19
  46189c:	and	w2, w21, #0xffff
  4618a0:	tbnz	w21, #24, 461874 <ASN1_generate_nconf@plt+0x42f04>
  4618a4:	mov	w0, w21
  4618a8:	bl	41ab60 <EC_curve_nid2nist@plt>
  4618ac:	mov	x2, x0
  4618b0:	cbz	x0, 4619c8 <ASN1_generate_nconf@plt+0x43058>
  4618b4:	mov	x1, x26
  4618b8:	mov	x0, x19
  4618bc:	bl	419740 <BIO_printf@plt>
  4618c0:	cmp	x22, x20
  4618c4:	add	x20, x20, #0x4
  4618c8:	b.ne	461884 <ASN1_generate_nconf@plt+0x42f14>  // b.any
  4618cc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4618d0:	mov	x0, x27
  4618d4:	add	x1, x1, #0x1e0
  4618d8:	mov	w2, #0x172                 	// #370
  4618dc:	bl	41b1e0 <CRYPTO_free@plt>
  4618e0:	cbnz	w28, 461998 <ASN1_generate_nconf@plt+0x43028>
  4618e4:	mov	x0, x19
  4618e8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4618ec:	add	x1, x1, #0x1f0
  4618f0:	bl	41a980 <BIO_puts@plt>
  4618f4:	mov	x0, x23
  4618f8:	mov	x3, #0x0                   	// #0
  4618fc:	mov	x2, #0xffffffffffffffff    	// #-1
  461900:	mov	w1, #0x5d                  	// #93
  461904:	adrp	x24, 476000 <ASN1_generate_nconf@plt+0x57690>
  461908:	bl	41dad0 <SSL_ctrl@plt>
  46190c:	adrp	x25, 466000 <ASN1_generate_nconf@plt+0x47690>
  461910:	mov	x22, x0
  461914:	cmp	w0, #0x0
  461918:	add	x24, x24, #0x500
  46191c:	add	x25, x25, #0xe40
  461920:	mov	x21, #0x0                   	// #0
  461924:	b.gt	461948 <ASN1_generate_nconf@plt+0x42fd8>
  461928:	b	4619d8 <ASN1_generate_nconf@plt+0x43068>
  46192c:	add	x21, x21, #0x1
  461930:	bl	419740 <BIO_printf@plt>
  461934:	cmp	w22, w21
  461938:	b.le	461998 <ASN1_generate_nconf@plt+0x43028>
  46193c:	mov	x1, x25
  461940:	mov	x0, x19
  461944:	bl	41a980 <BIO_puts@plt>
  461948:	mov	x2, x21
  46194c:	mov	w1, #0x5d                  	// #93
  461950:	mov	x3, #0x0                   	// #0
  461954:	mov	x0, x23
  461958:	bl	41dad0 <SSL_ctrl@plt>
  46195c:	mov	x20, x0
  461960:	bl	41ab60 <EC_curve_nid2nist@plt>
  461964:	mov	x2, x0
  461968:	mov	x1, x24
  46196c:	mov	x0, x19
  461970:	cbnz	x2, 46192c <ASN1_generate_nconf@plt+0x42fbc>
  461974:	mov	w0, w20
  461978:	bl	41de40 <OBJ_nid2sn@plt>
  46197c:	add	x21, x21, #0x1
  461980:	mov	x2, x0
  461984:	mov	x1, x24
  461988:	mov	x0, x19
  46198c:	bl	419740 <BIO_printf@plt>
  461990:	cmp	w22, w21
  461994:	b.gt	46193c <ASN1_generate_nconf@plt+0x42fcc>
  461998:	mov	x0, x19
  46199c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4619a0:	add	x1, x1, #0xf30
  4619a4:	bl	41a980 <BIO_puts@plt>
  4619a8:	ldp	x21, x22, [sp, #32]
  4619ac:	ldp	x25, x26, [sp, #64]
  4619b0:	mov	w0, #0x1                   	// #1
  4619b4:	ldp	x19, x20, [sp, #16]
  4619b8:	ldp	x23, x24, [sp, #48]
  4619bc:	ldp	x27, x28, [sp, #80]
  4619c0:	ldp	x29, x30, [sp], #96
  4619c4:	ret
  4619c8:	mov	w0, w21
  4619cc:	bl	41de40 <OBJ_nid2sn@plt>
  4619d0:	mov	x2, x0
  4619d4:	b	4618b4 <ASN1_generate_nconf@plt+0x42f44>
  4619d8:	b.ne	461998 <ASN1_generate_nconf@plt+0x43028>  // b.any
  4619dc:	mov	x0, x19
  4619e0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4619e4:	add	x1, x1, #0x428
  4619e8:	bl	41a980 <BIO_puts@plt>
  4619ec:	mov	x0, x19
  4619f0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4619f4:	add	x1, x1, #0xf30
  4619f8:	bl	41a980 <BIO_puts@plt>
  4619fc:	ldp	x21, x22, [sp, #32]
  461a00:	ldp	x25, x26, [sp, #64]
  461a04:	b	4619b0 <ASN1_generate_nconf@plt+0x43040>
  461a08:	stp	x29, x30, [sp, #-64]!
  461a0c:	mov	x2, #0x0                   	// #0
  461a10:	mov	x29, sp
  461a14:	add	x3, sp, #0x38
  461a18:	stp	x19, x20, [sp, #16]
  461a1c:	mov	x19, x0
  461a20:	mov	x0, x1
  461a24:	mov	w1, #0x6d                  	// #109
  461a28:	bl	41dad0 <SSL_ctrl@plt>
  461a2c:	cbnz	x0, 461a40 <ASN1_generate_nconf@plt+0x430d0>
  461a30:	mov	w0, #0x1                   	// #1
  461a34:	ldp	x19, x20, [sp, #16]
  461a38:	ldp	x29, x30, [sp], #64
  461a3c:	ret
  461a40:	mov	x0, x19
  461a44:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461a48:	add	x1, x1, #0x210
  461a4c:	bl	41a980 <BIO_puts@plt>
  461a50:	ldr	x0, [sp, #56]
  461a54:	bl	41ab10 <EVP_PKEY_id@plt>
  461a58:	cmp	w0, #0x1c
  461a5c:	b.eq	461ab8 <ASN1_generate_nconf@plt+0x43148>  // b.none
  461a60:	cmp	w0, #0x198
  461a64:	b.eq	461af4 <ASN1_generate_nconf@plt+0x43184>  // b.none
  461a68:	cmp	w0, #0x6
  461a6c:	ldr	x0, [sp, #56]
  461a70:	b.eq	461ad8 <ASN1_generate_nconf@plt+0x43168>  // b.none
  461a74:	bl	41ab10 <EVP_PKEY_id@plt>
  461a78:	bl	41de40 <OBJ_nid2sn@plt>
  461a7c:	mov	x20, x0
  461a80:	ldr	x0, [sp, #56]
  461a84:	bl	4199c0 <EVP_PKEY_bits@plt>
  461a88:	mov	w3, w0
  461a8c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461a90:	mov	x2, x20
  461a94:	mov	x0, x19
  461a98:	add	x1, x1, #0x260
  461a9c:	bl	419740 <BIO_printf@plt>
  461aa0:	ldr	x0, [sp, #56]
  461aa4:	bl	41d9c0 <EVP_PKEY_free@plt>
  461aa8:	mov	w0, #0x1                   	// #1
  461aac:	ldp	x19, x20, [sp, #16]
  461ab0:	ldp	x29, x30, [sp], #64
  461ab4:	ret
  461ab8:	ldr	x0, [sp, #56]
  461abc:	bl	4199c0 <EVP_PKEY_bits@plt>
  461ac0:	mov	w2, w0
  461ac4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ac8:	mov	x0, x19
  461acc:	add	x1, x1, #0x238
  461ad0:	bl	419740 <BIO_printf@plt>
  461ad4:	b	461aa0 <ASN1_generate_nconf@plt+0x43130>
  461ad8:	bl	4199c0 <EVP_PKEY_bits@plt>
  461adc:	mov	w2, w0
  461ae0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ae4:	mov	x0, x19
  461ae8:	add	x1, x1, #0x228
  461aec:	bl	419740 <BIO_printf@plt>
  461af0:	b	461aa0 <ASN1_generate_nconf@plt+0x43130>
  461af4:	ldr	x0, [sp, #56]
  461af8:	str	x21, [sp, #32]
  461afc:	bl	419ce0 <EVP_PKEY_get1_EC_KEY@plt>
  461b00:	mov	x20, x0
  461b04:	bl	41b0c0 <EC_KEY_get0_group@plt>
  461b08:	bl	41bfa0 <EC_GROUP_get_curve_name@plt>
  461b0c:	mov	w21, w0
  461b10:	mov	x0, x20
  461b14:	bl	419930 <EC_KEY_free@plt>
  461b18:	mov	w0, w21
  461b1c:	bl	41ab60 <EC_curve_nid2nist@plt>
  461b20:	mov	x20, x0
  461b24:	cbz	x0, 461b50 <ASN1_generate_nconf@plt+0x431e0>
  461b28:	ldr	x0, [sp, #56]
  461b2c:	bl	4199c0 <EVP_PKEY_bits@plt>
  461b30:	mov	w3, w0
  461b34:	mov	x2, x20
  461b38:	mov	x0, x19
  461b3c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461b40:	add	x1, x1, #0x248
  461b44:	bl	419740 <BIO_printf@plt>
  461b48:	ldr	x21, [sp, #32]
  461b4c:	b	461aa0 <ASN1_generate_nconf@plt+0x43130>
  461b50:	mov	w0, w21
  461b54:	bl	41de40 <OBJ_nid2sn@plt>
  461b58:	mov	x20, x0
  461b5c:	b	461b28 <ASN1_generate_nconf@plt+0x431b8>
  461b60:	stp	x29, x30, [sp, #-64]!
  461b64:	mov	x29, sp
  461b68:	stp	x19, x20, [sp, #16]
  461b6c:	mov	w20, w1
  461b70:	mov	x19, x5
  461b74:	stp	x21, x22, [sp, #32]
  461b78:	mov	x22, x0
  461b7c:	stp	x23, x24, [sp, #48]
  461b80:	mov	x24, x2
  461b84:	mov	w23, w3
  461b88:	bl	41ad60 <BIO_get_callback_arg@plt>
  461b8c:	cbz	x0, 461ba4 <ASN1_generate_nconf@plt+0x43234>
  461b90:	mov	x21, x0
  461b94:	cmp	w20, #0x82
  461b98:	b.eq	461c04 <ASN1_generate_nconf@plt+0x43294>  // b.none
  461b9c:	cmp	w20, #0x83
  461ba0:	b.eq	461bbc <ASN1_generate_nconf@plt+0x4324c>  // b.none
  461ba4:	mov	x0, x19
  461ba8:	ldp	x19, x20, [sp, #16]
  461bac:	ldp	x21, x22, [sp, #32]
  461bb0:	ldp	x23, x24, [sp, #48]
  461bb4:	ldp	x29, x30, [sp], #64
  461bb8:	ret
  461bbc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461bc0:	sxtw	x4, w23
  461bc4:	mov	x6, x19
  461bc8:	mov	x5, x19
  461bcc:	mov	x3, x24
  461bd0:	mov	x2, x22
  461bd4:	add	x1, x1, #0x2a0
  461bd8:	bl	419740 <BIO_printf@plt>
  461bdc:	mov	w2, w19
  461be0:	mov	x1, x24
  461be4:	mov	x0, x21
  461be8:	bl	41a020 <BIO_dump@plt>
  461bec:	mov	x0, x19
  461bf0:	ldp	x19, x20, [sp, #16]
  461bf4:	ldp	x21, x22, [sp, #32]
  461bf8:	ldp	x23, x24, [sp, #48]
  461bfc:	ldp	x29, x30, [sp], #64
  461c00:	ret
  461c04:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461c08:	sxtw	x4, w23
  461c0c:	mov	x6, x19
  461c10:	mov	x5, x19
  461c14:	mov	x3, x24
  461c18:	mov	x2, x22
  461c1c:	add	x1, x1, #0x270
  461c20:	b	461bd8 <ASN1_generate_nconf@plt+0x43268>
  461c24:	nop
  461c28:	stp	x29, x30, [sp, #-48]!
  461c2c:	mov	x29, sp
  461c30:	stp	x19, x20, [sp, #16]
  461c34:	mov	w20, w2
  461c38:	tbnz	w1, #12, 461cc4 <ASN1_generate_nconf@plt+0x43354>
  461c3c:	tst	x1, #0x2000
  461c40:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66690>
  461c44:	adrp	x19, 485000 <ASN1_generate_nconf@plt+0x66690>
  461c48:	add	x2, x2, #0x2f0
  461c4c:	add	x19, x19, #0x2e0
  461c50:	csel	x19, x19, x2, ne  // ne = any
  461c54:	tbnz	w1, #0, 461cd0 <ASN1_generate_nconf@plt+0x43360>
  461c58:	tbz	w1, #14, 461d00 <ASN1_generate_nconf@plt+0x43390>
  461c5c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461c60:	tst	x1, #0x4
  461c64:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66690>
  461c68:	add	x2, x2, #0x308
  461c6c:	ldr	x1, [x0, #4024]
  461c70:	adrp	x19, 485000 <ASN1_generate_nconf@plt+0x66690>
  461c74:	add	x19, x19, #0x300
  461c78:	mov	w0, w20
  461c7c:	csel	x19, x19, x2, ne  // ne = any
  461c80:	str	x21, [sp, #32]
  461c84:	ldr	x21, [x1]
  461c88:	bl	41cb10 <SSL_alert_type_string_long@plt>
  461c8c:	mov	x3, x0
  461c90:	mov	w0, w20
  461c94:	mov	x20, x3
  461c98:	bl	41c080 <SSL_alert_desc_string_long@plt>
  461c9c:	mov	x4, x0
  461ca0:	mov	x2, x19
  461ca4:	mov	x3, x20
  461ca8:	mov	x0, x21
  461cac:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461cb0:	ldp	x19, x20, [sp, #16]
  461cb4:	add	x1, x1, #0x318
  461cb8:	ldr	x21, [sp, #32]
  461cbc:	ldp	x29, x30, [sp], #48
  461cc0:	b	419740 <BIO_printf@plt>
  461cc4:	adrp	x19, 485000 <ASN1_generate_nconf@plt+0x66690>
  461cc8:	add	x19, x19, #0x2d0
  461ccc:	tbz	w1, #0, 461c58 <ASN1_generate_nconf@plt+0x432e8>
  461cd0:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461cd4:	ldr	x1, [x1, #4024]
  461cd8:	ldr	x20, [x1]
  461cdc:	bl	41abd0 <SSL_state_string_long@plt>
  461ce0:	mov	x2, x19
  461ce4:	mov	x3, x0
  461ce8:	mov	x0, x20
  461cec:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461cf0:	ldp	x19, x20, [sp, #16]
  461cf4:	add	x1, x1, #0x310
  461cf8:	ldp	x29, x30, [sp], #48
  461cfc:	b	419740 <BIO_printf@plt>
  461d00:	tbz	w1, #1, 461d10 <ASN1_generate_nconf@plt+0x433a0>
  461d04:	cmp	w20, #0x0
  461d08:	cbz	w20, 461d1c <ASN1_generate_nconf@plt+0x433ac>
  461d0c:	b.lt	461d4c <ASN1_generate_nconf@plt+0x433dc>  // b.tstop
  461d10:	ldp	x19, x20, [sp, #16]
  461d14:	ldp	x29, x30, [sp], #48
  461d18:	ret
  461d1c:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461d20:	ldr	x1, [x1, #4024]
  461d24:	ldr	x20, [x1]
  461d28:	bl	41abd0 <SSL_state_string_long@plt>
  461d2c:	mov	x2, x19
  461d30:	mov	x3, x0
  461d34:	mov	x0, x20
  461d38:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461d3c:	ldp	x19, x20, [sp, #16]
  461d40:	add	x1, x1, #0x330
  461d44:	ldp	x29, x30, [sp], #48
  461d48:	b	419740 <BIO_printf@plt>
  461d4c:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  461d50:	ldr	x1, [x1, #4024]
  461d54:	ldr	x20, [x1]
  461d58:	bl	41abd0 <SSL_state_string_long@plt>
  461d5c:	mov	x2, x19
  461d60:	mov	x3, x0
  461d64:	mov	x0, x20
  461d68:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461d6c:	ldp	x19, x20, [sp, #16]
  461d70:	add	x1, x1, #0x348
  461d74:	ldp	x29, x30, [sp], #48
  461d78:	b	419740 <BIO_printf@plt>
  461d7c:	nop
  461d80:	adrp	x10, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  461d84:	add	x7, x10, #0x570
  461d88:	stp	x29, x30, [sp, #-64]!
  461d8c:	cmp	w0, #0x0
  461d90:	adrp	x5, 485000 <ASN1_generate_nconf@plt+0x66690>
  461d94:	mov	x29, sp
  461d98:	ldr	x8, [x7, #320]
  461d9c:	stp	x19, x20, [sp, #16]
  461da0:	add	x5, x5, #0x358
  461da4:	stp	x21, x22, [sp, #32]
  461da8:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  461dac:	add	x0, x0, #0x360
  461db0:	mov	w9, w2
  461db4:	mov	x22, x3
  461db8:	mov	x21, x4
  461dbc:	mov	x20, x6
  461dc0:	csel	x2, x5, x0, ne  // ne = any
  461dc4:	cbz	x8, 461e90 <ASN1_generate_nconf@plt+0x43520>
  461dc8:	add	x0, x7, #0x140
  461dcc:	b	461dd8 <ASN1_generate_nconf@plt+0x43468>
  461dd0:	ldr	x8, [x0, #16]!
  461dd4:	cbz	x8, 461e90 <ASN1_generate_nconf@plt+0x43520>
  461dd8:	ldr	w5, [x0, #8]
  461ddc:	cmp	w1, w5
  461de0:	b.ne	461dd0 <ASN1_generate_nconf@plt+0x43460>  // b.any
  461de4:	cmp	w1, #0x100
  461de8:	sub	w0, w1, #0x300
  461dec:	mov	w3, #0xfeff                	// #65279
  461df0:	ccmp	w1, w3, #0x4, ne  // ne = any
  461df4:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  461df8:	b.hi	461eb0 <ASN1_generate_nconf@plt+0x43540>  // b.pmore
  461dfc:	cmp	w9, #0x16
  461e00:	b.eq	461fac <ASN1_generate_nconf@plt+0x4363c>  // b.none
  461e04:	b.gt	461e38 <ASN1_generate_nconf@plt+0x434c8>
  461e08:	cmp	w9, #0x14
  461e0c:	b.eq	461f64 <ASN1_generate_nconf@plt+0x435f4>  // b.none
  461e10:	cmp	w9, #0x15
  461e14:	b.ne	461eb0 <ASN1_generate_nconf@plt+0x43540>  // b.any
  461e18:	cmp	x21, #0x2
  461e1c:	b.eq	462050 <ASN1_generate_nconf@plt+0x436e0>  // b.none
  461e20:	adrp	x6, 485000 <ASN1_generate_nconf@plt+0x66690>
  461e24:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  461e28:	add	x6, x6, #0x378
  461e2c:	add	x4, x4, #0x3b8
  461e30:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  461e34:	b	461e50 <ASN1_generate_nconf@plt+0x434e0>
  461e38:	cmp	w9, #0x17
  461e3c:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  461e40:	b.ne	461f78 <ASN1_generate_nconf@plt+0x43608>  // b.any
  461e44:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  461e48:	add	x6, x7, #0xdc8
  461e4c:	add	x4, x4, #0x388
  461e50:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461e54:	add	x7, x7, #0xdc8
  461e58:	mov	x3, x8
  461e5c:	mov	x5, x21
  461e60:	add	x1, x1, #0x3d8
  461e64:	mov	x0, x20
  461e68:	bl	419740 <BIO_printf@plt>
  461e6c:	cbnz	x21, 461edc <ASN1_generate_nconf@plt+0x4356c>
  461e70:	mov	x0, x20
  461e74:	mov	x3, #0x0                   	// #0
  461e78:	ldp	x19, x20, [sp, #16]
  461e7c:	mov	x2, #0x0                   	// #0
  461e80:	ldp	x21, x22, [sp, #32]
  461e84:	mov	w1, #0xb                   	// #11
  461e88:	ldp	x29, x30, [sp], #64
  461e8c:	b	41de90 <BIO_ctrl@plt>
  461e90:	cmp	w1, #0x100
  461e94:	sub	w0, w1, #0x300
  461e98:	mov	w3, #0xfeff                	// #65279
  461e9c:	ccmp	w1, w3, #0x4, ne  // ne = any
  461ea0:	adrp	x8, 484000 <ASN1_generate_nconf@plt+0x65690>
  461ea4:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  461ea8:	add	x8, x8, #0xd28
  461eac:	b.ls	461dfc <ASN1_generate_nconf@plt+0x4348c>  // b.plast
  461eb0:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  461eb4:	add	x6, x7, #0xdc8
  461eb8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ebc:	mov	x4, x6
  461ec0:	add	x7, x7, #0xdc8
  461ec4:	mov	x3, x8
  461ec8:	mov	x5, x21
  461ecc:	add	x1, x1, #0x3d8
  461ed0:	mov	x0, x20
  461ed4:	bl	419740 <BIO_printf@plt>
  461ed8:	cbz	x21, 461e70 <ASN1_generate_nconf@plt+0x43500>
  461edc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ee0:	mov	x0, x20
  461ee4:	add	x1, x1, #0x408
  461ee8:	stp	x23, x24, [sp, #48]
  461eec:	bl	419740 <BIO_printf@plt>
  461ef0:	adrp	x23, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ef4:	adrp	x24, 485000 <ASN1_generate_nconf@plt+0x66690>
  461ef8:	add	x23, x23, #0x400
  461efc:	add	x24, x24, #0x3f8
  461f00:	mov	x19, #0x0                   	// #0
  461f04:	nop
  461f08:	tst	x19, #0xf
  461f0c:	mov	x1, x23
  461f10:	mov	x0, x20
  461f14:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  461f18:	b.ne	461f84 <ASN1_generate_nconf@plt+0x43614>  // b.any
  461f1c:	ldrb	w2, [x22, x19]
  461f20:	add	x19, x19, #0x1
  461f24:	bl	419740 <BIO_printf@plt>
  461f28:	cmp	x21, x19
  461f2c:	b.hi	461f08 <ASN1_generate_nconf@plt+0x43598>  // b.pmore
  461f30:	mov	x0, x20
  461f34:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  461f38:	add	x1, x1, #0xf30
  461f3c:	bl	419740 <BIO_printf@plt>
  461f40:	mov	x0, x20
  461f44:	mov	x3, #0x0                   	// #0
  461f48:	ldp	x19, x20, [sp, #16]
  461f4c:	mov	x2, #0x0                   	// #0
  461f50:	ldp	x21, x22, [sp, #32]
  461f54:	mov	w1, #0xb                   	// #11
  461f58:	ldp	x23, x24, [sp, #48]
  461f5c:	ldp	x29, x30, [sp], #64
  461f60:	b	41de90 <BIO_ctrl@plt>
  461f64:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  461f68:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  461f6c:	add	x6, x7, #0xdc8
  461f70:	add	x4, x4, #0x3a0
  461f74:	b	461e50 <ASN1_generate_nconf@plt+0x434e0>
  461f78:	add	x6, x7, #0xdc8
  461f7c:	mov	x4, x6
  461f80:	b	461e50 <ASN1_generate_nconf@plt+0x434e0>
  461f84:	mov	x1, x24
  461f88:	bl	419740 <BIO_printf@plt>
  461f8c:	ldrb	w2, [x22, x19]
  461f90:	mov	x1, x23
  461f94:	add	x19, x19, #0x1
  461f98:	mov	x0, x20
  461f9c:	bl	419740 <BIO_printf@plt>
  461fa0:	cmp	x21, x19
  461fa4:	b.hi	461f08 <ASN1_generate_nconf@plt+0x43598>  // b.pmore
  461fa8:	b	461f30 <ASN1_generate_nconf@plt+0x435c0>
  461fac:	cbz	x21, 46201c <ASN1_generate_nconf@plt+0x436ac>
  461fb0:	add	x10, x10, #0x570
  461fb4:	stp	x23, x24, [sp, #48]
  461fb8:	add	x0, x10, #0x720
  461fbc:	ldrb	w3, [x22]
  461fc0:	ldr	x6, [x10, #1824]
  461fc4:	cbnz	x6, 461fd4 <ASN1_generate_nconf@plt+0x43664>
  461fc8:	b	4620b0 <ASN1_generate_nconf@plt+0x43740>
  461fcc:	ldr	x6, [x0, #16]!
  461fd0:	cbz	x6, 4620b0 <ASN1_generate_nconf@plt+0x43740>
  461fd4:	ldr	w1, [x0, #8]
  461fd8:	cmp	w3, w1
  461fdc:	b.ne	461fcc <ASN1_generate_nconf@plt+0x4365c>  // b.any
  461fe0:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  461fe4:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  461fe8:	add	x7, x7, #0xdc8
  461fec:	add	x4, x4, #0x3c8
  461ff0:	mov	x3, x8
  461ff4:	mov	x5, x21
  461ff8:	mov	x0, x20
  461ffc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462000:	add	x1, x1, #0x3d8
  462004:	bl	419740 <BIO_printf@plt>
  462008:	mov	x0, x20
  46200c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462010:	add	x1, x1, #0x408
  462014:	bl	419740 <BIO_printf@plt>
  462018:	b	461ef0 <ASN1_generate_nconf@plt+0x43580>
  46201c:	mov	x3, x8
  462020:	mov	x0, x20
  462024:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  462028:	adrp	x6, 484000 <ASN1_generate_nconf@plt+0x65690>
  46202c:	add	x7, x7, #0xdc8
  462030:	add	x6, x6, #0xd28
  462034:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  462038:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46203c:	add	x4, x4, #0x3c8
  462040:	add	x1, x1, #0x3d8
  462044:	mov	x5, #0x0                   	// #0
  462048:	bl	419740 <BIO_printf@plt>
  46204c:	b	461e70 <ASN1_generate_nconf@plt+0x43500>
  462050:	stp	x23, x24, [sp, #48]
  462054:	ldrb	w0, [x22]
  462058:	cmp	w0, #0x1
  46205c:	b.eq	4620e0 <ASN1_generate_nconf@plt+0x43770>  // b.none
  462060:	cmp	w0, #0x2
  462064:	adrp	x6, 485000 <ASN1_generate_nconf@plt+0x66690>
  462068:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  46206c:	add	x6, x6, #0x378
  462070:	add	x0, x0, #0x380
  462074:	csel	x6, x6, x0, ne  // ne = any
  462078:	add	x10, x10, #0x570
  46207c:	ldrb	w3, [x22, #1]
  462080:	add	x0, x10, #0x500
  462084:	ldr	x7, [x10, #1280]
  462088:	cbnz	x7, 462098 <ASN1_generate_nconf@plt+0x43728>
  46208c:	b	4620cc <ASN1_generate_nconf@plt+0x4375c>
  462090:	ldr	x7, [x0, #16]!
  462094:	cbz	x7, 4620cc <ASN1_generate_nconf@plt+0x4375c>
  462098:	ldr	w1, [x0, #8]
  46209c:	cmp	w3, w1
  4620a0:	b.ne	462090 <ASN1_generate_nconf@plt+0x43720>  // b.any
  4620a4:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  4620a8:	add	x4, x4, #0x3b8
  4620ac:	b	461ff0 <ASN1_generate_nconf@plt+0x43680>
  4620b0:	adrp	x7, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4620b4:	adrp	x6, 484000 <ASN1_generate_nconf@plt+0x65690>
  4620b8:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  4620bc:	add	x7, x7, #0xdc8
  4620c0:	add	x6, x6, #0xd28
  4620c4:	add	x4, x4, #0x3c8
  4620c8:	b	461ff0 <ASN1_generate_nconf@plt+0x43680>
  4620cc:	adrp	x7, 485000 <ASN1_generate_nconf@plt+0x66690>
  4620d0:	adrp	x4, 485000 <ASN1_generate_nconf@plt+0x66690>
  4620d4:	add	x7, x7, #0x3c0
  4620d8:	add	x4, x4, #0x3b8
  4620dc:	b	461ff0 <ASN1_generate_nconf@plt+0x43680>
  4620e0:	adrp	x6, 485000 <ASN1_generate_nconf@plt+0x66690>
  4620e4:	add	x6, x6, #0x368
  4620e8:	b	462078 <ASN1_generate_nconf@plt+0x43708>
  4620ec:	nop
  4620f0:	adrp	x6, 4a7000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4620f4:	add	x6, x6, #0x570
  4620f8:	stp	x29, x30, [sp, #-48]!
  4620fc:	mov	x29, sp
  462100:	ldr	x7, [x6, #2160]
  462104:	stp	x19, x20, [sp, #16]
  462108:	mov	w20, w4
  46210c:	str	x21, [sp, #32]
  462110:	mov	x19, x5
  462114:	mov	x21, x3
  462118:	cbz	x7, 46219c <ASN1_generate_nconf@plt+0x4382c>
  46211c:	add	x0, x6, #0x870
  462120:	b	46212c <ASN1_generate_nconf@plt+0x437bc>
  462124:	ldr	x7, [x0, #16]!
  462128:	cbz	x7, 46219c <ASN1_generate_nconf@plt+0x4382c>
  46212c:	ldr	w6, [x0, #8]
  462130:	cmp	w2, w6
  462134:	b.ne	462124 <ASN1_generate_nconf@plt+0x437b4>  // b.any
  462138:	cmp	w1, #0x0
  46213c:	mov	w4, w2
  462140:	mov	x3, x7
  462144:	mov	w5, w20
  462148:	adrp	x0, 475000 <ASN1_generate_nconf@plt+0x56690>
  46214c:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  462150:	add	x0, x0, #0x818
  462154:	add	x2, x2, #0x6c8
  462158:	csel	x2, x2, x0, ne  // ne = any
  46215c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462160:	mov	x0, x19
  462164:	add	x1, x1, #0x410
  462168:	bl	419740 <BIO_printf@plt>
  46216c:	mov	w2, w20
  462170:	mov	x1, x21
  462174:	mov	x0, x19
  462178:	bl	41a020 <BIO_dump@plt>
  46217c:	mov	x0, x19
  462180:	mov	x3, #0x0                   	// #0
  462184:	ldp	x19, x20, [sp, #16]
  462188:	mov	x2, #0x0                   	// #0
  46218c:	ldr	x21, [sp, #32]
  462190:	mov	w1, #0xb                   	// #11
  462194:	ldp	x29, x30, [sp], #48
  462198:	b	41de90 <BIO_ctrl@plt>
  46219c:	adrp	x7, 464000 <ASN1_generate_nconf@plt+0x45690>
  4621a0:	add	x7, x7, #0x998
  4621a4:	b	462138 <ASN1_generate_nconf@plt+0x437c8>
  4621a8:	stp	x29, x30, [sp, #-96]!
  4621ac:	mov	x29, sp
  4621b0:	stp	x19, x20, [sp, #16]
  4621b4:	stp	x21, x22, [sp, #32]
  4621b8:	adrp	x21, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4621bc:	add	x20, x21, #0xa00
  4621c0:	stp	x23, x24, [sp, #48]
  4621c4:	mov	x22, x1
  4621c8:	mov	x23, x2
  4621cc:	ldr	w19, [x20, #8]
  4621d0:	stp	x25, x26, [sp, #64]
  4621d4:	mov	x25, x0
  4621d8:	str	xzr, [sp, #88]
  4621dc:	cbnz	w19, 4621fc <ASN1_generate_nconf@plt+0x4388c>
  4621e0:	add	x0, x20, #0x10
  4621e4:	mov	w1, #0x10                  	// #16
  4621e8:	bl	41d790 <RAND_bytes@plt>
  4621ec:	cmp	w0, #0x0
  4621f0:	b.le	462348 <ASN1_generate_nconf@plt+0x439d8>
  4621f4:	mov	w0, #0x1                   	// #1
  4621f8:	str	w0, [x20, #8]
  4621fc:	mov	x0, x25
  462200:	bl	41d3c0 <SSL_is_dtls@plt>
  462204:	cbnz	w0, 4622d4 <ASN1_generate_nconf@plt+0x43964>
  462208:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46220c:	add	x2, sp, #0x58
  462210:	mov	x1, #0x0                   	// #0
  462214:	mov	x24, #0x0                   	// #0
  462218:	ldr	x0, [x0, #4064]
  46221c:	ldr	x25, [x0]
  462220:	mov	x0, x25
  462224:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  462228:	mov	w19, w0
  46222c:	cbz	w0, 462314 <ASN1_generate_nconf@plt+0x439a4>
  462230:	ldr	x0, [sp, #88]
  462234:	cbz	x0, 462384 <ASN1_generate_nconf@plt+0x43a14>
  462238:	mov	x0, x25
  46223c:	bl	419cd0 <BIO_ADDR_rawport@plt>
  462240:	ldr	x2, [sp, #88]
  462244:	mov	w26, w0
  462248:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46224c:	add	x1, x1, #0x4b0
  462250:	add	x0, x2, #0x2
  462254:	str	x0, [sp, #88]
  462258:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  46225c:	mov	x20, x0
  462260:	mov	x1, x20
  462264:	mov	x2, #0x0                   	// #0
  462268:	mov	x0, x25
  46226c:	add	x21, x21, #0xa00
  462270:	mov	w19, #0x1                   	// #1
  462274:	strh	w26, [x1], #2
  462278:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  46227c:	bl	41c390 <EVP_sha1@plt>
  462280:	ldr	x4, [sp, #88]
  462284:	add	x1, x21, #0x10
  462288:	mov	x6, x23
  46228c:	mov	x5, x22
  462290:	mov	x3, x20
  462294:	mov	w2, #0x10                  	// #16
  462298:	bl	41cde0 <HMAC@plt>
  46229c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4622a0:	add	x1, x1, #0x1e0
  4622a4:	mov	w2, #0x319                 	// #793
  4622a8:	mov	x0, x20
  4622ac:	bl	41b1e0 <CRYPTO_free@plt>
  4622b0:	mov	x0, x24
  4622b4:	bl	419d10 <BIO_ADDR_free@plt>
  4622b8:	mov	w0, w19
  4622bc:	ldp	x19, x20, [sp, #16]
  4622c0:	ldp	x21, x22, [sp, #32]
  4622c4:	ldp	x23, x24, [sp, #48]
  4622c8:	ldp	x25, x26, [sp, #64]
  4622cc:	ldp	x29, x30, [sp], #96
  4622d0:	ret
  4622d4:	bl	41b6d0 <BIO_ADDR_new@plt>
  4622d8:	mov	x24, x0
  4622dc:	cbz	x0, 462364 <ASN1_generate_nconf@plt+0x439f4>
  4622e0:	mov	x0, x25
  4622e4:	bl	419870 <SSL_get_rbio@plt>
  4622e8:	mov	x3, x24
  4622ec:	mov	x2, #0x0                   	// #0
  4622f0:	mov	w1, #0x2e                  	// #46
  4622f4:	mov	x25, x24
  4622f8:	bl	41de90 <BIO_ctrl@plt>
  4622fc:	add	x2, sp, #0x58
  462300:	mov	x0, x25
  462304:	mov	x1, #0x0                   	// #0
  462308:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  46230c:	mov	w19, w0
  462310:	cbnz	w0, 462230 <ASN1_generate_nconf@plt+0x438c0>
  462314:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  462318:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46231c:	add	x1, x1, #0x470
  462320:	ldr	x0, [x0, #4024]
  462324:	ldr	x0, [x0]
  462328:	bl	419740 <BIO_printf@plt>
  46232c:	mov	w0, w19
  462330:	ldp	x19, x20, [sp, #16]
  462334:	ldp	x21, x22, [sp, #32]
  462338:	ldp	x23, x24, [sp, #48]
  46233c:	ldp	x25, x26, [sp, #64]
  462340:	ldp	x29, x30, [sp], #96
  462344:	ret
  462348:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46234c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462350:	add	x1, x1, #0x438
  462354:	ldr	x0, [x0, #4024]
  462358:	ldr	x0, [x0]
  46235c:	bl	419740 <BIO_printf@plt>
  462360:	b	4622b8 <ASN1_generate_nconf@plt+0x43948>
  462364:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  462368:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46236c:	mov	w19, #0x0                   	// #0
  462370:	add	x1, x1, #0x460
  462374:	ldr	x0, [x0, #4024]
  462378:	ldr	x0, [x0]
  46237c:	bl	419740 <BIO_printf@plt>
  462380:	b	4622b8 <ASN1_generate_nconf@plt+0x43948>
  462384:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462388:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  46238c:	add	x1, x1, #0x1e0
  462390:	add	x0, x0, #0x490
  462394:	mov	w2, #0x30d                 	// #781
  462398:	bl	41aba0 <OPENSSL_die@plt>
  46239c:	nop
  4623a0:	adrp	x3, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  4623a4:	ldr	w3, [x3, #2568]
  4623a8:	cbnz	w3, 4623b4 <ASN1_generate_nconf@plt+0x43a44>
  4623ac:	mov	w0, w3
  4623b0:	ret
  4623b4:	stp	x29, x30, [sp, #-128]!
  4623b8:	mov	x29, sp
  4623bc:	str	x21, [sp, #32]
  4623c0:	add	x21, sp, #0x40
  4623c4:	stp	x19, x20, [sp, #16]
  4623c8:	mov	x20, x1
  4623cc:	mov	w19, w2
  4623d0:	mov	x1, x21
  4623d4:	add	x2, sp, #0x3c
  4623d8:	bl	4621a8 <ASN1_generate_nconf@plt+0x43838>
  4623dc:	mov	w3, w0
  4623e0:	cbz	w0, 46240c <ASN1_generate_nconf@plt+0x43a9c>
  4623e4:	ldr	w0, [sp, #60]
  4623e8:	mov	w3, #0x0                   	// #0
  4623ec:	cmp	w19, w0
  4623f0:	b.ne	46240c <ASN1_generate_nconf@plt+0x43a9c>  // b.any
  4623f4:	mov	w2, w19
  4623f8:	mov	x1, x20
  4623fc:	mov	x0, x21
  462400:	bl	41c880 <memcmp@plt>
  462404:	cmp	w0, #0x0
  462408:	cset	w3, eq  // eq = none
  46240c:	mov	w0, w3
  462410:	ldp	x19, x20, [sp, #16]
  462414:	ldr	x21, [sp, #32]
  462418:	ldp	x29, x30, [sp], #128
  46241c:	ret
  462420:	stp	x29, x30, [sp, #-48]!
  462424:	mov	x29, sp
  462428:	str	x19, [sp, #16]
  46242c:	mov	x19, x2
  462430:	add	x2, sp, #0x2c
  462434:	bl	4621a8 <ASN1_generate_nconf@plt+0x43838>
  462438:	ldr	w1, [sp, #44]
  46243c:	str	x1, [x19]
  462440:	ldr	x19, [sp, #16]
  462444:	ldp	x29, x30, [sp], #48
  462448:	ret
  46244c:	nop
  462450:	b	4623a0 <ASN1_generate_nconf@plt+0x43a30>
  462454:	nop
  462458:	mov	x2, x1
  46245c:	adrp	x3, 460000 <ASN1_generate_nconf@plt+0x41690>
  462460:	add	x1, x3, #0x9a8
  462464:	b	41c250 <SSL_CTX_set_cert_cb@plt>
  462468:	cbz	x0, 4624d4 <ASN1_generate_nconf@plt+0x43b64>
  46246c:	stp	x29, x30, [sp, #-48]!
  462470:	mov	x29, sp
  462474:	stp	x19, x20, [sp, #16]
  462478:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46247c:	mov	x19, x0
  462480:	ldr	x20, [x20, #4056]
  462484:	str	x21, [sp, #32]
  462488:	adrp	x21, 485000 <ASN1_generate_nconf@plt+0x66690>
  46248c:	add	x21, x21, #0x1e0
  462490:	ldr	x0, [x19, #40]
  462494:	bl	41e260 <X509_free@plt>
  462498:	ldr	x0, [x19, #48]
  46249c:	bl	41d9c0 <EVP_PKEY_free@plt>
  4624a0:	ldr	x0, [x19, #56]
  4624a4:	mov	x1, x20
  4624a8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4624ac:	mov	x0, x19
  4624b0:	mov	x1, x21
  4624b4:	ldr	x19, [x19, #72]
  4624b8:	mov	w2, #0x3d6                 	// #982
  4624bc:	bl	41b1e0 <CRYPTO_free@plt>
  4624c0:	cbnz	x19, 462490 <ASN1_generate_nconf@plt+0x43b20>
  4624c4:	ldp	x19, x20, [sp, #16]
  4624c8:	ldr	x21, [sp, #32]
  4624cc:	ldp	x29, x30, [sp], #48
  4624d0:	ret
  4624d4:	ret
  4624d8:	stp	x29, x30, [sp, #-48]!
  4624dc:	mov	x29, sp
  4624e0:	stp	x19, x20, [sp, #16]
  4624e4:	ldr	x19, [x0]
  4624e8:	cbz	x19, 4625c8 <ASN1_generate_nconf@plt+0x43c58>
  4624ec:	mov	x20, x0
  4624f0:	stp	x21, x22, [sp, #32]
  4624f4:	adrp	x21, 485000 <ASN1_generate_nconf@plt+0x66690>
  4624f8:	ldr	x0, [x19, #8]
  4624fc:	cbz	x0, 4625d8 <ASN1_generate_nconf@plt+0x43c68>
  462500:	adrp	x20, 485000 <ASN1_generate_nconf@plt+0x66690>
  462504:	adrp	x22, 485000 <ASN1_generate_nconf@plt+0x66690>
  462508:	add	x21, x21, #0x4e0
  46250c:	add	x20, x20, #0x4f8
  462510:	add	x22, x22, #0x508
  462514:	b	462558 <ASN1_generate_nconf@plt+0x43be8>
  462518:	ldr	w1, [x19, #16]
  46251c:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  462520:	str	x0, [x19, #48]
  462524:	add	x1, x19, #0x38
  462528:	mov	x4, x22
  46252c:	cbz	x0, 4625b0 <ASN1_generate_nconf@plt+0x43c40>
  462530:	ldr	x0, [x19, #32]
  462534:	mov	x3, #0x0                   	// #0
  462538:	mov	w2, #0x8005                	// #32773
  46253c:	cbz	x0, 462548 <ASN1_generate_nconf@plt+0x43bd8>
  462540:	bl	45e1c0 <ASN1_generate_nconf@plt+0x3f850>
  462544:	cbz	w0, 4625b0 <ASN1_generate_nconf@plt+0x43c40>
  462548:	ldr	x19, [x19, #72]
  46254c:	cbz	x19, 4625c4 <ASN1_generate_nconf@plt+0x43c54>
  462550:	ldr	x0, [x19, #8]
  462554:	cbz	x0, 4625e0 <ASN1_generate_nconf@plt+0x43c70>
  462558:	ldr	w1, [x19]
  46255c:	mov	x2, x21
  462560:	bl	45d590 <ASN1_generate_nconf@plt+0x3ec20>
  462564:	str	x0, [x19, #40]
  462568:	mov	x5, x20
  46256c:	mov	x4, #0x0                   	// #0
  462570:	mov	x3, #0x0                   	// #0
  462574:	mov	w2, #0x0                   	// #0
  462578:	cbz	x0, 4625b0 <ASN1_generate_nconf@plt+0x43c40>
  46257c:	ldr	x0, [x19, #24]
  462580:	cbnz	x0, 462518 <ASN1_generate_nconf@plt+0x43ba8>
  462584:	ldr	w1, [x19]
  462588:	mov	x4, #0x0                   	// #0
  46258c:	ldr	x0, [x19, #8]
  462590:	mov	x3, #0x0                   	// #0
  462594:	mov	w2, #0x0                   	// #0
  462598:	bl	45d9d0 <ASN1_generate_nconf@plt+0x3f060>
  46259c:	str	x0, [x19, #48]
  4625a0:	add	x1, x19, #0x38
  4625a4:	mov	x4, x22
  4625a8:	cbnz	x0, 462530 <ASN1_generate_nconf@plt+0x43bc0>
  4625ac:	nop
  4625b0:	ldp	x21, x22, [sp, #32]
  4625b4:	mov	w0, #0x0                   	// #0
  4625b8:	ldp	x19, x20, [sp, #16]
  4625bc:	ldp	x29, x30, [sp], #48
  4625c0:	ret
  4625c4:	ldp	x21, x22, [sp, #32]
  4625c8:	mov	w0, #0x1                   	// #1
  4625cc:	ldp	x19, x20, [sp, #16]
  4625d0:	ldp	x29, x30, [sp], #48
  4625d4:	ret
  4625d8:	ldr	x0, [x19, #72]
  4625dc:	cbz	x0, 46260c <ASN1_generate_nconf@plt+0x43c9c>
  4625e0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4625e4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4625e8:	add	x1, x1, #0x4c8
  4625ec:	ldr	x0, [x0, #4024]
  4625f0:	ldr	x0, [x0]
  4625f4:	bl	419740 <BIO_printf@plt>
  4625f8:	mov	w0, #0x0                   	// #0
  4625fc:	ldp	x19, x20, [sp, #16]
  462600:	ldp	x21, x22, [sp, #32]
  462604:	ldp	x29, x30, [sp], #48
  462608:	ret
  46260c:	mov	x0, x19
  462610:	bl	462468 <ASN1_generate_nconf@plt+0x43af8>
  462614:	mov	w0, #0x1                   	// #1
  462618:	ldp	x21, x22, [sp, #32]
  46261c:	str	xzr, [x20]
  462620:	b	4625b8 <ASN1_generate_nconf@plt+0x43c48>
  462624:	nop
  462628:	stp	x29, x30, [sp, #-48]!
  46262c:	mov	x29, sp
  462630:	stp	x19, x20, [sp, #16]
  462634:	mov	w19, w0
  462638:	ldr	x20, [x1]
  46263c:	stp	x21, x22, [sp, #32]
  462640:	mov	x21, x1
  462644:	cbz	x20, 46277c <ASN1_generate_nconf@plt+0x43e0c>
  462648:	cmp	w19, #0x3ec
  46264c:	b.eq	4627c0 <ASN1_generate_nconf@plt+0x43e50>  // b.none
  462650:	b.gt	462694 <ASN1_generate_nconf@plt+0x43d24>
  462654:	cmp	w19, #0x3ea
  462658:	b.eq	4627dc <ASN1_generate_nconf@plt+0x43e6c>  // b.none
  46265c:	cmp	w19, #0x3eb
  462660:	b.ne	4626b8 <ASN1_generate_nconf@plt+0x43d48>  // b.any
  462664:	ldr	x0, [x20, #32]
  462668:	cbz	x0, 462754 <ASN1_generate_nconf@plt+0x43de4>
  46266c:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  462670:	ldr	x0, [x19, #4024]
  462674:	ldr	x22, [x0]
  462678:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  46267c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462680:	mov	x2, x0
  462684:	add	x1, x1, #0x548
  462688:	mov	x0, x22
  46268c:	bl	419740 <BIO_printf@plt>
  462690:	b	4626f8 <ASN1_generate_nconf@plt+0x43d88>
  462694:	cmp	w19, #0x3ee
  462698:	b.eq	46284c <ASN1_generate_nconf@plt+0x43edc>  // b.none
  46269c:	cmp	w19, #0x3ef
  4626a0:	mov	w0, #0x0                   	// #0
  4626a4:	b.ne	462724 <ASN1_generate_nconf@plt+0x43db4>  // b.any
  4626a8:	ldp	x19, x20, [sp, #16]
  4626ac:	ldp	x21, x22, [sp, #32]
  4626b0:	ldp	x29, x30, [sp], #48
  4626b4:	ret
  4626b8:	cmp	w19, #0x3e8
  4626bc:	mov	w0, #0x0                   	// #0
  4626c0:	b.eq	4626a8 <ASN1_generate_nconf@plt+0x43d38>  // b.none
  4626c4:	cmp	w19, #0x3e9
  4626c8:	b.ne	462874 <ASN1_generate_nconf@plt+0x43f04>  // b.any
  4626cc:	ldr	x0, [x20, #24]
  4626d0:	cbz	x0, 462768 <ASN1_generate_nconf@plt+0x43df8>
  4626d4:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4626d8:	ldr	x0, [x19, #4024]
  4626dc:	ldr	x22, [x0]
  4626e0:	bl	45f0b8 <ASN1_generate_nconf@plt+0x40748>
  4626e4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4626e8:	mov	x2, x0
  4626ec:	add	x1, x1, #0x528
  4626f0:	mov	x0, x22
  4626f4:	bl	419740 <BIO_printf@plt>
  4626f8:	ldr	x19, [x19, #4024]
  4626fc:	ldr	x0, [x19]
  462700:	bl	41e7f0 <ERR_print_errors@plt>
  462704:	mov	x0, x20
  462708:	bl	462468 <ASN1_generate_nconf@plt+0x43af8>
  46270c:	str	xzr, [x21]
  462710:	mov	w0, #0x0                   	// #0
  462714:	ldp	x19, x20, [sp, #16]
  462718:	ldp	x21, x22, [sp, #32]
  46271c:	ldp	x29, x30, [sp], #48
  462720:	ret
  462724:	cmp	w19, #0x3ed
  462728:	b.ne	462874 <ASN1_generate_nconf@plt+0x43f04>  // b.any
  46272c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  462730:	mov	x2, x20
  462734:	mov	x1, #0x2                   	// #2
  462738:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  46273c:	cmp	w0, #0x0
  462740:	cset	w0, ne  // ne = any
  462744:	ldp	x19, x20, [sp, #16]
  462748:	ldp	x21, x22, [sp, #32]
  46274c:	ldp	x29, x30, [sp], #48
  462750:	ret
  462754:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  462758:	mov	x1, x0
  46275c:	mov	w0, #0x1                   	// #1
  462760:	str	x1, [x20, #32]
  462764:	b	4626a8 <ASN1_generate_nconf@plt+0x43d38>
  462768:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  46276c:	mov	x1, x0
  462770:	mov	w0, #0x1                   	// #1
  462774:	str	x1, [x20, #24]
  462778:	b	4626a8 <ASN1_generate_nconf@plt+0x43d38>
  46277c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462780:	mov	w0, #0x58                  	// #88
  462784:	add	x1, x1, #0x518
  462788:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  46278c:	stp	xzr, xzr, [x0]
  462790:	mov	w1, #0x8005                	// #32773
  462794:	mov	x20, x0
  462798:	stp	xzr, xzr, [x0, #16]
  46279c:	cmp	w19, #0x3ec
  4627a0:	str	w1, [x0]
  4627a4:	str	w1, [x0, #16]
  4627a8:	stp	xzr, xzr, [x0, #32]
  4627ac:	stp	xzr, xzr, [x0, #48]
  4627b0:	stp	xzr, xzr, [x0, #64]
  4627b4:	str	xzr, [x0, #80]
  4627b8:	str	x0, [x21]
  4627bc:	b.ne	462650 <ASN1_generate_nconf@plt+0x43ce0>  // b.any
  4627c0:	mov	w1, #0x1                   	// #1
  4627c4:	str	w1, [x20, #64]
  4627c8:	mov	w0, w1
  4627cc:	ldp	x19, x20, [sp, #16]
  4627d0:	ldp	x21, x22, [sp, #32]
  4627d4:	ldp	x29, x30, [sp], #48
  4627d8:	ret
  4627dc:	ldr	x0, [x20, #8]
  4627e0:	mov	x19, x20
  4627e4:	cbz	x0, 462828 <ASN1_generate_nconf@plt+0x43eb8>
  4627e8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4627ec:	mov	w0, #0x58                  	// #88
  4627f0:	add	x1, x1, #0x518
  4627f4:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  4627f8:	stp	xzr, xzr, [x0, #64]
  4627fc:	mov	x19, x0
  462800:	stp	xzr, xzr, [x0]
  462804:	stp	xzr, xzr, [x0, #16]
  462808:	stp	xzr, xzr, [x0, #32]
  46280c:	stp	xzr, xzr, [x0, #48]
  462810:	stp	x20, xzr, [x0, #72]
  462814:	ldr	w1, [x20]
  462818:	ldr	w0, [x20, #16]
  46281c:	str	w1, [x19]
  462820:	str	w0, [x19, #16]
  462824:	str	x19, [x20, #80]
  462828:	str	x19, [x21]
  46282c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  462830:	mov	x1, x0
  462834:	str	x1, [x19, #8]
  462838:	mov	w0, #0x1                   	// #1
  46283c:	ldp	x19, x20, [sp, #16]
  462840:	ldp	x21, x22, [sp, #32]
  462844:	ldp	x29, x30, [sp], #48
  462848:	ret
  46284c:	bl	45fcb8 <ASN1_generate_nconf@plt+0x41348>
  462850:	add	x2, x20, #0x10
  462854:	mov	x1, #0x2                   	// #2
  462858:	bl	45f240 <ASN1_generate_nconf@plt+0x408d0>
  46285c:	cmp	w0, #0x0
  462860:	cset	w0, ne  // ne = any
  462864:	ldp	x19, x20, [sp, #16]
  462868:	ldp	x21, x22, [sp, #32]
  46286c:	ldp	x29, x30, [sp], #48
  462870:	ret
  462874:	mov	w0, #0x1                   	// #1
  462878:	b	4626a8 <ASN1_generate_nconf@plt+0x43d38>
  46287c:	nop
  462880:	sub	sp, sp, #0x70
  462884:	stp	x29, x30, [sp, #16]
  462888:	add	x29, sp, #0x10
  46288c:	stp	x19, x20, [sp, #32]
  462890:	mov	x20, x1
  462894:	mov	x19, x0
  462898:	bl	41cfb0 <SSL_get_verify_result@plt>
  46289c:	cbnz	x0, 462b78 <ASN1_generate_nconf@plt+0x44208>
  4628a0:	mov	x0, x19
  4628a4:	stp	x21, x22, [sp, #48]
  4628a8:	bl	41dba0 <SSL_get0_peername@plt>
  4628ac:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4628b0:	mov	x21, x0
  4628b4:	add	x1, x1, #0x5b8
  4628b8:	mov	x0, x20
  4628bc:	bl	419740 <BIO_printf@plt>
  4628c0:	cbz	x21, 462900 <ASN1_generate_nconf@plt+0x43f90>
  4628c4:	mov	x2, x21
  4628c8:	mov	x0, x20
  4628cc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4628d0:	add	x1, x1, #0x5d0
  4628d4:	bl	419740 <BIO_printf@plt>
  4628d8:	ldp	x21, x22, [sp, #48]
  4628dc:	add	x2, sp, #0x58
  4628e0:	mov	x0, x19
  4628e4:	mov	x1, #0x0                   	// #0
  4628e8:	bl	41e6a0 <SSL_get0_dane_authority@plt>
  4628ec:	tbz	w0, #31, 462918 <ASN1_generate_nconf@plt+0x43fa8>
  4628f0:	ldp	x29, x30, [sp, #16]
  4628f4:	ldp	x19, x20, [sp, #32]
  4628f8:	add	sp, sp, #0x70
  4628fc:	ret
  462900:	add	x2, sp, #0x58
  462904:	mov	x0, x19
  462908:	mov	x1, #0x0                   	// #0
  46290c:	ldp	x21, x22, [sp, #48]
  462910:	bl	41e6a0 <SSL_get0_dane_authority@plt>
  462914:	tbnz	w0, #31, 4628f0 <ASN1_generate_nconf@plt+0x43f80>
  462918:	mov	x0, x19
  46291c:	add	x5, sp, #0x68
  462920:	add	x4, sp, #0x60
  462924:	add	x3, sp, #0x57
  462928:	add	x2, sp, #0x56
  46292c:	add	x1, sp, #0x55
  462930:	stp	x21, x22, [sp, #48]
  462934:	stp	x23, x24, [sp, #64]
  462938:	stp	xzr, xzr, [sp, #96]
  46293c:	bl	41d2a0 <SSL_get0_dane_tlsa@plt>
  462940:	mov	w23, w0
  462944:	ldr	x21, [sp, #104]
  462948:	cmp	x21, #0xc
  46294c:	b.ls	462b94 <ASN1_generate_nconf@plt+0x44224>  // b.plast
  462950:	ldr	x22, [sp, #96]
  462954:	sub	x21, x21, #0xc
  462958:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46295c:	mov	w0, #0x19                  	// #25
  462960:	add	x1, x1, #0x600
  462964:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  462968:	ldrb	w1, [x22, x21]
  46296c:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66690>
  462970:	add	x2, x2, #0x618
  462974:	mov	x19, x0
  462978:	add	x3, x22, x21
  46297c:	ubfx	x1, x1, #4, #4
  462980:	ldrb	w0, [x1, x2]
  462984:	strb	w0, [x19]
  462988:	ldrb	w0, [x22, x21]
  46298c:	and	x0, x0, #0xf
  462990:	ldrb	w0, [x0, x2]
  462994:	strb	w0, [x19, #1]
  462998:	ldrb	w0, [x3, #1]
  46299c:	ubfx	x0, x0, #4, #4
  4629a0:	ldrb	w0, [x0, x2]
  4629a4:	strb	w0, [x19, #2]
  4629a8:	ldrb	w0, [x3, #1]
  4629ac:	and	x0, x0, #0xf
  4629b0:	ldrb	w0, [x0, x2]
  4629b4:	strb	w0, [x19, #3]
  4629b8:	ldrb	w0, [x3, #2]
  4629bc:	ubfx	x0, x0, #4, #4
  4629c0:	ldrb	w0, [x0, x2]
  4629c4:	strb	w0, [x19, #4]
  4629c8:	ldrb	w0, [x3, #2]
  4629cc:	and	x0, x0, #0xf
  4629d0:	ldrb	w0, [x0, x2]
  4629d4:	strb	w0, [x19, #5]
  4629d8:	ldrb	w0, [x3, #3]
  4629dc:	ubfx	x0, x0, #4, #4
  4629e0:	ldrb	w0, [x0, x2]
  4629e4:	strb	w0, [x19, #6]
  4629e8:	ldrb	w0, [x3, #3]
  4629ec:	and	x0, x0, #0xf
  4629f0:	ldrb	w0, [x0, x2]
  4629f4:	strb	w0, [x19, #7]
  4629f8:	ldrb	w0, [x3, #4]
  4629fc:	ubfx	x0, x0, #4, #4
  462a00:	ldrb	w0, [x0, x2]
  462a04:	strb	w0, [x19, #8]
  462a08:	ldrb	w0, [x3, #4]
  462a0c:	and	x0, x0, #0xf
  462a10:	ldrb	w0, [x0, x2]
  462a14:	strb	w0, [x19, #9]
  462a18:	ldrb	w0, [x3, #5]
  462a1c:	ubfx	x0, x0, #4, #4
  462a20:	ldrb	w0, [x0, x2]
  462a24:	strb	w0, [x19, #10]
  462a28:	ldrb	w0, [x3, #5]
  462a2c:	and	x0, x0, #0xf
  462a30:	ldrb	w0, [x0, x2]
  462a34:	strb	w0, [x19, #11]
  462a38:	ldrb	w0, [x3, #6]
  462a3c:	ubfx	x0, x0, #4, #4
  462a40:	ldrb	w0, [x0, x2]
  462a44:	strb	w0, [x19, #12]
  462a48:	ldrb	w0, [x3, #6]
  462a4c:	and	x0, x0, #0xf
  462a50:	ldrb	w0, [x0, x2]
  462a54:	strb	w0, [x19, #13]
  462a58:	ldrb	w0, [x3, #7]
  462a5c:	ubfx	x0, x0, #4, #4
  462a60:	ldrb	w0, [x0, x2]
  462a64:	strb	w0, [x19, #14]
  462a68:	ldrb	w0, [x3, #7]
  462a6c:	and	x0, x0, #0xf
  462a70:	ldrb	w0, [x0, x2]
  462a74:	strb	w0, [x19, #15]
  462a78:	ldrb	w0, [x3, #8]
  462a7c:	ubfx	x0, x0, #4, #4
  462a80:	ldrb	w0, [x0, x2]
  462a84:	strb	w0, [x19, #16]
  462a88:	ldrb	w0, [x3, #8]
  462a8c:	and	x0, x0, #0xf
  462a90:	ldrb	w0, [x0, x2]
  462a94:	strb	w0, [x19, #17]
  462a98:	ldrb	w0, [x3, #9]
  462a9c:	ubfx	x0, x0, #4, #4
  462aa0:	ldrb	w0, [x0, x2]
  462aa4:	strb	w0, [x19, #18]
  462aa8:	ldrb	w0, [x3, #9]
  462aac:	and	x0, x0, #0xf
  462ab0:	ldrb	w0, [x0, x2]
  462ab4:	strb	w0, [x19, #19]
  462ab8:	ldrb	w0, [x3, #10]
  462abc:	ubfx	x0, x0, #4, #4
  462ac0:	ldrb	w0, [x0, x2]
  462ac4:	strb	w0, [x19, #20]
  462ac8:	ldrb	w0, [x3, #10]
  462acc:	and	x0, x0, #0xf
  462ad0:	ldrb	w0, [x0, x2]
  462ad4:	strb	w0, [x19, #21]
  462ad8:	ldrb	w0, [x3, #11]
  462adc:	ubfx	x0, x0, #4, #4
  462ae0:	ldrb	w0, [x0, x2]
  462ae4:	strb	w0, [x19, #22]
  462ae8:	ldrb	w0, [x3, #11]
  462aec:	strb	wzr, [x19, #24]
  462af0:	and	x0, x0, #0xf
  462af4:	ldrb	w0, [x0, x2]
  462af8:	strb	w0, [x19, #23]
  462afc:	ldr	x1, [sp, #88]
  462b00:	adrp	x5, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  462b04:	ldr	x2, [sp, #104]
  462b08:	add	x0, x5, #0xdc8
  462b0c:	adrp	x5, 485000 <ASN1_generate_nconf@plt+0x66690>
  462b10:	add	x5, x5, #0x568
  462b14:	cmp	x2, #0xc
  462b18:	adrp	x7, 485000 <ASN1_generate_nconf@plt+0x66690>
  462b1c:	ldrb	w3, [sp, #86]
  462b20:	add	x7, x7, #0x588
  462b24:	ldrb	w4, [sp, #87]
  462b28:	csel	x5, x5, x0, hi  // hi = pmore
  462b2c:	ldrb	w2, [sp, #85]
  462b30:	cbz	x1, 462dac <ASN1_generate_nconf@plt+0x4443c>
  462b34:	mov	x6, x19
  462b38:	str	w23, [sp]
  462b3c:	mov	x0, x20
  462b40:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462b44:	add	x1, x1, #0x630
  462b48:	bl	419740 <BIO_printf@plt>
  462b4c:	mov	x0, x19
  462b50:	mov	w2, #0x4a5                 	// #1189
  462b54:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462b58:	add	x1, x1, #0x1e0
  462b5c:	bl	41b1e0 <CRYPTO_free@plt>
  462b60:	ldp	x29, x30, [sp, #16]
  462b64:	ldp	x19, x20, [sp, #32]
  462b68:	ldp	x21, x22, [sp, #48]
  462b6c:	ldp	x23, x24, [sp, #64]
  462b70:	add	sp, sp, #0x70
  462b74:	ret
  462b78:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  462b7c:	mov	x2, x0
  462b80:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462b84:	mov	x0, x20
  462b88:	add	x1, x1, #0x5e8
  462b8c:	bl	419740 <BIO_printf@plt>
  462b90:	b	4628dc <ASN1_generate_nconf@plt+0x43f6c>
  462b94:	lsl	x24, x21, #1
  462b98:	add	x0, x24, #0x1
  462b9c:	cmp	x21, x0
  462ba0:	ldr	x22, [sp, #96]
  462ba4:	b.hi	462dc8 <ASN1_generate_nconf@plt+0x44458>  // b.pmore
  462ba8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462bac:	add	x1, x1, #0x600
  462bb0:	bl	45aa08 <ASN1_generate_nconf@plt+0x3c098>
  462bb4:	mov	x19, x0
  462bb8:	cbz	x21, 462da4 <ASN1_generate_nconf@plt+0x44434>
  462bbc:	ldrb	w2, [x22]
  462bc0:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  462bc4:	add	x1, x0, #0x618
  462bc8:	cmp	x21, #0x1
  462bcc:	ubfx	x2, x2, #4, #4
  462bd0:	ldrb	w2, [x2, x1]
  462bd4:	strb	w2, [x19]
  462bd8:	ldrb	w2, [x22]
  462bdc:	and	x2, x2, #0xf
  462be0:	ldrb	w2, [x2, x1]
  462be4:	strb	w2, [x19, #1]
  462be8:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462bec:	ldrb	w2, [x22, #1]
  462bf0:	cmp	x21, #0x2
  462bf4:	ubfx	x2, x2, #4, #4
  462bf8:	ldrb	w2, [x2, x1]
  462bfc:	strb	w2, [x19, #2]
  462c00:	ldrb	w2, [x22, #1]
  462c04:	and	x2, x2, #0xf
  462c08:	ldrb	w2, [x2, x1]
  462c0c:	strb	w2, [x19, #3]
  462c10:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462c14:	ldrb	w2, [x22, #2]
  462c18:	cmp	x21, #0x3
  462c1c:	ubfx	x2, x2, #4, #4
  462c20:	ldrb	w2, [x2, x1]
  462c24:	strb	w2, [x19, #4]
  462c28:	ldrb	w2, [x22, #2]
  462c2c:	and	x2, x2, #0xf
  462c30:	ldrb	w2, [x2, x1]
  462c34:	strb	w2, [x19, #5]
  462c38:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462c3c:	ldrb	w2, [x22, #3]
  462c40:	cmp	x21, #0x4
  462c44:	ubfx	x2, x2, #4, #4
  462c48:	ldrb	w2, [x2, x1]
  462c4c:	strb	w2, [x19, #6]
  462c50:	ldrb	w2, [x22, #3]
  462c54:	and	x2, x2, #0xf
  462c58:	ldrb	w2, [x2, x1]
  462c5c:	strb	w2, [x19, #7]
  462c60:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462c64:	ldrb	w2, [x22, #4]
  462c68:	cmp	x21, #0x5
  462c6c:	ubfx	x2, x2, #4, #4
  462c70:	ldrb	w2, [x2, x1]
  462c74:	strb	w2, [x19, #8]
  462c78:	ldrb	w2, [x22, #4]
  462c7c:	and	x2, x2, #0xf
  462c80:	ldrb	w2, [x2, x1]
  462c84:	strb	w2, [x19, #9]
  462c88:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462c8c:	ldrb	w2, [x22, #5]
  462c90:	cmp	x21, #0x6
  462c94:	ubfx	x2, x2, #4, #4
  462c98:	ldrb	w2, [x2, x1]
  462c9c:	strb	w2, [x19, #10]
  462ca0:	ldrb	w2, [x22, #5]
  462ca4:	and	x2, x2, #0xf
  462ca8:	ldrb	w1, [x2, x1]
  462cac:	strb	w1, [x19, #11]
  462cb0:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462cb4:	ldrb	w1, [x22, #6]
  462cb8:	add	x0, x0, #0x618
  462cbc:	cmp	x21, #0x7
  462cc0:	ubfx	x1, x1, #4, #4
  462cc4:	ldrb	w1, [x1, x0]
  462cc8:	strb	w1, [x19, #12]
  462ccc:	ldrb	w1, [x22, #6]
  462cd0:	and	x1, x1, #0xf
  462cd4:	ldrb	w1, [x1, x0]
  462cd8:	strb	w1, [x19, #13]
  462cdc:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462ce0:	ldrb	w1, [x22, #7]
  462ce4:	cmp	x21, #0x8
  462ce8:	ubfx	x1, x1, #4, #4
  462cec:	ldrb	w1, [x1, x0]
  462cf0:	strb	w1, [x19, #14]
  462cf4:	ldrb	w1, [x22, #7]
  462cf8:	and	x1, x1, #0xf
  462cfc:	ldrb	w1, [x1, x0]
  462d00:	strb	w1, [x19, #15]
  462d04:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462d08:	ldrb	w1, [x22, #8]
  462d0c:	cmp	x21, #0x9
  462d10:	ubfx	x1, x1, #4, #4
  462d14:	ldrb	w1, [x1, x0]
  462d18:	strb	w1, [x19, #16]
  462d1c:	ldrb	w1, [x22, #8]
  462d20:	and	x1, x1, #0xf
  462d24:	ldrb	w1, [x1, x0]
  462d28:	strb	w1, [x19, #17]
  462d2c:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462d30:	ldrb	w1, [x22, #9]
  462d34:	cmp	x21, #0xa
  462d38:	ubfx	x1, x1, #4, #4
  462d3c:	ldrb	w1, [x1, x0]
  462d40:	strb	w1, [x19, #18]
  462d44:	ldrb	w1, [x22, #9]
  462d48:	and	x1, x1, #0xf
  462d4c:	ldrb	w1, [x1, x0]
  462d50:	strb	w1, [x19, #19]
  462d54:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462d58:	ldrb	w1, [x22, #10]
  462d5c:	cmp	x21, #0xb
  462d60:	ubfx	x1, x1, #4, #4
  462d64:	ldrb	w1, [x1, x0]
  462d68:	strb	w1, [x19, #20]
  462d6c:	ldrb	w1, [x22, #10]
  462d70:	and	x1, x1, #0xf
  462d74:	ldrb	w1, [x1, x0]
  462d78:	strb	w1, [x19, #21]
  462d7c:	b.eq	462da0 <ASN1_generate_nconf@plt+0x44430>  // b.none
  462d80:	ldrb	w1, [x22, #11]
  462d84:	ubfx	x1, x1, #4, #4
  462d88:	ldrb	w1, [x1, x0]
  462d8c:	strb	w1, [x19, #22]
  462d90:	ldrb	w1, [x22, #11]
  462d94:	and	x1, x1, #0xf
  462d98:	ldrb	w0, [x1, x0]
  462d9c:	strb	w0, [x19, #23]
  462da0:	add	x0, x19, x24
  462da4:	strb	wzr, [x0]
  462da8:	b	462afc <ASN1_generate_nconf@plt+0x4418c>
  462dac:	cmp	w23, #0x0
  462db0:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  462db4:	adrp	x7, 485000 <ASN1_generate_nconf@plt+0x66690>
  462db8:	add	x0, x0, #0x5a0
  462dbc:	add	x7, x7, #0x570
  462dc0:	csel	x7, x7, x0, ne  // ne = any
  462dc4:	b	462b34 <ASN1_generate_nconf@plt+0x441c4>
  462dc8:	mov	x0, x21
  462dcc:	bl	460bc8 <ASN1_generate_nconf@plt+0x42258>
  462dd0:	stp	x29, x30, [sp, #-112]!
  462dd4:	mov	x29, sp
  462dd8:	stp	x19, x20, [sp, #16]
  462ddc:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  462de0:	mov	x19, x0
  462de4:	stp	x21, x22, [sp, #32]
  462de8:	ldr	x22, [x20, #4024]
  462dec:	stp	x23, x24, [sp, #48]
  462df0:	stp	x25, x26, [sp, #64]
  462df4:	ldr	x21, [x22]
  462df8:	bl	41e400 <SSL_get_version@plt>
  462dfc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462e00:	mov	x2, x0
  462e04:	add	x1, x1, #0x658
  462e08:	mov	x0, x21
  462e0c:	bl	419740 <BIO_printf@plt>
  462e10:	mov	x0, x19
  462e14:	bl	41aaa0 <SSL_is_server@plt>
  462e18:	cbnz	w0, 46302c <ASN1_generate_nconf@plt+0x446bc>
  462e1c:	mov	x0, x19
  462e20:	bl	41a050 <SSL_get_current_cipher@plt>
  462e24:	ldr	x22, [x20, #4024]
  462e28:	ldr	x21, [x22]
  462e2c:	bl	41b050 <SSL_CIPHER_get_name@plt>
  462e30:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462e34:	mov	x2, x0
  462e38:	add	x1, x1, #0x6b0
  462e3c:	mov	x0, x21
  462e40:	bl	419740 <BIO_printf@plt>
  462e44:	ldr	x0, [x22]
  462e48:	mov	x1, x19
  462e4c:	mov	w2, #0x0                   	// #0
  462e50:	bl	460c08 <ASN1_generate_nconf@plt+0x42298>
  462e54:	mov	x0, x19
  462e58:	bl	41ced0 <SSL_get_peer_certificate@plt>
  462e5c:	mov	x21, x0
  462e60:	ldr	x0, [x22]
  462e64:	cbz	x21, 463188 <ASN1_generate_nconf@plt+0x44818>
  462e68:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462e6c:	add	x1, x1, #0x6c8
  462e70:	bl	41a980 <BIO_puts@plt>
  462e74:	add	x24, sp, #0x68
  462e78:	ldr	x25, [x22]
  462e7c:	mov	x0, x21
  462e80:	bl	41d620 <X509_get_subject_name@plt>
  462e84:	mov	x23, x0
  462e88:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  462e8c:	mov	x3, x0
  462e90:	mov	w2, #0x0                   	// #0
  462e94:	mov	x1, x23
  462e98:	mov	x0, x25
  462e9c:	bl	41e120 <X509_NAME_print_ex@plt>
  462ea0:	ldr	x0, [x22]
  462ea4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  462ea8:	add	x1, x1, #0xf30
  462eac:	bl	41a980 <BIO_puts@plt>
  462eb0:	mov	x3, x24
  462eb4:	mov	x0, x19
  462eb8:	mov	x2, #0x0                   	// #0
  462ebc:	mov	w1, #0x6c                  	// #108
  462ec0:	bl	41dad0 <SSL_ctrl@plt>
  462ec4:	cbnz	x0, 462fa0 <ASN1_generate_nconf@plt+0x44630>
  462ec8:	mov	x1, x24
  462ecc:	mov	x0, x19
  462ed0:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  462ed4:	cbnz	w0, 462f58 <ASN1_generate_nconf@plt+0x445e8>
  462ed8:	ldr	x1, [x20, #4024]
  462edc:	mov	x0, x19
  462ee0:	ldr	x1, [x1]
  462ee4:	bl	462880 <ASN1_generate_nconf@plt+0x43f10>
  462ee8:	mov	x0, x21
  462eec:	bl	41e260 <X509_free@plt>
  462ef0:	ldr	x20, [x20, #4024]
  462ef4:	mov	x1, x19
  462ef8:	ldr	x0, [x20]
  462efc:	bl	4616c8 <ASN1_generate_nconf@plt+0x42d58>
  462f00:	mov	x0, x19
  462f04:	bl	41aaa0 <SSL_is_server@plt>
  462f08:	cbnz	w0, 462f30 <ASN1_generate_nconf@plt+0x445c0>
  462f0c:	ldr	x0, [x20]
  462f10:	mov	x1, x19
  462f14:	bl	461a08 <ASN1_generate_nconf@plt+0x43098>
  462f18:	ldp	x19, x20, [sp, #16]
  462f1c:	ldp	x21, x22, [sp, #32]
  462f20:	ldp	x23, x24, [sp, #48]
  462f24:	ldp	x25, x26, [sp, #64]
  462f28:	ldp	x29, x30, [sp], #112
  462f2c:	ret
  462f30:	ldr	x0, [x20]
  462f34:	mov	x1, x19
  462f38:	mov	w2, #0x1                   	// #1
  462f3c:	bl	4617d0 <ASN1_generate_nconf@plt+0x42e60>
  462f40:	ldp	x19, x20, [sp, #16]
  462f44:	ldp	x21, x22, [sp, #32]
  462f48:	ldp	x23, x24, [sp, #48]
  462f4c:	ldp	x25, x26, [sp, #64]
  462f50:	ldp	x29, x30, [sp], #112
  462f54:	ret
  462f58:	ldr	x0, [x20, #4024]
  462f5c:	ldr	w1, [sp, #104]
  462f60:	cmp	w1, #0x390
  462f64:	ldr	x0, [x0]
  462f68:	b.eq	4631c8 <ASN1_generate_nconf@plt+0x44858>  // b.none
  462f6c:	b.le	462fd4 <ASN1_generate_nconf@plt+0x44664>
  462f70:	cmp	w1, #0x43f
  462f74:	b.eq	4631bc <ASN1_generate_nconf@plt+0x4484c>  // b.none
  462f78:	b.le	463010 <ASN1_generate_nconf@plt+0x446a0>
  462f7c:	cmp	w1, #0x440
  462f80:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  462f84:	add	x2, x2, #0x958
  462f88:	csel	x2, x2, xzr, eq  // eq = none
  462f8c:	nop
  462f90:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462f94:	add	x1, x1, #0x6f0
  462f98:	bl	419740 <BIO_printf@plt>
  462f9c:	b	462ed8 <ASN1_generate_nconf@plt+0x44568>
  462fa0:	ldr	w0, [sp, #104]
  462fa4:	ldr	x22, [x22]
  462fa8:	bl	41de40 <OBJ_nid2sn@plt>
  462fac:	mov	x2, x0
  462fb0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  462fb4:	mov	x0, x22
  462fb8:	add	x1, x1, #0x6e0
  462fbc:	bl	419740 <BIO_printf@plt>
  462fc0:	mov	x1, x24
  462fc4:	mov	x0, x19
  462fc8:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  462fcc:	cbz	w0, 462ed8 <ASN1_generate_nconf@plt+0x44568>
  462fd0:	b	462f58 <ASN1_generate_nconf@plt+0x445e8>
  462fd4:	cmp	w1, #0x198
  462fd8:	b.eq	4631b0 <ASN1_generate_nconf@plt+0x44840>  // b.none
  462fdc:	b.le	462ff4 <ASN1_generate_nconf@plt+0x44684>
  462fe0:	cmp	w1, #0x32b
  462fe4:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  462fe8:	add	x2, x2, #0xed8
  462fec:	csel	x2, x2, xzr, eq  // eq = none
  462ff0:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  462ff4:	cmp	w1, #0x6
  462ff8:	b.eq	4631a4 <ASN1_generate_nconf@plt+0x44834>  // b.none
  462ffc:	cmp	w1, #0x74
  463000:	b.ne	4631f0 <ASN1_generate_nconf@plt+0x44880>  // b.any
  463004:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  463008:	add	x2, x2, #0x28
  46300c:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  463010:	cmp	w1, #0x3d3
  463014:	b.eq	463198 <ASN1_generate_nconf@plt+0x44828>  // b.none
  463018:	cmp	w1, #0x3d4
  46301c:	b.ne	4631f0 <ASN1_generate_nconf@plt+0x44880>  // b.any
  463020:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  463024:	add	x2, x2, #0xef0
  463028:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  46302c:	mov	x0, x19
  463030:	mov	x3, #0x0                   	// #0
  463034:	mov	x2, #0x0                   	// #0
  463038:	mov	w1, #0x6e                  	// #110
  46303c:	bl	41dad0 <SSL_ctrl@plt>
  463040:	cmp	x0, #0x2
  463044:	b.ne	4631d4 <ASN1_generate_nconf@plt+0x44864>  // b.any
  463048:	mov	w1, #0x6e                  	// #110
  46304c:	add	x3, sp, #0x68
  463050:	mov	x0, x19
  463054:	mov	x2, #0x0                   	// #0
  463058:	bl	41dad0 <SSL_ctrl@plt>
  46305c:	mov	x24, x0
  463060:	ldr	x0, [x22]
  463064:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  463068:	add	x1, x1, #0x690
  46306c:	bl	41a980 <BIO_puts@plt>
  463070:	cbz	x24, 46313c <ASN1_generate_nconf@plt+0x447cc>
  463074:	ldr	x1, [sp, #104]
  463078:	mov	x0, x19
  46307c:	adrp	x26, 484000 <ASN1_generate_nconf@plt+0x65690>
  463080:	adrp	x25, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  463084:	add	x26, x26, #0x8c0
  463088:	add	x25, x25, #0x820
  46308c:	str	x27, [sp, #80]
  463090:	bl	41a6d0 <SSL_CIPHER_find@plt>
  463094:	mov	x21, x0
  463098:	mov	x23, #0x0                   	// #0
  46309c:	ldr	x27, [x22]
  4630a0:	cbz	x21, 4630fc <ASN1_generate_nconf@plt+0x4478c>
  4630a4:	mov	x0, x21
  4630a8:	bl	41b050 <SSL_CIPHER_get_name@plt>
  4630ac:	mov	x1, x0
  4630b0:	mov	x0, x27
  4630b4:	bl	41a980 <BIO_puts@plt>
  4630b8:	ldr	x1, [sp, #104]
  4630bc:	add	x23, x23, #0x2
  4630c0:	cmp	x24, x23
  4630c4:	add	x1, x1, #0x2
  4630c8:	str	x1, [sp, #104]
  4630cc:	b.ls	463138 <ASN1_generate_nconf@plt+0x447c8>  // b.plast
  4630d0:	mov	x0, x19
  4630d4:	bl	41a6d0 <SSL_CIPHER_find@plt>
  4630d8:	mov	x21, x0
  4630dc:	cbz	x23, 46309c <ASN1_generate_nconf@plt+0x4472c>
  4630e0:	ldr	x0, [x20, #4024]
  4630e4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4630e8:	add	x1, x1, #0xe40
  4630ec:	ldr	x0, [x0]
  4630f0:	bl	41a980 <BIO_puts@plt>
  4630f4:	ldr	x27, [x22]
  4630f8:	cbnz	x21, 4630a4 <ASN1_generate_nconf@plt+0x44734>
  4630fc:	ldr	x1, [sp, #104]
  463100:	mov	w0, #0xff00                	// #65280
  463104:	ldrh	w1, [x1]
  463108:	cmp	w1, w0
  46310c:	mov	x0, x27
  463110:	b.ne	463154 <ASN1_generate_nconf@plt+0x447e4>  // b.any
  463114:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  463118:	add	x1, x1, #0x6a8
  46311c:	bl	41a980 <BIO_puts@plt>
  463120:	add	x23, x23, #0x2
  463124:	ldr	x1, [sp, #104]
  463128:	cmp	x24, x23
  46312c:	add	x1, x1, #0x2
  463130:	str	x1, [sp, #104]
  463134:	b.hi	4630d0 <ASN1_generate_nconf@plt+0x44760>  // b.pmore
  463138:	ldr	x27, [sp, #80]
  46313c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  463140:	ldr	x0, [x20, #4024]
  463144:	add	x1, x1, #0xf30
  463148:	ldr	x0, [x0]
  46314c:	bl	41a980 <BIO_puts@plt>
  463150:	b	462e1c <ASN1_generate_nconf@plt+0x444ac>
  463154:	mov	x1, x26
  463158:	bl	41a980 <BIO_puts@plt>
  46315c:	ldr	x2, [sp, #104]
  463160:	mov	x1, x25
  463164:	ldr	x0, [x22]
  463168:	ldrb	w2, [x2]
  46316c:	bl	419740 <BIO_printf@plt>
  463170:	ldr	x2, [sp, #104]
  463174:	mov	x1, x25
  463178:	ldr	x0, [x22]
  46317c:	ldrb	w2, [x2, #1]
  463180:	bl	419740 <BIO_printf@plt>
  463184:	b	4630b8 <ASN1_generate_nconf@plt+0x44748>
  463188:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46318c:	add	x1, x1, #0x708
  463190:	bl	41a980 <BIO_puts@plt>
  463194:	b	462ee8 <ASN1_generate_nconf@plt+0x44578>
  463198:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  46319c:	add	x2, x2, #0xec0
  4631a0:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631a4:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4631a8:	add	x2, x2, #0x20
  4631ac:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631b0:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  4631b4:	add	x2, x2, #0xed0
  4631b8:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631bc:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4631c0:	add	x2, x2, #0x950
  4631c4:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631c8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65690>
  4631cc:	add	x2, x2, #0xee8
  4631d0:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631d4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4631d8:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66690>
  4631dc:	add	x1, x1, #0x1e0
  4631e0:	add	x0, x0, #0x670
  4631e4:	mov	w2, #0x44a                 	// #1098
  4631e8:	str	x27, [sp, #80]
  4631ec:	bl	41aba0 <OPENSSL_die@plt>
  4631f0:	mov	x2, #0x0                   	// #0
  4631f4:	b	462f90 <ASN1_generate_nconf@plt+0x44620>
  4631f8:	stp	x29, x30, [sp, #-64]!
  4631fc:	mov	x29, sp
  463200:	stp	x19, x20, [sp, #16]
  463204:	mov	w19, #0x0                   	// #0
  463208:	stp	x21, x22, [sp, #32]
  46320c:	mov	x22, x1
  463210:	mov	x1, x2
  463214:	str	x23, [sp, #48]
  463218:	mov	x23, x0
  46321c:	bl	41a1b0 <SSL_CONF_CTX_set_ssl_ctx@plt>
  463220:	b	463258 <ASN1_generate_nconf@plt+0x448e8>
  463224:	bl	419630 <OPENSSL_sk_value@plt>
  463228:	mov	x21, x0
  46322c:	add	w1, w19, #0x1
  463230:	mov	x0, x22
  463234:	bl	419630 <OPENSSL_sk_value@plt>
  463238:	add	w19, w19, #0x2
  46323c:	mov	x2, x0
  463240:	mov	x20, x0
  463244:	mov	x1, x21
  463248:	mov	x0, x23
  46324c:	bl	41b6e0 <SSL_CONF_cmd@plt>
  463250:	cmp	w0, #0x0
  463254:	b.le	4632a0 <ASN1_generate_nconf@plt+0x44930>
  463258:	mov	x0, x22
  46325c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  463260:	mov	w2, w0
  463264:	mov	w1, w19
  463268:	mov	x0, x22
  46326c:	cmp	w19, w2
  463270:	b.lt	463224 <ASN1_generate_nconf@plt+0x448b4>  // b.tstop
  463274:	mov	x0, x23
  463278:	bl	41c9a0 <SSL_CONF_CTX_finish@plt>
  46327c:	mov	w19, w0
  463280:	cbz	w0, 4632ec <ASN1_generate_nconf@plt+0x4497c>
  463284:	mov	w19, #0x1                   	// #1
  463288:	mov	w0, w19
  46328c:	ldp	x19, x20, [sp, #16]
  463290:	ldp	x21, x22, [sp, #32]
  463294:	ldr	x23, [sp, #48]
  463298:	ldp	x29, x30, [sp], #64
  46329c:	ret
  4632a0:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4632a4:	ldr	x0, [x19, #4024]
  4632a8:	ldr	x0, [x0]
  4632ac:	cbz	x20, 463324 <ASN1_generate_nconf@plt+0x449b4>
  4632b0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4632b4:	mov	x3, x20
  4632b8:	mov	x2, x21
  4632bc:	add	x1, x1, #0x720
  4632c0:	bl	419740 <BIO_printf@plt>
  4632c4:	ldr	x0, [x19, #4024]
  4632c8:	mov	w19, #0x0                   	// #0
  4632cc:	ldr	x0, [x0]
  4632d0:	bl	41e7f0 <ERR_print_errors@plt>
  4632d4:	mov	w0, w19
  4632d8:	ldp	x19, x20, [sp, #16]
  4632dc:	ldp	x21, x22, [sp, #32]
  4632e0:	ldr	x23, [sp, #48]
  4632e4:	ldp	x29, x30, [sp], #64
  4632e8:	ret
  4632ec:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4632f0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4632f4:	add	x1, x1, #0x760
  4632f8:	ldr	x20, [x20, #4024]
  4632fc:	ldr	x0, [x20]
  463300:	bl	41a980 <BIO_puts@plt>
  463304:	ldr	x0, [x20]
  463308:	bl	41e7f0 <ERR_print_errors@plt>
  46330c:	mov	w0, w19
  463310:	ldp	x19, x20, [sp, #16]
  463314:	ldp	x21, x22, [sp, #32]
  463318:	ldr	x23, [sp, #48]
  46331c:	ldp	x29, x30, [sp], #64
  463320:	ret
  463324:	mov	x2, x21
  463328:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  46332c:	add	x1, x1, #0x740
  463330:	bl	419740 <BIO_printf@plt>
  463334:	b	4632c4 <ASN1_generate_nconf@plt+0x44954>
  463338:	stp	x29, x30, [sp, #-48]!
  46333c:	mov	x29, sp
  463340:	stp	x19, x20, [sp, #16]
  463344:	mov	x20, x1
  463348:	mov	w19, #0x0                   	// #0
  46334c:	stp	x21, x22, [sp, #32]
  463350:	mov	w22, w2
  463354:	bl	41b930 <SSL_CTX_get_cert_store@plt>
  463358:	mov	x21, x0
  46335c:	b	463374 <ASN1_generate_nconf@plt+0x44a04>
  463360:	mov	x0, x20
  463364:	bl	419630 <OPENSSL_sk_value@plt>
  463368:	mov	x1, x0
  46336c:	mov	x0, x21
  463370:	bl	41bc80 <X509_STORE_add_crl@plt>
  463374:	mov	x0, x20
  463378:	bl	41dfd0 <OPENSSL_sk_num@plt>
  46337c:	mov	w1, w19
  463380:	cmp	w19, w0
  463384:	add	w19, w19, #0x1
  463388:	b.lt	463360 <ASN1_generate_nconf@plt+0x449f0>  // b.tstop
  46338c:	cbnz	w22, 4633a4 <ASN1_generate_nconf@plt+0x44a34>
  463390:	mov	w0, #0x1                   	// #1
  463394:	ldp	x19, x20, [sp, #16]
  463398:	ldp	x21, x22, [sp, #32]
  46339c:	ldp	x29, x30, [sp], #48
  4633a0:	ret
  4633a4:	mov	x0, x21
  4633a8:	bl	45cc98 <ASN1_generate_nconf@plt+0x3e328>
  4633ac:	mov	w0, #0x1                   	// #1
  4633b0:	ldp	x19, x20, [sp, #16]
  4633b4:	ldp	x21, x22, [sp, #32]
  4633b8:	ldp	x29, x30, [sp], #48
  4633bc:	ret
  4633c0:	stp	x29, x30, [sp, #-80]!
  4633c4:	mov	x29, sp
  4633c8:	stp	x19, x20, [sp, #16]
  4633cc:	orr	x19, x1, x2
  4633d0:	stp	x21, x22, [sp, #32]
  4633d4:	stp	x23, x24, [sp, #48]
  4633d8:	mov	x24, x3
  4633dc:	mov	x23, x4
  4633e0:	stp	x25, x26, [sp, #64]
  4633e4:	mov	x25, x0
  4633e8:	cbnz	x19, 463424 <ASN1_generate_nconf@plt+0x44ab4>
  4633ec:	orr	x21, x24, x23
  4633f0:	mov	w22, #0x1                   	// #1
  4633f4:	cbnz	x21, 4634ac <ASN1_generate_nconf@plt+0x44b3c>
  4633f8:	mov	x0, x19
  4633fc:	bl	41dbd0 <X509_STORE_free@plt>
  463400:	mov	x0, x21
  463404:	bl	41dbd0 <X509_STORE_free@plt>
  463408:	mov	w0, w22
  46340c:	ldp	x19, x20, [sp, #16]
  463410:	ldp	x21, x22, [sp, #32]
  463414:	ldp	x23, x24, [sp, #48]
  463418:	ldp	x25, x26, [sp, #64]
  46341c:	ldp	x29, x30, [sp], #80
  463420:	ret
  463424:	mov	x22, x1
  463428:	mov	x21, x2
  46342c:	mov	x20, x5
  463430:	mov	w26, w6
  463434:	bl	41add0 <X509_STORE_new@plt>
  463438:	mov	x19, x0
  46343c:	cbz	x0, 4634ec <ASN1_generate_nconf@plt+0x44b7c>
  463440:	mov	x2, x22
  463444:	mov	x1, x21
  463448:	mov	x21, #0x0                   	// #0
  46344c:	bl	41d300 <X509_STORE_load_locations@plt>
  463450:	mov	w22, w0
  463454:	cbz	w0, 4633f8 <ASN1_generate_nconf@plt+0x44a88>
  463458:	b	463470 <ASN1_generate_nconf@plt+0x44b00>
  46345c:	mov	x0, x20
  463460:	bl	419630 <OPENSSL_sk_value@plt>
  463464:	mov	x1, x0
  463468:	mov	x0, x19
  46346c:	bl	41bc80 <X509_STORE_add_crl@plt>
  463470:	mov	x0, x20
  463474:	bl	41dfd0 <OPENSSL_sk_num@plt>
  463478:	mov	w1, w21
  46347c:	cmp	w21, w0
  463480:	add	w21, w21, #0x1
  463484:	b.lt	46345c <ASN1_generate_nconf@plt+0x44aec>  // b.tstop
  463488:	mov	x3, x19
  46348c:	mov	x0, x25
  463490:	mov	x2, #0x1                   	// #1
  463494:	mov	w1, #0x6a                  	// #106
  463498:	bl	41ad80 <SSL_CTX_ctrl@plt>
  46349c:	cbz	w26, 4633ec <ASN1_generate_nconf@plt+0x44a7c>
  4634a0:	mov	x0, x19
  4634a4:	bl	45cc98 <ASN1_generate_nconf@plt+0x3e328>
  4634a8:	b	4633ec <ASN1_generate_nconf@plt+0x44a7c>
  4634ac:	bl	41add0 <X509_STORE_new@plt>
  4634b0:	mov	w22, #0x0                   	// #0
  4634b4:	mov	x21, x0
  4634b8:	cbz	x0, 4633f8 <ASN1_generate_nconf@plt+0x44a88>
  4634bc:	mov	x2, x24
  4634c0:	mov	x1, x23
  4634c4:	bl	41d300 <X509_STORE_load_locations@plt>
  4634c8:	mov	w22, w0
  4634cc:	cbz	w0, 4633f8 <ASN1_generate_nconf@plt+0x44a88>
  4634d0:	mov	x0, x25
  4634d4:	mov	x3, x21
  4634d8:	mov	x2, #0x1                   	// #1
  4634dc:	mov	w1, #0x6b                  	// #107
  4634e0:	mov	w22, #0x1                   	// #1
  4634e4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4634e8:	b	4633f8 <ASN1_generate_nconf@plt+0x44a88>
  4634ec:	mov	x21, #0x0                   	// #0
  4634f0:	mov	w22, #0x0                   	// #0
  4634f4:	b	4633f8 <ASN1_generate_nconf@plt+0x44a88>
  4634f8:	stp	x29, x30, [sp, #-32]!
  4634fc:	adrp	x3, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463500:	adrp	x2, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  463504:	mov	x29, sp
  463508:	ldr	x3, [x3, #4024]
  46350c:	add	x2, x2, #0xa00
  463510:	stp	x19, x20, [sp, #16]
  463514:	add	x20, x2, #0x20
  463518:	mov	x19, x0
  46351c:	ldr	x3, [x3]
  463520:	str	x3, [x2, #32]
  463524:	str	w1, [x2, #40]
  463528:	bl	41ae90 <SSL_CTX_get_security_callback@plt>
  46352c:	mov	x2, x0
  463530:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  463534:	mov	x0, x19
  463538:	add	x1, x1, #0x550
  46353c:	str	x2, [x20, #16]
  463540:	bl	419dc0 <SSL_CTX_set_security_callback@plt>
  463544:	mov	x1, x20
  463548:	mov	x0, x19
  46354c:	ldp	x19, x20, [sp, #16]
  463550:	ldp	x29, x30, [sp], #32
  463554:	b	41deb0 <SSL_CTX_set0_security_ex_data@plt>
  463558:	stp	x29, x30, [sp, #-48]!
  46355c:	mov	x29, sp
  463560:	str	x21, [sp, #32]
  463564:	adrp	x21, 4a9000 <stdin@@GLIBC_2.17+0x1028>
  463568:	stp	x19, x20, [sp, #16]
  46356c:	mov	x20, x0
  463570:	mov	x19, x1
  463574:	ldr	x0, [x21, #2560]
  463578:	bl	41ce30 <BIO_free_all@plt>
  46357c:	str	xzr, [x21, #2560]
  463580:	cmp	x20, #0x0
  463584:	mov	w0, #0x0                   	// #0
  463588:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  46358c:	b.ne	4635a0 <ASN1_generate_nconf@plt+0x44c30>  // b.any
  463590:	ldp	x19, x20, [sp, #16]
  463594:	ldr	x21, [sp, #32]
  463598:	ldp	x29, x30, [sp], #48
  46359c:	ret
  4635a0:	mov	x0, x19
  4635a4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4635a8:	add	x1, x1, #0x9f8
  4635ac:	bl	41b1c0 <BIO_new_file@plt>
  4635b0:	str	x0, [x21, #2560]
  4635b4:	cbz	x0, 463618 <ASN1_generate_nconf@plt+0x44ca8>
  4635b8:	mov	x3, #0x0                   	// #0
  4635bc:	mov	x2, #0x0                   	// #0
  4635c0:	mov	w1, #0x85                  	// #133
  4635c4:	bl	41de90 <BIO_ctrl@plt>
  4635c8:	cbz	w0, 4635f0 <ASN1_generate_nconf@plt+0x44c80>
  4635cc:	mov	x0, x20
  4635d0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4635d4:	add	x1, x1, #0x940
  4635d8:	bl	41c440 <SSL_CTX_set_keylog_callback@plt>
  4635dc:	mov	w0, #0x0                   	// #0
  4635e0:	ldp	x19, x20, [sp, #16]
  4635e4:	ldr	x21, [sp, #32]
  4635e8:	ldp	x29, x30, [sp], #48
  4635ec:	ret
  4635f0:	ldr	x0, [x21, #2560]
  4635f4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4635f8:	add	x1, x1, #0x7a0
  4635fc:	bl	41a980 <BIO_puts@plt>
  463600:	ldr	x0, [x21, #2560]
  463604:	mov	x3, #0x0                   	// #0
  463608:	mov	x2, #0x0                   	// #0
  46360c:	mov	w1, #0xb                   	// #11
  463610:	bl	41de90 <BIO_ctrl@plt>
  463614:	b	4635cc <ASN1_generate_nconf@plt+0x44c5c>
  463618:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  46361c:	mov	x2, x19
  463620:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  463624:	add	x1, x1, #0x780
  463628:	ldr	x0, [x0, #4024]
  46362c:	ldr	x0, [x0]
  463630:	bl	419740 <BIO_printf@plt>
  463634:	mov	w0, #0x1                   	// #1
  463638:	b	463590 <ASN1_generate_nconf@plt+0x44c20>
  46363c:	nop
  463640:	stp	x29, x30, [sp, #-64]!
  463644:	mov	x29, sp
  463648:	stp	x19, x20, [sp, #16]
  46364c:	mov	x20, x1
  463650:	adrp	x19, 475000 <ASN1_generate_nconf@plt+0x56690>
  463654:	stp	x21, x22, [sp, #32]
  463658:	mov	x22, x0
  46365c:	mov	x0, x1
  463660:	bl	41aaa0 <SSL_is_server@plt>
  463664:	cmp	w0, #0x0
  463668:	add	x19, x19, #0x818
  46366c:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58690>
  463670:	add	x0, x0, #0x6c8
  463674:	csel	x19, x0, x19, ne  // ne = any
  463678:	mov	x0, x20
  46367c:	bl	41bde0 <SSL_get0_peer_CA_list@plt>
  463680:	cbz	x0, 463690 <ASN1_generate_nconf@plt+0x44d20>
  463684:	mov	x21, x0
  463688:	bl	41dfd0 <OPENSSL_sk_num@plt>
  46368c:	cbnz	w0, 4636ac <ASN1_generate_nconf@plt+0x44d3c>
  463690:	mov	x0, x20
  463694:	bl	41aaa0 <SSL_is_server@plt>
  463698:	cbz	w0, 463738 <ASN1_generate_nconf@plt+0x44dc8>
  46369c:	ldp	x19, x20, [sp, #16]
  4636a0:	ldp	x21, x22, [sp, #32]
  4636a4:	ldp	x29, x30, [sp], #64
  4636a8:	ret
  4636ac:	mov	x2, x19
  4636b0:	mov	x0, x22
  4636b4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  4636b8:	mov	w19, #0x0                   	// #0
  4636bc:	add	x1, x1, #0x800
  4636c0:	str	x23, [sp, #48]
  4636c4:	adrp	x23, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4636c8:	bl	419740 <BIO_printf@plt>
  4636cc:	add	x23, x23, #0xf30
  4636d0:	b	463704 <ASN1_generate_nconf@plt+0x44d94>
  4636d4:	bl	419630 <OPENSSL_sk_value@plt>
  4636d8:	mov	x20, x0
  4636dc:	bl	45a718 <ASN1_generate_nconf@plt+0x3bda8>
  4636e0:	mov	x3, x0
  4636e4:	mov	x1, x20
  4636e8:	mov	w2, #0x0                   	// #0
  4636ec:	mov	x0, x22
  4636f0:	bl	41e120 <X509_NAME_print_ex@plt>
  4636f4:	mov	x1, x23
  4636f8:	mov	x0, x22
  4636fc:	mov	w2, #0x1                   	// #1
  463700:	bl	41cb90 <BIO_write@plt>
  463704:	mov	x0, x21
  463708:	bl	41dfd0 <OPENSSL_sk_num@plt>
  46370c:	mov	w2, w0
  463710:	mov	w1, w19
  463714:	cmp	w19, w2
  463718:	mov	x0, x21
  46371c:	add	w19, w19, #0x1
  463720:	b.lt	4636d4 <ASN1_generate_nconf@plt+0x44d64>  // b.tstop
  463724:	ldp	x19, x20, [sp, #16]
  463728:	ldp	x21, x22, [sp, #32]
  46372c:	ldr	x23, [sp, #48]
  463730:	ldp	x29, x30, [sp], #64
  463734:	ret
  463738:	mov	x2, x19
  46373c:	mov	x0, x22
  463740:	ldp	x19, x20, [sp, #16]
  463744:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66690>
  463748:	ldp	x21, x22, [sp, #32]
  46374c:	add	x1, x1, #0x7d8
  463750:	ldp	x29, x30, [sp], #64
  463754:	b	419740 <BIO_printf@plt>
  463758:	stp	x29, x30, [sp, #-144]!
  46375c:	mov	x29, sp
  463760:	stp	x19, x20, [sp, #16]
  463764:	mov	x20, x1
  463768:	mov	w19, #0x0                   	// #0
  46376c:	stp	x21, x22, [sp, #32]
  463770:	mov	w22, w5
  463774:	mov	w21, w7
  463778:	stp	x23, x24, [sp, #48]
  46377c:	mov	x24, x0
  463780:	mov	w23, w6
  463784:	stp	x25, x26, [sp, #64]
  463788:	mov	x26, x3
  46378c:	mov	x25, x4
  463790:	stp	x27, x28, [sp, #80]
  463794:	mov	x27, x2
  463798:	stp	xzr, xzr, [sp, #128]
  46379c:	bl	41bff0 <BIO_sock_init@plt>
  4637a0:	cmp	w0, #0x1
  4637a4:	b.eq	4637c8 <ASN1_generate_nconf@plt+0x44e58>  // b.none
  4637a8:	mov	w0, w19
  4637ac:	ldp	x19, x20, [sp, #16]
  4637b0:	ldp	x21, x22, [sp, #32]
  4637b4:	ldp	x23, x24, [sp, #48]
  4637b8:	ldp	x25, x26, [sp, #64]
  4637bc:	ldp	x27, x28, [sp, #80]
  4637c0:	ldp	x29, x30, [sp], #144
  4637c4:	ret
  4637c8:	mov	w19, w0
  4637cc:	mov	x1, x27
  4637d0:	mov	x0, x20
  4637d4:	add	x6, sp, #0x80
  4637d8:	mov	w5, w21
  4637dc:	mov	w4, w23
  4637e0:	mov	w3, w22
  4637e4:	mov	w2, #0x0                   	// #0
  4637e8:	bl	41ad40 <BIO_lookup_ex@plt>
  4637ec:	cbz	w0, 463a64 <ASN1_generate_nconf@plt+0x450f4>
  4637f0:	orr	x0, x26, x25
  4637f4:	cbnz	x0, 4639bc <ASN1_generate_nconf@plt+0x4504c>
  4637f8:	ldr	x20, [sp, #128]
  4637fc:	cbz	x20, 463b40 <ASN1_generate_nconf@plt+0x451d0>
  463800:	cmp	w21, #0x6
  463804:	mov	w27, #0x10                  	// #16
  463808:	csel	w0, w27, wzr, eq  // eq = none
  46380c:	str	wzr, [sp, #108]
  463810:	str	xzr, [sp, #112]
  463814:	str	w0, [sp, #120]
  463818:	cbnz	w22, 46399c <ASN1_generate_nconf@plt+0x4502c>
  46381c:	cbnz	w23, 463974 <ASN1_generate_nconf@plt+0x45004>
  463820:	cbnz	w21, 463a50 <ASN1_generate_nconf@plt+0x450e0>
  463824:	ldr	x27, [sp, #136]
  463828:	cbz	x27, 4639f8 <ASN1_generate_nconf@plt+0x45088>
  46382c:	nop
  463830:	mov	x0, x27
  463834:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463838:	mov	w28, w0
  46383c:	mov	x0, x20
  463840:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463844:	cmp	w28, w0
  463848:	b.eq	463878 <ASN1_generate_nconf@plt+0x44f08>  // b.none
  46384c:	mov	x0, x27
  463850:	bl	41c010 <BIO_ADDRINFO_next@plt>
  463854:	mov	x27, x0
  463858:	cbnz	x0, 463830 <ASN1_generate_nconf@plt+0x44ec0>
  46385c:	str	xzr, [sp, #112]
  463860:	mov	x0, x20
  463864:	bl	41c010 <BIO_ADDRINFO_next@plt>
  463868:	mov	x20, x0
  46386c:	cbz	x0, 463908 <ASN1_generate_nconf@plt+0x44f98>
  463870:	cbz	w22, 46381c <ASN1_generate_nconf@plt+0x44eac>
  463874:	b	46399c <ASN1_generate_nconf@plt+0x4502c>
  463878:	mov	x0, x20
  46387c:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463880:	mov	w28, w0
  463884:	mov	x0, x20
  463888:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  46388c:	mov	w1, w0
  463890:	mov	x0, x20
  463894:	str	w1, [sp, #112]
  463898:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  46389c:	mov	w2, w0
  4638a0:	ldr	w1, [sp, #112]
  4638a4:	mov	w0, w28
  4638a8:	mov	w3, #0x0                   	// #0
  4638ac:	bl	41b3d0 <BIO_socket@plt>
  4638b0:	str	w0, [x24]
  4638b4:	ldr	w1, [sp, #108]
  4638b8:	mov	w28, w0
  4638bc:	cmn	w0, #0x1
  4638c0:	add	w1, w1, #0x1
  4638c4:	str	w1, [sp, #108]
  4638c8:	b.eq	463a94 <ASN1_generate_nconf@plt+0x45124>  // b.none
  4638cc:	mov	x0, x27
  4638d0:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  4638d4:	mov	w2, #0x1                   	// #1
  4638d8:	mov	x1, x0
  4638dc:	mov	w0, w28
  4638e0:	bl	419770 <BIO_bind@plt>
  4638e4:	cbz	w0, 463b48 <ASN1_generate_nconf@plt+0x451d8>
  4638e8:	ldr	w28, [x24]
  4638ec:	mov	x0, x20
  4638f0:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  4638f4:	ldr	w2, [sp, #120]
  4638f8:	mov	x1, x0
  4638fc:	mov	w0, w28
  463900:	bl	419de0 <BIO_connect@plt>
  463904:	cbz	w0, 463a7c <ASN1_generate_nconf@plt+0x4510c>
  463908:	ldr	w0, [x24]
  46390c:	cmn	w0, #0x1
  463910:	b.ne	4639b4 <ASN1_generate_nconf@plt+0x45044>  // b.any
  463914:	adrp	x19, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463918:	ldr	x1, [sp, #136]
  46391c:	ldr	x0, [x19, #4024]
  463920:	cmp	x1, #0x0
  463924:	ldr	w1, [sp, #108]
  463928:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  46392c:	ldr	x20, [x0]
  463930:	b.eq	463a9c <ASN1_generate_nconf@plt+0x4512c>  // b.none
  463934:	mov	x0, x20
  463938:	mov	w19, #0x0                   	// #0
  46393c:	bl	41e7f0 <ERR_print_errors@plt>
  463940:	ldr	x0, [sp, #136]
  463944:	cbz	x0, 46394c <ASN1_generate_nconf@plt+0x44fdc>
  463948:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  46394c:	ldr	x0, [sp, #128]
  463950:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  463954:	mov	w0, w19
  463958:	ldp	x19, x20, [sp, #16]
  46395c:	ldp	x21, x22, [sp, #32]
  463960:	ldp	x23, x24, [sp, #48]
  463964:	ldp	x25, x26, [sp, #64]
  463968:	ldp	x27, x28, [sp, #80]
  46396c:	ldp	x29, x30, [sp], #144
  463970:	ret
  463974:	mov	x0, x20
  463978:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  46397c:	cmp	w0, w23
  463980:	b.eq	463820 <ASN1_generate_nconf@plt+0x44eb0>  // b.none
  463984:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67690>
  463988:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67690>
  46398c:	add	x1, x1, #0x458
  463990:	add	x0, x0, #0x468
  463994:	mov	w2, #0x61                  	// #97
  463998:	bl	41aba0 <OPENSSL_die@plt>
  46399c:	mov	x0, x20
  4639a0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4639a4:	cmp	w0, w22
  4639a8:	b.ne	463984 <ASN1_generate_nconf@plt+0x45014>  // b.any
  4639ac:	cbz	w23, 463820 <ASN1_generate_nconf@plt+0x44eb0>
  4639b0:	b	463974 <ASN1_generate_nconf@plt+0x45004>
  4639b4:	bl	41a2a0 <ERR_clear_error@plt>
  4639b8:	b	463940 <ASN1_generate_nconf@plt+0x44fd0>
  4639bc:	add	x6, sp, #0x88
  4639c0:	mov	w5, w21
  4639c4:	mov	w4, w23
  4639c8:	mov	w3, w22
  4639cc:	mov	x1, x25
  4639d0:	mov	x0, x26
  4639d4:	mov	w2, #0x0                   	// #0
  4639d8:	bl	41ad40 <BIO_lookup_ex@plt>
  4639dc:	cbnz	w0, 4637f8 <ASN1_generate_nconf@plt+0x44e88>
  4639e0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  4639e4:	mov	w19, #0x0                   	// #0
  4639e8:	ldr	x0, [x0, #4024]
  4639ec:	ldr	x0, [x0]
  4639f0:	bl	41e7f0 <ERR_print_errors@plt>
  4639f4:	b	463940 <ASN1_generate_nconf@plt+0x44fd0>
  4639f8:	mov	x0, x20
  4639fc:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463a00:	mov	w28, w0
  463a04:	mov	x0, x20
  463a08:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  463a0c:	mov	w1, w0
  463a10:	mov	x0, x20
  463a14:	str	w1, [sp, #124]
  463a18:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  463a1c:	mov	w2, w0
  463a20:	ldr	w1, [sp, #124]
  463a24:	mov	w0, w28
  463a28:	mov	w3, #0x0                   	// #0
  463a2c:	bl	41b3d0 <BIO_socket@plt>
  463a30:	str	w0, [x24]
  463a34:	mov	w28, w0
  463a38:	cmn	w0, #0x1
  463a3c:	b.eq	463860 <ASN1_generate_nconf@plt+0x44ef0>  // b.none
  463a40:	ldr	x0, [sp, #112]
  463a44:	cbz	x0, 4638ec <ASN1_generate_nconf@plt+0x44f7c>
  463a48:	mov	x27, x0
  463a4c:	b	4638cc <ASN1_generate_nconf@plt+0x44f5c>
  463a50:	mov	x0, x20
  463a54:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  463a58:	cmp	w0, w21
  463a5c:	b.eq	463824 <ASN1_generate_nconf@plt+0x44eb4>  // b.none
  463a60:	b	463984 <ASN1_generate_nconf@plt+0x45014>
  463a64:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463a68:	mov	w19, #0x0                   	// #0
  463a6c:	ldr	x0, [x0, #4024]
  463a70:	ldr	x0, [x0]
  463a74:	bl	41e7f0 <ERR_print_errors@plt>
  463a78:	b	4637a8 <ASN1_generate_nconf@plt+0x44e38>
  463a7c:	ldr	w0, [x24]
  463a80:	str	x27, [sp, #112]
  463a84:	bl	41c050 <BIO_closesocket@plt>
  463a88:	mov	w0, #0xffffffff            	// #-1
  463a8c:	str	w0, [x24]
  463a90:	b	463860 <ASN1_generate_nconf@plt+0x44ef0>
  463a94:	str	x27, [sp, #112]
  463a98:	b	463860 <ASN1_generate_nconf@plt+0x44ef0>
  463a9c:	ldr	x0, [sp, #128]
  463aa0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463aa4:	cmp	w0, #0xa
  463aa8:	b.eq	463b28 <ASN1_generate_nconf@plt+0x451b8>  // b.none
  463aac:	ldr	x0, [sp, #128]
  463ab0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463ab4:	cmp	w0, #0x2
  463ab8:	b.eq	463b34 <ASN1_generate_nconf@plt+0x451c4>  // b.none
  463abc:	ldr	x0, [sp, #128]
  463ac0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463ac4:	cmp	w0, #0x1
  463ac8:	adrp	x2, 486000 <ASN1_generate_nconf@plt+0x67690>
  463acc:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  463ad0:	add	x2, x2, #0x450
  463ad4:	add	x0, x0, #0xdc8
  463ad8:	csel	x2, x2, x0, eq  // eq = none
  463adc:	cmp	x26, #0x0
  463ae0:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  463ae4:	add	x0, x0, #0xdc8
  463ae8:	adrp	x4, 466000 <ASN1_generate_nconf@plt+0x47690>
  463aec:	csel	x26, x0, x26, eq  // eq = none
  463af0:	cmp	x25, #0x0
  463af4:	csel	x0, x25, x0, ne  // ne = any
  463af8:	add	x4, x4, #0xe40
  463afc:	csel	x4, x4, x0, ne  // ne = any
  463b00:	mov	x5, x0
  463b04:	mov	x3, x26
  463b08:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67690>
  463b0c:	add	x1, x1, #0x528
  463b10:	mov	x0, x20
  463b14:	bl	419740 <BIO_printf@plt>
  463b18:	bl	41a2a0 <ERR_clear_error@plt>
  463b1c:	ldr	x19, [x19, #4024]
  463b20:	ldr	x20, [x19]
  463b24:	b	463934 <ASN1_generate_nconf@plt+0x44fc4>
  463b28:	adrp	x2, 486000 <ASN1_generate_nconf@plt+0x67690>
  463b2c:	add	x2, x2, #0x440
  463b30:	b	463adc <ASN1_generate_nconf@plt+0x4516c>
  463b34:	adrp	x2, 486000 <ASN1_generate_nconf@plt+0x67690>
  463b38:	add	x2, x2, #0x448
  463b3c:	b	463adc <ASN1_generate_nconf@plt+0x4516c>
  463b40:	str	wzr, [sp, #108]
  463b44:	b	463908 <ASN1_generate_nconf@plt+0x44f98>
  463b48:	ldr	w0, [x24]
  463b4c:	bl	41c050 <BIO_closesocket@plt>
  463b50:	mov	w0, #0xffffffff            	// #-1
  463b54:	str	w0, [x24]
  463b58:	b	463914 <ASN1_generate_nconf@plt+0x44fa4>
  463b5c:	nop
  463b60:	stp	x29, x30, [sp, #-384]!
  463b64:	mov	x29, sp
  463b68:	stp	x19, x20, [sp, #16]
  463b6c:	mov	w19, w4
  463b70:	ldr	w20, [sp, #384]
  463b74:	stp	x21, x22, [sp, #32]
  463b78:	mov	w21, w5
  463b7c:	mov	x22, x6
  463b80:	stp	x23, x24, [sp, #48]
  463b84:	mov	x24, x2
  463b88:	mov	x23, x7
  463b8c:	stp	x25, x26, [sp, #64]
  463b90:	mov	x25, x0
  463b94:	stp	x27, x28, [sp, #80]
  463b98:	mov	w28, #0x0                   	// #0
  463b9c:	str	w3, [sp, #112]
  463ba0:	str	x1, [sp, #136]
  463ba4:	str	xzr, [sp, #168]
  463ba8:	bl	41bff0 <BIO_sock_init@plt>
  463bac:	cmp	w0, #0x1
  463bb0:	b.eq	463bd4 <ASN1_generate_nconf@plt+0x45264>  // b.none
  463bb4:	mov	w0, w28
  463bb8:	ldp	x19, x20, [sp, #16]
  463bbc:	ldp	x21, x22, [sp, #32]
  463bc0:	ldp	x23, x24, [sp, #48]
  463bc4:	ldp	x25, x26, [sp, #64]
  463bc8:	ldp	x27, x28, [sp, #80]
  463bcc:	ldp	x29, x30, [sp], #384
  463bd0:	ret
  463bd4:	mov	w2, w0
  463bd8:	ldr	w3, [sp, #112]
  463bdc:	ldr	x0, [sp, #136]
  463be0:	mov	x1, x24
  463be4:	add	x6, sp, #0xa8
  463be8:	mov	w5, w21
  463bec:	mov	w4, w19
  463bf0:	bl	41ad40 <BIO_lookup_ex@plt>
  463bf4:	mov	w28, w0
  463bf8:	cbz	w0, 463e08 <ASN1_generate_nconf@plt+0x45498>
  463bfc:	ldr	w1, [sp, #112]
  463c00:	ldr	x0, [sp, #168]
  463c04:	cbnz	w1, 463dec <ASN1_generate_nconf@plt+0x4547c>
  463c08:	cbnz	w19, 463dd4 <ASN1_generate_nconf@plt+0x45464>
  463c0c:	cbz	w21, 463c20 <ASN1_generate_nconf@plt+0x452b0>
  463c10:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  463c14:	cmp	w0, w21
  463c18:	b.ne	464150 <ASN1_generate_nconf@plt+0x457e0>  // b.any
  463c1c:	ldr	x0, [sp, #168]
  463c20:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463c24:	mov	w3, w0
  463c28:	str	w3, [sp, #104]
  463c2c:	ldr	x0, [sp, #168]
  463c30:	mov	w27, #0x3                   	// #3
  463c34:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  463c38:	mov	w24, w0
  463c3c:	ldr	x0, [sp, #168]
  463c40:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  463c44:	mov	w28, w0
  463c48:	ldr	x0, [sp, #168]
  463c4c:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  463c50:	mov	x26, x0
  463c54:	ldr	x0, [sp, #168]
  463c58:	bl	41c010 <BIO_ADDRINFO_next@plt>
  463c5c:	ldr	w3, [sp, #104]
  463c60:	str	x0, [sp, #104]
  463c64:	cmp	w3, #0xa
  463c68:	csinc	w27, w27, wzr, eq  // eq = none
  463c6c:	cbz	x0, 463c88 <ASN1_generate_nconf@plt+0x45318>
  463c70:	str	w3, [sp, #116]
  463c74:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  463c78:	ldr	w3, [sp, #116]
  463c7c:	cmp	w0, w24
  463c80:	ldr	x1, [sp, #104]
  463c84:	b.eq	464000 <ASN1_generate_nconf@plt+0x45690>  // b.none
  463c88:	mov	w1, w24
  463c8c:	mov	w0, w3
  463c90:	mov	w2, w28
  463c94:	mov	w3, #0x0                   	// #0
  463c98:	bl	41b3d0 <BIO_socket@plt>
  463c9c:	mov	w24, w0
  463ca0:	cmn	w0, #0x1
  463ca4:	b.eq	463e28 <ASN1_generate_nconf@plt+0x454b8>  // b.none
  463ca8:	mov	w2, w27
  463cac:	mov	x1, x26
  463cb0:	bl	41b230 <BIO_listen@plt>
  463cb4:	mov	w28, w0
  463cb8:	cbnz	w0, 463d24 <ASN1_generate_nconf@plt+0x453b4>
  463cbc:	ldr	x0, [sp, #168]
  463cc0:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463cc4:	str	x1, [sp, #144]
  463cc8:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  463ccc:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463cd0:	ldr	x0, [x0, #4024]
  463cd4:	ldr	x0, [x0]
  463cd8:	bl	41e7f0 <ERR_print_errors@plt>
  463cdc:	mov	w0, w24
  463ce0:	bl	41c050 <BIO_closesocket@plt>
  463ce4:	ldr	w0, [sp, #112]
  463ce8:	cmp	w0, #0x1
  463cec:	b.eq	463e1c <ASN1_generate_nconf@plt+0x454ac>  // b.none
  463cf0:	ldr	x0, [sp, #144]
  463cf4:	ldr	x19, [x0, #4064]
  463cf8:	ldr	x0, [x19]
  463cfc:	bl	419d10 <BIO_ADDR_free@plt>
  463d00:	str	xzr, [x19]
  463d04:	mov	w0, w28
  463d08:	ldp	x19, x20, [sp, #16]
  463d0c:	ldp	x21, x22, [sp, #32]
  463d10:	ldp	x23, x24, [sp, #48]
  463d14:	ldp	x25, x26, [sp, #64]
  463d18:	ldp	x27, x28, [sp, #80]
  463d1c:	ldp	x29, x30, [sp], #384
  463d20:	ret
  463d24:	mov	x0, x26
  463d28:	bl	419cd0 <BIO_ADDR_rawport@plt>
  463d2c:	and	w26, w0, #0xffff
  463d30:	ldr	x0, [sp, #168]
  463d34:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  463d38:	str	xzr, [sp, #168]
  463d3c:	cbnz	w26, 463e50 <ASN1_generate_nconf@plt+0x454e0>
  463d40:	bl	41b6d0 <BIO_ADDR_new@plt>
  463d44:	str	x0, [sp, #256]
  463d48:	cbz	x0, 463d60 <ASN1_generate_nconf@plt+0x453f0>
  463d4c:	add	x2, sp, #0x100
  463d50:	mov	w0, w24
  463d54:	mov	w1, #0x0                   	// #0
  463d58:	bl	41b790 <BIO_sock_info@plt>
  463d5c:	cbnz	w0, 464048 <ASN1_generate_nconf@plt+0x456d8>
  463d60:	mov	x27, #0x0                   	// #0
  463d64:	mov	x26, #0x0                   	// #0
  463d68:	ldr	x0, [sp, #392]
  463d6c:	mov	x3, #0x0                   	// #0
  463d70:	mov	x2, #0x0                   	// #0
  463d74:	mov	w1, #0xb                   	// #11
  463d78:	adrp	x19, 486000 <ASN1_generate_nconf@plt+0x67690>
  463d7c:	add	x19, x19, #0x458
  463d80:	bl	41de90 <BIO_ctrl@plt>
  463d84:	mov	w28, #0x0                   	// #0
  463d88:	mov	x0, x26
  463d8c:	mov	x1, x19
  463d90:	mov	w2, #0x134                 	// #308
  463d94:	bl	41b1e0 <CRYPTO_free@plt>
  463d98:	mov	w2, #0x135                 	// #309
  463d9c:	mov	x1, x19
  463da0:	mov	x0, x27
  463da4:	bl	41b1e0 <CRYPTO_free@plt>
  463da8:	ldr	x0, [sp, #256]
  463dac:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463db0:	str	x1, [sp, #144]
  463db4:	bl	419d10 <BIO_ADDR_free@plt>
  463db8:	mov	w0, w24
  463dbc:	bl	41c050 <BIO_closesocket@plt>
  463dc0:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463dc4:	ldr	x0, [x0, #4024]
  463dc8:	ldr	x0, [x0]
  463dcc:	bl	41e7f0 <ERR_print_errors@plt>
  463dd0:	b	463ce4 <ASN1_generate_nconf@plt+0x45374>
  463dd4:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  463dd8:	cmp	w0, w19
  463ddc:	b.ne	464150 <ASN1_generate_nconf@plt+0x457e0>  // b.any
  463de0:	ldr	x0, [sp, #168]
  463de4:	cbz	w21, 463c20 <ASN1_generate_nconf@plt+0x452b0>
  463de8:	b	463c10 <ASN1_generate_nconf@plt+0x452a0>
  463dec:	bl	41b770 <BIO_ADDRINFO_family@plt>
  463df0:	ldr	w1, [sp, #112]
  463df4:	cmp	w0, w1
  463df8:	b.ne	464150 <ASN1_generate_nconf@plt+0x457e0>  // b.any
  463dfc:	ldr	x0, [sp, #168]
  463e00:	cbz	w19, 463c0c <ASN1_generate_nconf@plt+0x4529c>
  463e04:	b	463dd4 <ASN1_generate_nconf@plt+0x45464>
  463e08:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463e0c:	ldr	x0, [x0, #4024]
  463e10:	ldr	x0, [x0]
  463e14:	bl	41e7f0 <ERR_print_errors@plt>
  463e18:	b	463bb4 <ASN1_generate_nconf@plt+0x45244>
  463e1c:	ldr	x0, [sp, #136]
  463e20:	bl	419940 <unlink@plt>
  463e24:	b	463cf0 <ASN1_generate_nconf@plt+0x45380>
  463e28:	ldr	x0, [sp, #168]
  463e2c:	adrp	x1, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463e30:	str	x1, [sp, #144]
  463e34:	mov	w28, #0x0                   	// #0
  463e38:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  463e3c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463e40:	ldr	x0, [x0, #4024]
  463e44:	ldr	x0, [x0]
  463e48:	bl	41e7f0 <ERR_print_errors@plt>
  463e4c:	b	463ce4 <ASN1_generate_nconf@plt+0x45374>
  463e50:	ldr	x0, [sp, #392]
  463e54:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67690>
  463e58:	add	x1, x1, #0x630
  463e5c:	bl	419740 <BIO_printf@plt>
  463e60:	ldr	x0, [sp, #392]
  463e64:	mov	x3, #0x0                   	// #0
  463e68:	mov	x2, #0x0                   	// #0
  463e6c:	mov	w1, #0xb                   	// #11
  463e70:	bl	41de90 <BIO_ctrl@plt>
  463e74:	cbz	x25, 463e7c <ASN1_generate_nconf@plt+0x4550c>
  463e78:	str	w24, [x25]
  463e7c:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  463e80:	add	x1, sp, #0xb0
  463e84:	add	x25, sp, #0x100
  463e88:	str	x0, [sp, #144]
  463e8c:	ldr	x0, [x0, #4064]
  463e90:	str	x1, [sp, #120]
  463e94:	add	x1, sp, #0xc0
  463e98:	str	x1, [sp, #128]
  463e9c:	str	x0, [sp, #152]
  463ea0:	cmp	w19, #0x1
  463ea4:	b.eq	463ef0 <ASN1_generate_nconf@plt+0x45580>  // b.none
  463ea8:	mov	x3, x23
  463eac:	mov	w2, w21
  463eb0:	mov	w1, w19
  463eb4:	mov	w0, w24
  463eb8:	blr	x22
  463ebc:	mov	w28, w0
  463ec0:	cmn	w20, #0x1
  463ec4:	b.eq	463ee4 <ASN1_generate_nconf@plt+0x45574>  // b.none
  463ec8:	sub	w20, w20, #0x1
  463ecc:	cmp	w28, #0x0
  463ed0:	ccmp	w20, #0x0, #0x4, ge  // ge = tcont
  463ed4:	b.ne	463ea0 <ASN1_generate_nconf@plt+0x45530>  // b.any
  463ed8:	mov	w0, w24
  463edc:	bl	41c050 <BIO_closesocket@plt>
  463ee0:	b	463ce4 <ASN1_generate_nconf@plt+0x45374>
  463ee4:	tbnz	w28, #31, 463ed8 <ASN1_generate_nconf@plt+0x45568>
  463ee8:	cmp	w19, #0x1
  463eec:	b.ne	463ea8 <ASN1_generate_nconf@plt+0x45538>  // b.any
  463ef0:	ldr	x26, [sp, #152]
  463ef4:	ldr	x0, [x26]
  463ef8:	bl	419d10 <BIO_ADDR_free@plt>
  463efc:	bl	41b6d0 <BIO_ADDR_new@plt>
  463f00:	str	x0, [x26]
  463f04:	mov	x1, x0
  463f08:	cbz	x0, 4640f4 <ASN1_generate_nconf@plt+0x45784>
  463f0c:	ldr	x0, [sp, #144]
  463f10:	ldr	x26, [x0, #4064]
  463f14:	b	463f28 <ASN1_generate_nconf@plt+0x455b8>
  463f18:	bl	41ae60 <BIO_sock_should_retry@plt>
  463f1c:	mov	w28, w0
  463f20:	cbz	w0, 463ccc <ASN1_generate_nconf@plt+0x4535c>
  463f24:	ldr	x1, [x26]
  463f28:	mov	w0, w24
  463f2c:	mov	w2, #0x0                   	// #0
  463f30:	bl	41cba0 <BIO_accept_ex@plt>
  463f34:	mov	w27, w0
  463f38:	tbnz	w0, #31, 463f18 <ASN1_generate_nconf@plt+0x455a8>
  463f3c:	mov	w1, #0x1                   	// #1
  463f40:	bl	41a3a0 <BIO_set_tcp_ndelay@plt>
  463f44:	mov	x3, x23
  463f48:	mov	w2, w21
  463f4c:	mov	w1, #0x1                   	// #1
  463f50:	mov	w0, w27
  463f54:	blr	x22
  463f58:	mov	w28, w0
  463f5c:	mov	w1, #0x1                   	// #1
  463f60:	mov	w0, w27
  463f64:	bl	41af60 <shutdown@plt>
  463f68:	asr	w26, w27, #6
  463f6c:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  463f70:	add	w1, w27, #0x1
  463f74:	movi	v0.4s, #0x0
  463f78:	sbfiz	x26, x26, #3, #32
  463f7c:	ldr	q1, [x0, #1968]
  463f80:	mov	x0, #0x1                   	// #1
  463f84:	lsl	x0, x0, x27
  463f88:	str	x0, [sp, #104]
  463f8c:	str	w1, [sp, #116]
  463f90:	str	q1, [sp, #176]
  463f94:	b	463fb4 <ASN1_generate_nconf@plt+0x45644>
  463f98:	ldr	x1, [sp, #128]
  463f9c:	mov	w0, w27
  463fa0:	mov	x2, #0x40                  	// #64
  463fa4:	bl	41bdd0 <read@plt>
  463fa8:	cmp	x0, #0x0
  463fac:	movi	v0.4s, #0x0
  463fb0:	b.le	463ff4 <ASN1_generate_nconf@plt+0x45684>
  463fb4:	stp	q0, q0, [sp, #256]
  463fb8:	mov	x1, x25
  463fbc:	ldr	w0, [sp, #116]
  463fc0:	stp	q0, q0, [sp, #288]
  463fc4:	mov	x3, #0x0                   	// #0
  463fc8:	mov	x2, #0x0                   	// #0
  463fcc:	stp	q0, q0, [sp, #320]
  463fd0:	stp	q0, q0, [sp, #352]
  463fd4:	ldr	x7, [x25, x26]
  463fd8:	ldr	x5, [sp, #104]
  463fdc:	ldr	x4, [sp, #120]
  463fe0:	orr	x7, x7, x5
  463fe4:	str	x7, [x25, x26]
  463fe8:	bl	41ae70 <select@plt>
  463fec:	cmp	w0, #0x0
  463ff0:	b.gt	463f98 <ASN1_generate_nconf@plt+0x45628>
  463ff4:	mov	w0, w27
  463ff8:	bl	41c050 <BIO_closesocket@plt>
  463ffc:	b	463ec0 <ASN1_generate_nconf@plt+0x45550>
  464000:	mov	x0, x1
  464004:	str	w3, [sp, #116]
  464008:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  46400c:	cmp	w0, w28
  464010:	ldr	w3, [sp, #116]
  464014:	ldr	x1, [sp, #104]
  464018:	b.ne	463c88 <ASN1_generate_nconf@plt+0x45318>  // b.any
  46401c:	cmp	w3, #0x2
  464020:	b.eq	464114 <ASN1_generate_nconf@plt+0x457a4>  // b.none
  464024:	cmp	w3, #0xa
  464028:	b.ne	463c88 <ASN1_generate_nconf@plt+0x45318>  // b.any
  46402c:	mov	x0, x1
  464030:	str	w3, [sp, #104]
  464034:	bl	41b770 <BIO_ADDRINFO_family@plt>
  464038:	cmp	w0, #0x2
  46403c:	ldr	w3, [sp, #104]
  464040:	csinc	w27, w27, wzr, ne  // ne = any
  464044:	b	463c88 <ASN1_generate_nconf@plt+0x45318>
  464048:	ldr	x0, [sp, #256]
  46404c:	mov	w1, #0x1                   	// #1
  464050:	bl	41e5c0 <BIO_ADDR_hostname_string@plt>
  464054:	mov	x26, x0
  464058:	cbz	x0, 463d60 <ASN1_generate_nconf@plt+0x453f0>
  46405c:	ldr	x0, [sp, #256]
  464060:	mov	w1, #0x1                   	// #1
  464064:	bl	41d810 <BIO_ADDR_service_string@plt>
  464068:	mov	x27, x0
  46406c:	cbz	x0, 463d68 <ASN1_generate_nconf@plt+0x453f8>
  464070:	mov	w1, #0x3a                  	// #58
  464074:	mov	x0, x26
  464078:	bl	41d830 <strchr@plt>
  46407c:	cmp	x0, #0x0
  464080:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67690>
  464084:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67690>
  464088:	add	x1, x1, #0x550
  46408c:	add	x0, x0, #0x560
  464090:	csel	x1, x1, x0, eq  // eq = none
  464094:	mov	x3, x27
  464098:	ldr	x0, [sp, #392]
  46409c:	mov	x2, x26
  4640a0:	bl	419740 <BIO_printf@plt>
  4640a4:	cmp	w0, #0x0
  4640a8:	b.le	463d68 <ASN1_generate_nconf@plt+0x453f8>
  4640ac:	ldr	x0, [sp, #392]
  4640b0:	mov	x3, #0x0                   	// #0
  4640b4:	mov	x2, #0x0                   	// #0
  4640b8:	mov	w1, #0xb                   	// #11
  4640bc:	adrp	x28, 486000 <ASN1_generate_nconf@plt+0x67690>
  4640c0:	add	x28, x28, #0x458
  4640c4:	bl	41de90 <BIO_ctrl@plt>
  4640c8:	mov	x0, x26
  4640cc:	mov	x1, x28
  4640d0:	mov	w2, #0x134                 	// #308
  4640d4:	bl	41b1e0 <CRYPTO_free@plt>
  4640d8:	mov	x0, x27
  4640dc:	mov	x1, x28
  4640e0:	mov	w2, #0x135                 	// #309
  4640e4:	bl	41b1e0 <CRYPTO_free@plt>
  4640e8:	ldr	x0, [sp, #256]
  4640ec:	bl	419d10 <BIO_ADDR_free@plt>
  4640f0:	b	463e74 <ASN1_generate_nconf@plt+0x45504>
  4640f4:	mov	w0, w24
  4640f8:	bl	41c050 <BIO_closesocket@plt>
  4640fc:	adrp	x0, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  464100:	mov	w28, #0x0                   	// #0
  464104:	ldr	x0, [x0, #4024]
  464108:	ldr	x0, [x0]
  46410c:	bl	41e7f0 <ERR_print_errors@plt>
  464110:	b	463ce4 <ASN1_generate_nconf@plt+0x45374>
  464114:	mov	x0, x1
  464118:	str	w3, [sp, #116]
  46411c:	bl	41b770 <BIO_ADDRINFO_family@plt>
  464120:	mov	w2, w0
  464124:	ldr	w3, [sp, #116]
  464128:	cmp	w0, #0xa
  46412c:	ldr	x1, [sp, #104]
  464130:	b.ne	463c88 <ASN1_generate_nconf@plt+0x45318>  // b.any
  464134:	mov	x0, x1
  464138:	str	w2, [sp, #104]
  46413c:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  464140:	mov	x26, x0
  464144:	ldr	w2, [sp, #104]
  464148:	mov	w3, w2
  46414c:	b	463c88 <ASN1_generate_nconf@plt+0x45318>
  464150:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67690>
  464154:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67690>
  464158:	add	x1, x1, #0x458
  46415c:	add	x0, x0, #0x570
  464160:	mov	w2, #0xe7                  	// #231
  464164:	bl	41aba0 <OPENSSL_die@plt>
  464168:	stp	x29, x30, [sp, #-64]!
  46416c:	mov	x29, sp
  464170:	stp	x19, x20, [sp, #16]
  464174:	adrp	x20, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  464178:	add	x20, x20, #0x7c8
  46417c:	stp	x21, x22, [sp, #32]
  464180:	adrp	x21, 49d000 <ASN1_generate_nconf@plt+0x7e690>
  464184:	add	x21, x21, #0x7c0
  464188:	sub	x20, x20, x21
  46418c:	mov	w22, w0
  464190:	stp	x23, x24, [sp, #48]
  464194:	mov	x23, x1
  464198:	mov	x24, x2
  46419c:	bl	419520 <d2i_ECPrivateKey_bio@plt-0x40>
  4641a0:	cmp	xzr, x20, asr #3
  4641a4:	b.eq	4641d0 <ASN1_generate_nconf@plt+0x45860>  // b.none
  4641a8:	asr	x20, x20, #3
  4641ac:	mov	x19, #0x0                   	// #0
  4641b0:	ldr	x3, [x21, x19, lsl #3]
  4641b4:	mov	x2, x24
  4641b8:	add	x19, x19, #0x1
  4641bc:	mov	x1, x23
  4641c0:	mov	w0, w22
  4641c4:	blr	x3
  4641c8:	cmp	x20, x19
  4641cc:	b.ne	4641b0 <ASN1_generate_nconf@plt+0x45840>  // b.any
  4641d0:	ldp	x19, x20, [sp, #16]
  4641d4:	ldp	x21, x22, [sp, #32]
  4641d8:	ldp	x23, x24, [sp, #48]
  4641dc:	ldp	x29, x30, [sp], #64
  4641e0:	ret
  4641e4:	nop
  4641e8:	ret

Disassembly of section .fini:

00000000004641ec <.fini>:
  4641ec:	stp	x29, x30, [sp, #-16]!
  4641f0:	mov	x29, sp
  4641f4:	ldp	x29, x30, [sp], #16
  4641f8:	ret
