Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\common\Mux2.vhd" into library work
Parsing entity <Mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\MemData.vhd" into library work
Parsing entity <MemData>.
Parsing architecture <Behavioral> of entity <memdata>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\BrAdder.vhd" into library work
Parsing entity <BrAdder>.
Parsing architecture <Behavioral> of entity <bradder>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\RegisterBank.vhd" into library work
Parsing entity <RegisterBank>.
Parsing architecture <Behavioral> of entity <registerbank>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ExtensioSigno.vhd" into library work
Parsing entity <ExtensioSigno>.
Parsing architecture <Behavioral> of entity <extensiosigno>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ControlPrincipal.vhd" into library work
Parsing entity <ControlPrincipal>.
Parsing architecture <Behavioral> of entity <controlprincipal>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\PCAdder.vhd" into library work
Parsing entity <PCAdder>.
Parsing architecture <Behavioral> of entity <pcadder>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\MemInstruction3.vhd" into library work
Parsing entity <TB_ProgramaMult>.
Parsing architecture <Behavioral> of entity <tb_programamult>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\Phase3_Memory.vhd" into library work
Parsing entity <Phase3_Memory>.
Parsing architecture <Behavioral> of entity <phase3_memory>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\Phase2_Execution.vhd" into library work
Parsing entity <Phase2_Execution>.
Parsing architecture <Behavioral> of entity <phase2_execution>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\Phase1_InstructionDecode.vhd" into library work
Parsing entity <Phase1_InstructionDecode>.
Parsing architecture <Behavioral> of entity <phase1_instructiondecode>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\Phase0_InstructionFetch.vhd" into library work
Parsing entity <Phase0_InstructionFetch>.
Parsing architecture <Behavioral> of entity <phase0_instructionfetch>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\MEM_main.vhd" into library work
Parsing entity <MEM_main>.
Parsing architecture <Behavioral> of entity <mem_main>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\EXE_main.vhd" into library work
Parsing entity <EXE_main>.
Parsing architecture <Behavioral> of entity <exe_main>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ID_main.vhd" into library work
Parsing entity <ID_main>.
Parsing architecture <Behavioral> of entity <id_main>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\IF_main.vhd" into library work
Parsing entity <IF_main>.
Parsing architecture <Behavioral> of entity <if_main>.
Parsing VHDL file "D:\TFG\TFG\VHDL\Procesador\VHDL\cpu.vhd" into library work
Parsing entity <cpu>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IF_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <Phase0_InstructionFetch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PCAdder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TB_ProgramaMult> (architecture <Behavioral>) from library <work>.

Elaborating entity <ID_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <Phase1_InstructionDecode> (architecture <Behavioral>) from library <work>.

Elaborating entity <ControlPrincipal> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterBank> (architecture <Behavioral>) from library <work>.

Elaborating entity <ExtensioSigno> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXE_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <Phase2_Execution> (architecture <Behavioral>) from library <work>.

Elaborating entity <BrAdder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\ALU.vhd" Line 111. Case statement is complete. others clause is never selected

Elaborating entity <MEM_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <Phase3_Memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemData> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\cpu.vhd".
    Found 32-bit register for signal <IF_out_pc4_reg>.
    Found 32-bit register for signal <IF_out_inst_reg>.
    Found 32-bit register for signal <ID_out_busA_reg>.
    Found 32-bit register for signal <ID_out_busB_reg>.
    Found 32-bit register for signal <ID_out_entero_reg>.
    Found 32-bit register for signal <ID_out_pc_reg>.
    Found 32-bit register for signal <EXE_out_PC_salto_reg>.
    Found 32-bit register for signal <EXE_out_ALU_bus_reg>.
    Found 32-bit register for signal <EXE_out_BusB_reg>.
    Found 32-bit register for signal <MEM_out_MEMbus_reg>.
    Found 32-bit register for signal <MEM_out_ALUbus_reg>.
    Found 32-bit register for signal <IF_out_pc_reg>.
    Found 4-bit register for signal <ID_out_regW_reg>.
    Found 4-bit register for signal <ID_out_EXE_control_reg>.
    Found 4-bit register for signal <EXE_out_regW_reg>.
    Found 4-bit register for signal <MEM_out_regW_reg>.
    Found 2-bit register for signal <ID_out_WB_control_reg>.
    Found 2-bit register for signal <EXE_out_ALU_flags_reg>.
    Found 2-bit register for signal <EXE_out_WB_control_reg>.
    Found 2-bit register for signal <MEM_out_WB_control_reg>.
    Found 6-bit register for signal <ID_out_MEM_control_reg>.
    Found 6-bit register for signal <EXE_out_MEM_control_reg>.
    Summary:
	inferred 420 D-type flip-flop(s).
Unit <cpu> synthesized.

Synthesizing Unit <Mux2>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\common\Mux2.vhd".
        size = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2> synthesized.

Synthesizing Unit <IF_main>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\IF_main.vhd".
    Summary:
	no macro.
Unit <IF_main> synthesized.

Synthesizing Unit <Phase0_InstructionFetch>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\Phase0_InstructionFetch.vhd".
        address_size = 32
        inst_size = 32
    Summary:
	no macro.
Unit <Phase0_InstructionFetch> synthesized.

Synthesizing Unit <PCAdder>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\PCAdder.vhd".
        size = 32
    Found 32-bit adder for signal <out_pc> created at line 1253.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCAdder> synthesized.

Synthesizing Unit <TB_ProgramaMult>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\0_InstructionFetch\MemInstruction3.vhd".
    Found 32-bit adder for signal <n0014> created at line 1241.
    Found 32-bit adder for signal <n0016> created at line 1241.
    Found 32-bit adder for signal <n0018> created at line 1241.
    Found 30-bit comparator greater for signal <in_pc[31]_GND_9_o_LessThan_1_o> created at line 67
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <TB_ProgramaMult> synthesized.

Synthesizing Unit <ID_main>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ID_main.vhd".
    Summary:
	no macro.
Unit <ID_main> synthesized.

Synthesizing Unit <Phase1_InstructionDecode>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\Phase1_InstructionDecode.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <Phase1_InstructionDecode> synthesized.

Synthesizing Unit <ControlPrincipal>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ControlPrincipal.vhd".
WARNING:Xst:647 - Input <in_inst<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_inst<14:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit 4-to-1 multiplexer for signal <_n0083> created at line 47.
    Summary:
	inferred  23 Multiplexer(s).
Unit <ControlPrincipal> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\RegisterBank.vhd".
    Found 32-bit register for signal <regs<2>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<4>>.
    Found 32-bit register for signal <regs<5>>.
    Found 32-bit register for signal <regs<6>>.
    Found 32-bit register for signal <regs<7>>.
    Found 32-bit register for signal <regs<8>>.
    Found 32-bit register for signal <regs<9>>.
    Found 32-bit register for signal <regs<10>>.
    Found 32-bit register for signal <regs<11>>.
    Found 32-bit register for signal <regs<12>>.
    Found 32-bit register for signal <regs<13>>.
    Found 32-bit register for signal <regs<14>>.
    Found 32-bit register for signal <regs<15>>.
    Found 32-bit register for signal <regs<0>>.
    Found 32-bit register for signal <regs<1>>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 16-to-1 multiplexer for signal <out_busA> created at line 66.
    Found 32-bit 16-to-1 multiplexer for signal <out_busB> created at line 67.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RegisterBank> synthesized.

Synthesizing Unit <ExtensioSigno>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\1_InstructionDecode\ExtensioSigno.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <out_entero> created at line 148.
    Summary:
	inferred  15 Multiplexer(s).
Unit <ExtensioSigno> synthesized.

Synthesizing Unit <EXE_main>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\EXE_main.vhd".
    Found 2-bit register for signal <s_ALU_flags_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <EXE_main> synthesized.

Synthesizing Unit <Phase2_Execution>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\Phase2_Execution.vhd".
    Summary:
	no macro.
Unit <Phase2_Execution> synthesized.

Synthesizing Unit <BrAdder>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\BrAdder.vhd".
        op_size = 32
    Found 32-bit adder for signal <out_res> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <BrAdder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\2_Execution\ALU.vhd".
    Found 32-bit adder for signal <in_A[31]_in_B[31]_add_2_OUT> created at line 70.
    Found 32-bit subtractor for signal <in_A[31]_in_B[31]_sub_4_OUT<31:0>> created at line 74.
    Found 32-bit 8-to-1 multiplexer for signal <s_R> created at line 68.
    Found 32-bit comparator equal for signal <in_B[31]_in_A[31]_equal_8_o> created at line 101
    Found 32-bit comparator greater for signal <in_A[31]_in_B[31]_LessThan_9_o> created at line 104
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <MEM_main>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\MEM_main.vhd".
    Summary:
	no macro.
Unit <MEM_main> synthesized.

Synthesizing Unit <Phase3_Memory>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\Phase3_Memory.vhd".
    Found 2-bit comparator equal for signal <in_flags[1]_s_BR_ctr[1]_equal_2_o> created at line 82
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Phase3_Memory> synthesized.

Synthesizing Unit <MemData>.
    Related source file is "D:\TFG\TFG\VHDL\Procesador\VHDL\3_Memory\MemData.vhd".
WARNING:Xst:647 - Input <in_address<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem<1>>.
    Found 32-bit register for signal <mem<2>>.
    Found 32-bit register for signal <mem<3>>.
    Found 32-bit register for signal <mem<4>>.
    Found 32-bit register for signal <mem<5>>.
    Found 32-bit register for signal <mem<6>>.
    Found 32-bit register for signal <mem<7>>.
    Found 32-bit register for signal <mem<8>>.
    Found 32-bit register for signal <mem<9>>.
    Found 32-bit register for signal <mem<10>>.
    Found 32-bit register for signal <mem<11>>.
    Found 32-bit register for signal <mem<12>>.
    Found 32-bit register for signal <mem<13>>.
    Found 32-bit register for signal <mem<14>>.
    Found 32-bit register for signal <mem<15>>.
    Found 32-bit register for signal <mem<16>>.
    Found 32-bit register for signal <mem<17>>.
    Found 32-bit register for signal <mem<18>>.
    Found 32-bit register for signal <mem<19>>.
    Found 32-bit register for signal <mem<20>>.
    Found 32-bit register for signal <mem<21>>.
    Found 32-bit register for signal <mem<22>>.
    Found 32-bit register for signal <mem<23>>.
    Found 32-bit register for signal <mem<24>>.
    Found 32-bit register for signal <mem<25>>.
    Found 32-bit register for signal <mem<26>>.
    Found 32-bit register for signal <mem<27>>.
    Found 32-bit register for signal <mem<28>>.
    Found 32-bit register for signal <mem<29>>.
    Found 32-bit register for signal <mem<30>>.
    Found 32-bit register for signal <mem<31>>.
    Found 32-bit register for signal <mem<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <in_address[4]_mem[31][31]_wide_mux_0_OUT> created at line 82.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MemData> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
# Registers                                            : 71
 2-bit register                                        : 5
 32-bit register                                       : 60
 4-bit register                                        : 4
 6-bit register                                        : 2
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 30-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 22
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 7-bit adder                                           : 3
# Registers                                            : 1958
 Flip-Flops                                            : 1958
# Comparators                                          : 4
 2-bit comparator equal                                : 1
 30-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 118
 1-bit 16-to-1 multiplexer                             : 64
 1-bit 2-to-1 multiplexer                              : 21
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...

Optimizing unit <ControlPrincipal> ...

Optimizing unit <ExtensioSigno> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <ALU> ...

Optimizing unit <MemData> ...
INFO:Xst:2261 - The FF/Latch <ID_out_entero_reg_24> in Unit <cpu> is equivalent to the following 7 FFs/Latches, which will be removed : <ID_out_entero_reg_25> <ID_out_entero_reg_26> <ID_out_entero_reg_27> <ID_out_entero_reg_28> <ID_out_entero_reg_29> <ID_out_entero_reg_30> <ID_out_entero_reg_31> 
INFO:Xst:2261 - The FF/Latch <ID_out_entero_reg_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <ID_out_entero_reg_7> 
INFO:Xst:2261 - The FF/Latch <EXE_out_WB_control_reg_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <EXE_out_MEM_control_reg_1> 
INFO:Xst:2261 - The FF/Latch <ID_out_WB_control_reg_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <ID_out_MEM_control_reg_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 5.
FlipFlop ID_out_EXE_control_reg_0 has been replicated 2 time(s)
FlipFlop IF_out_inst_reg_25 has been replicated 1 time(s)
FlipFlop IF_out_inst_reg_26 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1952
 Flip-Flops                                            : 1952

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1575
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 69
#      LUT3                        : 121
#      LUT4                        : 63
#      LUT5                        : 113
#      LUT6                        : 733
#      MUXCY                       : 125
#      MUXF7                       : 160
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 1952
#      FDC                         : 414
#      FDCE                        : 482
#      FDPE                        : 32
#      FDRE                        : 944
#      FDSE                        : 80
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1952  out of  126800     1%  
 Number of Slice LUTs:                 1130  out of  63400     1%  
    Number used as Logic:              1130  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2683
   Number with an unused Flip Flop:     731  out of   2683    27%  
   Number with an unused LUT:          1553  out of   2683    57%  
   Number of fully used LUT-FF pairs:   399  out of   2683    14%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1952  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.050ns (Maximum Frequency: 246.929MHz)
   Minimum input arrival time before clock: 1.758ns
   Maximum output required time after clock: 1.030ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.050ns (frequency: 246.929MHz)
  Total number of paths / destination ports: 27526 / 3490
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 19)
  Source:            ID_out_entero_reg_0 (FF)
  Destination:       i_EXE/s_ALU_flags_reg_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ID_out_entero_reg_0 to i_EXE/s_ALU_flags_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.730  ID_out_entero_reg_0 (ID_out_entero_reg_0)
     LUT3:I0->O            5   0.124   0.803  i_EXE/i_pEXE/i_mux_ALU_busB/Mmux_out_011 (i_EXE/i_pEXE/s_ALU_busB<0>)
     LUT4:I0->O            1   0.124   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_lut<0> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<0> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<1> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<2> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<3> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<4> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<5> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<6> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<7> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<8> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<9> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<10> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<11> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<12> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<13> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<14> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<14>)
     MUXCY:CI->O           1   0.334   0.421  i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<15> (i_EXE/i_pEXE/i_ALU/Mcompar_in_A[31]_in_B[31]_LessThan_9_o_cy<15>)
     LUT5:I4->O            1   0.124   0.000  i_EXE/i_pEXE/i_ALU/Mmux_out_f21 (i_EXE/s_ALU_flags<1>)
     FDCE:D                    0.030          i_EXE/s_ALU_flags_reg_1
    ----------------------------------------
    Total                      4.050ns (2.096ns logic, 1.954ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1952 / 1952
-------------------------------------------------------------------------
Offset:              1.758ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ID_out_busB_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to ID_out_busB_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  rst_IBUF (rst_IBUF)
     INV:I->O           1952   0.146   0.718  i_EXE/rst_inv1_INV_0 (i_EXE/rst_inv)
     FDCE:CLR                  0.494          i_EXE/s_ALU_flags_reg_0
    ----------------------------------------
    Total                      1.758ns (0.641ns logic, 1.117ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.030ns (Levels of Logic = 1)
  Source:            IF_out_inst_reg_15 (FF)
  Destination:       led<15> (PAD)
  Source Clock:      clk rising

  Data Path: IF_out_inst_reg_15 to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.478   0.552  IF_out_inst_reg_15 (IF_out_inst_reg_15)
     OBUF:I->O                 0.000          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      1.030ns (0.478ns logic, 0.552ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.050|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.13 secs
 
--> 

Total memory usage is 462524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

