# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	0.052    0.051/*         0.048/*         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.091/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.091/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.092/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.092/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.092/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.093/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.094/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.094/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.095/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.097/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.099/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.099/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.099/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.100/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.100/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.100/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.035    0.100/*         0.065/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.101/*         0.053/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.102/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.103/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.104/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.104/*         0.064/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.105/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.105/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.106/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.107/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.107/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.108/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.108/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.109/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.109/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.110/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.110/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.110/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.111/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.111/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.111/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.112/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.114/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.051    0.114/*         0.049/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.115/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.115/*         0.052/*         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.117/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.036    0.118/*         0.064/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.118/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.119/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.120/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.120/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.121/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.123/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.123/*         0.053/*         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.123/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.123/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.123/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.123/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.124/*         0.056/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.124/*         0.056/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.126/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.128/*         0.062/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.128/*         0.065/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.033    0.128/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.131/*         0.062/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.131/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.132/*         0.054/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.133/*         0.062/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.134/*         0.054/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.134/*         0.062/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.134/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.038    0.135/*         0.062/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.052    0.135/*         0.048/*         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.135/*         0.062/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.136/*         0.062/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.137/*         0.062/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.137/*         0.057/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.138/*         0.062/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.139/*         0.062/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.139/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.140/*         0.063/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.140/*         0.057/*         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.140/*         0.063/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.140/*         0.063/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.140/*         0.058/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.140/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.143/*         0.063/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.143/*         0.062/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.143/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.144/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.144/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.147/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.147/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.147/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.147/*         0.063/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.147/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.148/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.149/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.149/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.150/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.150/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.150/*         0.053/*         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.150/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.151/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.151/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.154/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.154/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.156/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.157/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.049    0.157/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.157/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.158/*         0.064/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.158/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.159/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.159/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.160/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.160/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.160/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.160/*         0.059/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.161/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.161/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.161/*         0.064/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.162/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.163/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.163/*         0.059/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.164/*         0.064/*         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.164/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.165/*         0.065/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.165/*         0.065/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.066    0.166/*         0.034/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         U0_RegFile/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.167/*         0.053/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.167/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.167/*         0.053/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.168/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.168/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         U0_RegFile/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.169/*         0.053/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.169/*         0.065/*         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.169/*         0.053/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.169/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.169/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.169/*         0.065/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.170/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.170/*         0.053/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.170/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.170/*         0.053/*         U0_RegFile/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.171/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.171/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.171/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.067    0.172/*         0.034/*         U0_RegFile/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.172/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.172/*         0.053/*         U0_RegFile/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         U0_RegFile/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_RegFile/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.173/*         0.050/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         U0_RegFile/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.175/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.175/*         0.053/*         U0_RegFile/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.175/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.175/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.175/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.176/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.176/*         0.053/*         U0_RegFile/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.177/*         0.053/*         U0_RegFile/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.065    0.177/*         0.035/*         U0_RegFile/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.177/*         0.053/*         U0_RegFile/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.178/*         0.053/*         U0_RegFile/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.178/*         0.065/*         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.178/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.178/*         0.053/*         U0_RegFile/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.178/*         0.053/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.180/*         0.051/*         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.180/*         0.053/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         U0_RegFile/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.181/*         0.053/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.181/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.181/*         0.053/*         U0_RegFile/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.067    0.181/*         0.034/*         U0_RegFile/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.181/*         0.051/*         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.182/*         0.053/*         U0_RegFile/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.182/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.183/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.183/*         0.062/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.183/*         0.054/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.183/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.184/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.066    0.184/*         0.034/*         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.048    0.185/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.186/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.187/*         0.066/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.188/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.189/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.189/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.189/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         U0_RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.059    0.190/*         0.041/*         U0_RegFile/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.191/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.192/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.192/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.193/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.193/*         0.052/*         U0_RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.193/*         0.066/*         U0_RegFile/\regArr_reg[2][2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.193/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.193/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.193/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.195/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.195/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.196/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.196/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.197/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.197/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.197/*         0.054/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.197/*         0.053/*         U0_RegFile/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.198/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.199         */0.088         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.199/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.199/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.199/*         0.052/*         U0_RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.199         */0.089         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.199/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.047    0.200/*         0.053/*         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.200/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.200/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
UART_CLK(R)->UART_CLK(R)	0.047    0.201/*         0.053/*         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.201         */0.089         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.201/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.204/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.204         */0.090         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.204/*         0.053/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.205/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.205/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.205/*         0.054/*         U0_RegFile/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.206/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.206/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.046    0.206/*         0.054/*         U1_ClkDiv/\count_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.047    0.206/*         0.053/*         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.207/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.207/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.208/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.210         */0.087         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.210/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.210/*         0.052/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.210/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.211/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.058    0.212/*         0.042/*         U0_RegFile/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.212/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.213/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.213/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.214/*         0.053/*         U0_RegFile/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.214/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.214/*         0.056/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.214/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.214/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.215/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.216/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.216/*         0.052/*         U0_RegFile/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.216/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.219/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.219/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.219/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.220         */0.088         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.220/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.220/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.221/*         0.053/*         U0_RegFile/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.222/*         0.052/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.222/*         0.065/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.222/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.222         */0.089         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.224/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.225/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.226         */0.088         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.229/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.230/*         0.052/*         U0_RegFile/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.232/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.058    0.232/*         0.042/*         U0_RegFile/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.234/*         0.054/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.059    0.235/*         0.041/*         U0_RegFile/\regArr_reg[0][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.235/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.059    0.235/*         0.041/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.236/*         0.063/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.236/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.238/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.241/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.241/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.252/*         0.062/*         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.253/*         0.062/*         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.254/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.254/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.254/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.256         */0.087         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.258/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.053    0.260/*         0.047/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.263/*         0.061/*         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.264/*         0.061/*         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.267         */0.088         U0_SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.059    0.267/*         0.041/*         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.269/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.271/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.273/*         0.052/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.277/*         0.062/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.281         */0.088         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.282/*         0.052/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.051    */0.283         */0.049         U0_ALU/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.283/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.287/*         0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.288/*         0.053/*         U0_RegFile/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.293/*         0.060/*         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.294/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.298/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.005    */0.301         */0.095         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.301/*         0.052/*         U0_RegFile/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.303/*         0.062/*         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.303/*         0.053/*         U0_RegFile/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.306/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.132    */0.310         */-0.032        U0_CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.310/*         0.052/*         U0_RegFile/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.316/*         0.061/*         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.060    0.316/*         0.040/*         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.317/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.318/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.042    0.319/*         0.058/*         U0_ALU/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.319/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.323/*         0.058/*         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.324/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.326/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.326/*         0.053/*         U0_RegFile/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.327/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.332/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.332/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.058    0.333/*         0.042/*         U0_RegFile/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.340/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.341/*         0.053/*         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.343/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.343         */0.088         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.042    0.348/*         0.058/*         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.045    0.349/*         0.055/*         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	0.005    */0.356         */0.095         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.045    0.357/*         0.055/*         U0_ALU/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.357/*         0.053/*         U0_RegFile/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.366/*         0.053/*         U0_RegFile/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.373/*         0.053/*         U0_RegFile/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.382/*         0.052/*         U0_RegFile/\regArr_reg[0][4] /D    1
UART_CLK(R)->UART_CLK(R)	0.154    0.407/*         -0.054/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.445/*         0.050/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.148    0.455/*         -0.048/*        U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	0.150    0.470/*         -0.050/*        U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.478         */0.088         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.478         */0.088         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.479         */0.088         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.480         */0.088         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.012    */0.481         */0.088         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.171    0.486/*         -0.071/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.011    */0.488         */0.089         U0_ALU/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.488/*         0.052/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.168    0.489/*         -0.068/*        U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.168    0.490/*         -0.068/*        U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.168    0.490/*         -0.068/*        U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.010    */0.494         */0.090         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	0.160    0.498/*         -0.060/*        U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.160    0.498/*         -0.060/*        U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.152    0.505/*         -0.052/*        U0_RegFile/\regArr_reg[2][0] /SN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.523/*         0.060/*         U1_ClkDiv/div_clk_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.524/*         0.060/*         U1_ClkDiv/\count_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.525/*         0.060/*         U1_ClkDiv/\count_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.526/*         0.060/*         U1_ClkDiv/\count_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.527/*         0.060/*         U1_ClkDiv/\count_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.528/*         0.060/*         U1_ClkDiv/\count_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.529/*         0.060/*         U1_ClkDiv/\count_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.040    0.530/*         0.060/*         U1_ClkDiv/\count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.532/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.532/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.533/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.534/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.534/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.535/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.535/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.040    0.535/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.032    0.543/*         0.068/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.564/*         0.065/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.564/*         0.065/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.565/*         0.065/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.567/*         0.065/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.569/*         0.065/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.572/*         0.065/*         U0_RegFile/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.035    0.574/*         0.065/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.577/*         0.064/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.580/*         0.064/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.581/*         0.064/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.584/*         0.064/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.587/*         0.064/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.588/*         0.064/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.036    0.591/*         0.064/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.594/*         0.063/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.597/*         0.063/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.600/*         0.063/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.603/*         0.063/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.603/*         0.063/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.605/*         0.063/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.606/*         0.063/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.607/*         0.063/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.611/*         0.063/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.612/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.612/*         0.063/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.612/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.613/*         0.063/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.613/*         0.063/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.613/*         0.063/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.029    0.616/*         0.071/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.033    0.617/*         0.067/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.618/*         0.063/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.029    0.618/*         0.071/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.619/*         0.063/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.619/*         0.063/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.620/*         0.063/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.029    0.620/*         0.071/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.620/*         0.063/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.620/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.037    0.621/*         0.063/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.037    0.623/*         0.063/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.623/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.037    0.623/*         0.063/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.624/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.624/*         0.063/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.030    0.624/*         0.071/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.624/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.624/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.625/*         0.063/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.625/*         0.063/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.030    0.626/*         0.071/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.034    0.626/*         0.067/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.034    0.626/*         0.067/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.664/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
@(R)->SCAN_CLK(R)	0.038    0.674/*         0.062/*         U0_RegFile/\regArr_reg[6][4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.151    0.724/*         -0.051/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.808/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.809/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.818/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.825/*         0.064/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.829/*         0.064/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.830/*         0.064/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.036    0.831/*         0.064/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.832/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.834/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.834/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.834/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.834/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.835/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.835/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.836/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.836/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.837/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.838/*         0.063/*         U0_ClkDiv/\count_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.838/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.838/*         0.063/*         U0_ClkDiv/\count_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.838/*         0.063/*         U0_ClkDiv/\count_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.838/*         0.063/*         U0_ClkDiv/div_clk_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.838/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.839/*         0.063/*         U0_ClkDiv/\count_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.839/*         0.063/*         U0_ClkDiv/\count_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.839/*         0.063/*         U0_ClkDiv/\count_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.037    0.839/*         0.063/*         U0_ClkDiv/\count_reg[5] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.037    0.841/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.843/*         0.063/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.844/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.848/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.850/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.855/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.856/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.857/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.861/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.861/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.026    0.862/*         0.074/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.026    0.862/*         0.074/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.026    0.862/*         0.074/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.863/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.863/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.864/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.864/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.864/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.864/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.865/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.865/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.865/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.865/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.866/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.022    0.866/*         0.078/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.036    0.866/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.867/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.869/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.870/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.871/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.872/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.873/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.873/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.874/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.874/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.874/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.875/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.875/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.876/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.876/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.037    0.876/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.036    0.877/*         0.064/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.879/*         0.063/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.885/*         0.063/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.887/*         0.063/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.890/*         0.063/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.891/*         0.063/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.891/*         0.063/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.894/*         0.063/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.895/*         0.063/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.895/*         0.063/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.896/*         0.063/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.896/*         0.063/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.897/*         0.063/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.898/*         0.063/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.899/*         0.063/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.899/*         0.063/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.900/*         0.063/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.901/*         0.063/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.901/*         0.063/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.901/*         0.063/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.901/*         0.063/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.902/*         0.063/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.902/*         0.063/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.902/*         0.063/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.902/*         0.063/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.902/*         0.063/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.903/*         0.063/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.904/*         0.063/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.904/*         0.063/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.904/*         0.063/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.904/*         0.063/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.904/*         0.063/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.905/*         0.063/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.905/*         0.063/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.906/*         0.063/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.906/*         0.063/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.907/*         0.063/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.907/*         0.063/*         U0_RegFile/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.907/*         0.063/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.907/*         0.063/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.037    0.908/*         0.063/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.986/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.987/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.988/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.989/*         0.061/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.990/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.990/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.990/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.990/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.990/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.991/*         0.061/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.991/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.991/*         0.061/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.992/*         0.061/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.992/*         0.061/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.992/*         0.061/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    0.993/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    0.997/*         0.061/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    0.998/*         0.061/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.000/*         0.061/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.000/*         0.061/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.000/*         0.061/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.000/*         0.061/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.000/*         0.061/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.001/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.001/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.002/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.002/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.002/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.003/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.032    1.009/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	0.032    1.009/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	0.032    1.010/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.033    1.033/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
REF_CLK(R)->REF_CLK(R)	0.169    1.135/*         -0.069/*        U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.169    1.136/*         -0.069/*        U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.169    1.136/*         -0.069/*        U0_RegFile/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.161    1.143/*         -0.061/*        U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.161    1.144/*         -0.061/*        U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.161    1.144/*         -0.061/*        U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.248/*         0.062/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.249/*         0.062/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.251/*         0.062/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.253/*         0.062/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.257/*         0.062/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.259/*         0.062/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.259/*         0.062/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.259/*         0.062/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.260/*         0.062/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.260/*         0.062/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.260/*         0.062/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.261/*         0.062/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.261/*         0.062/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.262/*         0.062/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.263/*         0.062/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.265/*         0.062/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.265/*         0.062/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.265/*         0.062/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.266/*         0.062/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.267/*         0.062/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.038    1.268/*         0.062/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.030    1.384/*         0.070/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.389/*         0.061/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.389/*         0.061/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.389/*         0.061/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.039    1.389/*         0.061/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	0.031    1.389/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.394/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.394/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.394/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.039    1.396/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.031    1.398/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.401/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.402/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.031    1.402/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.402/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.402/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.402/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.404/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.406/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.411/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.416/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.419/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.040    1.421/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.425/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.428/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.432/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.434/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.434/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.434/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.436/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.437/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.437/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.437/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.438/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.438/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.438/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.439/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.440/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.441/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.441/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.441/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.442/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.443/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.443/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.443/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.443/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.443/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.444/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.444/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.444/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.444/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.041    1.444/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.352/*        54.253/*        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.359/*        54.253/*        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-54.153  */54.525        */54.253        UART_TX_O    1
