#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 15 20:49:22 2021
# Process ID: 24828
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Tutorial/Cordic_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21912 E:\elektronika-notatki\Rok_IV\SDUP\SDUP-FPGA\Tutorial\Cordic_1\Cordic_1.xpr
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Tutorial/Cordic_1/vivado.log
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Tutorial/Cordic_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Tutorial/Cordic_1/Cordic_1.xpr
update_compile_order -fileset sources_1
close_project
create_project Adder E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
file mkdir E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/CarrySelectAdder.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/CarrySelectAdder.v
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Mux2.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Mux2.v
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/FullAdder.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/FullAdder.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/FullAdder.v]
set_property file_type SystemVerilog [get_files  E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Mux2.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sim_1/new/AdderTb.sv w ]
add_files -fileset sim_1 E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sim_1/new/AdderTb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AdderTb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source AdderTb.tcl
close_sim
