# SV_UART_FIFO_LOOPBACK

----
# ğŸŒ[SystemVerilog Based UART_FIFO_LOOPBACK]

> ì´ í”„ë¡œì íŠ¸ëŠ” UART_FIFO ëª¨ë“ˆì„ System Verilog ê¸°ë°˜ TB í™˜ê²½ì—ì„œ ê²€ì¦í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.


## ğŸ” Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” UART_RX, UART_TX, FIFO ëª¨ë“ˆì„ í¬í•¨í•˜ëŠ” UART_TOP ëª¨ë“ˆì— ëŒ€í•´ SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œ Testbench Architectureë¥¼ êµ¬ì„±í•˜ê³ , report & waveformì„ í†µí•´ ë™ì‘ ê²€ì¦ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

---

## ğŸ“Œ DUT Spec Analysis

### **1. Key Parameters / Features**
- **Data Bits** : 8bit  
- **Parity Bits** : ì—†ìŒ â†’ ë‹¨ìˆœì„±ê³¼ ë¦¬ì†ŒìŠ¤ ì ˆì•½ì„ ìœ„í•´ parity bit ë¯¸ì‚¬ìš©
- **BAUD Rate** : 9600 bps
- **Oversampling Rate** : 16  
  UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¯€ë¡œ TX/RX í´ëŸ­ì´ ì™„ë²½íˆ ë§ì§€ ì•Šì•„ë„ ë™ì‘í•´ì•¼ í•¨ â†’ **16ë°° Oversampling**ìœ¼ë¡œ íƒ€ì´ë° ë™ê¸°í™” & ì •í™•í•œ ë°ì´í„° ìƒ˜í”Œë§ êµ¬í˜„
---
### **2. System Block Diagram**
![System Block](https://github.com/user-attachments/assets/f42e7085-e6bc-44c7-9b80-bd48747d063a)

---

### **3. Protocol**
![Protocol](https://github.com/user-attachments/assets/0bf95832-7a3f-4a1a-8e93-271f4bd011b7)

#### **í•„ìˆ˜ Protocol ê·œì¹™(ASSERTION & COVERAGEë¡œ ê²€ì¦í•  ì˜ˆì •)**
| ê·œì¹™ | ì„¤ëª… |
|------|------|
| **START BIT** | ê° ì „ì†¡ frameì€ ë°˜ë“œì‹œ **start bit = 0**ìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•¨ |
| **STOP BIT**  | ì „ì†¡ ì¢…ë£Œ ì‹œ ë°˜ë“œì‹œ **stop bit = 1**ë¡œ ëë‚˜ì•¼ í•¨ |
| **BIT SEQUENCE** | ë°ì´í„° bitëŠ” **LSB â†’ MSB** ìˆœì„œë¡œ ì „ì†¡ |
| **BIT WIDTH PER CLK** | ê° ë¹„íŠ¸ì˜ durationì€ **baud rate**ì— ë§ì¶°ì•¼ í•¨ |

---


## ğŸ” Verification Plan

## ğŸ“š TB Architecture
![System Block](https://github.com/user-attachments/assets/941bc3b9-728d-4a0c-8083-82cdb666bb6d)


## ğŸ“‹ Testcase & Scenario
  
  â”œâ”€â”€ ğŸ—‚ï¸ 1. Basic Cases
  â”‚ â”œâ”€â”€ ğŸ“‚ 1.1 Reset Test
  â”‚ â””â”€â”€ ğŸ“‚ 1.2 Single Byte Loopback
  â”‚Â Â 
  â””â”€â”€ ğŸ—‚ï¸ 2. Functional CasesÂ Â 
  Â  Â  Â â”œâ”€â”€ ğŸ“‚2.1 Sequential Data Flow
  Â  Â  Â â””â”€â”€ ğŸ“‚2.2 Random Data Flow
       

## âœ¨ Verification Results

## ğŸ”¥ Insights
--------------------------
