
*** Running vivado
    with args -log design_fpga_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_fpga_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
Command: link_design -top design_fpga_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Balise_0_0/design_fpga_Balise_0_0.dcp' for cell 'design_fpga_i/Balise_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Dijkstra_reg_0_0/design_fpga_Dijkstra_reg_0_0.dcp' for cell 'design_fpga_i/Dijkstra_reg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_IMU_v3_0_0/design_fpga_IMU_v3_0_0.dcp' for cell 'design_fpga_i/IMU_v3_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_RFID_reader_0_0/design_fpga_RFID_reader_0_0.dcp' for cell 'design_fpga_i/RFID_reader_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Timer_ronde_0_0/design_fpga_Timer_ronde_0_0.dcp' for cell 'design_fpga_i/Timer_ronde_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.dcp' for cell 'design_fpga_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.dcp' for cell 'design_fpga_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.dcp' for cell 'design_fpga_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_test_interface_0_0/design_fpga_test_interface_0_0.dcp' for cell 'design_fpga_i/test_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_time_pulse_0_0/design_fpga_time_pulse_0_0.dcp' for cell 'design_fpga_i/time_pulse_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_xbar_0/design_fpga_xbar_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1126.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Parsing XDC File [D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc]
Finished Parsing XDC File [D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1126.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1126.770 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.859 . Memory (MB): peak = 1143.434 ; gain = 16.664

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11c0d923e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1693.098 ; gain = 549.664

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 73219e0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12bc7d97a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 183363dff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 172 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 183363dff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 183363dff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 183363dff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |              62  |                                              1  |
|  Constant propagation         |               1  |               6  |                                              0  |
|  Sweep                        |               0  |             172  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1906.688 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 208c76ca2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1906.688 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 208c76ca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1906.688 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 208c76ca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.688 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1906.688 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 208c76ca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.688 ; gain = 779.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1906.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_fpga_wrapper_drc_opted.rpt -pb design_fpga_wrapper_drc_opted.pb -rpx design_fpga_wrapper_drc_opted.rpx
Command: report_drc -file design_fpga_wrapper_drc_opted.rpt -pb design_fpga_wrapper_drc_opted.pb -rpx design_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12a19e660

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1951.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 189860367

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1483d3225

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1483d3225

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1483d3225

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bacaaa79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14c42bbd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 112 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 0 new cell, deleted 47 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.734 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 29d55ce50

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1bf2c6f0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bf2c6f0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ab9e865

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e64599b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172efa76f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 148fadb11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a3b4de9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15998ef36

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 199bdf386

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 199bdf386

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176203a18

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.429 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24cf3a5f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c08b0200

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 176203a18

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.429. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13b5e5e4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13b5e5e4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13b5e5e4b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13b5e5e4b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.734 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ef77c5a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
Ending Placer Task | Checksum: 95f6e313

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1951.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_fpga_wrapper_utilization_placed.rpt -pb design_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1951.734 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1962.910 ; gain = 11.176
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7da1a65 ConstDB: 0 ShapeSum: 8e1cc8ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13b04b26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2081.508 ; gain = 109.535
Post Restoration Checksum: NetGraph: 3bf89848 NumContArr: ff0c1a22 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b04b26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2081.516 ; gain = 109.543

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13b04b26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.734 ; gain = 115.762

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13b04b26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.734 ; gain = 115.762
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e0faa8ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2111.941 ; gain = 139.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.654  | TNS=0.000  | WHS=-0.238 | THS=-41.932|

Phase 2 Router Initialization | Checksum: ed33140b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2111.941 ; gain = 139.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4539
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4539
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ed33140b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2111.941 ; gain = 139.969
Phase 3 Initial Routing | Checksum: 1142436b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 489
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.209  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1879f5966

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.209  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5f5ef150

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969
Phase 4 Rip-up And Reroute | Checksum: 5f5ef150

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 5f5ef150

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5f5ef150

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969
Phase 5 Delay and Skew Optimization | Checksum: 5f5ef150

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f2db7485

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.340  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d0280289

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969
Phase 6 Post Hold Fix | Checksum: d0280289

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.615874 %
  Global Horizontal Routing Utilization  = 0.807302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136744984

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136744984

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a2eac2a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.941 ; gain = 139.969

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.340  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a2eac2a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2111.941 ; gain = 139.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2111.941 ; gain = 139.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2111.941 ; gain = 149.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2120.574 ; gain = 8.633
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_fpga_wrapper_drc_routed.rpt -pb design_fpga_wrapper_drc_routed.pb -rpx design_fpga_wrapper_drc_routed.rpx
Command: report_drc -file design_fpga_wrapper_drc_routed.rpt -pb design_fpga_wrapper_drc_routed.pb -rpx design_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_fpga_wrapper_methodology_drc_routed.rpt -pb design_fpga_wrapper_methodology_drc_routed.pb -rpx design_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_fpga_wrapper_methodology_drc_routed.rpt -pb design_fpga_wrapper_methodology_drc_routed.pb -rpx design_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_fpga_wrapper_power_routed.rpt -pb design_fpga_wrapper_power_summary_routed.pb -rpx design_fpga_wrapper_power_routed.rpx
Command: report_power -file design_fpga_wrapper_power_routed.rpt -pb design_fpga_wrapper_power_summary_routed.pb -rpx design_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_fpga_wrapper_route_status.rpt -pb design_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_fpga_wrapper_timing_summary_routed.rpt -pb design_fpga_wrapper_timing_summary_routed.pb -rpx design_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_fpga_wrapper_bus_skew_routed.rpt -pb design_fpga_wrapper_bus_skew_routed.pb -rpx design_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Projet_range/project/project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug 24 11:09:08 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programmes/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2623.270 ; gain = 477.645
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 11:09:08 2022...
