OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -207.37

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -0.84

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -0.84

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _32887_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32680_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32887_/CK (DFF_X1)
     2    5.16    0.02    0.07    0.07 ^ _32887_/QN (DFF_X1)
                                         _00398_ (net)
                  0.02    0.00    0.07 ^ _32123_/A (XOR2_X1)
     1    1.32    0.01    0.02    0.09 v _32123_/Z (XOR2_X1)
                                         _00249_ (net)
                  0.01    0.00    0.09 v _32680_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _32680_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _32946_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32958_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32946_/CK (DFF_X1)
    74  141.69    0.31    0.41    0.41 ^ _32946_/Q (DFF_X1)
                                         u0.tmp_w[19] (net)
                  0.31    0.00    0.42 ^ _18845_/A (INV_X1)
    40   84.88    0.16    0.24    0.66 v _18845_/ZN (INV_X1)
                                         _09699_ (net)
                  0.16    0.01    0.67 v _18846_/A2 (NAND2_X1)
    13   25.96    0.08    0.15    0.81 ^ _18846_/ZN (NAND2_X1)
                                         _09700_ (net)
                  0.08    0.00    0.81 ^ _19463_/B2 (OAI33_X1)
     1    0.98    0.05    0.04    0.85 v _19463_/ZN (OAI33_X1)
                                         _10312_ (net)
                  0.05    0.00    0.85 v _19465_/A (MUX2_X1)
     1    0.96    0.01    0.07    0.92 v _19465_/Z (MUX2_X1)
                                         _10314_ (net)
                  0.01    0.00    0.92 v _19469_/A1 (OR4_X1)
     2    3.58    0.02    0.09    1.01 v _19469_/ZN (OR4_X1)
                                         _10318_ (net)
                  0.02    0.00    1.01 v _19593_/A2 (OR3_X1)
     1    1.65    0.01    0.08    1.09 v _19593_/ZN (OR3_X1)
                                         _10440_ (net)
                  0.01    0.00    1.09 v _19594_/A4 (NOR4_X1)
     1    7.75    0.10    0.14    1.24 ^ _19594_/ZN (NOR4_X1)
                                         _10441_ (net)
                  0.10    0.00    1.24 ^ _19595_/B (XNOR2_X1)
     2   16.54    0.08    0.09    1.33 ^ _19595_/ZN (XNOR2_X1)
                                         _10442_ (net)
                  0.08    0.00    1.33 ^ _19596_/B (XNOR2_X1)
     2    3.53    0.03    0.06    1.39 ^ _19596_/ZN (XNOR2_X1)
                                         _10443_ (net)
                  0.03    0.00    1.39 ^ _19597_/B (XOR2_X1)
     2   18.91    0.10    0.13    1.52 ^ _19597_/Z (XOR2_X1)
                                         _10444_ (net)
                  0.10    0.01    1.53 ^ _19598_/B (XNOR2_X1)
     1    0.95    0.02    0.02    1.55 v _19598_/ZN (XNOR2_X1)
                                         _10445_ (net)
                  0.02    0.00    1.55 v _19599_/B (MUX2_X1)
     1    1.15    0.02    0.06    1.62 v _19599_/Z (MUX2_X1)
                                         _00377_ (net)
                  0.02    0.00    1.62 v _32958_/D (DFF_X1)
                                  1.62   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32958_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _32946_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32958_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32946_/CK (DFF_X1)
    74  141.69    0.31    0.41    0.41 ^ _32946_/Q (DFF_X1)
                                         u0.tmp_w[19] (net)
                  0.31    0.00    0.42 ^ _18845_/A (INV_X1)
    40   84.88    0.16    0.24    0.66 v _18845_/ZN (INV_X1)
                                         _09699_ (net)
                  0.16    0.01    0.67 v _18846_/A2 (NAND2_X1)
    13   25.96    0.08    0.15    0.81 ^ _18846_/ZN (NAND2_X1)
                                         _09700_ (net)
                  0.08    0.00    0.81 ^ _19463_/B2 (OAI33_X1)
     1    0.98    0.05    0.04    0.85 v _19463_/ZN (OAI33_X1)
                                         _10312_ (net)
                  0.05    0.00    0.85 v _19465_/A (MUX2_X1)
     1    0.96    0.01    0.07    0.92 v _19465_/Z (MUX2_X1)
                                         _10314_ (net)
                  0.01    0.00    0.92 v _19469_/A1 (OR4_X1)
     2    3.58    0.02    0.09    1.01 v _19469_/ZN (OR4_X1)
                                         _10318_ (net)
                  0.02    0.00    1.01 v _19593_/A2 (OR3_X1)
     1    1.65    0.01    0.08    1.09 v _19593_/ZN (OR3_X1)
                                         _10440_ (net)
                  0.01    0.00    1.09 v _19594_/A4 (NOR4_X1)
     1    7.75    0.10    0.14    1.24 ^ _19594_/ZN (NOR4_X1)
                                         _10441_ (net)
                  0.10    0.00    1.24 ^ _19595_/B (XNOR2_X1)
     2   16.54    0.08    0.09    1.33 ^ _19595_/ZN (XNOR2_X1)
                                         _10442_ (net)
                  0.08    0.00    1.33 ^ _19596_/B (XNOR2_X1)
     2    3.53    0.03    0.06    1.39 ^ _19596_/ZN (XNOR2_X1)
                                         _10443_ (net)
                  0.03    0.00    1.39 ^ _19597_/B (XOR2_X1)
     2   18.91    0.10    0.13    1.52 ^ _19597_/Z (XOR2_X1)
                                         _10444_ (net)
                  0.10    0.01    1.53 ^ _19598_/B (XNOR2_X1)
     1    0.95    0.02    0.02    1.55 v _19598_/ZN (XNOR2_X1)
                                         _10445_ (net)
                  0.02    0.00    1.55 v _19599_/B (MUX2_X1)
     1    1.15    0.02    0.06    1.62 v _19599_/Z (MUX2_X1)
                                         _00377_ (net)
                  0.02    0.00    1.62 v _32958_/D (DFF_X1)
                                  1.62   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32958_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.15e-03   1.35e-02   4.19e-05   2.27e-02  13.3%
Combinational          7.40e-02   7.33e-02   3.90e-04   1.48e-01  86.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.31e-02   8.69e-02   4.32e-04   1.70e-01 100.0%
                          48.8%      51.0%       0.3%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 19502 u^2 37% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
15046

==========================================================================
pin_count
--------------------------------------------------------------------------
58738

Perform port buffering...
[INFO RSZ-0027] Inserted 258 input buffers.
[INFO RSZ-0028] Inserted 129 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 48 slew violations.
[INFO RSZ-0036] Found 153 capacitance violations.
[INFO RSZ-0038] Inserted 167 buffers in 153 nets.
[INFO RSZ-0039] Resized 3382 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -28.22

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.25

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.25

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _32887_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32680_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32887_/CK (DFF_X1)
     2    5.16    0.02    0.07    0.07 ^ _32887_/QN (DFF_X1)
                                         _00398_ (net)
                  0.02    0.00    0.07 ^ _32123_/A (XOR2_X1)
     1    1.32    0.01    0.02    0.09 v _32123_/Z (XOR2_X1)
                                         _00249_ (net)
                  0.01    0.00    0.09 v _32680_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _32680_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _32762_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32788_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32762_/CK (DFF_X2)
    37  130.07    0.14    0.25    0.25 ^ _32762_/Q (DFF_X2)
                                         us02.a[2] (net)
                  0.14    0.00    0.25 ^ max_cap487/A (BUF_X32)
    40  119.31    0.01    0.03    0.29 ^ max_cap487/Z (BUF_X32)
                                         net487 (net)
                  0.01    0.00    0.29 ^ _23054_/A2 (OR2_X4)
    16   46.47    0.03    0.05    0.34 ^ _23054_/ZN (OR2_X4)
                                         _13771_ (net)
                  0.03    0.00    0.34 ^ _23176_/A2 (NOR2_X2)
     4   10.33    0.01    0.02    0.36 v _23176_/ZN (NOR2_X2)
                                         _13893_ (net)
                  0.01    0.00    0.36 v _25275_/B1 (AOI222_X2)
     2    3.63    0.05    0.08    0.44 ^ _25275_/ZN (AOI222_X2)
                                         _00576_ (net)
                  0.05    0.00    0.44 ^ _25278_/A (OAI21_X1)
     1    1.01    0.01    0.02    0.47 v _25278_/ZN (OAI21_X1)
                                         _00579_ (net)
                  0.01    0.00    0.47 v _25284_/A1 (OR4_X1)
     1    1.94    0.02    0.09    0.55 v _25284_/ZN (OR4_X1)
                                         _00585_ (net)
                  0.02    0.00    0.55 v _25285_/A4 (OR4_X2)
     1    5.99    0.02    0.12    0.67 v _25285_/ZN (OR4_X2)
                                         _00586_ (net)
                  0.02    0.00    0.67 v _25290_/A3 (NOR4_X4)
     4   14.75    0.06    0.10    0.77 ^ _25290_/ZN (NOR4_X4)
                                         _00591_ (net)
                  0.06    0.00    0.77 ^ _25291_/B (XNOR2_X2)
     3    7.44    0.02    0.03    0.80 v _25291_/ZN (XNOR2_X2)
                                         _00592_ (net)
                  0.02    0.00    0.80 v _25292_/B (XOR2_X1)
     1    2.43    0.01    0.06    0.87 v _25292_/Z (XOR2_X1)
                                         _00593_ (net)
                  0.01    0.00    0.87 v _25357_/A (XNOR2_X1)
     1    4.96    0.02    0.05    0.91 v _25357_/ZN (XNOR2_X1)
                                         _00658_ (net)
                  0.02    0.00    0.91 v _25358_/A (MUX2_X1)
     1    2.58    0.01    0.06    0.98 v _25358_/Z (MUX2_X1)
                                         _00659_ (net)
                  0.01    0.00    0.98 v _25359_/B (XOR2_X1)
     1    1.16    0.01    0.05    1.03 v _25359_/Z (XOR2_X1)
                                         _00117_ (net)
                  0.01    0.00    1.03 v _32788_/D (DFF_X2)
                                  1.03   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32788_/CK (DFF_X2)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _32762_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32788_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32762_/CK (DFF_X2)
    37  130.07    0.14    0.25    0.25 ^ _32762_/Q (DFF_X2)
                                         us02.a[2] (net)
                  0.14    0.00    0.25 ^ max_cap487/A (BUF_X32)
    40  119.31    0.01    0.03    0.29 ^ max_cap487/Z (BUF_X32)
                                         net487 (net)
                  0.01    0.00    0.29 ^ _23054_/A2 (OR2_X4)
    16   46.47    0.03    0.05    0.34 ^ _23054_/ZN (OR2_X4)
                                         _13771_ (net)
                  0.03    0.00    0.34 ^ _23176_/A2 (NOR2_X2)
     4   10.33    0.01    0.02    0.36 v _23176_/ZN (NOR2_X2)
                                         _13893_ (net)
                  0.01    0.00    0.36 v _25275_/B1 (AOI222_X2)
     2    3.63    0.05    0.08    0.44 ^ _25275_/ZN (AOI222_X2)
                                         _00576_ (net)
                  0.05    0.00    0.44 ^ _25278_/A (OAI21_X1)
     1    1.01    0.01    0.02    0.47 v _25278_/ZN (OAI21_X1)
                                         _00579_ (net)
                  0.01    0.00    0.47 v _25284_/A1 (OR4_X1)
     1    1.94    0.02    0.09    0.55 v _25284_/ZN (OR4_X1)
                                         _00585_ (net)
                  0.02    0.00    0.55 v _25285_/A4 (OR4_X2)
     1    5.99    0.02    0.12    0.67 v _25285_/ZN (OR4_X2)
                                         _00586_ (net)
                  0.02    0.00    0.67 v _25290_/A3 (NOR4_X4)
     4   14.75    0.06    0.10    0.77 ^ _25290_/ZN (NOR4_X4)
                                         _00591_ (net)
                  0.06    0.00    0.77 ^ _25291_/B (XNOR2_X2)
     3    7.44    0.02    0.03    0.80 v _25291_/ZN (XNOR2_X2)
                                         _00592_ (net)
                  0.02    0.00    0.80 v _25292_/B (XOR2_X1)
     1    2.43    0.01    0.06    0.87 v _25292_/Z (XOR2_X1)
                                         _00593_ (net)
                  0.01    0.00    0.87 v _25357_/A (XNOR2_X1)
     1    4.96    0.02    0.05    0.91 v _25357_/ZN (XNOR2_X1)
                                         _00658_ (net)
                  0.02    0.00    0.91 v _25358_/A (MUX2_X1)
     1    2.58    0.01    0.06    0.98 v _25358_/Z (MUX2_X1)
                                         _00659_ (net)
                  0.01    0.00    0.98 v _25359_/B (XOR2_X1)
     1    1.16    0.01    0.05    1.03 v _25359_/Z (XOR2_X1)
                                         _00117_ (net)
                  0.01    0.00    1.03 v _32788_/D (DFF_X2)
                                  1.03   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32788_/CK (DFF_X2)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_32794_/Q                             121.15  136.18  -15.03 (VIOLATED)
_32762_/Q                             121.15  130.07   -8.92 (VIOLATED)
_32936_/Q                             121.15  122.34   -1.18 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.04697972536087036

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2366

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-15.027177810668945

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
121.15499877929688

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1240

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 221

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.0297

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.2528

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-24.550840

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   1.01e-02   5.11e-05   2.10e-02  10.6%
Combinational          8.84e-02   8.80e-02   6.07e-04   1.77e-01  89.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.93e-02   9.81e-02   6.58e-04   1.98e-01 100.0%
                          50.1%      49.5%       0.3%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 25777 u^2 49% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
15600

==========================================================================
pin_count
--------------------------------------------------------------------------
59846

Elapsed time: 0:07.46[h:]min:sec. CPU time: user 7.40 sys 0.06 (99%). Peak memory: 189776KB.
