xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
fpga_pll_clk_wiz.v,verilog,xil_defaultlib,../../../../project_arty_s7.gen/sources_1/ip/fpga_pll/fpga_pll_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
fpga_pll.v,verilog,xil_defaultlib,../../../../project_arty_s7.gen/sources_1/ip/fpga_pll/fpga_pll.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
