VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {bk_adder_32bit}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {0.950}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v20.10-p004_1 ((64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {April 06, 2022}
END_BANNER
PATH 1
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[30]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.699}
    {=} {Slack Time} {1.301}
  END_SLK_CLC
  SLK 1.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.301} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.301} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.558} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.558} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.693} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.693} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.730} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.730} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {2.884} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {2.884} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {2.920} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {2.920} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.067} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.067} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.101} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.101} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.247} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.247} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.326} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.327} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.430} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.430} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.494} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.495} {} {} {} 
    INST {RTDO6_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.106} {0.000} {0.088} {} {2.300} {3.601} {} {1} {(17.46, 10.75) (17.59, 10.58)} 
    NET {} {} {} {} {} {RTDO6_6/n1} {} {0.000} {0.000} {0.088} {2.071} {2.300} {3.601} {} {} {} 
    INST {RTDO6_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.060} {0.000} {0.030} {} {2.360} {3.661} {} {3} {(21.72, 10.75) (21.89, 10.37)} 
    NET {} {} {} {} {} {level6_g_27} {} {0.000} {0.000} {0.030} {5.861} {2.360} {3.661} {} {} {} 
    INST {RTDO7_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.082} {} {2.459} {3.760} {} {1} {(22.82, 10.75) (22.68, 10.58)} 
    NET {} {} {} {} {} {RTDO7_3/n1} {} {0.000} {0.000} {0.082} {1.735} {2.459} {3.760} {} {} {} 
    INST {RTDO7_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.500} {3.801} {} {1} {(22.86, 9.70) (23.03, 10.07)} 
    NET {} {} {} {} {} {level7_g[29]} {} {0.000} {0.000} {0.023} {2.467} {2.500} {3.801} {} {} {} 
    INST {U10} {B} {v} {Z} {v} {} {XOR2_X1} {0.199} {0.000} {0.036} {} {2.699} {4.000} {} {1} {(21.96, 9.35) (22.43, 9.18)} 
    NET {} {} {} {} {} {sum[30]} {} {0.000} {0.000} {0.036} {1.640} {2.699} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[29]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.698}
    {=} {Slack Time} {1.302}
  END_SLK_CLC
  SLK 1.302
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.302} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.302} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.558} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.558} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.694} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.694} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.731} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.731} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {2.884} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {2.884} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {2.920} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {2.920} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.068} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.068} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.101} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.101} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.248} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.248} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.327} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.327} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.431} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.431} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.495} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.495} {} {} {} 
    INST {RTDO6_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.106} {0.000} {0.088} {} {2.300} {3.601} {} {1} {(17.46, 10.75) (17.59, 10.58)} 
    NET {} {} {} {} {} {RTDO6_6/n1} {} {0.000} {0.000} {0.088} {2.071} {2.300} {3.601} {} {} {} 
    INST {RTDO6_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.060} {0.000} {0.030} {} {2.360} {3.662} {} {3} {(21.72, 10.75) (21.89, 10.37)} 
    NET {} {} {} {} {} {level6_g_27} {} {0.000} {0.000} {0.030} {5.861} {2.360} {3.662} {} {} {} 
    INST {RTDO7_2/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.100} {0.000} {0.083} {} {2.460} {3.761} {} {1} {(22.06, 6.90) (21.93, 7.07)} 
    NET {} {} {} {} {} {RTDO7_2/n1} {} {0.000} {0.000} {0.083} {1.759} {2.460} {3.761} {} {} {} 
    INST {RTDO7_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.500} {3.802} {} {1} {(22.48, 6.90) (22.65, 7.27)} 
    NET {} {} {} {} {} {level7_g[28]} {} {0.000} {0.000} {0.023} {2.431} {2.500} {3.802} {} {} {} 
    INST {U12} {B} {v} {Z} {v} {} {XOR2_X1} {0.198} {0.000} {0.042} {} {2.698} {4.000} {} {1} {(23.11, 6.54) (23.57, 6.38)} 
    NET {} {} {} {} {} {sum[29]} {} {0.000} {0.000} {0.042} {1.483} {2.698} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[27]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.689}
    {=} {Slack Time} {1.311}
  END_SLK_CLC
  SLK 1.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.311} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.311} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.568} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.568} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.703} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.703} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.740} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.740} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {2.894} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {2.894} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {2.930} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {2.930} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.077} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.077} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.111} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.111} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.257} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.257} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.336} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.337} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.440} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.440} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.504} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.505} {} {} {} 
    INST {RTDO6_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.101} {0.000} {0.084} {} {2.295} {3.606} {} {1} {(13.47, 9.70) (13.61, 9.87)} 
    NET {} {} {} {} {} {RTDO6_5/n1} {} {0.000} {0.000} {0.084} {1.825} {2.295} {3.606} {} {} {} 
    INST {RTDO6_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.346} {3.657} {} {2} {(13.74, 7.95) (13.91, 7.57)} 
    NET {} {} {} {} {} {level6_g[25]} {} {0.000} {0.000} {0.026} {4.185} {2.346} {3.657} {} {} {} 
    INST {RTDO7_1/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.083} {} {2.444} {3.756} {} {1} {(11.76, 7.95) (11.89, 7.78)} 
    NET {} {} {} {} {} {RTDO7_1/n1} {} {0.000} {0.000} {0.083} {1.788} {2.444} {3.756} {} {} {} 
    INST {RTDO7_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.485} {3.796} {} {1} {(11.91, 6.90) (11.74, 7.27)} 
    NET {} {} {} {} {} {level7_g_26} {} {0.000} {0.000} {0.023} {2.465} {2.485} {3.797} {} {} {} 
    INST {U14} {B} {v} {Z} {v} {} {XOR2_X1} {0.203} {0.000} {0.046} {} {2.689} {4.000} {} {1} {(12.28, 6.54) (12.75, 6.38)} 
    NET {} {} {} {} {} {sum[27]} {} {0.000} {0.000} {0.046} {2.454} {2.689} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[23]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.685}
    {=} {Slack Time} {1.315}
  END_SLK_CLC
  SLK 1.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.315} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.315} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.572} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.572} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.707} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.707} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.744} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.744} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {2.898} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {2.898} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {2.934} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {2.934} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.081} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.081} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.115} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.115} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.261} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.261} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.340} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.341} {} {} {} 
    INST {RTDO5_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.444} {} {1} {(13.47, 16.34) (13.61, 16.18)} 
    NET {} {} {} {} {} {RTDO5_5/n1} {} {0.000} {0.000} {0.083} {1.785} {2.129} {3.444} {} {} {} 
    INST {RTDO5_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.187} {3.502} {} {3} {(14.31, 16.34) (14.48, 15.97)} 
    NET {} {} {} {} {} {level5_g_19} {} {0.000} {0.000} {0.028} {5.803} {2.187} {3.502} {} {} {} 
    INST {RTDO6_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.098} {0.000} {0.082} {} {2.285} {3.601} {} {1} {(13.09, 19.14) (13.22, 18.98)} 
    NET {} {} {} {} {} {RTDO6_3/n1} {} {0.000} {0.000} {0.082} {1.714} {2.285} {3.601} {} {} {} 
    INST {RTDO6_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.050} {0.000} {0.025} {} {2.335} {3.650} {} {2} {(13.55, 19.14) (13.72, 18.77)} 
    NET {} {} {} {} {} {level6_g_21} {} {0.000} {0.000} {0.025} {4.024} {2.335} {3.650} {} {} {} 
    INST {RTDO7/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.083} {} {2.434} {3.749} {} {1} {(13.47, 20.89) (13.61, 21.07)} 
    NET {} {} {} {} {} {RTDO7/n1} {} {0.000} {0.000} {0.083} {1.798} {2.434} {3.749} {} {} {} 
    INST {RTDO7/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.475} {3.790} {} {1} {(14.31, 20.89) (14.48, 21.27)} 
    NET {} {} {} {} {} {level7_g_22} {} {0.000} {0.000} {0.023} {2.520} {2.475} {3.790} {} {} {} 
    INST {U18} {B} {v} {Z} {v} {} {XOR2_X1} {0.209} {0.000} {0.051} {} {2.684} {4.000} {} {1} {(15.88, 20.55) (16.36, 20.38)} 
    NET {} {} {} {} {} {sum[23]} {} {0.000} {0.000} {0.051} {3.650} {2.685} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[28]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.562}
    {=} {Slack Time} {1.438}
  END_SLK_CLC
  SLK 1.438
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.438} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.438} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.694} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.694} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.830} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.830} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.867} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.867} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.020} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.020} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.056} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.056} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.204} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.204} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.237} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.237} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.384} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.384} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.463} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.463} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.567} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.567} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.631} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.631} {} {} {} 
    INST {RTDO6_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.106} {0.000} {0.088} {} {2.300} {3.737} {} {1} {(17.46, 10.75) (17.59, 10.58)} 
    NET {} {} {} {} {} {RTDO6_6/n1} {} {0.000} {0.000} {0.088} {2.071} {2.300} {3.737} {} {} {} 
    INST {RTDO6_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.060} {0.000} {0.030} {} {2.360} {3.798} {} {3} {(21.72, 10.75) (21.89, 10.37)} 
    NET {} {} {} {} {} {level6_g_27} {} {0.000} {0.000} {0.030} {5.861} {2.360} {3.798} {} {} {} 
    INST {U13} {B} {v} {Z} {v} {} {XOR2_X1} {0.202} {0.000} {0.043} {} {2.562} {4.000} {} {1} {(23.30, 8.29) (23.77, 8.46)} 
    NET {} {} {} {} {} {sum[28]} {} {0.000} {0.000} {0.043} {1.587} {2.562} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[26]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.551}
    {=} {Slack Time} {1.449}
  END_SLK_CLC
  SLK 1.449
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.449} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.449} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.705} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.705} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.841} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.841} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.878} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.878} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.031} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.031} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.067} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.067} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.214} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.214} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.248} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.248} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.395} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.395} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.474} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.474} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.577} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.577} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.642} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.642} {} {} {} 
    INST {RTDO6_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.101} {0.000} {0.084} {} {2.295} {3.743} {} {1} {(13.47, 9.70) (13.61, 9.87)} 
    NET {} {} {} {} {} {RTDO6_5/n1} {} {0.000} {0.000} {0.084} {1.825} {2.295} {3.743} {} {} {} 
    INST {RTDO6_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.346} {3.794} {} {2} {(13.74, 7.95) (13.91, 7.57)} 
    NET {} {} {} {} {} {level6_g[25]} {} {0.000} {0.000} {0.026} {4.185} {2.346} {3.794} {} {} {} 
    INST {U15} {B} {v} {Z} {v} {} {XOR2_X1} {0.205} {0.000} {0.047} {} {2.551} {4.000} {} {1} {(13.98, 6.54) (14.46, 6.38)} 
    NET {} {} {} {} {} {sum[26]} {} {0.000} {0.000} {0.047} {2.570} {2.551} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[22]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.545}
    {=} {Slack Time} {1.455}
  END_SLK_CLC
  SLK 1.455
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.455} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.455} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.711} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.711} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.847} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.847} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.884} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.884} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.037} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.037} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.073} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.073} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.221} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.221} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.254} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.254} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.401} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.401} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.480} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.480} {} {} {} 
    INST {RTDO5_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.583} {} {1} {(13.47, 16.34) (13.61, 16.18)} 
    NET {} {} {} {} {} {RTDO5_5/n1} {} {0.000} {0.000} {0.083} {1.785} {2.129} {3.583} {} {} {} 
    INST {RTDO5_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.187} {3.642} {} {3} {(14.31, 16.34) (14.48, 15.97)} 
    NET {} {} {} {} {} {level5_g_19} {} {0.000} {0.000} {0.028} {5.803} {2.187} {3.642} {} {} {} 
    INST {RTDO6_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.098} {0.000} {0.082} {} {2.285} {3.740} {} {1} {(13.09, 19.14) (13.22, 18.98)} 
    NET {} {} {} {} {} {RTDO6_3/n1} {} {0.000} {0.000} {0.082} {1.714} {2.285} {3.740} {} {} {} 
    INST {RTDO6_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.050} {0.000} {0.025} {} {2.335} {3.790} {} {2} {(13.55, 19.14) (13.72, 18.77)} 
    NET {} {} {} {} {} {level6_g_21} {} {0.000} {0.000} {0.025} {4.024} {2.335} {3.790} {} {} {} 
    INST {U19} {B} {v} {Z} {v} {} {XOR2_X1} {0.210} {0.000} {0.050} {} {2.545} {3.999} {} {1} {(14.55, 19.50) (15.03, 19.66)} 
    NET {} {} {} {} {} {sum[22]} {} {0.001} {0.000} {0.050} {3.482} {2.545} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[25]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.538}
    {=} {Slack Time} {1.462}
  END_SLK_CLC
  SLK 1.462
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.462} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.462} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.719} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.719} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.854} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.854} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.891} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.891} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.045} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.045} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.081} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.081} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.228} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.228} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.261} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.261} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.408} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.408} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.487} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.488} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.591} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.591} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.655} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.655} {} {} {} 
    INST {RTDO6_4/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.101} {0.000} {0.083} {} {2.294} {3.756} {} {1} {(15.37, 9.70) (15.51, 9.87)} 
    NET {} {} {} {} {} {RTDO6_4/n1} {} {0.000} {0.000} {0.083} {1.790} {2.294} {3.756} {} {} {} 
    INST {RTDO6_4/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.335} {3.797} {} {1} {(16.21, 9.70) (16.38, 10.07)} 
    NET {} {} {} {} {} {level6_g[24]} {} {0.000} {0.000} {0.023} {2.457} {2.335} {3.797} {} {} {} 
    INST {U16} {B} {v} {Z} {v} {} {XOR2_X1} {0.203} {0.000} {0.048} {} {2.538} {4.000} {} {1} {(16.64, 8.29) (17.12, 8.46)} 
    NET {} {} {} {} {} {sum[25]} {} {0.000} {0.000} {0.048} {2.388} {2.538} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[21]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.535}
    {=} {Slack Time} {1.465}
  END_SLK_CLC
  SLK 1.465
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.464} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.465} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.721} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.721} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.857} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.857} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.894} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.894} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.047} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.047} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.083} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.083} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.230} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.230} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.264} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.264} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.410} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.410} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.490} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.490} {} {} {} 
    INST {RTDO5_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.593} {} {1} {(13.47, 16.34) (13.61, 16.18)} 
    NET {} {} {} {} {} {RTDO5_5/n1} {} {0.000} {0.000} {0.083} {1.785} {2.129} {3.593} {} {} {} 
    INST {RTDO5_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.187} {3.651} {} {3} {(14.31, 16.34) (14.48, 15.97)} 
    NET {} {} {} {} {} {level5_g_19} {} {0.000} {0.000} {0.028} {5.803} {2.187} {3.652} {} {} {} 
    INST {RTDO6_2/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.083} {} {2.286} {3.751} {} {1} {(15.37, 18.09) (15.51, 18.27)} 
    NET {} {} {} {} {} {RTDO6_2/n1} {} {0.000} {0.000} {0.083} {1.762} {2.286} {3.751} {} {} {} 
    INST {RTDO6_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.327} {3.792} {} {1} {(16.21, 18.09) (16.38, 18.47)} 
    NET {} {} {} {} {} {level6_g_20} {} {0.000} {0.000} {0.023} {2.429} {2.327} {3.792} {} {} {} 
    INST {U20} {B} {v} {Z} {v} {} {XOR2_X1} {0.208} {0.000} {0.051} {} {2.535} {4.000} {} {1} {(17.02, 17.75) (17.50, 17.58)} 
    NET {} {} {} {} {} {sum[21]} {} {0.000} {0.000} {0.051} {3.458} {2.535} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[19]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.529}
    {=} {Slack Time} {1.471}
  END_SLK_CLC
  SLK 1.471
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.471} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.471} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.727} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.728} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.863} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.863} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {2.900} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {2.900} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.053} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.054} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.089} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.090} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.237} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.237} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.270} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.270} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.417} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.417} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.496} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.496} {} {} {} 
    INST {RTDO5_4/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.599} {} {1} {(10.81, 15.29) (10.95, 15.46)} 
    NET {} {} {} {} {} {RTDO5_4/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.599} {} {} {} 
    INST {RTDO5_4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.180} {3.651} {} {2} {(10.89, 16.34) (11.06, 15.97)} 
    NET {} {} {} {} {} {level5_g[17]} {} {0.000} {0.000} {0.026} {4.292} {2.180} {3.651} {} {} {} 
    INST {RTDO6_1/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.083} {} {2.279} {3.749} {} {1} {(8.53, 16.34) (8.67, 16.18)} 
    NET {} {} {} {} {} {RTDO6_1/n1} {} {0.000} {0.000} {0.083} {1.785} {2.279} {3.749} {} {} {} 
    INST {RTDO6_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.319} {3.790} {} {1} {(8.61, 15.29) (8.78, 15.67)} 
    NET {} {} {} {} {} {level6_g_18} {} {0.000} {0.000} {0.023} {2.436} {2.319} {3.790} {} {} {} 
    INST {U23} {B} {v} {Z} {v} {} {XOR2_X1} {0.209} {0.000} {0.050} {} {2.529} {4.000} {} {1} {(9.23, 14.95) (9.71, 14.78)} 
    NET {} {} {} {} {} {sum[19]} {} {0.000} {0.000} {0.050} {3.721} {2.529} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[15]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.471}
    {=} {Slack Time} {1.529}
  END_SLK_CLC
  SLK 1.529
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.529} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.529} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {2.783} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {2.783} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {2.910} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {2.910} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {2.944} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {2.944} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.090} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.090} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.595} {3.124} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.595} {3.124} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.741} {3.270} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.741} {3.270} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.341} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.341} {} {} {} 
    INST {RTDO4_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.916} {3.445} {} {1} {(19.59, 18.09) (19.46, 18.27)} 
    NET {} {} {} {} {} {RTDO4_3/n1} {} {0.000} {0.000} {0.086} {1.909} {1.916} {3.445} {} {} {} 
    INST {RTDO4_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.029} {} {1.975} {3.504} {} {3} {(19.51, 15.29) (19.34, 15.67)} 
    NET {} {} {} {} {} {level4_g_11} {} {0.000} {0.000} {0.029} {5.655} {1.975} {3.504} {} {} {} 
    INST {RTDO5_2/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.086} {} {2.078} {3.607} {} {1} {(14.80, 15.29) (14.94, 15.46)} 
    NET {} {} {} {} {} {RTDO5_2/n1} {} {0.000} {0.000} {0.086} {1.958} {2.078} {3.607} {} {} {} 
    INST {RTDO5_2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.129} {3.658} {} {2} {(14.76, 12.50) (14.59, 12.87)} 
    NET {} {} {} {} {} {level5_g_13} {} {0.000} {0.000} {0.026} {4.012} {2.129} {3.658} {} {} {} 
    INST {RTDO6/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.099} {0.000} {0.083} {} {2.228} {3.757} {} {1} {(14.23, 10.75) (14.37, 10.58)} 
    NET {} {} {} {} {} {RTDO6/n1} {} {0.000} {0.000} {0.083} {1.798} {2.228} {3.757} {} {} {} 
    INST {RTDO6/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.269} {3.798} {} {1} {(14.88, 10.75) (15.05, 10.37)} 
    NET {} {} {} {} {} {level6_g_14} {} {0.000} {0.000} {0.023} {2.438} {2.269} {3.798} {} {} {} 
    INST {U27} {B} {v} {Z} {v} {} {XOR2_X1} {0.202} {0.000} {0.047} {} {2.471} {4.000} {} {1} {(15.70, 11.10) (16.16, 11.26)} 
    NET {} {} {} {} {} {sum[15]} {} {0.000} {0.000} {0.047} {2.243} {2.471} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[24]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.401}
    {=} {Slack Time} {1.599}
  END_SLK_CLC
  SLK 1.599
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.599} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.599} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.855} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.856} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.991} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.991} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.028} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.028} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.181} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.181} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.217} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.218} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.365} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.365} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.398} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.398} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.545} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.545} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.624} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.624} {} {} {} 
    INST {RTDO5_6/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.728} {} {1} {(16.70, 12.50) (16.84, 12.67)} 
    NET {} {} {} {} {} {RTDO5_6/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.728} {} {} {} 
    INST {RTDO5_6/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.030} {} {2.193} {3.792} {} {4} {(16.78, 10.75) (16.95, 10.37)} 
    NET {} {} {} {} {} {level5_g_23} {} {0.000} {0.000} {0.030} {7.288} {2.193} {3.792} {} {} {} 
    INST {U17} {B} {v} {Z} {v} {} {XOR2_X1} {0.207} {0.000} {0.048} {} {2.401} {4.000} {} {1} {(17.02, 9.35) (17.50, 9.18)} 
    NET {} {} {} {} {} {sum[24]} {} {0.000} {0.000} {0.048} {2.515} {2.401} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[20]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.398}
    {=} {Slack Time} {1.602}
  END_SLK_CLC
  SLK 1.602
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.602} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.602} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.859} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.859} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {2.994} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {2.994} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.031} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.031} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.185} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.185} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.221} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.221} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.368} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.368} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.402} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.402} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.548} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.548} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.627} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.628} {} {} {} 
    INST {RTDO5_5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.731} {} {1} {(13.47, 16.34) (13.61, 16.18)} 
    NET {} {} {} {} {} {RTDO5_5/n1} {} {0.000} {0.000} {0.083} {1.785} {2.129} {3.731} {} {} {} 
    INST {RTDO5_5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.187} {3.789} {} {3} {(14.31, 16.34) (14.48, 15.97)} 
    NET {} {} {} {} {} {level5_g_19} {} {0.000} {0.000} {0.028} {5.803} {2.187} {3.789} {} {} {} 
    INST {U21} {B} {v} {Z} {v} {} {XOR2_X1} {0.210} {0.000} {0.050} {} {2.397} {4.000} {} {1} {(15.88, 16.70) (16.36, 16.86)} 
    NET {} {} {} {} {} {sum[20]} {} {0.000} {0.000} {0.050} {3.304} {2.398} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[18]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.391}
    {=} {Slack Time} {1.609}
  END_SLK_CLC
  SLK 1.609
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.609} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.609} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.866} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.866} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {3.001} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {3.001} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.038} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.038} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.192} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.192} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.228} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.228} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.375} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.375} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.409} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.409} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.555} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.555} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.634} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.635} {} {} {} 
    INST {RTDO5_4/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.129} {3.738} {} {1} {(10.81, 15.29) (10.95, 15.46)} 
    NET {} {} {} {} {} {RTDO5_4/n1} {} {0.000} {0.000} {0.083} {1.782} {2.129} {3.738} {} {} {} 
    INST {RTDO5_4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.180} {3.789} {} {2} {(10.89, 16.34) (11.06, 15.97)} 
    NET {} {} {} {} {} {level5_g[17]} {} {0.000} {0.000} {0.026} {4.292} {2.180} {3.789} {} {} {} 
    INST {U24} {B} {v} {Z} {v} {} {XOR2_X1} {0.210} {0.000} {0.050} {} {2.390} {4.000} {} {1} {(11.71, 14.95) (12.18, 14.78)} 
    NET {} {} {} {} {} {sum[18]} {} {0.000} {0.000} {0.050} {3.559} {2.391} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[31]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.388}
    {=} {Slack Time} {1.612}
  END_SLK_CLC
  SLK 1.612
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.612} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.612} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.868} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.868} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {3.004} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {3.004} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.041} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.041} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.194} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.194} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.230} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.230} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.378} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.378} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.411} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.411} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.558} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.558} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.637} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.637} {} {} {} 
    INST {DO5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.128} {3.740} {} {1} {(19.59, 13.54) (19.46, 13.38)} 
    NET {} {} {} {} {} {DO5/n1} {} {0.000} {0.000} {0.083} {1.759} {2.128} {3.740} {} {} {} 
    INST {DO5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.186} {3.798} {} {2} {(20.39, 13.54) (20.56, 13.17)} 
    NET {} {} {} {} {} {cout} {} {0.000} {0.000} {0.028} {5.721} {2.186} {3.798} {} {} {} 
    INST {U9} {B} {v} {Z} {v} {} {XOR2_X1} {0.202} {0.000} {0.043} {} {2.388} {4.000} {} {1} {(20.82, 11.10) (21.30, 11.26)} 
    NET {} {} {} {} {} {sum[31]} {} {0.000} {0.000} {0.043} {1.704} {2.388} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[17]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.373}
    {=} {Slack Time} {1.627}
  END_SLK_CLC
  SLK 1.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.627} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.627} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {2.883} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {2.884} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {3.019} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {3.019} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.056} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.056} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.209} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.210} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.245} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.246} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.393} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.393} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.426} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.426} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.573} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.573} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.652} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.001} {0.000} {0.036} {11.685} {2.026} {3.653} {} {} {} 
    INST {RTDO5_3/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.102} {0.000} {0.083} {} {2.128} {3.755} {} {1} {(10.81, 12.50) (10.95, 12.67)} 
    NET {} {} {} {} {} {RTDO5_3/n1} {} {0.000} {0.000} {0.083} {1.748} {2.128} {3.755} {} {} {} 
    INST {RTDO5_3/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.169} {3.796} {} {1} {(11.46, 12.50) (11.63, 12.87)} 
    NET {} {} {} {} {} {level5_g[16]} {} {0.000} {0.000} {0.023} {2.454} {2.169} {3.796} {} {} {} 
    INST {U25} {B} {v} {Z} {v} {} {XOR2_X1} {0.204} {0.000} {0.047} {} {2.373} {4.000} {} {1} {(12.09, 12.14) (12.55, 11.98)} 
    NET {} {} {} {} {} {sum[17]} {} {0.000} {0.000} {0.047} {2.613} {2.373} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[14]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.333}
    {=} {Slack Time} {1.667}
  END_SLK_CLC
  SLK 1.667
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.667} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.667} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {2.921} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {2.921} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.048} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.048} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.082} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.082} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.228} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.228} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.262} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.262} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.408} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.408} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.479} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.479} {} {} {} 
    INST {RTDO4_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.916} {3.583} {} {1} {(19.59, 18.09) (19.46, 18.27)} 
    NET {} {} {} {} {} {RTDO4_3/n1} {} {0.000} {0.000} {0.086} {1.909} {1.916} {3.583} {} {} {} 
    INST {RTDO4_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.029} {} {1.975} {3.642} {} {3} {(19.51, 15.29) (19.34, 15.67)} 
    NET {} {} {} {} {} {level4_g_11} {} {0.000} {0.000} {0.029} {5.655} {1.975} {3.642} {} {} {} 
    INST {RTDO5_2/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.086} {} {2.078} {3.745} {} {1} {(14.80, 15.29) (14.94, 15.46)} 
    NET {} {} {} {} {} {RTDO5_2/n1} {} {0.000} {0.000} {0.086} {1.958} {2.078} {3.745} {} {} {} 
    INST {RTDO5_2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {2.129} {3.796} {} {2} {(14.76, 12.50) (14.59, 12.87)} 
    NET {} {} {} {} {} {level5_g_13} {} {0.000} {0.000} {0.026} {4.012} {2.129} {3.796} {} {} {} 
    INST {U28} {B} {v} {Z} {v} {} {XOR2_X1} {0.204} {0.000} {0.045} {} {2.333} {4.000} {} {1} {(15.12, 12.14) (15.60, 11.98)} 
    NET {} {} {} {} {} {sum[14]} {} {0.000} {0.000} {0.045} {2.248} {2.333} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[13]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.317}
    {=} {Slack Time} {1.683}
  END_SLK_CLC
  SLK 1.683
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.683} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.683} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {2.937} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {2.938} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.064} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.064} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.098} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.098} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.244} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.244} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.595} {3.278} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.595} {3.278} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.741} {3.424} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.741} {3.424} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.495} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.495} {} {} {} 
    INST {RTDO4_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.916} {3.599} {} {1} {(19.59, 18.09) (19.46, 18.27)} 
    NET {} {} {} {} {} {RTDO4_3/n1} {} {0.000} {0.000} {0.086} {1.909} {1.916} {3.599} {} {} {} 
    INST {RTDO4_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.029} {} {1.975} {3.658} {} {3} {(19.51, 15.29) (19.34, 15.67)} 
    NET {} {} {} {} {} {level4_g_11} {} {0.000} {0.000} {0.029} {5.655} {1.975} {3.658} {} {} {} 
    INST {RTDO5_1/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.100} {0.000} {0.083} {} {2.075} {3.758} {} {1} {(16.70, 15.29) (16.84, 15.46)} 
    NET {} {} {} {} {} {RTDO5_1/n1} {} {0.000} {0.000} {0.083} {1.788} {2.075} {3.758} {} {} {} 
    INST {RTDO5_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.042} {0.000} {0.023} {} {2.116} {3.799} {} {1} {(16.85, 13.54) (16.68, 13.17)} 
    NET {} {} {} {} {} {level5_g_12} {} {0.000} {0.000} {0.023} {2.534} {2.116} {3.799} {} {} {} 
    INST {U29} {B} {v} {Z} {v} {} {XOR2_X1} {0.201} {0.000} {0.047} {} {2.317} {4.000} {} {1} {(17.21, 13.89) (17.68, 14.06)} 
    NET {} {} {} {} {} {sum[13]} {} {0.000} {0.000} {0.047} {1.964} {2.317} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[11]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.300}
    {=} {Slack Time} {1.700}
  END_SLK_CLC
  SLK 1.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.700} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.700} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {2.954} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {2.954} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.081} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.081} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.115} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.115} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.261} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.261} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.295} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.295} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.441} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.441} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.512} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.512} {} {} {} 
    INST {RTDO4_2/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.101} {0.000} {0.083} {} {1.913} {3.613} {} {1} {(23.58, 18.09) (23.45, 18.27)} 
    NET {} {} {} {} {} {RTDO4_2/n1} {} {0.000} {0.000} {0.083} {1.761} {1.913} {3.613} {} {} {} 
    INST {RTDO4_2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.050} {0.000} {0.025} {} {1.963} {3.663} {} {2} {(24.38, 18.09) (24.55, 18.47)} 
    NET {} {} {} {} {} {level4_g[9]} {} {0.000} {0.000} {0.025} {4.021} {1.963} {3.663} {} {} {} 
    INST {RTDO5/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.098} {0.000} {0.083} {} {2.062} {3.762} {} {1} {(25.44, 18.09) (25.57, 18.27)} 
    NET {} {} {} {} {} {RTDO5/n1} {} {0.000} {0.000} {0.083} {1.789} {2.062} {3.762} {} {} {} 
    INST {RTDO5/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {2.103} {3.803} {} {1} {(25.90, 16.34) (26.07, 15.97)} 
    NET {} {} {} {} {} {level5_g_10} {} {0.000} {0.000} {0.023} {2.452} {2.103} {3.803} {} {} {} 
    INST {U31} {B} {v} {Z} {v} {} {XOR2_X1} {0.197} {0.000} {0.043} {} {2.300} {4.000} {} {1} {(26.53, 16.70) (27.00, 16.86)} 
    NET {} {} {} {} {} {sum[11]} {} {0.000} {0.000} {0.043} {1.404} {2.300} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[16]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.234}
    {=} {Slack Time} {1.766}
  END_SLK_CLC
  SLK 1.766
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.766} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.767} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {3.023} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {3.023} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {3.158} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {3.159} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.196} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.196} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.349} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.349} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.385} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.385} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.532} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.532} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.566} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.566} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.712} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.712} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.791} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.026} {3.792} {} {} {} 
    INST {U26} {B} {v} {Z} {v} {} {XOR2_X1} {0.208} {0.000} {0.047} {} {2.233} {4.000} {} {1} {(20.64, 12.14) (21.11, 11.98)} 
    NET {} {} {} {} {} {sum[16]} {} {0.000} {0.000} {0.047} {1.942} {2.234} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {cout} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[15]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.186}
    {=} {Slack Time} {1.814}
  END_SLK_CLC
  SLK 1.814
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[15]} {v} {} {} {a[15]} {} {} {} {0.100} {4.173} {1.000} {2.814} {} {2} {(0.00, 8.56) } 
    NET {} {} {} {} {} {a[15]} {} {0.000} {0.000} {0.100} {4.173} {1.000} {2.814} {} {} {} 
    INST {PG_generate_15__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.256} {0.000} {0.044} {} {1.257} {3.070} {} {3} {(8.29, 11.10) (8.76, 11.26)} 
    NET {} {} {} {} {} {p_i[15]} {} {0.000} {0.000} {0.044} {5.309} {1.257} {3.070} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.135} {0.000} {0.091} {} {1.392} {3.206} {} {1} {(13.05, 10.75) (12.85, 10.58)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_15__DO1/n1} {} {0.000} {0.000} {0.091} {2.226} {1.392} {3.206} {} {} {} 
    INST {level1_dot_operator_forward_tree_15__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.037} {0.000} {0.023} {} {1.429} {3.243} {} {1} {(12.86, 15.29) (12.69, 15.67)} 
    NET {} {} {} {} {} {level1_g_15} {} {0.000} {0.000} {0.023} {1.756} {1.429} {3.243} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.153} {0.000} {0.088} {} {1.583} {3.396} {} {1} {(13.87, 13.54) (14.18, 13.38)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_15__DO2/n1} {} {0.000} {0.000} {0.088} {2.065} {1.583} {3.396} {} {} {} 
    INST {level2_dot_operator_forward_tree_15__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.036} {0.000} {0.022} {} {1.619} {3.432} {} {1} {(15.07, 16.34) (15.24, 15.97)} 
    NET {} {} {} {} {} {level2_g_15} {} {0.000} {0.000} {0.022} {1.660} {1.619} {3.432} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.147} {0.000} {0.083} {} {1.766} {3.580} {} {1} {(17.29, 16.34) (17.59, 16.18)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_15__DO3/n1} {} {0.000} {0.000} {0.083} {1.772} {1.766} {3.580} {} {} {} 
    INST {level3_dot_operator_forward_tree_15__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.799} {3.613} {} {1} {(17.92, 16.34) (18.09, 15.97)} 
    NET {} {} {} {} {} {level3_g_15} {} {0.000} {0.000} {0.021} {1.472} {1.799} {3.613} {} {} {} 
    INST {DO4/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.946} {3.760} {} {1} {(18.43, 16.34) (18.73, 16.18)} 
    NET {} {} {} {} {} {DO4/n1} {} {0.000} {0.000} {0.083} {1.786} {1.946} {3.760} {} {} {} 
    INST {DO4/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.079} {0.000} {0.036} {} {2.025} {3.839} {} {6} {(19.06, 16.34) (19.23, 15.97)} 
    NET {} {} {} {} {} {level4_g_15} {} {0.000} {0.000} {0.036} {11.685} {2.025} {3.839} {} {} {} 
    INST {DO5/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.103} {0.000} {0.083} {} {2.128} {3.942} {} {1} {(19.59, 13.54) (19.46, 13.38)} 
    NET {} {} {} {} {} {DO5/n1} {} {0.000} {0.000} {0.083} {1.759} {2.128} {3.942} {} {} {} 
    INST {DO5/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {2.186} {4.000} {} {2} {(20.39, 13.54) (20.56, 13.17)} 
    NET {} {} {} {} {} {cout} {} {0.000} {0.000} {0.028} {5.721} {2.186} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[12]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.181}
    {=} {Slack Time} {1.819}
  END_SLK_CLC
  SLK 1.819
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.819} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.819} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {3.073} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {3.074} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.201} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.201} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.234} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.234} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.380} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.380} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.414} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.414} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.560} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.560} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.631} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.631} {} {} {} 
    INST {RTDO4_3/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.916} {3.735} {} {1} {(19.59, 18.09) (19.46, 18.27)} 
    NET {} {} {} {} {} {RTDO4_3/n1} {} {0.000} {0.000} {0.086} {1.909} {1.916} {3.735} {} {} {} 
    INST {RTDO4_3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.029} {} {1.975} {3.794} {} {3} {(19.51, 15.29) (19.34, 15.67)} 
    NET {} {} {} {} {} {level4_g_11} {} {0.000} {0.000} {0.029} {5.655} {1.975} {3.794} {} {} {} 
    INST {U30} {B} {v} {Z} {v} {} {XOR2_X1} {0.206} {0.000} {0.048} {} {2.181} {4.000} {} {1} {(17.98, 14.95) (18.45, 14.78)} 
    NET {} {} {} {} {} {sum[12]} {} {0.000} {0.000} {0.048} {2.376} {2.181} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[10]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.162}
    {=} {Slack Time} {1.838}
  END_SLK_CLC
  SLK 1.838
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.838} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.838} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {3.092} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {3.092} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.219} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.219} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.253} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.253} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.399} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.399} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.433} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.433} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.579} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.579} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.650} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.650} {} {} {} 
    INST {RTDO4_2/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.101} {0.000} {0.083} {} {1.913} {3.751} {} {1} {(23.58, 18.09) (23.45, 18.27)} 
    NET {} {} {} {} {} {RTDO4_2/n1} {} {0.000} {0.000} {0.083} {1.761} {1.913} {3.751} {} {} {} 
    INST {RTDO4_2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.050} {0.000} {0.025} {} {1.963} {3.801} {} {2} {(24.38, 18.09) (24.55, 18.47)} 
    NET {} {} {} {} {} {level4_g[9]} {} {0.000} {0.000} {0.025} {4.021} {1.963} {3.801} {} {} {} 
    INST {U32} {B} {v} {Z} {v} {} {XOR2_X1} {0.199} {0.000} {0.042} {} {2.162} {4.000} {} {1} {(26.53, 17.75) (27.00, 17.58)} 
    NET {} {} {} {} {} {sum[10]} {} {0.000} {0.000} {0.042} {1.393} {2.162} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[9]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.153}
    {=} {Slack Time} {1.847}
  END_SLK_CLC
  SLK 1.847
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.847} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.847} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {3.101} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {3.102} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.229} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.229} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.262} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.262} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.408} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.408} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.442} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.442} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.588} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.588} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.659} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.659} {} {} {} 
    INST {RTDO4_1/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.100} {0.000} {0.082} {} {1.913} {3.760} {} {1} {(24.15, 21.95) (24.02, 21.78)} 
    NET {} {} {} {} {} {RTDO4_1/n1} {} {0.000} {0.000} {0.082} {1.734} {1.913} {3.760} {} {} {} 
    INST {RTDO4_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {1.954} {3.800} {} {1} {(24.95, 21.95) (25.12, 21.57)} 
    NET {} {} {} {} {} {level4_g[8]} {} {0.000} {0.000} {0.023} {2.446} {1.954} {3.800} {} {} {} 
    INST {U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.200} {0.000} {0.044} {} {2.153} {4.000} {} {1} {(24.62, 20.55) (25.09, 20.38)} 
    NET {} {} {} {} {} {sum[9]} {} {0.000} {0.000} {0.044} {1.801} {2.153} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[7]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[3]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.118}
    {=} {Slack Time} {1.882}
  END_SLK_CLC
  SLK 1.882
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[3]} {v} {} {} {a[3]} {} {} {} {0.100} {3.780} {1.000} {2.881} {} {2} {(9.82, 31.64) } 
    NET {} {} {} {} {} {a[3]} {} {0.000} {0.000} {0.100} {3.780} {1.000} {2.882} {} {} {} 
    INST {PG_generate_3__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {3.136} {} {3} {(11.71, 25.09) (12.18, 25.26)} 
    NET {} {} {} {} {} {p_i[3]} {} {0.000} {0.000} {0.043} {4.815} {1.254} {3.136} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.125} {0.000} {0.082} {} {1.379} {3.260} {} {1} {(12.10, 21.95) (11.89, 21.78)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_3__DO1/n1} {} {0.000} {0.000} {0.082} {1.724} {1.379} {3.260} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.020} {} {1.413} {3.294} {} {1} {(12.22, 21.95) (12.39, 21.57)} 
    NET {} {} {} {} {} {level1_g_3} {} {0.000} {0.000} {0.020} {1.511} {1.413} {3.294} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U2} {A} {v} {ZN} {^} {} {AOI21_X1} {0.148} {0.000} {0.084} {} {1.561} {3.442} {} {1} {(13.29, 21.95) (13.61, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_3__DO2/n1} {} {0.000} {0.000} {0.084} {1.851} {1.561} {3.442} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.031} {} {1.625} {3.507} {} {4} {(15.07, 20.89) (15.24, 21.27)} 
    NET {} {} {} {} {} {level2_g[3]} {} {0.000} {0.000} {0.031} {7.190} {1.625} {3.507} {} {} {} 
    INST {RTDO3_1/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.729} {3.611} {} {1} {(19.40, 23.70) (19.27, 23.87)} 
    NET {} {} {} {} {} {RTDO3_1/n1} {} {0.000} {0.000} {0.086} {1.951} {1.729} {3.611} {} {} {} 
    INST {RTDO3_1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {1.780} {3.662} {} {2} {(20.58, 21.95) (20.75, 21.57)} 
    NET {} {} {} {} {} {level3_g[5]} {} {0.000} {0.000} {0.026} {4.039} {1.780} {3.662} {} {} {} 
    INST {RTDO4/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.098} {0.000} {0.083} {} {1.878} {3.760} {} {1} {(21.49, 21.95) (21.36, 21.78)} 
    NET {} {} {} {} {} {RTDO4/n1} {} {0.000} {0.000} {0.083} {1.743} {1.878} {3.760} {} {} {} 
    INST {RTDO4/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {1.919} {3.800} {} {1} {(21.91, 21.95) (22.08, 21.57)} 
    NET {} {} {} {} {} {level4_g_6} {} {0.000} {0.000} {0.023} {2.452} {1.919} {3.801} {} {} {} 
    INST {U4} {B} {v} {Z} {v} {} {XOR2_X1} {0.199} {0.000} {0.043} {} {2.118} {4.000} {} {1} {(21.78, 20.55) (22.25, 20.38)} 
    NET {} {} {} {} {} {sum[7]} {} {0.000} {0.000} {0.043} {1.759} {2.118} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[8]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[7]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.017}
    {=} {Slack Time} {1.983}
  END_SLK_CLC
  SLK 1.983
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[7]} {v} {} {} {a[7]} {} {} {} {0.100} {3.938} {1.000} {2.983} {} {2} {(19.90, 31.64) } 
    NET {} {} {} {} {} {a[7]} {} {0.000} {0.000} {0.100} {3.938} {1.000} {2.983} {} {} {} 
    INST {PG_generate_7__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.255} {3.237} {} {3} {(21.78, 23.34) (22.25, 23.18)} 
    NET {} {} {} {} {} {p_i[7]} {} {0.000} {0.000} {0.043} {4.842} {1.255} {3.237} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U3} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.127} {0.000} {0.084} {} {1.382} {3.364} {} {1} {(21.03, 23.70) (20.82, 23.87)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_7__DO1/n1} {} {0.000} {0.000} {0.084} {1.843} {1.382} {3.364} {} {} {} 
    INST {level1_dot_operator_forward_tree_7__DO1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.415} {3.398} {} {1} {(20.46, 21.95) (20.29, 21.57)} 
    NET {} {} {} {} {} {level1_g_7} {} {0.000} {0.000} {0.021} {1.472} {1.415} {3.398} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.561} {3.544} {} {1} {(19.96, 21.95) (19.64, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_7__DO2/n1} {} {0.000} {0.000} {0.083} {1.743} {1.561} {3.544} {} {} {} 
    INST {level2_dot_operator_forward_tree_7__DO2/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.021} {} {1.596} {3.578} {} {1} {(19.63, 20.89) (19.80, 21.27)} 
    NET {} {} {} {} {} {level2_g_7} {} {0.000} {0.000} {0.021} {1.555} {1.596} {3.578} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U3} {A} {v} {ZN} {^} {} {AOI21_X1} {0.146} {0.000} {0.083} {} {1.742} {3.724} {} {1} {(19.00, 20.89) (18.70, 21.07)} 
    NET {} {} {} {} {} {level3_dot_operator_forward_tree_7__DO3/n1} {} {0.000} {0.000} {0.083} {1.758} {1.742} {3.724} {} {} {} 
    INST {level3_dot_operator_forward_tree_7__DO3/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.071} {0.000} {0.033} {} {1.812} {3.795} {} {5} {(18.68, 19.14) (18.85, 18.77)} 
    NET {} {} {} {} {} {level3_g_7} {} {0.000} {0.000} {0.033} {9.076} {1.812} {3.795} {} {} {} 
    INST {U3} {B} {v} {Z} {v} {} {XOR2_X1} {0.205} {0.000} {0.044} {} {2.017} {4.000} {} {1} {(23.68, 19.50) (24.14, 19.66)} 
    NET {} {} {} {} {} {sum[8]} {} {0.000} {0.000} {0.044} {1.776} {2.017} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[6]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[3]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.982}
    {=} {Slack Time} {2.018}
  END_SLK_CLC
  SLK 2.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[3]} {v} {} {} {a[3]} {} {} {} {0.100} {3.780} {1.000} {3.018} {} {2} {(9.82, 31.64) } 
    NET {} {} {} {} {} {a[3]} {} {0.000} {0.000} {0.100} {3.780} {1.000} {3.018} {} {} {} 
    INST {PG_generate_3__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {3.272} {} {3} {(11.71, 25.09) (12.18, 25.26)} 
    NET {} {} {} {} {} {p_i[3]} {} {0.000} {0.000} {0.043} {4.815} {1.254} {3.273} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.125} {0.000} {0.082} {} {1.379} {3.397} {} {1} {(12.10, 21.95) (11.89, 21.78)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_3__DO1/n1} {} {0.000} {0.000} {0.082} {1.724} {1.379} {3.397} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.020} {} {1.413} {3.431} {} {1} {(12.22, 21.95) (12.39, 21.57)} 
    NET {} {} {} {} {} {level1_g_3} {} {0.000} {0.000} {0.020} {1.511} {1.413} {3.431} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U2} {A} {v} {ZN} {^} {} {AOI21_X1} {0.148} {0.000} {0.084} {} {1.561} {3.579} {} {1} {(13.29, 21.95) (13.61, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_3__DO2/n1} {} {0.000} {0.000} {0.084} {1.851} {1.561} {3.579} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.031} {} {1.625} {3.643} {} {4} {(15.07, 20.89) (15.24, 21.27)} 
    NET {} {} {} {} {} {level2_g[3]} {} {0.000} {0.000} {0.031} {7.190} {1.625} {3.644} {} {} {} 
    INST {RTDO3_1/U3} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.104} {0.000} {0.086} {} {1.729} {3.747} {} {1} {(19.40, 23.70) (19.27, 23.87)} 
    NET {} {} {} {} {} {RTDO3_1/n1} {} {0.000} {0.000} {0.086} {1.951} {1.729} {3.748} {} {} {} 
    INST {RTDO3_1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.051} {0.000} {0.026} {} {1.780} {3.798} {} {2} {(20.58, 21.95) (20.75, 21.57)} 
    NET {} {} {} {} {} {level3_g[5]} {} {0.000} {0.000} {0.026} {4.039} {1.780} {3.798} {} {} {} 
    INST {U5} {B} {v} {Z} {v} {} {XOR2_X1} {0.201} {0.000} {0.044} {} {1.982} {4.000} {} {1} {(22.54, 22.30) (23.00, 22.46)} 
    NET {} {} {} {} {} {sum[6]} {} {0.000} {0.000} {0.044} {1.777} {1.982} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[5]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[3]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.969}
    {=} {Slack Time} {2.031}
  END_SLK_CLC
  SLK 2.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[3]} {v} {} {} {a[3]} {} {} {} {0.100} {3.780} {1.000} {3.031} {} {2} {(9.82, 31.64) } 
    NET {} {} {} {} {} {a[3]} {} {0.000} {0.000} {0.100} {3.780} {1.000} {3.032} {} {} {} 
    INST {PG_generate_3__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {3.286} {} {3} {(11.71, 25.09) (12.18, 25.26)} 
    NET {} {} {} {} {} {p_i[3]} {} {0.000} {0.000} {0.043} {4.815} {1.254} {3.286} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.125} {0.000} {0.082} {} {1.379} {3.410} {} {1} {(12.10, 21.95) (11.89, 21.78)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_3__DO1/n1} {} {0.000} {0.000} {0.082} {1.724} {1.379} {3.410} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.020} {} {1.413} {3.444} {} {1} {(12.22, 21.95) (12.39, 21.57)} 
    NET {} {} {} {} {} {level1_g_3} {} {0.000} {0.000} {0.020} {1.511} {1.413} {3.444} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U2} {A} {v} {ZN} {^} {} {AOI21_X1} {0.148} {0.000} {0.084} {} {1.561} {3.592} {} {1} {(13.29, 21.95) (13.61, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_3__DO2/n1} {} {0.000} {0.000} {0.084} {1.851} {1.561} {3.592} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.031} {} {1.625} {3.657} {} {4} {(15.07, 20.89) (15.24, 21.27)} 
    NET {} {} {} {} {} {level2_g[3]} {} {0.000} {0.000} {0.031} {7.190} {1.625} {3.657} {} {} {} 
    INST {RTDO3/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.100} {0.000} {0.082} {} {1.725} {3.757} {} {1} {(15.37, 21.95) (15.51, 21.78)} 
    NET {} {} {} {} {} {RTDO3/n1} {} {0.000} {0.000} {0.082} {1.738} {1.725} {3.757} {} {} {} 
    INST {RTDO3/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.040} {0.000} {0.022} {} {1.765} {3.797} {} {1} {(16.02, 21.95) (16.19, 21.57)} 
    NET {} {} {} {} {} {level3_g[4]} {} {0.000} {0.000} {0.022} {2.402} {1.765} {3.797} {} {} {} 
    INST {U6} {B} {v} {Z} {v} {} {XOR2_X1} {0.203} {0.000} {0.045} {} {1.968} {4.000} {} {1} {(17.18, 22.30) (16.71, 22.46)} 
    NET {} {} {} {} {} {sum[5]} {} {0.000} {0.000} {0.045} {2.432} {1.969} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[4]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[3]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.831}
    {=} {Slack Time} {2.169}
  END_SLK_CLC
  SLK 2.169
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[3]} {v} {} {} {a[3]} {} {} {} {0.100} {3.780} {1.000} {3.169} {} {2} {(9.82, 31.64) } 
    NET {} {} {} {} {} {a[3]} {} {0.000} {0.000} {0.100} {3.780} {1.000} {3.169} {} {} {} 
    INST {PG_generate_3__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.254} {0.000} {0.043} {} {1.254} {3.423} {} {3} {(11.71, 25.09) (12.18, 25.26)} 
    NET {} {} {} {} {} {p_i[3]} {} {0.000} {0.000} {0.043} {4.815} {1.254} {3.423} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.125} {0.000} {0.082} {} {1.379} {3.548} {} {1} {(12.10, 21.95) (11.89, 21.78)} 
    NET {} {} {} {} {} {level1_dot_operator_forward_tree_3__DO1/n1} {} {0.000} {0.000} {0.082} {1.724} {1.379} {3.548} {} {} {} 
    INST {level1_dot_operator_forward_tree_3__DO1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.034} {0.000} {0.020} {} {1.413} {3.582} {} {1} {(12.22, 21.95) (12.39, 21.57)} 
    NET {} {} {} {} {} {level1_g_3} {} {0.000} {0.000} {0.020} {1.511} {1.413} {3.582} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U2} {A} {v} {ZN} {^} {} {AOI21_X1} {0.148} {0.000} {0.084} {} {1.561} {3.729} {} {1} {(13.29, 21.95) (13.61, 21.78)} 
    NET {} {} {} {} {} {level2_dot_operator_forward_tree_3__DO2/n1} {} {0.000} {0.000} {0.084} {1.851} {1.561} {3.729} {} {} {} 
    INST {level2_dot_operator_forward_tree_3__DO2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.064} {0.000} {0.031} {} {1.625} {3.794} {} {4} {(15.07, 20.89) (15.24, 21.27)} 
    NET {} {} {} {} {} {level2_g[3]} {} {0.000} {0.000} {0.031} {7.190} {1.625} {3.794} {} {} {} 
    INST {U7} {B} {v} {Z} {v} {} {XOR2_X1} {0.206} {0.000} {0.045} {} {1.831} {4.000} {} {1} {(17.79, 23.34) (18.25, 23.18)} 
    NET {} {} {} {} {} {sum[4]} {} {0.000} {0.000} {0.045} {2.173} {1.831} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[3]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[1]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.776}
    {=} {Slack Time} {2.224}
  END_SLK_CLC
  SLK 2.224
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[1]} {v} {} {} {a[1]} {} {} {} {0.100} {4.163} {1.000} {3.224} {} {2} {(4.78, 31.64) } 
    NET {} {} {} {} {} {a[1]} {} {0.000} {0.000} {0.100} {4.163} {1.000} {3.224} {} {} {} 
    INST {PG_generate_1__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.250} {0.000} {0.040} {} {1.250} {3.474} {} {2} {(7.15, 23.34) (7.62, 23.18)} 
    NET {} {} {} {} {} {p_i[1]} {} {0.000} {0.000} {0.040} {3.814} {1.250} {3.474} {} {} {} 
    INST {DO/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.124} {0.000} {0.083} {} {1.374} {3.598} {} {1} {(9.06, 23.70) (8.86, 23.87)} 
    NET {} {} {} {} {} {DO/n2} {} {0.000} {0.000} {0.083} {1.782} {1.374} {3.598} {} {} {} 
    INST {DO/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {1.432} {3.656} {} {3} {(9.75, 23.70) (9.92, 24.07)} 
    NET {} {} {} {} {} {level1_g_1} {} {0.000} {0.000} {0.028} {5.737} {1.432} {3.656} {} {} {} 
    INST {RTDO2/U2} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.100} {0.000} {0.084} {} {1.532} {3.756} {} {1} {(12.14, 23.70) (12.28, 23.87)} 
    NET {} {} {} {} {} {RTDO2/n1} {} {0.000} {0.000} {0.084} {1.804} {1.532} {3.756} {} {} {} 
    INST {RTDO2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.041} {0.000} {0.023} {} {1.573} {3.797} {} {1} {(12.98, 24.75) (13.15, 24.37)} 
    NET {} {} {} {} {} {level2_g[2]} {} {0.000} {0.000} {0.023} {2.448} {1.573} {3.797} {} {} {} 
    INST {U8} {B} {v} {Z} {v} {} {XOR2_X1} {0.203} {0.000} {0.045} {} {1.776} {4.000} {} {1} {(13.79, 25.09) (14.27, 25.26)} 
    NET {} {} {} {} {} {sum[3]} {} {0.000} {0.000} {0.045} {2.374} {1.776} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[2]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[1]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.639}
    {=} {Slack Time} {2.361}
  END_SLK_CLC
  SLK 2.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[1]} {v} {} {} {a[1]} {} {} {} {0.100} {4.163} {1.000} {3.361} {} {2} {(4.78, 31.64) } 
    NET {} {} {} {} {} {a[1]} {} {0.000} {0.000} {0.100} {4.163} {1.000} {3.361} {} {} {} 
    INST {PG_generate_1__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.250} {0.000} {0.040} {} {1.250} {3.611} {} {2} {(7.15, 23.34) (7.62, 23.18)} 
    NET {} {} {} {} {} {p_i[1]} {} {0.000} {0.000} {0.040} {3.814} {1.250} {3.611} {} {} {} 
    INST {DO/U2} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.124} {0.000} {0.083} {} {1.374} {3.735} {} {1} {(9.06, 23.70) (8.86, 23.87)} 
    NET {} {} {} {} {} {DO/n2} {} {0.000} {0.000} {0.083} {1.782} {1.374} {3.735} {} {} {} 
    INST {DO/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.058} {0.000} {0.028} {} {1.432} {3.793} {} {3} {(9.75, 23.70) (9.92, 24.07)} 
    NET {} {} {} {} {} {level1_g_1} {} {0.000} {0.000} {0.028} {5.737} {1.432} {3.793} {} {} {} 
    INST {U11} {B} {v} {Z} {v} {} {XOR2_X1} {0.206} {0.000} {0.046} {} {1.639} {4.000} {} {1} {(13.98, 23.34) (14.46, 23.18)} 
    NET {} {} {} {} {} {sum[2]} {} {0.000} {0.000} {0.046} {2.534} {1.639} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[1]} {} {^} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {b[1]} {} {^} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.449}
    {=} {Slack Time} {2.551}
  END_SLK_CLC
  SLK 2.551
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {b[1]} {^} {} {} {b[1]} {} {} {} {0.100} {4.034} {1.000} {3.551} {} {2} {(6.04, 31.64) } 
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.100} {4.034} {1.000} {3.551} {} {} {} 
    INST {PG_generate_1__PG/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.235} {0.000} {0.126} {} {1.235} {3.785} {} {2} {(7.02, 23.55) (7.62, 23.18)} 
    NET {} {} {} {} {} {p_i[1]} {} {0.000} {0.000} {0.126} {4.146} {1.235} {3.785} {} {} {} 
    INST {U22} {A} {^} {Z} {^} {} {XOR2_X1} {0.214} {0.000} {0.101} {} {1.449} {4.000} {} {1} {(9.11, 24.89) (9.71, 25.26)} 
    NET {} {} {} {} {} {sum[1]} {} {0.000} {0.000} {0.101} {2.776} {1.449} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sum[0]} {} {v} {leading} {VCLK} {VCLK(C)(P)(analysis_slow)}
  BEGINPT {} {a[0]} {} {v} {leading} {VCLK} {VCLK(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.435}
    {=} {Slack Time} {2.565}
  END_SLK_CLC
  SLK 2.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {a[0]} {v} {} {} {a[0]} {} {} {} {0.100} {3.146} {1.000} {3.565} {} {1} {(2.26, 31.64) } 
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.100} {3.146} {1.000} {3.566} {} {} {} 
    INST {PG_generate_0__PG/U2} {B} {v} {Z} {v} {} {XOR2_X1} {0.242} {0.000} {0.035} {} {1.242} {3.807} {} {1} {(6.38, 25.09) (6.86, 25.26)} 
    NET {} {} {} {} {} {p_i[0]} {} {0.000} {0.000} {0.035} {2.218} {1.242} {3.807} {} {} {} 
    INST {U33} {A} {v} {Z} {v} {} {XOR2_X1} {0.192} {0.000} {0.037} {} {1.434} {4.000} {} {1} {(7.78, 24.89) (8.38, 25.26)} 
    NET {} {} {} {} {} {sum[0]} {} {0.000} {0.000} {0.037} {3.041} {1.435} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 33

