[
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 1,
        "fields": {
            "name": "AI Driven Custom",
            "eda_design_flow": 21,
            "description": "AI Driven Custom",
            "created_at": "2023-07-21T14:00:45.098248"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 2,
        "fields": {
            "name": "AI Driven Debug",
            "eda_design_flow": 16,
            "description": "AI Driven Debug",
            "created_at": "2023-07-21T14:00:45.098274"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 3,
        "fields": {
            "name": "AI Driven Digital Signoff",
            "eda_design_flow": 17,
            "description": "AI Driven Digital Signoff",
            "created_at": "2023-07-21T14:00:45.098281"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 4,
        "fields": {
            "name": "AI Driven PCB Design",
            "eda_design_flow": 10,
            "description": "AI Driven PCB Design",
            "created_at": "2023-07-21T14:00:45.098286"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 5,
        "fields": {
            "name": "AI Driven Place and Route",
            "eda_design_flow": 5,
            "description": "AI Driven Place and Route",
            "created_at": "2023-07-21T14:00:45.098291"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 6,
        "fields": {
            "name": "AI Driven Verification",
            "eda_design_flow": 16,
            "description": "AI Driven Verification",
            "created_at": "2023-07-21T14:00:45.098296"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 7,
        "fields": {
            "name": "Algorithmic Modeling",
            "eda_design_flow": 14,
            "description": "Algorithmic Modeling",
            "created_at": "2023-07-21T14:00:45.098301"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 8,
        "fields": {
            "name": "AMS Simulation",
            "eda_design_flow": 21,
            "description": "AMS Simulation",
            "created_at": "2023-07-21T14:00:45.098308"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 9,
        "fields": {
            "name": "Atomic Scale Modeling",
            "eda_design_flow": 20,
            "description": "Atomic Scale Modeling",
            "created_at": "2023-07-21T14:00:45.098315"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 10,
        "fields": {
            "name": "Computational Lithography",
            "eda_design_flow": 20,
            "description": "Computational Lithography",
            "created_at": "2023-07-21T14:00:45.098320"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 11,
        "fields": {
            "name": "Curvilinear, Photonics",
            "eda_design_flow": 20,
            "description": "Curvilinear, Photonics",
            "created_at": "2023-07-21T14:00:45.098325"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 12,
        "fields": {
            "name": "Custom Layout",
            "eda_design_flow": 21,
            "description": "Custom Layout",
            "created_at": "2023-07-21T14:00:45.098329"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 13,
        "fields": {
            "name": "Debug and Coverage",
            "eda_design_flow": 16,
            "description": "Debug and Coverage",
            "created_at": "2023-07-21T14:00:45.098334"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 14,
        "fields": {
            "name": "Debug Automation",
            "eda_design_flow": 16,
            "description": "Debug Automation",
            "created_at": "2023-07-21T14:00:45.098338"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 15,
        "fields": {
            "name": "Design Services",
            "eda_design_flow": 4,
            "description": "Design Services",
            "created_at": "2023-07-21T14:00:45.098342"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 16,
        "fields": {
            "name": "Digital Test",
            "eda_design_flow": 2,
            "description": "Digital Test",
            "created_at": "2023-07-21T14:00:45.098347"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 17,
        "fields": {
            "name": "Digital Test Boundary Scan",
            "eda_design_flow": 2,
            "description": "Digital Test Boundary Scan",
            "created_at": "2023-07-21T14:00:45.098351"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 18,
        "fields": {
            "name": "Digital Test JTAG",
            "eda_design_flow": 2,
            "description": "Digital Test JTAG",
            "created_at": "2023-07-21T14:00:45.098355"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 19,
        "fields": {
            "name": "Digital Test Logic Bist",
            "eda_design_flow": 2,
            "description": "Digital Test Logic Bist",
            "created_at": "2023-07-21T14:00:45.098359"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 20,
        "fields": {
            "name": "Digital Test Memory Bist",
            "eda_design_flow": 2,
            "description": "Digital Test Memory Bist",
            "created_at": "2023-07-21T14:00:45.098363"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 21,
        "fields": {
            "name": "Digital Test Multi-Die",
            "eda_design_flow": 2,
            "description": "Digital Test Multi-Die",
            "created_at": "2023-07-21T14:00:45.098367"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 22,
        "fields": {
            "name": "DRC",
            "eda_design_flow": 7,
            "description": "DRC",
            "created_at": "2023-07-21T14:00:45.098372"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 23,
        "fields": {
            "name": "ECO",
            "eda_design_flow": 2,
            "description": "ECO",
            "created_at": "2023-07-21T14:00:45.098376"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 24,
        "fields": {
            "name": "Electrical Verificaiton LVS",
            "eda_design_flow": 21,
            "description": "Electrical Verificaiton LVS",
            "created_at": "2023-07-21T14:00:45.098380"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 25,
        "fields": {
            "name": "Electrical Verificaiton PERC",
            "eda_design_flow": 21,
            "description": "Electrical Verificaiton PERC",
            "created_at": "2023-07-21T14:00:45.098384"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 26,
        "fields": {
            "name": "EM Analysis and Signoff",
            "eda_design_flow": 17,
            "description": "EM Analysis and Signoff",
            "created_at": "2023-07-21T14:00:45.098389"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 27,
        "fields": {
            "name": "EM IR Analysis and Signoff",
            "eda_design_flow": 21,
            "description": "EM IR Analysis and Signoff",
            "created_at": "2023-07-21T14:00:45.098393"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 28,
        "fields": {
            "name": "EM Simulation and Analysis",
            "eda_design_flow": 19,
            "description": "EM Simulation and Analysis",
            "created_at": "2023-07-21T14:00:45.098398"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 29,
        "fields": {
            "name": "Emulation",
            "eda_design_flow": 16,
            "description": "Emulation",
            "created_at": "2023-07-21T14:00:45.098402"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 30,
        "fields": {
            "name": "Extraction",
            "eda_design_flow": 17,
            "description": "Extraction",
            "created_at": "2023-07-21T14:00:45.098406"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 31,
        "fields": {
            "name": "Fast SPICE",
            "eda_design_flow": 21,
            "description": "Fast SPICE",
            "created_at": "2023-07-21T14:00:45.098411"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 32,
        "fields": {
            "name": "Formal and Static Verification",
            "eda_design_flow": 13,
            "description": "Formal and Static Verification",
            "created_at": "2023-07-21T14:00:45.098415"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 33,
        "fields": {
            "name": "Foundation IP",
            "eda_design_flow": 12,
            "description": "Foundation IP",
            "created_at": "2023-07-21T14:00:45.098419"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 34,
        "fields": {
            "name": "Functional Safety Debug",
            "eda_design_flow": 16,
            "description": "Functional Safety Debug",
            "created_at": "2023-07-21T14:00:45.098424"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 35,
        "fields": {
            "name": "Functional Safety Simulation",
            "eda_design_flow": 16,
            "description": "Functional Safety Simulation",
            "created_at": "2023-07-21T14:00:45.098428"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 36,
        "fields": {
            "name": "Gate Level Power Analysis",
            "eda_design_flow": 2,
            "description": "Gate Level Power Analysis",
            "created_at": "2023-07-21T14:00:45.098434"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 37,
        "fields": {
            "name": "High Level Verification",
            "eda_design_flow": 13,
            "description": "High Level Verification",
            "created_at": "2023-07-21T14:00:45.098439"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 38,
        "fields": {
            "name": "HW/SW Debug",
            "eda_design_flow": 16,
            "description": "HW/SW Debug",
            "created_at": "2023-07-21T14:00:45.098443"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 39,
        "fields": {
            "name": "Interface IP",
            "eda_design_flow": 12,
            "description": "Interface IP",
            "created_at": "2023-07-21T14:00:45.098447"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 40,
        "fields": {
            "name": "IR Drop Analysis and Timing Impact",
            "eda_design_flow": 17,
            "description": "IR Drop Analysis and Timing Impact",
            "created_at": "2023-07-21T14:00:45.098451"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 41,
        "fields": {
            "name": "Layout Verification",
            "eda_design_flow": 21,
            "description": "Layout Verification",
            "created_at": "2023-07-21T14:00:45.098455"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 42,
        "fields": {
            "name": "Library and Memory Characterization",
            "eda_design_flow": 21,
            "description": "Library and Memory Characterization",
            "created_at": "2023-07-21T14:00:45.098460"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 43,
        "fields": {
            "name": "Library and Memory Characterization Other",
            "eda_design_flow": 21,
            "description": "Library and Memory Characterization Other",
            "created_at": "2023-07-21T14:00:45.098464"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 44,
        "fields": {
            "name": "LVS",
            "eda_design_flow": 7,
            "description": "LVS",
            "created_at": "2023-07-21T14:00:45.098469"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 45,
        "fields": {
            "name": "Mask Data Prep",
            "eda_design_flow": 20,
            "description": "Mask Data Prep",
            "created_at": "2023-07-21T14:00:45.098473"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 46,
        "fields": {
            "name": "Mixed Signal Debug",
            "eda_design_flow": 16,
            "description": "Mixed Signal Debug",
            "created_at": "2023-07-21T14:00:45.098477"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 47,
        "fields": {
            "name": "Mixed Signal Simulation",
            "eda_design_flow": 16,
            "description": "Mixed Signal Simulation",
            "created_at": "2023-07-21T14:00:45.098481"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 48,
        "fields": {
            "name": "Multi Package Design",
            "eda_design_flow": 18,
            "description": "Multi Package Design",
            "created_at": "2023-07-21T14:00:45.098485"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 49,
        "fields": {
            "name": "Package Design",
            "eda_design_flow": 18,
            "description": "Package Design",
            "created_at": "2023-07-21T14:00:45.098489"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 50,
        "fields": {
            "name": "Package Signal and Power Integrity Analysis",
            "eda_design_flow": 18,
            "description": "Package Signal and Power Integrity Analysis",
            "created_at": "2023-07-21T14:00:45.098494"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 51,
        "fields": {
            "name": "PCB Design",
            "eda_design_flow": 10,
            "description": "PCB Design",
            "created_at": "2023-07-21T14:00:45.098498"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 52,
        "fields": {
            "name": "PCB Layout",
            "eda_design_flow": 10,
            "description": "PCB Layout",
            "created_at": "2023-07-21T14:00:45.098502"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 53,
        "fields": {
            "name": "PCB Library Management",
            "eda_design_flow": 10,
            "description": "PCB Library Management",
            "created_at": "2023-07-21T14:00:45.098506"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 54,
        "fields": {
            "name": "PCB Mixed Signal Simulation",
            "eda_design_flow": 10,
            "description": "PCB Mixed Signal Simulation",
            "created_at": "2023-07-21T14:00:45.098511"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 55,
        "fields": {
            "name": "Performance Analysis",
            "eda_design_flow": 16,
            "description": "Performance Analysis",
            "created_at": "2023-07-21T14:00:45.098515"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 56,
        "fields": {
            "name": "Performance Modeling",
            "eda_design_flow": 15,
            "description": "Performance Modeling",
            "created_at": "2023-07-21T14:00:45.098519"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 57,
        "fields": {
            "name": "Physical Electrical Rules Checking",
            "eda_design_flow": 7,
            "description": "Physical Electrical Rules Checking",
            "created_at": "2023-07-21T14:00:45.098523"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 58,
        "fields": {
            "name": "Physical Verification",
            "eda_design_flow": 21,
            "description": "Physical Verification",
            "created_at": "2023-07-21T14:00:45.098527"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 59,
        "fields": {
            "name": "Place and Route",
            "eda_design_flow": 5,
            "description": "Place and Route",
            "created_at": "2023-07-21T14:00:45.098532"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 60,
        "fields": {
            "name": "Place and Route and Synthesis",
            "eda_design_flow": 5,
            "description": "Place and Route and Synthesis",
            "created_at": "2023-07-21T14:00:45.098536"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 61,
        "fields": {
            "name": "Power analysis and signoff",
            "eda_design_flow": 17,
            "description": "Power analysis and signoff",
            "created_at": "2023-07-21T14:00:45.098542"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 62,
        "fields": {
            "name": "Power Aware Design and Debug",
            "eda_design_flow": 16,
            "description": "Power Aware Design and Debug",
            "created_at": "2023-07-21T14:00:45.098547"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 63,
        "fields": {
            "name": "Power aware place and route",
            "eda_design_flow": 5,
            "description": "Power aware place and route",
            "created_at": "2023-07-21T14:00:45.098551"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 64,
        "fields": {
            "name": "Power UPF/CPF Simulation",
            "eda_design_flow": 16,
            "description": "Power UPF/CPF Simulation",
            "created_at": "2023-07-21T14:00:45.098555"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 65,
        "fields": {
            "name": "Processor Solution IP",
            "eda_design_flow": 12,
            "description": "Processor Solution IP",
            "created_at": "2023-07-21T14:00:45.098560"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 66,
        "fields": {
            "name": "Protocol Debug and Analysis",
            "eda_design_flow": 16,
            "description": "Protocol Debug and Analysis",
            "created_at": "2023-07-21T14:00:45.098565"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 67,
        "fields": {
            "name": "Prototyping",
            "eda_design_flow": 16,
            "description": "Prototyping",
            "created_at": "2023-07-21T14:00:45.098570"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 68,
        "fields": {
            "name": "RF Design",
            "eda_design_flow": 21,
            "description": "RF Design",
            "created_at": "2023-07-21T14:00:45.098574"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 69,
        "fields": {
            "name": "RF EM Simulation",
            "eda_design_flow": 21,
            "description": "RF EM Simulation",
            "created_at": "2023-07-21T14:00:45.098578"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 70,
        "fields": {
            "name": "RTL Architectural Planning",
            "eda_design_flow": 2,
            "description": "RTL Architectural Planning",
            "created_at": "2023-07-21T14:00:45.098582"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 71,
        "fields": {
            "name": "RTL Power Estimation and Optimization",
            "eda_design_flow": 2,
            "description": "RTL Power Estimation and Optimization",
            "created_at": "2023-07-21T14:00:45.098586"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 72,
        "fields": {
            "name": "RTL to Gate Logic Equivalence Checking",
            "eda_design_flow": 16,
            "description": "RTL to Gate Logic Equivalence Checking",
            "created_at": "2023-07-21T14:00:45.098591"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 73,
        "fields": {
            "name": "Schematic Capture",
            "eda_design_flow": 21,
            "description": "Schematic Capture",
            "created_at": "2023-07-21T14:00:45.098596"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 74,
        "fields": {
            "name": "SerDes IP",
            "eda_design_flow": 11,
            "description": "SerDes IP",
            "created_at": "2023-07-21T14:00:45.098600"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 75,
        "fields": {
            "name": "Signal and Power Integrity Simulation and Analysis",
            "eda_design_flow": 18,
            "description": "Signal and Power Integrity Simulation and Analysis",
            "created_at": "2023-07-21T14:00:45.098604"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 76,
        "fields": {
            "name": "Signal and Power Integrity Simulation and Analysis",
            "eda_design_flow": 10,
            "description": "Signal and Power Integrity Simulation and Analysis",
            "created_at": "2023-07-21T14:00:45.098609"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 77,
        "fields": {
            "name": "Simulation",
            "eda_design_flow": 16,
            "description": "Simulation",
            "created_at": "2023-07-21T14:00:45.098613"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 78,
        "fields": {
            "name": "Solutions",
            "eda_design_flow": 16,
            "description": "Solutions",
            "created_at": "2023-07-21T14:00:45.098619"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 79,
        "fields": {
            "name": "SPICE",
            "eda_design_flow": 21,
            "description": "SPICE",
            "created_at": "2023-07-21T14:00:45.098623"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 80,
        "fields": {
            "name": "Static and Formal Veriication",
            "eda_design_flow": 16,
            "description": "Static and Formal Veriication",
            "created_at": "2023-07-21T14:00:45.098628"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 81,
        "fields": {
            "name": "Synthesis",
            "eda_design_flow": 1,
            "description": "Synthesis",
            "created_at": "2023-07-21T14:00:45.098632"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 82,
        "fields": {
            "name": "Synthesis",
            "eda_design_flow": 4,
            "description": "Synthesis",
            "created_at": "2023-07-21T14:00:45.098636"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 83,
        "fields": {
            "name": "Synthesis and Place and Route",
            "eda_design_flow": 4,
            "description": "Synthesis and Place and Route",
            "created_at": "2023-07-21T14:00:45.098640"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 84,
        "fields": {
            "name": "TCAD",
            "eda_design_flow": 20,
            "description": "TCAD",
            "created_at": "2023-07-21T14:00:45.098645"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 85,
        "fields": {
            "name": "Testbench Development",
            "eda_design_flow": 16,
            "description": "Testbench Development",
            "created_at": "2023-07-21T14:00:45.098650"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 86,
        "fields": {
            "name": "Thermal Simulation and Analysis",
            "eda_design_flow": 19,
            "description": "Thermal Simulation and Analysis",
            "created_at": "2023-07-21T14:00:45.098654"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 87,
        "fields": {
            "name": "Timing analysis and signoff",
            "eda_design_flow": 17,
            "description": "Timing analysis and signoff",
            "created_at": "2023-07-21T14:00:45.098658"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 88,
        "fields": {
            "name": "Transistor Level Static Timing Analysis",
            "eda_design_flow": 17,
            "description": "Transistor Level Static Timing Analysis",
            "created_at": "2023-07-21T14:00:45.098663"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 89,
        "fields": {
            "name": "Verification IP",
            "eda_design_flow": 16,
            "description": "Verification IP",
            "created_at": "2023-07-21T14:00:45.098667"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 90,
        "fields": {
            "name": "Verification Planning, Management and Coverage",
            "eda_design_flow": 16,
            "description": "Verification Planning, Management and Coverage",
            "created_at": "2023-07-21T14:00:45.098671"
        }
    },
    {
        "model": "cdata.EDADesignFlowSubCategory",
        "pk": 91,
        "fields": {
            "name": "Virtual Prototyping",
            "eda_design_flow": 13,
            "description": "Virtual Prototyping",
            "created_at": "2023-07-21T14:00:45.098695"
        }
    }
]