# Johnson/Twisted Ring counter using Verilog HDL, simulated in EDA Playground
