#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fd98d673d0 .scope module, "adder" "adder" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
o0x7f715dfe2018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fd98d692f0_0 .net "a", 31 0, o0x7f715dfe2018;  0 drivers
o0x7f715dfe2048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fd98d693f0_0 .net "b", 31 0, o0x7f715dfe2048;  0 drivers
v0x55fd98d68be0_0 .net "y", 31 0, L_0x55fd98d9c930;  1 drivers
L_0x55fd98d9c930 .arith/sum 32, o0x7f715dfe2018, o0x7f715dfe2048;
S_0x55fd98d65a70 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v0x55fd98d9c5d0_0 .var "clk", 0 0;
v0x55fd98d9c690_0 .net "dataadr", 31 0, L_0x55fd98d9d860;  1 drivers
v0x55fd98d9c750_0 .net "memwrite", 0 0, L_0x55fd98d9cae0;  1 drivers
v0x55fd98d9c7f0_0 .var "reset", 0 0;
v0x55fd98d9c890_0 .net "writedata", 31 0, v0x55fd98d91ff0_0;  1 drivers
E_0x55fd98d0dce0 .event negedge, v0x55fd98d8b860_0;
S_0x55fd98d8b2e0 .scope module, "dut" "top" 3 11, 4 4 0, S_0x55fd98d65a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "adr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x55fd98d9bff0_0 .net "adr", 31 0, L_0x55fd98d9d860;  alias, 1 drivers
v0x55fd98d9c160_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  1 drivers
v0x55fd98d9c220_0 .net "memwrite", 0 0, L_0x55fd98d9cae0;  alias, 1 drivers
v0x55fd98d9c350_0 .net "readdata", 31 0, L_0x55fd98dafb20;  1 drivers
v0x55fd98d9c3f0_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  1 drivers
v0x55fd98d9c490_0 .net "writedata", 31 0, v0x55fd98d91ff0_0;  alias, 1 drivers
S_0x55fd98d8b4d0 .scope module, "mem" "mem" 4 12, 5 1 0, S_0x55fd98d8b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x55fd98dafb20 .functor BUFZ 32, L_0x55fd98daf9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fd98d68ce0 .array "RAM", 0 63, 31 0;
v0x55fd98d6d0f0_0 .net *"_s0", 31 0, L_0x55fd98daf9e0;  1 drivers
v0x55fd98d6d190_0 .net *"_s3", 29 0, L_0x55fd98dafa80;  1 drivers
v0x55fd98d14e20_0 .net "a", 31 0, L_0x55fd98d9d860;  alias, 1 drivers
v0x55fd98d8b860_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d8b970_0 .net "rd", 31 0, L_0x55fd98dafb20;  alias, 1 drivers
v0x55fd98d8ba50_0 .net "wd", 31 0, v0x55fd98d91ff0_0;  alias, 1 drivers
v0x55fd98d8bb30_0 .net "we", 0 0, L_0x55fd98d9cae0;  alias, 1 drivers
E_0x55fd98d009a0 .event posedge, v0x55fd98d8b860_0;
L_0x55fd98daf9e0 .array/port v0x55fd98d68ce0, L_0x55fd98dafa80;
L_0x55fd98dafa80 .part L_0x55fd98d9d860, 2, 30;
S_0x55fd98d8bc90 .scope module, "mips" "mips" 4 10, 6 4 0, S_0x55fd98d8b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
v0x55fd98d8fd40_0 .net "adr", 31 0, L_0x55fd98d9d860;  alias, 1 drivers
v0x55fd98d9ae20_0 .net "alucontrol", 2 0, v0x55fd98d8c520_0;  1 drivers
v0x55fd98d9aee0_0 .net "alusrca", 0 0, L_0x55fd98d9cd50;  1 drivers
v0x55fd98d9af80_0 .net "alusrcb", 1 0, L_0x55fd98d9d1c0;  1 drivers
v0x55fd98d9b0b0_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d9b150_0 .net "funct", 5 0, L_0x55fd98d9d730;  1 drivers
v0x55fd98d9b210_0 .net "iord", 0 0, L_0x55fd98d9ced0;  1 drivers
v0x55fd98d9b340_0 .net "irwrite", 0 0, L_0x55fd98d9cb80;  1 drivers
v0x55fd98d9b470_0 .net "memtoreg", 0 0, L_0x55fd98d9cf70;  1 drivers
v0x55fd98d9b630_0 .net "memwrite", 0 0, L_0x55fd98d9cae0;  alias, 1 drivers
v0x55fd98d9b6d0_0 .net "op", 5 0, L_0x55fd98d9d5e0;  1 drivers
v0x55fd98d9b790_0 .net "pcen", 0 0, L_0x55fd98d9d4e0;  1 drivers
v0x55fd98d9b830_0 .net "pcsrc", 1 0, L_0x55fd98d9d2c0;  1 drivers
v0x55fd98d9b980_0 .net "readdata", 31 0, L_0x55fd98dafb20;  alias, 1 drivers
v0x55fd98d9bad0_0 .net "regdst", 0 0, L_0x55fd98d9d120;  1 drivers
v0x55fd98d9bc00_0 .net "regwrite", 0 0, L_0x55fd98d9cc20;  1 drivers
v0x55fd98d9bd30_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
v0x55fd98d9bdd0_0 .net "writedata", 31 0, v0x55fd98d91ff0_0;  alias, 1 drivers
v0x55fd98d9be90_0 .net "zero", 0 0, v0x55fd98d90ca0_0;  1 drivers
S_0x55fd98d8bf20 .scope module, "c" "controller" 6 15, 7 4 0, S_0x55fd98d8bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x55fd98d9d470 .functor AND 1, L_0x55fd98d9cdf0, v0x55fd98d90ca0_0, C4<1>, C4<1>;
L_0x55fd98d9d4e0 .functor OR 1, L_0x55fd98d9ca40, L_0x55fd98d9d470, C4<0>, C4<0>;
v0x55fd98d8eaa0_0 .net *"_s0", 0 0, L_0x55fd98d9d470;  1 drivers
v0x55fd98d8eba0_0 .net "alucontrol", 2 0, v0x55fd98d8c520_0;  alias, 1 drivers
v0x55fd98d8ec90_0 .net "aluop", 1 0, L_0x55fd98d9d360;  1 drivers
v0x55fd98d8ed60_0 .net "alusrca", 0 0, L_0x55fd98d9cd50;  alias, 1 drivers
v0x55fd98d8ee00_0 .net "alusrcb", 1 0, L_0x55fd98d9d1c0;  alias, 1 drivers
v0x55fd98d8eef0_0 .net "branch", 0 0, L_0x55fd98d9cdf0;  1 drivers
v0x55fd98d8efc0_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d8f0b0_0 .net "funct", 5 0, L_0x55fd98d9d730;  alias, 1 drivers
v0x55fd98d8f150_0 .net "iord", 0 0, L_0x55fd98d9ced0;  alias, 1 drivers
v0x55fd98d8f220_0 .net "irwrite", 0 0, L_0x55fd98d9cb80;  alias, 1 drivers
v0x55fd98d8f2f0_0 .net "memtoreg", 0 0, L_0x55fd98d9cf70;  alias, 1 drivers
v0x55fd98d8f3c0_0 .net "memwrite", 0 0, L_0x55fd98d9cae0;  alias, 1 drivers
v0x55fd98d8f460_0 .net "op", 5 0, L_0x55fd98d9d5e0;  alias, 1 drivers
v0x55fd98d8f500_0 .net "pcen", 0 0, L_0x55fd98d9d4e0;  alias, 1 drivers
v0x55fd98d8f5a0_0 .net "pcsrc", 1 0, L_0x55fd98d9d2c0;  alias, 1 drivers
v0x55fd98d8f670_0 .net "pcwrite", 0 0, L_0x55fd98d9ca40;  1 drivers
v0x55fd98d8f740_0 .net "regdst", 0 0, L_0x55fd98d9d120;  alias, 1 drivers
v0x55fd98d8f810_0 .net "regwrite", 0 0, L_0x55fd98d9cc20;  alias, 1 drivers
v0x55fd98d8f8e0_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
v0x55fd98d8f9b0_0 .net "zero", 0 0, v0x55fd98d90ca0_0;  alias, 1 drivers
S_0x55fd98d8c280 .scope module, "ad" "aludec" 7 20, 8 1 0, S_0x55fd98d8bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x55fd98d8c520_0 .var "alucontrol", 2 0;
v0x55fd98d8c620_0 .net "aluop", 1 0, L_0x55fd98d9d360;  alias, 1 drivers
v0x55fd98d8c700_0 .net "funct", 5 0, L_0x55fd98d9d730;  alias, 1 drivers
E_0x55fd98d00ff0 .event edge, v0x55fd98d8c620_0, v0x55fd98d8c700_0;
S_0x55fd98d8c840 .scope module, "md" "maindec" 7 16, 9 1 0, S_0x55fd98d8bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x55fd98d8ca10 .param/l "ADDI" 0 9 25, C4<001000>;
P_0x55fd98d8ca50 .param/l "ADDIEX" 0 9 17, C4<1001>;
P_0x55fd98d8ca90 .param/l "ADDIWB" 0 9 18, C4<1010>;
P_0x55fd98d8cad0 .param/l "BEQ" 0 9 24, C4<000100>;
P_0x55fd98d8cb10 .param/l "BEQEX" 0 9 16, C4<1000>;
P_0x55fd98d8cb50 .param/l "DECODE" 0 9 9, C4<0001>;
P_0x55fd98d8cb90 .param/l "FETCH" 0 9 8, C4<0000>;
P_0x55fd98d8cbd0 .param/l "J" 0 9 26, C4<000010>;
P_0x55fd98d8cc10 .param/l "JEX" 0 9 19, C4<1011>;
P_0x55fd98d8cc50 .param/l "LW" 0 9 21, C4<100011>;
P_0x55fd98d8cc90 .param/l "MEMADR" 0 9 10, C4<0010>;
P_0x55fd98d8ccd0 .param/l "MEMRD" 0 9 11, C4<0011>;
P_0x55fd98d8cd10 .param/l "MEMWB" 0 9 12, C4<0100>;
P_0x55fd98d8cd50 .param/l "MEMWR" 0 9 13, C4<0101>;
P_0x55fd98d8cd90 .param/l "RTYPE" 0 9 23, C4<000000>;
P_0x55fd98d8cdd0 .param/l "RTYPEEX" 0 9 14, C4<0110>;
P_0x55fd98d8ce10 .param/l "RTYPEWB" 0 9 15, C4<0111>;
P_0x55fd98d8ce50 .param/l "SW" 0 9 22, C4<101011>;
v0x55fd98d8d910_0 .net *"_s14", 14 0, v0x55fd98d8de10_0;  1 drivers
v0x55fd98d8da10_0 .net "aluop", 1 0, L_0x55fd98d9d360;  alias, 1 drivers
v0x55fd98d8dad0_0 .net "alusrca", 0 0, L_0x55fd98d9cd50;  alias, 1 drivers
v0x55fd98d8dba0_0 .net "alusrcb", 1 0, L_0x55fd98d9d1c0;  alias, 1 drivers
v0x55fd98d8dc60_0 .net "branch", 0 0, L_0x55fd98d9cdf0;  alias, 1 drivers
v0x55fd98d8dd70_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d8de10_0 .var "controls", 14 0;
v0x55fd98d8ded0_0 .net "iord", 0 0, L_0x55fd98d9ced0;  alias, 1 drivers
v0x55fd98d8df90_0 .net "irwrite", 0 0, L_0x55fd98d9cb80;  alias, 1 drivers
v0x55fd98d8e050_0 .net "memtoreg", 0 0, L_0x55fd98d9cf70;  alias, 1 drivers
v0x55fd98d8e110_0 .net "memwrite", 0 0, L_0x55fd98d9cae0;  alias, 1 drivers
v0x55fd98d8e1e0_0 .var "nextstate", 3 0;
v0x55fd98d8e2a0_0 .net "op", 5 0, L_0x55fd98d9d5e0;  alias, 1 drivers
v0x55fd98d8e380_0 .net "pcsrc", 1 0, L_0x55fd98d9d2c0;  alias, 1 drivers
v0x55fd98d8e460_0 .net "pcwrite", 0 0, L_0x55fd98d9ca40;  alias, 1 drivers
v0x55fd98d8e520_0 .net "regdst", 0 0, L_0x55fd98d9d120;  alias, 1 drivers
v0x55fd98d8e5e0_0 .net "regwrite", 0 0, L_0x55fd98d9cc20;  alias, 1 drivers
v0x55fd98d8e6a0_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
v0x55fd98d8e760_0 .var "state", 3 0;
E_0x55fd98d729e0 .event edge, v0x55fd98d8e760_0;
E_0x55fd98d72a20 .event edge, v0x55fd98d8e760_0, v0x55fd98d8e2a0_0;
E_0x55fd98d8d8b0 .event posedge, v0x55fd98d8e6a0_0, v0x55fd98d8b860_0;
L_0x55fd98d9ca40 .part v0x55fd98d8de10_0, 14, 1;
L_0x55fd98d9cae0 .part v0x55fd98d8de10_0, 13, 1;
L_0x55fd98d9cb80 .part v0x55fd98d8de10_0, 12, 1;
L_0x55fd98d9cc20 .part v0x55fd98d8de10_0, 11, 1;
L_0x55fd98d9cd50 .part v0x55fd98d8de10_0, 10, 1;
L_0x55fd98d9cdf0 .part v0x55fd98d8de10_0, 9, 1;
L_0x55fd98d9ced0 .part v0x55fd98d8de10_0, 8, 1;
L_0x55fd98d9cf70 .part v0x55fd98d8de10_0, 7, 1;
L_0x55fd98d9d120 .part v0x55fd98d8de10_0, 6, 1;
L_0x55fd98d9d1c0 .part v0x55fd98d8de10_0, 4, 2;
L_0x55fd98d9d2c0 .part v0x55fd98d8de10_0, 2, 2;
L_0x55fd98d9d360 .part v0x55fd98d8de10_0, 0, 2;
S_0x55fd98d8fb50 .scope module, "dp" "datapath" 6 19, 10 3 0, S_0x55fd98d8bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x55fd98d98a80_0 .net *"_s17", 3 0, L_0x55fd98daf610;  1 drivers
v0x55fd98d98b80_0 .net *"_s19", 25 0, L_0x55fd98daf700;  1 drivers
L_0x7f715df992e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd98d98c60_0 .net/2u *"_s20", 1 0, L_0x7f715df992e8;  1 drivers
v0x55fd98d98d20_0 .net "a", 31 0, v0x55fd98d91910_0;  1 drivers
v0x55fd98d98e30_0 .net "adr", 31 0, L_0x55fd98d9d860;  alias, 1 drivers
v0x55fd98d98f90_0 .net "alucontrol", 2 0, v0x55fd98d8c520_0;  alias, 1 drivers
v0x55fd98d99050_0 .net "aluout", 31 0, v0x55fd98d912a0_0;  1 drivers
v0x55fd98d99110_0 .net "aluresult", 31 0, v0x55fd98d90bc0_0;  1 drivers
v0x55fd98d991d0_0 .net "alusrca", 0 0, L_0x55fd98d9cd50;  alias, 1 drivers
v0x55fd98d99270_0 .net "alusrcb", 1 0, L_0x55fd98d9d1c0;  alias, 1 drivers
v0x55fd98d99330_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d993d0_0 .net "data", 31 0, v0x55fd98d926b0_0;  1 drivers
v0x55fd98d99490_0 .net "funct", 5 0, L_0x55fd98d9d730;  alias, 1 drivers
v0x55fd98d99550_0 .net "instr", 31 0, v0x55fd98d934d0_0;  1 drivers
v0x55fd98d99610_0 .net "iord", 0 0, L_0x55fd98d9ced0;  alias, 1 drivers
v0x55fd98d996b0_0 .net "irwrite", 0 0, L_0x55fd98d9cb80;  alias, 1 drivers
v0x55fd98d99750_0 .net "memtoreg", 0 0, L_0x55fd98d9cf70;  alias, 1 drivers
v0x55fd98d99900_0 .net "op", 5 0, L_0x55fd98d9d5e0;  alias, 1 drivers
v0x55fd98d999f0_0 .net "pc", 31 0, v0x55fd98d94950_0;  1 drivers
v0x55fd98d99ab0_0 .net "pcen", 0 0, L_0x55fd98d9d4e0;  alias, 1 drivers
v0x55fd98d99ba0_0 .net "pcnext", 31 0, L_0x55fd98daf370;  1 drivers
v0x55fd98d99cb0_0 .net "pcsrc", 1 0, L_0x55fd98d9d2c0;  alias, 1 drivers
v0x55fd98d99d70_0 .net "rd1", 31 0, L_0x55fd98dadfb0;  1 drivers
v0x55fd98d99e80_0 .net "rd2", 31 0, L_0x55fd98dae460;  1 drivers
v0x55fd98d99f90_0 .net "readdata", 31 0, L_0x55fd98dafb20;  alias, 1 drivers
v0x55fd98d9a050_0 .net "regdst", 0 0, L_0x55fd98d9d120;  alias, 1 drivers
v0x55fd98d9a0f0_0 .net "regwrite", 0 0, L_0x55fd98d9cc20;  alias, 1 drivers
v0x55fd98d9a190_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
v0x55fd98d9a340_0 .net "signimm", 31 0, L_0x55fd98daed40;  1 drivers
v0x55fd98d9a400_0 .net "signimmsh", 31 0, L_0x55fd98daef20;  1 drivers
v0x55fd98d9a510_0 .net "srca", 31 0, L_0x55fd98daf010;  1 drivers
v0x55fd98d9a620_0 .net "srcb", 31 0, v0x55fd98d981d0_0;  1 drivers
v0x55fd98d9a730_0 .net "wd3", 31 0, L_0x55fd98d9dc80;  1 drivers
v0x55fd98d9a840_0 .net "writedata", 31 0, v0x55fd98d91ff0_0;  alias, 1 drivers
v0x55fd98d9a900_0 .net "writereg", 4 0, L_0x55fd98d9d9d0;  1 drivers
v0x55fd98d9aa10_0 .net "zero", 0 0, v0x55fd98d90ca0_0;  alias, 1 drivers
L_0x55fd98d9d5e0 .part v0x55fd98d934d0_0, 26, 6;
L_0x55fd98d9d730 .part v0x55fd98d934d0_0, 0, 6;
L_0x55fd98d9dab0 .part v0x55fd98d934d0_0, 16, 5;
L_0x55fd98d9dbe0 .part v0x55fd98d934d0_0, 11, 5;
L_0x55fd98dae5f0 .part v0x55fd98d934d0_0, 21, 5;
L_0x55fd98dae690 .part v0x55fd98d934d0_0, 16, 5;
L_0x55fd98daede0 .part v0x55fd98d934d0_0, 0, 16;
L_0x55fd98daf610 .part v0x55fd98d94950_0, 28, 4;
L_0x55fd98daf700 .part v0x55fd98d934d0_0, 0, 26;
L_0x55fd98daf7a0 .concat [ 2 26 4 0], L_0x7f715df992e8, L_0x55fd98daf700, L_0x55fd98daf610;
S_0x55fd98d8ffa0 .scope module, "adrmux" "mux2" 10 45, 2 69 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55fd98d90170 .param/l "WIDTH" 0 2 69, +C4<00000000000000000000000000100000>;
v0x55fd98d90270_0 .net "d0", 31 0, v0x55fd98d94950_0;  alias, 1 drivers
v0x55fd98d90370_0 .net "d1", 31 0, v0x55fd98d912a0_0;  alias, 1 drivers
v0x55fd98d90450_0 .net "s", 0 0, L_0x55fd98d9ced0;  alias, 1 drivers
v0x55fd98d90570_0 .net "y", 31 0, L_0x55fd98d9d860;  alias, 1 drivers
L_0x55fd98d9d860 .functor MUXZ 32, v0x55fd98d94950_0, v0x55fd98d912a0_0, L_0x55fd98d9ced0, C4<>;
S_0x55fd98d906a0 .scope module, "alu" "alu" 10 60, 11 1 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x55fd98d908f0_0 .net "a", 31 0, L_0x55fd98daf010;  alias, 1 drivers
v0x55fd98d909f0_0 .net "aluop", 2 0, v0x55fd98d8c520_0;  alias, 1 drivers
v0x55fd98d90b00_0 .net "b", 31 0, v0x55fd98d981d0_0;  alias, 1 drivers
v0x55fd98d90bc0_0 .var "result", 31 0;
v0x55fd98d90ca0_0 .var "zero", 0 0;
E_0x55fd98d90890 .event edge, v0x55fd98d8c520_0, v0x55fd98d908f0_0, v0x55fd98d90b00_0;
S_0x55fd98d90e40 .scope module, "alureg" "flopr" 10 61, 2 41 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x55fd98d91010 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000100000>;
v0x55fd98d91110_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d911b0_0 .net "d", 31 0, v0x55fd98d90bc0_0;  alias, 1 drivers
v0x55fd98d912a0_0 .var "q", 31 0;
v0x55fd98d913a0_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d914d0 .scope module, "areg" "flopr" 10 55, 2 41 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x55fd98d916a0 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000100000>;
v0x55fd98d91770_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d91830_0 .net "d", 31 0, L_0x55fd98dadfb0;  alias, 1 drivers
v0x55fd98d91910_0 .var "q", 31 0;
v0x55fd98d91a00_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d91b50 .scope module, "breg" "flopr" 10 56, 2 41 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x55fd98d91d20 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000100000>;
v0x55fd98d91e50_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d91f10_0 .net "d", 31 0, L_0x55fd98dae460;  alias, 1 drivers
v0x55fd98d91ff0_0 .var "q", 31 0;
v0x55fd98d920f0_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d92220 .scope module, "datareg" "flopr" 10 47, 2 41 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x55fd98d923a0 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000100000>;
v0x55fd98d92500_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d925c0_0 .net "d", 31 0, L_0x55fd98dafb20;  alias, 1 drivers
v0x55fd98d926b0_0 .var "q", 31 0;
v0x55fd98d92780_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d928d0 .scope module, "immsh" "sl2" 10 54, 2 26 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x55fd98d92b00_0 .net *"_s1", 29 0, L_0x55fd98daee80;  1 drivers
L_0x7f715df99258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd98d92c00_0 .net/2u *"_s2", 1 0, L_0x7f715df99258;  1 drivers
v0x55fd98d92ce0_0 .net "a", 31 0, L_0x55fd98daed40;  alias, 1 drivers
v0x55fd98d92da0_0 .net "y", 31 0, L_0x55fd98daef20;  alias, 1 drivers
L_0x55fd98daee80 .part L_0x55fd98daed40, 0, 30;
L_0x55fd98daef20 .concat [ 2 30 0 0], L_0x7f715df99258, L_0x55fd98daee80;
S_0x55fd98d92ee0 .scope module, "instrreg" "flopenr" 10 46, 2 55 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x55fd98d930b0 .param/l "WIDTH" 0 2 55, +C4<00000000000000000000000000100000>;
v0x55fd98d93230_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d932d0_0 .net "d", 31 0, L_0x55fd98dafb20;  alias, 1 drivers
v0x55fd98d933e0_0 .net "en", 0 0, L_0x55fd98d9cb80;  alias, 1 drivers
v0x55fd98d934d0_0 .var "q", 31 0;
v0x55fd98d93590_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d93720 .scope module, "pcmux" "mux3" 10 62, 2 82 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 32 "y"
P_0x55fd98d91cd0 .param/l "WIDTH" 0 2 82, +C4<00000000000000000000000000100000>;
v0x55fd98d93a50_0 .net *"_s1", 0 0, L_0x55fd98daf0b0;  1 drivers
v0x55fd98d93b50_0 .net *"_s3", 0 0, L_0x55fd98daf150;  1 drivers
v0x55fd98d93c30_0 .net *"_s4", 31 0, L_0x55fd98daf1f0;  1 drivers
v0x55fd98d93d20_0 .net "d0", 31 0, v0x55fd98d90bc0_0;  alias, 1 drivers
v0x55fd98d93e30_0 .net "d1", 31 0, v0x55fd98d912a0_0;  alias, 1 drivers
v0x55fd98d93f90_0 .net "d2", 31 0, L_0x55fd98daf7a0;  1 drivers
v0x55fd98d94070_0 .net "s", 1 0, L_0x55fd98d9d2c0;  alias, 1 drivers
v0x55fd98d94180_0 .net "y", 31 0, L_0x55fd98daf370;  alias, 1 drivers
L_0x55fd98daf0b0 .part L_0x55fd98d9d2c0, 1, 1;
L_0x55fd98daf150 .part L_0x55fd98d9d2c0, 0, 1;
L_0x55fd98daf1f0 .functor MUXZ 32, v0x55fd98d90bc0_0, v0x55fd98d912a0_0, L_0x55fd98daf150, C4<>;
L_0x55fd98daf370 .delay 32 (1,1,1) L_0x55fd98daf370/d;
L_0x55fd98daf370/d .functor MUXZ 32, L_0x55fd98daf1f0, L_0x55fd98daf7a0, L_0x55fd98daf0b0, C4<>;
S_0x55fd98d94300 .scope module, "pcreg" "flopenr" 10 44, 2 55 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x55fd98d944d0 .param/l "WIDTH" 0 2 55, +C4<00000000000000000000000000100000>;
v0x55fd98d945f0_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d947c0_0 .net "d", 31 0, L_0x55fd98daf370;  alias, 1 drivers
v0x55fd98d94880_0 .net "en", 0 0, L_0x55fd98d9d4e0;  alias, 1 drivers
v0x55fd98d94950_0 .var "q", 31 0;
v0x55fd98d94a20_0 .net "reset", 0 0, v0x55fd98d9c7f0_0;  alias, 1 drivers
S_0x55fd98d94b50 .scope module, "regdstmux" "mux2" 10 48, 2 69 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x55fd98d94d20 .param/l "WIDTH" 0 2 69, +C4<00000000000000000000000000000101>;
v0x55fd98d94df0_0 .net "d0", 4 0, L_0x55fd98d9dab0;  1 drivers
v0x55fd98d94ef0_0 .net "d1", 4 0, L_0x55fd98d9dbe0;  1 drivers
v0x55fd98d94fd0_0 .net "s", 0 0, L_0x55fd98d9d120;  alias, 1 drivers
v0x55fd98d950f0_0 .net "y", 4 0, L_0x55fd98d9d9d0;  alias, 1 drivers
L_0x55fd98d9d9d0 .functor MUXZ 5, L_0x55fd98d9dab0, L_0x55fd98d9dbe0, L_0x55fd98d9d120, C4<>;
S_0x55fd98d95230 .scope module, "rf" "regfile" 10 50, 2 1 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x55fd98d95520_0 .net *"_s0", 31 0, L_0x55fd98d9dd20;  1 drivers
v0x55fd98d95620_0 .net *"_s10", 6 0, L_0x55fd98dadf10;  1 drivers
L_0x7f715df990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd98d95700_0 .net *"_s13", 1 0, L_0x7f715df990a8;  1 drivers
L_0x7f715df990f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d957c0_0 .net/2u *"_s14", 31 0, L_0x7f715df990f0;  1 drivers
v0x55fd98d958a0_0 .net *"_s18", 31 0, L_0x55fd98dae050;  1 drivers
L_0x7f715df99138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d959d0_0 .net *"_s21", 26 0, L_0x7f715df99138;  1 drivers
L_0x7f715df99180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d95ab0_0 .net/2u *"_s22", 31 0, L_0x7f715df99180;  1 drivers
v0x55fd98d95b90_0 .net *"_s24", 0 0, L_0x55fd98dae0f0;  1 drivers
v0x55fd98d95c50_0 .net *"_s26", 31 0, L_0x55fd98dae230;  1 drivers
v0x55fd98d95d30_0 .net *"_s28", 6 0, L_0x55fd98dae2d0;  1 drivers
L_0x7f715df99018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d95e10_0 .net *"_s3", 26 0, L_0x7f715df99018;  1 drivers
L_0x7f715df991c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd98d95ef0_0 .net *"_s31", 1 0, L_0x7f715df991c8;  1 drivers
L_0x7f715df99210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d95fd0_0 .net/2u *"_s32", 31 0, L_0x7f715df99210;  1 drivers
L_0x7f715df99060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd98d960b0_0 .net/2u *"_s4", 31 0, L_0x7f715df99060;  1 drivers
v0x55fd98d96190_0 .net *"_s6", 0 0, L_0x55fd98daddd0;  1 drivers
v0x55fd98d96250_0 .net *"_s8", 31 0, L_0x55fd98dade70;  1 drivers
v0x55fd98d96330_0 .net "clk", 0 0, v0x55fd98d9c5d0_0;  alias, 1 drivers
v0x55fd98d964e0_0 .net "ra1", 4 0, L_0x55fd98dae5f0;  1 drivers
v0x55fd98d965c0_0 .net "ra2", 4 0, L_0x55fd98dae690;  1 drivers
v0x55fd98d966a0_0 .net "rd1", 31 0, L_0x55fd98dadfb0;  alias, 1 drivers
v0x55fd98d96760_0 .net "rd2", 31 0, L_0x55fd98dae460;  alias, 1 drivers
v0x55fd98d96830 .array "rf", 0 31, 31 0;
v0x55fd98d968d0_0 .net "wa3", 4 0, L_0x55fd98d9d9d0;  alias, 1 drivers
v0x55fd98d969c0_0 .net "wd3", 31 0, L_0x55fd98d9dc80;  alias, 1 drivers
v0x55fd98d96a80_0 .net "we3", 0 0, L_0x55fd98d9cc20;  alias, 1 drivers
L_0x55fd98d9dd20 .concat [ 5 27 0 0], L_0x55fd98dae5f0, L_0x7f715df99018;
L_0x55fd98daddd0 .cmp/ne 32, L_0x55fd98d9dd20, L_0x7f715df99060;
L_0x55fd98dade70 .array/port v0x55fd98d96830, L_0x55fd98dadf10;
L_0x55fd98dadf10 .concat [ 5 2 0 0], L_0x55fd98dae5f0, L_0x7f715df990a8;
L_0x55fd98dadfb0 .functor MUXZ 32, L_0x7f715df990f0, L_0x55fd98dade70, L_0x55fd98daddd0, C4<>;
L_0x55fd98dae050 .concat [ 5 27 0 0], L_0x55fd98dae690, L_0x7f715df99138;
L_0x55fd98dae0f0 .cmp/ne 32, L_0x55fd98dae050, L_0x7f715df99180;
L_0x55fd98dae230 .array/port v0x55fd98d96830, L_0x55fd98dae2d0;
L_0x55fd98dae2d0 .concat [ 5 2 0 0], L_0x55fd98dae690, L_0x7f715df991c8;
L_0x55fd98dae460 .functor MUXZ 32, L_0x7f715df99210, L_0x55fd98dae230, L_0x55fd98dae0f0, C4<>;
S_0x55fd98d96c70 .scope module, "se" "signext" 10 51, 2 33 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x55fd98d96e50_0 .net *"_s1", 0 0, L_0x55fd98dae770;  1 drivers
v0x55fd98d96f50_0 .net *"_s2", 15 0, L_0x55fd98dae810;  1 drivers
v0x55fd98d97030_0 .net "a", 15 0, L_0x55fd98daede0;  1 drivers
v0x55fd98d970f0_0 .net "y", 31 0, L_0x55fd98daed40;  alias, 1 drivers
L_0x55fd98dae770 .part L_0x55fd98daede0, 15, 1;
LS_0x55fd98dae810_0_0 .concat [ 1 1 1 1], L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770;
LS_0x55fd98dae810_0_4 .concat [ 1 1 1 1], L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770;
LS_0x55fd98dae810_0_8 .concat [ 1 1 1 1], L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770;
LS_0x55fd98dae810_0_12 .concat [ 1 1 1 1], L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770, L_0x55fd98dae770;
L_0x55fd98dae810 .concat [ 4 4 4 4], LS_0x55fd98dae810_0_0, LS_0x55fd98dae810_0_4, LS_0x55fd98dae810_0_8, LS_0x55fd98dae810_0_12;
L_0x55fd98daed40 .concat [ 16 16 0 0], L_0x55fd98daede0, L_0x55fd98dae810;
S_0x55fd98d97220 .scope module, "srcamux" "mux2" 10 57, 2 69 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55fd98d973f0 .param/l "WIDTH" 0 2 69, +C4<00000000000000000000000000100000>;
v0x55fd98d974f0_0 .net "d0", 31 0, v0x55fd98d94950_0;  alias, 1 drivers
v0x55fd98d97600_0 .net "d1", 31 0, v0x55fd98d91910_0;  alias, 1 drivers
v0x55fd98d976c0_0 .net "s", 0 0, L_0x55fd98d9cd50;  alias, 1 drivers
v0x55fd98d977e0_0 .net "y", 31 0, L_0x55fd98daf010;  alias, 1 drivers
L_0x55fd98daf010 .functor MUXZ 32, v0x55fd98d94950_0, v0x55fd98d91910_0, L_0x55fd98d9cd50, C4<>;
S_0x55fd98d978f0 .scope module, "srcbmux" "mux4" 10 59, 2 94 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 32 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 32 "y"
P_0x55fd98d97ac0 .param/l "WIDTH" 0 2 94, +C4<00000000000000000000000000100000>;
v0x55fd98d97cd0_0 .net "d0", 31 0, v0x55fd98d91ff0_0;  alias, 1 drivers
L_0x7f715df992a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fd98d97e00_0 .net "d1", 31 0, L_0x7f715df992a0;  1 drivers
v0x55fd98d97ee0_0 .net "d2", 31 0, L_0x55fd98daed40;  alias, 1 drivers
v0x55fd98d97fd0_0 .net "d3", 31 0, L_0x55fd98daef20;  alias, 1 drivers
v0x55fd98d98090_0 .net "s", 1 0, L_0x55fd98d9d1c0;  alias, 1 drivers
v0x55fd98d981d0_0 .var "y", 31 0;
E_0x55fd98d97c40/0 .event edge, v0x55fd98d8dba0_0, v0x55fd98d8ba50_0, v0x55fd98d97e00_0, v0x55fd98d92ce0_0;
E_0x55fd98d97c40/1 .event edge, v0x55fd98d92da0_0;
E_0x55fd98d97c40 .event/or E_0x55fd98d97c40/0, E_0x55fd98d97c40/1;
S_0x55fd98d98370 .scope module, "wdmux" "mux2" 10 49, 2 69 0, S_0x55fd98d8fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55fd98d98540 .param/l "WIDTH" 0 2 69, +C4<00000000000000000000000000100000>;
v0x55fd98d98680_0 .net "d0", 31 0, v0x55fd98d912a0_0;  alias, 1 drivers
v0x55fd98d98760_0 .net "d1", 31 0, v0x55fd98d926b0_0;  alias, 1 drivers
v0x55fd98d98850_0 .net "s", 0 0, L_0x55fd98d9cf70;  alias, 1 drivers
v0x55fd98d98970_0 .net "y", 31 0, L_0x55fd98d9dc80;  alias, 1 drivers
L_0x55fd98d9dc80 .functor MUXZ 32, v0x55fd98d912a0_0, v0x55fd98d926b0_0, L_0x55fd98d9cf70, C4<>;
    .scope S_0x55fd98d8c840;
T_0 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d8e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fd98d8e1e0_0;
    %assign/vec4 v0x55fd98d8e760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fd98d8c840;
T_1 ;
    %wait E_0x55fd98d72a20;
    %load/vec4 v0x55fd98d8e760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x55fd98d8e2a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x55fd98d8e2a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd98d8e1e0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55fd98d8c840;
T_2 ;
    %wait E_0x55fd98d729e0;
    %load/vec4 v0x55fd98d8e760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x55fd98d8de10_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fd98d8c280;
T_3 ;
    %wait E_0x55fd98d00ff0;
    %load/vec4 v0x55fd98d8c620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0x55fd98d8c700_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fd98d8c520_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55fd98d94300;
T_4 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d94a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d94950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fd98d94880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55fd98d947c0_0;
    %assign/vec4 v0x55fd98d94950_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fd98d92ee0;
T_5 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d93590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d934d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55fd98d933e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55fd98d932d0_0;
    %assign/vec4 v0x55fd98d934d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fd98d92220;
T_6 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d92780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d926b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fd98d925c0_0;
    %assign/vec4 v0x55fd98d926b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fd98d95230;
T_7 ;
    %wait E_0x55fd98d009a0;
    %load/vec4 v0x55fd98d96a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55fd98d969c0_0;
    %load/vec4 v0x55fd98d968d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fd98d96830, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fd98d914d0;
T_8 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d91a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d91910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55fd98d91830_0;
    %assign/vec4 v0x55fd98d91910_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fd98d91b50;
T_9 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d920f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d91ff0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fd98d91f10_0;
    %assign/vec4 v0x55fd98d91ff0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fd98d978f0;
T_10 ;
    %wait E_0x55fd98d97c40;
    %load/vec4 v0x55fd98d98090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55fd98d97cd0_0;
    %assign/vec4 v0x55fd98d981d0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55fd98d97e00_0;
    %assign/vec4 v0x55fd98d981d0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55fd98d97ee0_0;
    %assign/vec4 v0x55fd98d981d0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55fd98d97fd0_0;
    %assign/vec4 v0x55fd98d981d0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fd98d906a0;
T_11 ;
    %wait E_0x55fd98d90890;
    %load/vec4 v0x55fd98d909f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %add;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %sub;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %and;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %or;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55fd98d90bc0_0, 0;
    %load/vec4 v0x55fd98d908f0_0;
    %load/vec4 v0x55fd98d90b00_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %assign/vec4 v0x55fd98d90ca0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55fd98d90e40;
T_12 ;
    %wait E_0x55fd98d8d8b0;
    %load/vec4 v0x55fd98d913a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd98d912a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55fd98d911b0_0;
    %assign/vec4 v0x55fd98d912a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fd98d8b4d0;
T_13 ;
    %vpi_call 5 10 "$readmemh", "ehm.dat", v0x55fd98d68ce0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55fd98d8b4d0;
T_14 ;
    %wait E_0x55fd98d009a0;
    %load/vec4 v0x55fd98d8bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55fd98d8ba50_0;
    %load/vec4 v0x55fd98d14e20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fd98d68ce0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fd98d65a70;
T_15 ;
    %vpi_call 3 16 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd98d65a70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd98d9c7f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d9c7f0_0, 0;
    %delay 300, 0;
    %vpi_call 3 20 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55fd98d65a70;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd98d9c5d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd98d9c5d0_0, 0;
    %delay 5, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fd98d65a70;
T_17 ;
    %wait E_0x55fd98d0dce0;
    %load/vec4 v0x55fd98d9c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55fd98d9c690_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55fd98d9c890_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call 3 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 35 "$finish" {0 0 0};
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55fd98d9c690_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_17.4, 6;
    %vpi_call 3 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 38 "$finish" {0 0 0};
T_17.4 ;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./mipsparts.v";
    "mipstests.v";
    "./mipstop.v";
    "./mem.v";
    "./mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./Alu.v";
