\doxysubsubsubsection{AHB Peripheral Clock Enabled or Disabled Status}
\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status}\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN})  != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN})   != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN})  == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN})   == \textbf{ RESET})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the AHB peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga3d2645916b9ee9bad8c724a719c621d9} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN})   == \textbf{ RESET})}

\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga0e1b25cbf589c1c47c1d069e4c803d56} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN})   != \textbf{ RESET})}

\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gae89d94d6252c79e450623f69eb939ed6} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN})  == \textbf{ RESET})}

\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gaab05e603c9cadd72e4b6397837b46cef} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN})  != \textbf{ RESET})}

\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga2a09cde9411c951a02b82ef8b5129d6d} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}) == \textbf{ RESET})}

\label{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gacc14db2565af722699ef4b29221d2acd} 
\index{AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enabled or Disabled Status@{AHB Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$AHBENR, \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}) != \textbf{ RESET})}

