// Seed: 4093780152
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5
);
  wor id_7 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7
    , id_9
);
  always #1 @(posedge id_9[1 : 1]) id_3 = 1;
  xor primCall (id_2, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
