

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Fri May 31 16:15:00 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     74|       0|   4118|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|      -|    1113|   1217|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    486|
|Register         |        -|      -|    2980|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|     74|    4093|   5821|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U   |pid_CTRL_s_axi   |        6|      0|  276|  250|
    |pid_INPUT_s_axi_U  |pid_INPUT_s_axi  |        4|      0|  190|  180|
    |pid_OUT_r_m_axi_U  |pid_OUT_r_m_axi  |        2|      0|  537|  677|
    |pid_TEST_s_axi_U   |pid_TEST_s_axi   |        8|      0|  110|  110|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       20|      0| 1113| 1217|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_904_p2          |     *    |      3|  0|  20|          32|          20|
    |p_Val2_11_fu_959_p2          |     *    |      3|  0|  20|          32|          32|
    |p_Val2_13_fu_917_p2          |     *    |      3|  0|  20|          32|          21|
    |p_Val2_16_fu_972_p2          |     *    |      3|  0|  20|          32|          17|
    |p_Val2_28_fu_1294_p2         |     *    |      3|  0|  20|          20|          32|
    |p_Val2_29_fu_1439_p2         |     *    |      3|  0|  20|          32|          32|
    |p_Val2_31_fu_1451_p2         |     *    |      3|  0|  20|          21|          32|
    |p_Val2_33_fu_838_p2          |     *    |      3|  0|  20|          32|          32|
    |p_Val2_38_fu_1400_p2         |     *    |      3|  0|  20|          20|          32|
    |p_Val2_39_fu_1464_p2         |     *    |      3|  0|  20|          32|          32|
    |p_Val2_41_fu_1509_p2         |     *    |      3|  0|  20|          21|          32|
    |p_Val2_44_fu_1417_p2         |     *    |      3|  0|  20|          17|          32|
    |p_Val2_4_fu_767_p2           |     *    |      3|  0|  20|          32|          21|
    |p_Val2_64_fu_1772_p2         |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_1_fu_1781_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_2_fu_1790_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_3_fu_2086_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_4_fu_2095_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_5_fu_2104_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_6_fu_2353_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_79_7_fu_2362_p2       |     *    |      4|  0|  26|          14|          37|
    |p_Val2_9_fu_754_p2           |     *    |      3|  0|  20|          32|          20|
    |addconv2_fu_1744_p2          |     +    |      0|  0|  44|          37|          37|
    |p_Val2_12_fu_1038_p2         |     +    |      0|  0|  72|          65|          65|
    |p_Val2_15_fu_1051_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_25_fu_1219_p2         |     +    |      0|  0|  39|          32|          32|
    |p_Val2_30_fu_1480_p2         |     +    |      0|  0|  72|          65|          65|
    |p_Val2_32_fu_1525_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_36_fu_1324_p2         |     +    |      0|  0|  39|          32|          32|
    |p_Val2_40_fu_1496_p2         |     +    |      0|  0|  72|          65|          65|
    |p_Val2_42_fu_1581_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_43_fu_947_p2          |     +    |      0|  0|  72|          65|          65|
    |p_Val2_45_fu_994_p2          |     +    |      0|  0|  73|          66|          66|
    |p_Val2_65_fu_1840_p2         |     +    |      0|  0|  59|          52|          52|
    |p_Val2_66_cast_fu_1846_p2    |     +    |      0|  0|  57|          50|          50|
    |p_Val2_6_fu_701_p2           |     +    |      0|  0|  39|          32|          32|
    |p_Val2_80_1_cast_fu_1928_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_1_fu_1922_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_2_cast_fu_2010_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_2_fu_2004_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_3_cast_fu_2118_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_3_fu_2113_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_4_cast_fu_2198_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_4_fu_2193_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_5_cast_fu_2278_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_5_fu_2273_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_6_cast_fu_2376_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_6_fu_2371_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_7_cast_fu_2456_p2  |     +    |      0|  0|  57|          50|          50|
    |p_Val2_80_7_fu_2451_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_s_12_fu_851_p2        |     +    |      0|  0|  39|          32|          32|
    |r_V_2_4_fu_1804_p2           |     +    |      0|  0|  44|          37|          37|
    |r_V_2_7_fu_1817_p2           |     +    |      0|  0|  44|          37|          37|
    |ret_V_1_fu_584_p2            |     +    |      0|  0|  12|           1|           3|
    |sum_fu_1728_p2               |     +    |      0|  0|  43|          36|          36|
    |addconv3_fu_1750_p2          |     -    |      0|  0|  43|          36|          36|
    |addconv4_fu_1813_p2          |     -    |      0|  0|  44|          37|          37|
    |addconv_fu_1701_p2           |     -    |      0|  0|  43|          36|          36|
    |p_Val2_23_fu_1160_p2         |     -    |      0|  0|  24|          17|          17|
    |p_Val2_26_fu_1281_p2         |     -    |      0|  0|  28|          21|          21|
    |p_Val2_34_fu_1177_p2         |     -    |      0|  0|  24|          17|          17|
    |p_Val2_37_fu_1386_p2         |     -    |      0|  0|  28|          21|          21|
    |p_Val2_3_fu_644_p2           |     -    |      0|  0|  24|          17|          17|
    |p_Val2_48_fu_781_p2          |     -    |      0|  0|  24|          17|          17|
    |p_Val2_63_fu_1759_p2         |     -    |      0|  0|  43|           1|          36|
    |p_Val2_7_fu_815_p2           |     -    |      0|  0|  28|          21|          21|
    |p_Val2_8_fu_678_p2           |     -    |      0|  0|  28|          21|          21|
    |r_V_1_fu_1194_p2             |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_1738_p2           |     -    |      0|  0|  44|          37|          37|
    |r_V_2_3_fu_1799_p2           |     -    |      0|  0|  44|          37|          37|
    |r_V_2_5_fu_1808_p2           |     -    |      0|  0|  44|          37|          37|
    |r_V_2_fu_1722_p2             |     -    |      0|  0|  44|          37|          37|
    |r_V_fu_931_p2                |     -    |      0|  0|  24|          17|          17|
    |ap_condition_2210            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2213            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp11_fu_2162_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp13_fu_2242_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp15_fu_2322_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_2420_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp19_fu_2500_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1559_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_1973_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_1891_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_1615_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_2055_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_118_1_fu_1951_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_2_fu_2033_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_3_fu_2140_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_4_fu_2220_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_5_fu_2300_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_6_fu_2398_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_118_7_fu_2478_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_13_fu_1010_p2            |   icmp   |      0|  0|  18|          32|          18|
    |tmp_14_fu_1016_p2            |   icmp   |      0|  0|  18|          32|          16|
    |tmp_19_fu_857_p2             |   icmp   |      0|  0|  18|          32|          24|
    |tmp_1_fu_707_p2              |   icmp   |      0|  0|  18|          32|          24|
    |tmp_20_fu_863_p2             |   icmp   |      0|  0|  18|          32|          23|
    |tmp_29_fu_1093_p2            |   icmp   |      0|  0|  18|          32|          18|
    |tmp_2_fu_713_p2              |   icmp   |      0|  0|  18|          32|          23|
    |tmp_30_fu_1098_p2            |   icmp   |      0|  0|  18|          32|          16|
    |tmp_41_fu_1225_p2            |   icmp   |      0|  0|  18|          32|          24|
    |tmp_42_fu_1231_p2            |   icmp   |      0|  0|  18|          32|          23|
    |tmp_4_fu_578_p2              |   icmp   |      0|  0|  13|          13|           1|
    |tmp_52_fu_1541_p2            |   icmp   |      0|  0|  18|          32|          18|
    |tmp_53_fu_1547_p2            |   icmp   |      0|  0|  18|          32|          16|
    |tmp_58_fu_1330_p2            |   icmp   |      0|  0|  18|          32|          24|
    |tmp_59_fu_1336_p2            |   icmp   |      0|  0|  18|          32|          23|
    |tmp_69_fu_1597_p2            |   icmp   |      0|  0|  18|          32|          18|
    |tmp_6_fu_606_p2              |   icmp   |      0|  0|   9|           3|           1|
    |tmp_70_fu_1603_p2            |   icmp   |      0|  0|  18|          32|          16|
    |tmp_84_fu_1869_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_15_fu_1022_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_877_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_31_fu_1103_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_1245_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_54_fu_1565_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_60_fu_1350_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_71_fu_1621_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_85_fu_1905_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_87_fu_1987_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_89_fu_2069_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_91_fu_2176_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_92_fu_2256_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_93_fu_2336_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_94_fu_2434_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_95_fu_2514_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_727_p2                |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_598_p3                |  select  |      0|  0|   3|           1|           3|
    |p_Val2_1_cast_fu_1237_p3     |  select  |      0|  0|  24|           1|          24|
    |p_Val2_20_fu_1135_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_21_fu_1141_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_22_fu_1147_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_2_cast_fu_1342_p3     |  select  |      0|  0|  24|           1|          24|
    |p_Val2_66_fu_1911_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_6_cast_fu_719_p3      |  select  |      0|  0|  24|           1|          24|
    |p_Val2_81_1_fu_1993_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_2_fu_2075_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_3_fu_2182_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_4_fu_2262_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_5_fu_2342_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_6_fu_2440_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_7_fu_2520_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_cast_fu_869_p3        |  select  |      0|  0|  24|           1|          24|
    |p_s_fu_590_p3                |  select  |      0|  0|   3|           1|           3|
    |sel_tmp12_cast_fu_2061_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp15_cast_fu_2168_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp18_cast_fu_2248_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp21_cast_fu_2328_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp24_cast_fu_2426_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp27_cast_fu_2506_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp5_cast_fu_1897_p3     |  select  |      0|  0|  13|           1|          13|
    |sel_tmp8_cast_fu_1979_p3     |  select  |      0|  0|  13|           1|          13|
    |tmp_22_fu_883_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_35_cast_fu_1067_p3       |  select  |      0|  0|  15|           1|          15|
    |tmp_37_fu_1085_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_38_cast_fu_1109_p3       |  select  |      0|  0|  15|           1|          15|
    |tmp_3_fu_733_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_44_fu_1251_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_55_fu_1126_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_61_fu_1356_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_75_cast_fu_1627_p3       |  select  |      0|  0|  17|           1|          17|
    |tmp_76_fu_1645_p3            |  select  |      0|  0|  19|           1|          19|
    |tmp_79_fu_1671_p3            |  select  |      0|  0|  19|           1|          19|
    |tmp_81_cast_fu_1653_p3       |  select  |      0|  0|  17|           1|          17|
    |sel_tmp10_fu_2156_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp12_fu_2236_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp14_fu_2316_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_2414_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp18_fu_2494_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_1885_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_2049_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1609_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_1967_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1553_p2           |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |     74|  0|4118|        3314|        3918|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |OUT_r_WDATA                         |  44|          9|   16|        144|
    |OUT_r_blk_n_AW                      |   9|          2|    1|          2|
    |OUT_r_blk_n_B                       |   9|          2|    1|          2|
    |OUT_r_blk_n_W                       |   9|          2|    1|          2|
    |ap_NS_iter0_fsm                     |  44|          9|    8|         72|
    |ap_NS_iter1_fsm                     |  47|         10|    9|         90|
    |ap_NS_iter2_fsm                     |  47|         10|    9|         90|
    |ap_NS_iter3_fsm                     |  33|          6|    5|         30|
    |ap_phi_mux_p_Val2_17_phi_fu_515_p4  |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_18_phi_fu_526_p4  |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_19_phi_fu_537_p4  |   9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY         |   9|          2|    1|          2|
    |cmdIn_V_address0                    |  33|          6|    3|         18|
    |integral_pos_V_0                    |   9|          2|   32|         64|
    |integral_pos_V_1                    |   9|          2|   32|         64|
    |kd_V_address0                       |  27|          5|    2|         10|
    |ki_V_address0                       |  27|          5|    2|         10|
    |kp_V_address0                       |  38|          7|    3|         21|
    |last_error_pos_V_0                  |   9|          2|   16|         32|
    |last_error_pos_V_1                  |   9|          2|   16|         32|
    |measured_V_address0                 |  38|          7|    3|         21|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 486|         98|  209|        804|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |addconv2_reg_2947                        |  21|   0|   37|         16|
    |addconv3_reg_2952                        |  20|   0|   36|         16|
    |addconv4_reg_2990                        |  21|   0|   37|         16|
    |ap_CS_iter0_fsm                          |   8|   0|    8|          0|
    |ap_CS_iter1_fsm                          |   9|   0|    9|          0|
    |ap_CS_iter2_fsm                          |   9|   0|    9|          0|
    |ap_CS_iter3_fsm                          |   5|   0|    5|          0|
    |ap_reg_ioackin_OUT_r_AWREADY             |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY              |   1|   0|    1|          0|
    |integral_pos_V_0                         |  32|   0|   32|          0|
    |integral_pos_V_1                         |  32|   0|   32|          0|
    |integral_rate_V_0                        |  32|   0|   32|          0|
    |integral_rate_V_1                        |  32|   0|   32|          0|
    |kd_V_load_2_reg_2600                     |  32|   0|   32|          0|
    |kd_V_load_2_reg_2600_pp0_iter0_reg       |  32|   0|   32|          0|
    |ki_V_load_1_reg_2682                     |  32|   0|   32|          0|
    |ki_V_load_2_reg_2595                     |  32|   0|   32|          0|
    |ki_V_load_2_reg_2595_pp0_iter0_reg       |  32|   0|   32|          0|
    |kp_V_load_3_reg_2590                     |  32|   0|   32|          0|
    |kp_V_load_3_reg_2590_pp0_iter0_reg       |  32|   0|   32|          0|
    |kp_V_load_5_reg_2808                     |  32|   0|   32|          0|
    |kp_V_load_5_reg_2808_pp0_iter0_reg       |  32|   0|   32|          0|
    |last_error_pos_V_0                       |  16|   0|   16|          0|
    |last_error_pos_V_1                       |  16|   0|   16|          0|
    |last_error_rate_V_0                      |  16|   0|   16|          0|
    |last_error_rate_V_1                      |  16|   0|   16|          0|
    |p_Val2_10_reg_2727                       |  48|   0|   51|          3|
    |p_Val2_11_reg_2762                       |  64|   0|   64|          0|
    |p_Val2_13_reg_2732                       |  49|   0|   52|          3|
    |p_Val2_15_reg_2787                       |  66|   0|   66|          0|
    |p_Val2_1_reg_2605                        |  16|   0|   16|          0|
    |p_Val2_23_reg_2813                       |  17|   0|   17|          0|
    |p_Val2_26_reg_2843                       |  18|   0|   21|          3|
    |p_Val2_28_reg_2848                       |  51|   0|   51|          0|
    |p_Val2_29_reg_2873                       |  64|   0|   64|          0|
    |p_Val2_30_reg_2888                       |  65|   0|   65|          0|
    |p_Val2_31_reg_2878                       |  52|   0|   52|          0|
    |p_Val2_33_reg_2717                       |  64|   0|   64|          0|
    |p_Val2_34_reg_2823                       |  17|   0|   17|          0|
    |p_Val2_37_reg_2858                       |  18|   0|   21|          3|
    |p_Val2_38_reg_2863                       |  51|   0|   51|          0|
    |p_Val2_39_reg_2883                       |  64|   0|   64|          0|
    |p_Val2_40_reg_2893                       |  65|   0|   65|          0|
    |p_Val2_41_reg_2898                       |  52|   0|   52|          0|
    |p_Val2_43_reg_2757                       |  65|   0|   65|          0|
    |p_Val2_46_reg_2646                       |  16|   0|   16|          0|
    |p_Val2_49_reg_2671                       |  17|   0|   20|          3|
    |p_Val2_4_reg_2666                        |  49|   0|   52|          3|
    |p_Val2_52_reg_2712                       |  16|   0|   16|          0|
    |p_Val2_54_reg_2585                       |  16|   0|   16|          0|
    |p_Val2_57_reg_2772                       |  16|   0|   16|          0|
    |p_Val2_5_reg_2615                        |  17|   0|   20|          3|
    |p_Val2_60_reg_2803                       |  16|   0|   16|          0|
    |p_Val2_61_reg_2752                       |  16|   0|   16|          0|
    |p_Val2_61_reg_2752_pp0_iter0_reg         |  16|   0|   16|          0|
    |p_Val2_64_reg_2957                       |  34|   0|   50|         16|
    |p_Val2_66_reg_3018                       |  16|   0|   16|          0|
    |p_Val2_79_1_reg_2963                     |  34|   0|   50|         16|
    |p_Val2_79_2_reg_2969                     |  34|   0|   50|         16|
    |p_Val2_79_3_reg_3033                     |  34|   0|   50|         16|
    |p_Val2_79_4_reg_3039                     |  34|   0|   50|         16|
    |p_Val2_79_5_reg_3045                     |  34|   0|   50|         16|
    |p_Val2_79_6_reg_3066                     |  34|   0|   50|         16|
    |p_Val2_79_7_reg_3072                     |  34|   0|   50|         16|
    |p_Val2_7_reg_2677                        |  18|   0|   21|          3|
    |p_Val2_81_1_reg_3023                     |  16|   0|   16|          0|
    |p_Val2_81_1_reg_3023_pp0_iter1_reg       |  16|   0|   16|          0|
    |p_Val2_81_2_reg_3028                     |  16|   0|   16|          0|
    |p_Val2_81_2_reg_3028_pp0_iter1_reg       |  16|   0|   16|          0|
    |p_Val2_81_3_reg_3051                     |  16|   0|   16|          0|
    |p_Val2_81_4_reg_3056                     |  16|   0|   16|          0|
    |p_Val2_81_5_reg_3061                     |  16|   0|   16|          0|
    |p_Val2_81_6_reg_3078                     |  16|   0|   16|          0|
    |p_Val2_81_7_reg_3083                     |  16|   0|   16|          0|
    |p_Val2_8_reg_2621                        |  18|   0|   21|          3|
    |p_Val2_9_reg_2661                        |  48|   0|   51|          3|
    |p_shl_cast1_reg_2918                     |  21|   0|   37|         16|
    |p_shl_reg_2913                           |  19|   0|   35|         16|
    |phitmp1_reg_2767                         |  16|   0|   16|          0|
    |r_V_1_reg_2833                           |  17|   0|   17|          0|
    |r_V_2_1_reg_2942                         |  21|   0|   37|         16|
    |r_V_2_3_reg_2975                         |  21|   0|   37|         16|
    |r_V_2_4_reg_2980                         |  21|   0|   37|         16|
    |r_V_2_5_reg_2985                         |  21|   0|   37|         16|
    |r_V_2_7_reg_2995                         |  21|   0|   37|         16|
    |r_V_2_reg_2931                           |  21|   0|   37|         16|
    |r_V_reg_2737                             |  17|   0|   17|          0|
    |reg_544                                  |  32|   0|   32|          0|
    |reg_544_pp0_iter0_reg                    |  32|   0|   32|          0|
    |reg_548                                  |  32|   0|   32|          0|
    |reg_548_pp0_iter0_reg                    |  32|   0|   32|          0|
    |reg_552                                  |  32|   0|   32|          0|
    |reg_552_pp0_iter0_reg                    |  32|   0|   32|          0|
    |sum_cast_reg_2936                        |  21|   0|   37|         16|
    |tmp_22_reg_2722                          |  32|   0|   32|          0|
    |tmp_28_reg_2792                          |  32|   0|   32|          0|
    |tmp_37_reg_2798                          |  16|   0|   16|          0|
    |tmp_3_reg_2656                           |  32|   0|   32|          0|
    |tmp_44_reg_2838                          |  32|   0|   32|          0|
    |tmp_61_reg_2853                          |  32|   0|   32|          0|
    |tmp_67_reg_2818                          |  16|   0|   16|          0|
    |tmp_6_reg_2578                           |   1|   0|    1|          0|
    |tmp_72_reg_2828                          |  16|   0|   16|          0|
    |tmp_76_reg_2903                          |  19|   0|   19|          0|
    |tmp_79_reg_2908                          |  19|   0|   19|          0|
    |tmp_80_reg_3009                          |  17|   0|   50|         33|
    |tmp_80_reg_3009_pp0_iter1_reg            |  17|   0|   50|         33|
    |tmp_81_reg_2868                          |  19|   0|   19|          0|
    |tmp_82_cast_reg_2926                     |  21|   0|   37|         16|
    |tmp_85_cast_cast_reg_3000                |  19|   0|   52|         33|
    |tmp_85_cast_cast_reg_3000_pp0_iter1_reg  |  19|   0|   52|         33|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2980|   0| 3478|        498|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_INPUT_AWVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WVALID    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WREADY    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WDATA     |  in |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WSTRB     |  in |    4|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RDATA     | out |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

