/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:33 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AUD_FMM_BF_CTRL_H__
#define BCHP_AUD_FMM_BF_CTRL_H__

/***************************************************************************
 *AUD_FMM_BF_CTRL - Audio BF Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG         0x010a01b0 /* [RW][32] BF Misc Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG    0x010a01b4 /* [RW][32] BF SCB0 Base Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG     0x010a01b8 /* [RW][32] BF SCB0 Extension Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG    0x010a01bc /* [RW][32] BF SCB1 Base Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG     0x010a01c0 /* [RW][32] BF SCB1 Extension Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG    0x010a01c4 /* [RW][32] BF SCB2 Base Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG     0x010a01c8 /* [RW][32] BF SCB2 Extension Region Configuration */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD 0x010a01cc /* [RW][32] Block Counter reset period */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL    0x010a01d0 /* [RW][32] SRC/DST FIFO Read/Write Address Select */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR        0x010a01d4 /* [RO][32] SRC/DST FIFO Read/Write Address Status */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    0x010a01d8 /* [RO][32] Source FIFO Flow-on Status */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT 0x010a022c /* [RO][32] Repeat or Drop Read Counter to zero */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT 0x010a0230 /* [RO][32] Source FIFO Read Repeat or Drop Read Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN 0x010a02e0 /* [RO][32] Source Channel Group Begin Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE 0x010a02e4 /* [RO][32] Source Channel Group Enable Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON 0x010a02e8 /* [RO][32] Source Channel Group Flowon Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS 0x010a02ec /* [RW][32] Source Channel Group Sync Disable */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON 0x010a02f0 /* [RO][32] Source Channel Group DMA On Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST    0x010a02f4 /* [RO][32] DMA Read Request Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST   0x010a02f8 /* [RO][32] DMA Write Request Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS          0x010a02fc /* [RO][32] DMA Status */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE 0x010a0300 /* [RO][32] Free Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE 0x010a0304 /* [RO][32] Full Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK     0x010a0308 /* [WO][32] Re-Arm Free Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK     0x010a030c /* [WO][32] Re-Arm Free Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS 0x010a0310 /* [RO][32] Source Channel DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS 0x010a0314 /* [RO][32] Destination Channel DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   0x010a0318 /* [RO][32] DMA Client Pair Error Status */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM    0x010a031c /* [WO][32] DMA Client Pair Re-Arm */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS   0x010a0320 /* [RO][32] SCB Bridge Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR 0x010a0800 /* [RW][64] Source Channel Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR 0x010a0808 /* [RW][64] Source Channel Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR 0x010a0810 /* [RW][64] Source Channel Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR 0x010a0818 /* [RW][64] Source Channel Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK 0x010a0820 /* [RW][64] Source Channel Ring Buffer 0 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT 0x010a0828 /* [RW][64] Source Channel Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR 0x010a0830 /* [RW][64] Source Channel Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR 0x010a0838 /* [RW][64] Source Channel Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR 0x010a0840 /* [RW][64] Source Channel Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR 0x010a0848 /* [RW][64] Source Channel Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK 0x010a0850 /* [RW][64] Source Channel Ring Buffer 1 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT 0x010a0858 /* [RW][64] Source Channel Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR 0x010a0860 /* [RW][64] Source Channel Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR 0x010a0868 /* [RW][64] Source Channel Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR 0x010a0870 /* [RW][64] Source Channel Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR 0x010a0878 /* [RW][64] Source Channel Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK 0x010a0880 /* [RW][64] Source Channel Ring Buffer 2 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT 0x010a0888 /* [RW][64] Source Channel Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR 0x010a0890 /* [RW][64] Source Channel Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR 0x010a0898 /* [RW][64] Source Channel Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR 0x010a08a0 /* [RW][64] Source Channel Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR 0x010a08a8 /* [RW][64] Source Channel Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK 0x010a08b0 /* [RW][64] Source Channel Ring Buffer 3 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT 0x010a08b8 /* [RW][64] Source Channel Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR 0x010a08c0 /* [RW][64] Source Channel Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR 0x010a08c8 /* [RW][64] Source Channel Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR 0x010a08d0 /* [RW][64] Source Channel Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR 0x010a08d8 /* [RW][64] Source Channel Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK 0x010a08e0 /* [RW][64] Source Channel Ring Buffer 4 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT 0x010a08e8 /* [RW][64] Source Channel Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR 0x010a08f0 /* [RW][64] Source Channel Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR 0x010a08f8 /* [RW][64] Source Channel Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR 0x010a0900 /* [RW][64] Source Channel Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR 0x010a0908 /* [RW][64] Source Channel Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK 0x010a0910 /* [RW][64] Source Channel Ring Buffer 5 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT 0x010a0918 /* [RW][64] Source Channel Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR 0x010a0920 /* [RW][64] Source Channel Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR 0x010a0928 /* [RW][64] Source Channel Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR 0x010a0930 /* [RW][64] Source Channel Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR 0x010a0938 /* [RW][64] Source Channel Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK 0x010a0940 /* [RW][64] Source Channel Ring Buffer 6 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT 0x010a0948 /* [RW][64] Source Channel Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR 0x010a0950 /* [RW][64] Source Channel Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR 0x010a0958 /* [RW][64] Source Channel Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR 0x010a0960 /* [RW][64] Source Channel Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR 0x010a0968 /* [RW][64] Source Channel Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK 0x010a0970 /* [RW][64] Source Channel Ring Buffer 7 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT 0x010a0978 /* [RW][64] Source Channel Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR 0x010a0980 /* [RW][64] Source Channel Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR 0x010a0988 /* [RW][64] Source Channel Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR 0x010a0990 /* [RW][64] Source Channel Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR 0x010a0998 /* [RW][64] Source Channel Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK 0x010a09a0 /* [RW][64] Source Channel Ring Buffer 8 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT 0x010a09a8 /* [RW][64] Source Channel Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR 0x010a09b0 /* [RW][64] Source Channel Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR 0x010a09b8 /* [RW][64] Source Channel Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR 0x010a09c0 /* [RW][64] Source Channel Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR 0x010a09c8 /* [RW][64] Source Channel Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK 0x010a09d0 /* [RW][64] Source Channel Ring Buffer 9 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT 0x010a09d8 /* [RW][64] Source Channel Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR 0x010a09e0 /* [RW][64] Source Channel Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR 0x010a09e8 /* [RW][64] Source Channel Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR 0x010a09f0 /* [RW][64] Source Channel Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR 0x010a09f8 /* [RW][64] Source Channel Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK 0x010a0a00 /* [RW][64] Source Channel Ring Buffer 10 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT 0x010a0a08 /* [RW][64] Source Channel Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR 0x010a0a10 /* [RW][64] Source Channel Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR 0x010a0a18 /* [RW][64] Source Channel Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR 0x010a0a20 /* [RW][64] Source Channel Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR 0x010a0a28 /* [RW][64] Source Channel Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK 0x010a0a30 /* [RW][64] Source Channel Ring Buffer 11 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT 0x010a0a38 /* [RW][64] Source Channel Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR 0x010a0a40 /* [RW][64] Source Channel Ring Buffer 12 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR 0x010a0a48 /* [RW][64] Source Channel Ring Buffer 12 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR 0x010a0a50 /* [RW][64] Source Channel Ring Buffer 12 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR 0x010a0a58 /* [RW][64] Source Channel Ring Buffer 12 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK 0x010a0a60 /* [RW][64] Source Channel Ring Buffer 12 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT 0x010a0a68 /* [RW][64] Source Channel Ring Buffer 12 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR 0x010a0a70 /* [RW][64] Source Channel Ring Buffer 13 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR 0x010a0a78 /* [RW][64] Source Channel Ring Buffer 13 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR 0x010a0a80 /* [RW][64] Source Channel Ring Buffer 13 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR 0x010a0a88 /* [RW][64] Source Channel Ring Buffer 13 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK 0x010a0a90 /* [RW][64] Source Channel Ring Buffer 13 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT 0x010a0a98 /* [RW][64] Source Channel Ring Buffer 13 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR 0x010a0aa0 /* [RW][64] Source Channel Ring Buffer 14 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR 0x010a0aa8 /* [RW][64] Source Channel Ring Buffer 14 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR 0x010a0ab0 /* [RW][64] Source Channel Ring Buffer 14 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR 0x010a0ab8 /* [RW][64] Source Channel Ring Buffer 14 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK 0x010a0ac0 /* [RW][64] Source Channel Ring Buffer 14 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT 0x010a0ac8 /* [RW][64] Source Channel Ring Buffer 14 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR 0x010a0ad0 /* [RW][64] Source Channel Ring Buffer 15 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR 0x010a0ad8 /* [RW][64] Source Channel Ring Buffer 15 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR 0x010a0ae0 /* [RW][64] Source Channel Ring Buffer 15 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR 0x010a0ae8 /* [RW][64] Source Channel Ring Buffer 15 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK 0x010a0af0 /* [RW][64] Source Channel Ring Buffer 15 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT 0x010a0af8 /* [RW][64] Source Channel Ring Buffer 15 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR 0x010a0b00 /* [RW][64] Source Channel Ring Buffer 16 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR 0x010a0b08 /* [RW][64] Source Channel Ring Buffer 16 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR 0x010a0b10 /* [RW][64] Source Channel Ring Buffer 16 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR 0x010a0b18 /* [RW][64] Source Channel Ring Buffer 16 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK 0x010a0b20 /* [RW][64] Source Channel Ring Buffer 16 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT 0x010a0b28 /* [RW][64] Source Channel Ring Buffer 16 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR 0x010a0b30 /* [RW][64] Source Channel Ring Buffer 17 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR 0x010a0b38 /* [RW][64] Source Channel Ring Buffer 17 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR 0x010a0b40 /* [RW][64] Source Channel Ring Buffer 17 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR 0x010a0b48 /* [RW][64] Source Channel Ring Buffer 17 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK 0x010a0b50 /* [RW][64] Source Channel Ring Buffer 17 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT 0x010a0b58 /* [RW][64] Source Channel Ring Buffer 17 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR 0x010a0b60 /* [RW][64] Source Channel Ring Buffer 18 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR 0x010a0b68 /* [RW][64] Source Channel Ring Buffer 18 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR 0x010a0b70 /* [RW][64] Source Channel Ring Buffer 18 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR 0x010a0b78 /* [RW][64] Source Channel Ring Buffer 18 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK 0x010a0b80 /* [RW][64] Source Channel Ring Buffer 18 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT 0x010a0b88 /* [RW][64] Source Channel Ring Buffer 18 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR 0x010a0b90 /* [RW][64] Source Channel Ring Buffer 19 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR 0x010a0b98 /* [RW][64] Source Channel Ring Buffer 19 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR 0x010a0ba0 /* [RW][64] Source Channel Ring Buffer 19 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR 0x010a0ba8 /* [RW][64] Source Channel Ring Buffer 19 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK 0x010a0bb0 /* [RW][64] Source Channel Ring Buffer 19 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT 0x010a0bb8 /* [RW][64] Source Channel Ring Buffer 19 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR 0x010a0bc0 /* [RW][64] Source Channel Ring Buffer 20 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR 0x010a0bc8 /* [RW][64] Source Channel Ring Buffer 20 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR 0x010a0bd0 /* [RW][64] Source Channel Ring Buffer 20 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR 0x010a0bd8 /* [RW][64] Source Channel Ring Buffer 20 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK 0x010a0be0 /* [RW][64] Source Channel Ring Buffer 20 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT 0x010a0be8 /* [RW][64] Source Channel Ring Buffer 20 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR 0x010a0bf0 /* [RW][64] Source Channel Ring Buffer 21 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR 0x010a0bf8 /* [RW][64] Source Channel Ring Buffer 21 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR 0x010a0c00 /* [RW][64] Source Channel Ring Buffer 21 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR 0x010a0c08 /* [RW][64] Source Channel Ring Buffer 21 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK 0x010a0c10 /* [RW][64] Source Channel Ring Buffer 21 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT 0x010a0c18 /* [RW][64] Source Channel Ring Buffer 21 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR 0x010a0c20 /* [RW][64] Source Channel Ring Buffer 22 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR 0x010a0c28 /* [RW][64] Source Channel Ring Buffer 22 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR 0x010a0c30 /* [RW][64] Source Channel Ring Buffer 22 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR 0x010a0c38 /* [RW][64] Source Channel Ring Buffer 22 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK 0x010a0c40 /* [RW][64] Source Channel Ring Buffer 22 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT 0x010a0c48 /* [RW][64] Source Channel Ring Buffer 22 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR 0x010a0c50 /* [RW][64] Source Channel Ring Buffer 23 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR 0x010a0c58 /* [RW][64] Source Channel Ring Buffer 23 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR 0x010a0c60 /* [RW][64] Source Channel Ring Buffer 23 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR 0x010a0c68 /* [RW][64] Source Channel Ring Buffer 23 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK 0x010a0c70 /* [RW][64] Source Channel Ring Buffer 23 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT 0x010a0c78 /* [RW][64] Source Channel Ring Buffer 23 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR 0x010a0c80 /* [RW][64] Source Channel Ring Buffer 24 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR 0x010a0c88 /* [RW][64] Source Channel Ring Buffer 24 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR 0x010a0c90 /* [RW][64] Source Channel Ring Buffer 24 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR 0x010a0c98 /* [RW][64] Source Channel Ring Buffer 24 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK 0x010a0ca0 /* [RW][64] Source Channel Ring Buffer 24 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT 0x010a0ca8 /* [RW][64] Source Channel Ring Buffer 24 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR 0x010a0cb0 /* [RW][64] Source Channel Ring Buffer 25 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR 0x010a0cb8 /* [RW][64] Source Channel Ring Buffer 25 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR 0x010a0cc0 /* [RW][64] Source Channel Ring Buffer 25 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR 0x010a0cc8 /* [RW][64] Source Channel Ring Buffer 25 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK 0x010a0cd0 /* [RW][64] Source Channel Ring Buffer 25 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT 0x010a0cd8 /* [RW][64] Source Channel Ring Buffer 25 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR 0x010a0ce0 /* [RW][64] Source Channel Ring Buffer 26 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR 0x010a0ce8 /* [RW][64] Source Channel Ring Buffer 26 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR 0x010a0cf0 /* [RW][64] Source Channel Ring Buffer 26 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR 0x010a0cf8 /* [RW][64] Source Channel Ring Buffer 26 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK 0x010a0d00 /* [RW][64] Source Channel Ring Buffer 26 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT 0x010a0d08 /* [RW][64] Source Channel Ring Buffer 26 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR 0x010a0d10 /* [RW][64] Source Channel Ring Buffer 27 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR 0x010a0d18 /* [RW][64] Source Channel Ring Buffer 27 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR 0x010a0d20 /* [RW][64] Source Channel Ring Buffer 27 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR 0x010a0d28 /* [RW][64] Source Channel Ring Buffer 27 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK 0x010a0d30 /* [RW][64] Source Channel Ring Buffer 27 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT 0x010a0d38 /* [RW][64] Source Channel Ring Buffer 27 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR 0x010a0d40 /* [RW][64] Source Channel Ring Buffer 28 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR 0x010a0d48 /* [RW][64] Source Channel Ring Buffer 28 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR 0x010a0d50 /* [RW][64] Source Channel Ring Buffer 28 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR 0x010a0d58 /* [RW][64] Source Channel Ring Buffer 28 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK 0x010a0d60 /* [RW][64] Source Channel Ring Buffer 28 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT 0x010a0d68 /* [RW][64] Source Channel Ring Buffer 28 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR 0x010a0d70 /* [RW][64] Source Channel Ring Buffer 29 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR 0x010a0d78 /* [RW][64] Source Channel Ring Buffer 29 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR 0x010a0d80 /* [RW][64] Source Channel Ring Buffer 29 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR 0x010a0d88 /* [RW][64] Source Channel Ring Buffer 29 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK 0x010a0d90 /* [RW][64] Source Channel Ring Buffer 29 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT 0x010a0d98 /* [RW][64] Source Channel Ring Buffer 29 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR 0x010a0da0 /* [RW][64] Dest Channel Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR 0x010a0da8 /* [RW][64] Dest Channel Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR 0x010a0db0 /* [RW][64] Dest Channel Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR 0x010a0db8 /* [RW][64] Dest Channel Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK 0x010a0dc0 /* [RW][64] Dest Channel Ring Buffer 0 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT 0x010a0dc8 /* [RW][64] Dest Channel Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR 0x010a0dd0 /* [RW][64] Dest Channel Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR 0x010a0dd8 /* [RW][64] Dest Channel Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR 0x010a0de0 /* [RW][64] Dest Channel Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR 0x010a0de8 /* [RW][64] Dest Channel Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK 0x010a0df0 /* [RW][64] Dest Channel Ring Buffer 1 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT 0x010a0df8 /* [RW][64] Dest Channel Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR 0x010a0e00 /* [RW][64] Dest Channel Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR 0x010a0e08 /* [RW][64] Dest Channel Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR 0x010a0e10 /* [RW][64] Dest Channel Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR 0x010a0e18 /* [RW][64] Dest Channel Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK 0x010a0e20 /* [RW][64] Dest Channel Ring Buffer 2 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT 0x010a0e28 /* [RW][64] Dest Channel Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR 0x010a0e30 /* [RW][64] Dest Channel Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR 0x010a0e38 /* [RW][64] Dest Channel Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR 0x010a0e40 /* [RW][64] Dest Channel Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR 0x010a0e48 /* [RW][64] Dest Channel Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK 0x010a0e50 /* [RW][64] Dest Channel Ring Buffer 3 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT 0x010a0e58 /* [RW][64] Dest Channel Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR 0x010a0e60 /* [RW][64] Dest Channel Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR 0x010a0e68 /* [RW][64] Dest Channel Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR 0x010a0e70 /* [RW][64] Dest Channel Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR 0x010a0e78 /* [RW][64] Dest Channel Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK 0x010a0e80 /* [RW][64] Dest Channel Ring Buffer 4 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT 0x010a0e88 /* [RW][64] Dest Channel Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR 0x010a0e90 /* [RW][64] Dest Channel Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR 0x010a0e98 /* [RW][64] Dest Channel Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR 0x010a0ea0 /* [RW][64] Dest Channel Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR 0x010a0ea8 /* [RW][64] Dest Channel Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK 0x010a0eb0 /* [RW][64] Dest Channel Ring Buffer 5 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT 0x010a0eb8 /* [RW][64] Dest Channel Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR 0x010a0ec0 /* [RW][64] Dest Channel Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR 0x010a0ec8 /* [RW][64] Dest Channel Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR 0x010a0ed0 /* [RW][64] Dest Channel Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR 0x010a0ed8 /* [RW][64] Dest Channel Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK 0x010a0ee0 /* [RW][64] Dest Channel Ring Buffer 6 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT 0x010a0ee8 /* [RW][64] Dest Channel Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR 0x010a0ef0 /* [RW][64] Dest Channel Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR 0x010a0ef8 /* [RW][64] Dest Channel Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR 0x010a0f00 /* [RW][64] Dest Channel Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR 0x010a0f08 /* [RW][64] Dest Channel Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK 0x010a0f10 /* [RW][64] Dest Channel Ring Buffer 7 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT 0x010a0f18 /* [RW][64] Dest Channel Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR 0x010a0f20 /* [RW][64] Dest Channel Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR 0x010a0f28 /* [RW][64] Dest Channel Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR 0x010a0f30 /* [RW][64] Dest Channel Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR 0x010a0f38 /* [RW][64] Dest Channel Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK 0x010a0f40 /* [RW][64] Dest Channel Ring Buffer 8 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT 0x010a0f48 /* [RW][64] Dest Channel Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR 0x010a0f50 /* [RW][64] Dest Channel Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR 0x010a0f58 /* [RW][64] Dest Channel Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR 0x010a0f60 /* [RW][64] Dest Channel Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR 0x010a0f68 /* [RW][64] Dest Channel Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK 0x010a0f70 /* [RW][64] Dest Channel Ring Buffer 9 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT 0x010a0f78 /* [RW][64] Dest Channel Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR 0x010a0f80 /* [RW][64] Dest Channel Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR 0x010a0f88 /* [RW][64] Dest Channel Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR 0x010a0f90 /* [RW][64] Dest Channel Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR 0x010a0f98 /* [RW][64] Dest Channel Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK 0x010a0fa0 /* [RW][64] Dest Channel Ring Buffer 10 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT 0x010a0fa8 /* [RW][64] Dest Channel Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR 0x010a0fb0 /* [RW][64] Dest Channel Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR 0x010a0fb8 /* [RW][64] Dest Channel Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR 0x010a0fc0 /* [RW][64] Dest Channel Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR 0x010a0fc8 /* [RW][64] Dest Channel Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK 0x010a0fd0 /* [RW][64] Dest Channel Ring Buffer 11 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT 0x010a0fd8 /* [RW][64] Dest Channel Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR 0x010a0fe0 /* [RW][64] Source Channel Ring Buffer 0 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID 0x010a0fe8 /* [RW][64] Source Channel Ring Buffer 0 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR 0x010a0ff0 /* [RW][64] Source Channel Ring Buffer 1 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID 0x010a0ff8 /* [RW][64] Source Channel Ring Buffer 1 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR 0x010a1000 /* [RW][64] Source Channel Ring Buffer 2 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID 0x010a1008 /* [RW][64] Source Channel Ring Buffer 2 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR 0x010a1010 /* [RW][64] Source Channel Ring Buffer 3 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID 0x010a1018 /* [RW][64] Source Channel Ring Buffer 3 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR 0x010a1020 /* [RW][64] Source Channel Ring Buffer 4 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID 0x010a1028 /* [RW][64] Source Channel Ring Buffer 4 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR 0x010a1030 /* [RW][64] Source Channel Ring Buffer 5 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID 0x010a1038 /* [RW][64] Source Channel Ring Buffer 5 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR 0x010a1040 /* [RW][64] Source Channel Ring Buffer 6 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID 0x010a1048 /* [RW][64] Source Channel Ring Buffer 6 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR 0x010a1050 /* [RW][64] Source Channel Ring Buffer 7 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID 0x010a1058 /* [RW][64] Source Channel Ring Buffer 7 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR 0x010a1060 /* [RW][64] Source Channel Ring Buffer 8 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID 0x010a1068 /* [RW][64] Source Channel Ring Buffer 8 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR 0x010a1070 /* [RW][64] Source Channel Ring Buffer 9 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID 0x010a1078 /* [RW][64] Source Channel Ring Buffer 9 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR 0x010a1080 /* [RW][64] Source Channel Ring Buffer 10 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID 0x010a1088 /* [RW][64] Source Channel Ring Buffer 10 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR 0x010a1090 /* [RW][64] Source Channel Ring Buffer 11 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID 0x010a1098 /* [RW][64] Source Channel Ring Buffer 11 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR 0x010a10a0 /* [RW][64] Source Channel Ring Buffer 12 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID 0x010a10a8 /* [RW][64] Source Channel Ring Buffer 12 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR 0x010a10b0 /* [RW][64] Source Channel Ring Buffer 13 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID 0x010a10b8 /* [RW][64] Source Channel Ring Buffer 13 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR 0x010a10c0 /* [RW][64] Source Channel Ring Buffer 14 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID 0x010a10c8 /* [RW][64] Source Channel Ring Buffer 14 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR 0x010a10d0 /* [RW][64] Source Channel Ring Buffer 15 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID 0x010a10d8 /* [RW][64] Source Channel Ring Buffer 15 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR 0x010a10e0 /* [RW][64] Source Channel Ring Buffer 16 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID 0x010a10e8 /* [RW][64] Source Channel Ring Buffer 16 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR 0x010a10f0 /* [RW][64] Source Channel Ring Buffer 17 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID 0x010a10f8 /* [RW][64] Source Channel Ring Buffer 17 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR 0x010a1100 /* [RW][64] Source Channel Ring Buffer 18 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID 0x010a1108 /* [RW][64] Source Channel Ring Buffer 18 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR 0x010a1110 /* [RW][64] Source Channel Ring Buffer 19 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID 0x010a1118 /* [RW][64] Source Channel Ring Buffer 19 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR 0x010a1120 /* [RW][64] Source Channel Ring Buffer 20 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID 0x010a1128 /* [RW][64] Source Channel Ring Buffer 20 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR 0x010a1130 /* [RW][64] Source Channel Ring Buffer 21 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID 0x010a1138 /* [RW][64] Source Channel Ring Buffer 21 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR 0x010a1140 /* [RW][64] Source Channel Ring Buffer 22 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID 0x010a1148 /* [RW][64] Source Channel Ring Buffer 22 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR 0x010a1150 /* [RW][64] Source Channel Ring Buffer 23 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID 0x010a1158 /* [RW][64] Source Channel Ring Buffer 23 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR 0x010a1160 /* [RW][64] Source Channel Ring Buffer 24 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID 0x010a1168 /* [RW][64] Source Channel Ring Buffer 24 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR 0x010a1170 /* [RW][64] Source Channel Ring Buffer 25 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID 0x010a1178 /* [RW][64] Source Channel Ring Buffer 25 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR 0x010a1180 /* [RW][64] Source Channel Ring Buffer 26 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID 0x010a1188 /* [RW][64] Source Channel Ring Buffer 26 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR 0x010a1190 /* [RW][64] Source Channel Ring Buffer 27 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID 0x010a1198 /* [RW][64] Source Channel Ring Buffer 27 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR 0x010a11a0 /* [RW][64] Source Channel Ring Buffer 28 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID 0x010a11a8 /* [RW][64] Source Channel Ring Buffer 28 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR 0x010a11b0 /* [RW][64] Source Channel Ring Buffer 29 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID 0x010a11b8 /* [RW][64] Source Channel Ring Buffer 29 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR 0x010a11c0 /* [RW][64] Dest Channel Ring Buffer 0 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID 0x010a11c8 /* [RW][64] Dest Channel Ring Buffer 0 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR 0x010a11d0 /* [RW][64] Dest Channel Ring Buffer 1 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID 0x010a11d8 /* [RW][64] Dest Channel Ring Buffer 1 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR 0x010a11e0 /* [RW][64] Dest Channel Ring Buffer 2 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID 0x010a11e8 /* [RW][64] Dest Channel Ring Buffer 2 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR 0x010a11f0 /* [RW][64] Dest Channel Ring Buffer 3 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID 0x010a11f8 /* [RW][64] Dest Channel Ring Buffer 3 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR 0x010a1200 /* [RW][64] Dest Channel Ring Buffer 4 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID 0x010a1208 /* [RW][64] Dest Channel Ring Buffer 4 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR 0x010a1210 /* [RW][64] Dest Channel Ring Buffer 5 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID 0x010a1218 /* [RW][64] Dest Channel Ring Buffer 5 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR 0x010a1220 /* [RW][64] Dest Channel Ring Buffer 6 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID 0x010a1228 /* [RW][64] Dest Channel Ring Buffer 6 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR 0x010a1230 /* [RW][64] Dest Channel Ring Buffer 7 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID 0x010a1238 /* [RW][64] Dest Channel Ring Buffer 7 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR 0x010a1240 /* [RW][64] Dest Channel Ring Buffer 8 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID 0x010a1248 /* [RW][64] Dest Channel Ring Buffer 8 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR 0x010a1250 /* [RW][64] Dest Channel Ring Buffer 9 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID 0x010a1258 /* [RW][64] Dest Channel Ring Buffer 9 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR 0x010a1260 /* [RW][64] Dest Channel Ring Buffer 10 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID 0x010a1268 /* [RW][64] Dest Channel Ring Buffer 10 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR 0x010a1270 /* [RW][64] Dest Channel Ring Buffer 11 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID 0x010a1278 /* [RW][64] Dest Channel Ring Buffer 11 MI Valid */

/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_BASE                0x010a0000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_START               0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_END                 5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_MASK      0x20000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_SHIFT     29
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_MASK        0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_SHIFT       26
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_DEFAULT     0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_MASK       0x02000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_SHIFT      25
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_MODE [24:24] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_MASK         0x01000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_SHIFT        24
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_PCM          0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_Compressed   1

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: reserved0 [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_MASK            0x00800000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_SHIFT           23

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: RETAIN_FCI_TAG [22:22] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_RETAIN_FCI_TAG_MASK       0x00400000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_RETAIN_FCI_TAG_SHIFT      22
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_RETAIN_FCI_TAG_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: FCI_CAP_ID [21:12] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_MASK           0x003ff000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_SHIFT          12
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_DEFAULT        0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: NOT_PAUSE_WHEN_FULL [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_MASK  0x00000800
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_SHIFT 11
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: SOURCE_FIFO_ID [10:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_MASK       0x000007c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_SHIFT      6
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: INPUT_FRM_SOURCEFIFO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_SHIFT 5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_TO_SOURCEFIFO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PLAY_FROM_CAPTURE [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_SHIFT   3
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DESTFIFO_SIZE_DOUBLE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_MASK   0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_SHIFT  1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_MASK       0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_SHIFT      0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_DEFAULT    0x00000000


/***************************************************************************
 *DESTCH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_BASE       0x010a0018
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_START      0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_END        5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DESTCH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_reserved0_MASK   0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_reserved0_SHIFT  9

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_REORDER_ENABLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_3_SEL [07:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_MASK  0x000000c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_SHIFT 6
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_DEFAULT 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_2_SEL [05:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_MASK  0x00000030
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_DEFAULT 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_1_SEL [03:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_MASK  0x0000000c
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_0_SEL [01:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_MASK  0x00000003
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_3 3


/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_BASE               0x010a0030
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_START              0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_END                5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_MASK           0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_SHIFT          1

/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: CAPTURE_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_SHIFT        0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_DEFAULT      0x00000000


/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_BASE              0x010a0048
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_END               14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_MASK    0x20000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_SHIFT   29
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_MASK      0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_SHIFT     26
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_MASK     0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_SHIFT    25
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_MASK     0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_SHIFT    20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_DEFAULT  0x00000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARED_SBUF_ID [19:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_MASK     0x000f8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_SHIFT    15
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_MASK         0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_SHIFT        14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_DEFAULT      0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SFIFO_START_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_SHIFT 13
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_DEFAULT 0x00000001

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_MASK   0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_SHIFT  12
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_SHIFT 11
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_DEFAULT 0x00000001

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_SHIFT 10
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: START_SELECTION [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_MASK    0x00000200
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_SHIFT   9
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: reserved0 [08:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_reserved0_MASK          0x00000180
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_reserved0_SHIFT         7

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: RETAIN_FCI_TAG [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_MASK     0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_SHIFT    6
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_MASK       0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_SHIFT      3
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_MASK     0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_SHIFT    2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_SHIFT 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_MASK  0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_DEFAULT 0x00000000


/***************************************************************************
 *SOURCECH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_BASE     0x010a0084
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_START    0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_END      14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SOURCECH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_reserved0_MASK 0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_reserved0_SHIFT 9

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_REORDER_ENABLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_3_SEL [07:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_MASK 0x000000c0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_SHIFT 6
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_DEFAULT 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_2_SEL [05:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_MASK 0x00000030
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_DEFAULT 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_1_SEL [03:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_MASK 0x0000000c
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_0_SEL [01:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_MASK 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_3 3


/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_BASE             0x010a00c0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_START            0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_END              14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_MASK         0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_SHIFT        1

/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_MASK          0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_SHIFT         0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_DEFAULT       0x00000000


/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_BASE              0x010a00fc
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_END               14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: INVERT_MSB [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_MASK         0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_SHIFT        31
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_DEFAULT      0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: reserved0 [30:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_MASK          0x7fffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_SHIFT         5

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: GROUP_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_MASK           0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_SHIFT          0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_DEFAULT        0x00000000


/***************************************************************************
 *ADAPTRATE_CFG%i - Adaptive Rate Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_BASE             0x010a0138
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_START            0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_END              9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *ADAPTRATE_CFG%i - Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_RATE_MASTER_ENABLE [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: AUTOMATIC_RATE_ENABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved0 [29:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved0_MASK         0x3f800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved0_SHIFT        23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPT_SAMPLINGRATE [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_SHIFT 20
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: TRIWINDOW_WIDTH_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_SHIFT 16
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_DEFAULT 0x0000000a

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved1 [15:13] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved1_MASK         0x0000e000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved1_SHIFT        13

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_CAP_SEL [12:08] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_MASK  0x00001f00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved2 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved2_MASK         0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved2_SHIFT        4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_THRESHOLD%i - Threshold for Automatic Rate Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_BASE       0x010a0160
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_START      0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_END        9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_THRESHOLD%i - Threshold for Automatic Rate Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLDi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_reserved0_MASK   0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_reserved0_SHIFT  16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLDi :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT%i - Force Repeat or Force Drop Write Counter
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_BASE 0x010a0188
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_START 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_END 9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT%i - Force Repeat or Force Drop Write Counter
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNTi :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_DEFAULT 0x00000000


/***************************************************************************
 *MISC_CONFIG - BF Misc Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: reserved0 [31:02] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved0_MASK            0xfffffffc
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved0_SHIFT           2

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB_BUS_VERSION [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB_BUS_VERSION_MASK      0x00000002
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB_BUS_VERSION_SHIFT     1
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB_BUS_VERSION_DEFAULT   0x00000000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB_BUS_VERSION_SCB_8P0   0
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB_BUS_VERSION_SCB_5P0   1

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: DISABLE_FORCE_REPEAT_DROP_GROUPING [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_Disable 1
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_Enable 0

/***************************************************************************
 *SCB0_BASE_CONFIG - BF SCB0 Base Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB0_BASE_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_reserved0_MASK       0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_reserved0_SHIFT      28

/* AUD_FMM_BF_CTRL :: SCB0_BASE_CONFIG :: BASE_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_END_MASK        0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_END_SHIFT       16
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_END_DEFAULT     0x00000023

/* AUD_FMM_BF_CTRL :: SCB0_BASE_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_reserved1_MASK       0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_reserved1_SHIFT      12

/* AUD_FMM_BF_CTRL :: SCB0_BASE_CONFIG :: BASE_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_START_MASK      0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_START_SHIFT     0
#define BCHP_AUD_FMM_BF_CTRL_SCB0_BASE_CONFIG_BASE_START_DEFAULT   0x00000004

/***************************************************************************
 *SCB0_EXT_CONFIG - BF SCB0 Extension Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB0_EXT_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_reserved0_MASK        0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_reserved0_SHIFT       28

/* AUD_FMM_BF_CTRL :: SCB0_EXT_CONFIG :: EXT_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_END_MASK          0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_END_SHIFT         16
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_END_DEFAULT       0x00000000

/* AUD_FMM_BF_CTRL :: SCB0_EXT_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_reserved1_MASK        0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_reserved1_SHIFT       12

/* AUD_FMM_BF_CTRL :: SCB0_EXT_CONFIG :: EXT_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_START_MASK        0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_START_SHIFT       0
#define BCHP_AUD_FMM_BF_CTRL_SCB0_EXT_CONFIG_EXT_START_DEFAULT     0x00000fff

/***************************************************************************
 *SCB1_BASE_CONFIG - BF SCB1 Base Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB1_BASE_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_reserved0_MASK       0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_reserved0_SHIFT      28

/* AUD_FMM_BF_CTRL :: SCB1_BASE_CONFIG :: BASE_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_END_MASK        0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_END_SHIFT       16
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_END_DEFAULT     0x0000004f

/* AUD_FMM_BF_CTRL :: SCB1_BASE_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_reserved1_MASK       0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_reserved1_SHIFT      12

/* AUD_FMM_BF_CTRL :: SCB1_BASE_CONFIG :: BASE_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_START_MASK      0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_START_SHIFT     0
#define BCHP_AUD_FMM_BF_CTRL_SCB1_BASE_CONFIG_BASE_START_DEFAULT   0x00000030

/***************************************************************************
 *SCB1_EXT_CONFIG - BF SCB1 Extension Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB1_EXT_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_reserved0_MASK        0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_reserved0_SHIFT       28

/* AUD_FMM_BF_CTRL :: SCB1_EXT_CONFIG :: EXT_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_END_MASK          0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_END_SHIFT         16
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_END_DEFAULT       0x00000000

/* AUD_FMM_BF_CTRL :: SCB1_EXT_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_reserved1_MASK        0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_reserved1_SHIFT       12

/* AUD_FMM_BF_CTRL :: SCB1_EXT_CONFIG :: EXT_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_START_MASK        0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_START_SHIFT       0
#define BCHP_AUD_FMM_BF_CTRL_SCB1_EXT_CONFIG_EXT_START_DEFAULT     0x00000fff

/***************************************************************************
 *SCB2_BASE_CONFIG - BF SCB2 Base Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB2_BASE_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_reserved0_MASK       0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_reserved0_SHIFT      28

/* AUD_FMM_BF_CTRL :: SCB2_BASE_CONFIG :: BASE_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_END_MASK        0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_END_SHIFT       16
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_END_DEFAULT     0x00000000

/* AUD_FMM_BF_CTRL :: SCB2_BASE_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_reserved1_MASK       0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_reserved1_SHIFT      12

/* AUD_FMM_BF_CTRL :: SCB2_BASE_CONFIG :: BASE_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_START_MASK      0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_START_SHIFT     0
#define BCHP_AUD_FMM_BF_CTRL_SCB2_BASE_CONFIG_BASE_START_DEFAULT   0x00000fff

/***************************************************************************
 *SCB2_EXT_CONFIG - BF SCB2 Extension Region Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB2_EXT_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_reserved0_MASK        0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_reserved0_SHIFT       28

/* AUD_FMM_BF_CTRL :: SCB2_EXT_CONFIG :: EXT_END [27:16] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_END_MASK          0x0fff0000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_END_SHIFT         16
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_END_DEFAULT       0x00000000

/* AUD_FMM_BF_CTRL :: SCB2_EXT_CONFIG :: reserved1 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_reserved1_MASK        0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_reserved1_SHIFT       12

/* AUD_FMM_BF_CTRL :: SCB2_EXT_CONFIG :: EXT_START [11:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_START_MASK        0x00000fff
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_START_SHIFT       0
#define BCHP_AUD_FMM_BF_CTRL_SCB2_EXT_CONFIG_EXT_START_DEFAULT     0x00000fff

/***************************************************************************
 *BLOCKCNT_RESET_PERIOD - Block Counter reset period
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BLOCKCNT_RESET_PERIOD :: BLOCKCNT_RESET_PERIOD [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_DEFAULT 0x00000000

/***************************************************************************
 *FIFO_RW_ADDR_SEL - SRC/DST FIFO Read/Write Address Select
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_MASK       0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_SHIFT      6

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: FIFO_RW_ADDR_SEL [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_MASK 0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_DEFAULT 0x00000000

/***************************************************************************
 *FIFO_RW_ADDR - SRC/DST FIFO Read/Write Address Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_MASK    0x80000000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_SHIFT   31

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_MASK         0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_SHIFT        16

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_MASK    0x00008000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_SHIFT   15

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_MASK         0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_SHIFT        0

/***************************************************************************
 *FIFO_FLOWON_STAT - Source FIFO Flow-on Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_MASK       0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_SHIFT      15

/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: SOURCE_FIFO_FLOWON [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_SHIFT 0

/***************************************************************************
 *ADAPTRATE_RATECNT%i - Automatic Rate Control Counter Value
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_BASE         0x010a01dc
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_START        0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_END          9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_RATECNT%i - Automatic Rate Control Counter Value
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_RATECNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_reserved0_MASK     0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_reserved0_SHIFT    16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_RATECNTi :: RATECNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_RATECNT_MASK       0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_RATECNT_SHIFT      0


/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT%i - Force Repeat or Drop Counter Value
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_BASE 0x010a0204
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_START 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_END 9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT%i - Force Repeat or Drop Counter Value
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNTi :: ADAPT_REPEATDROP_RDCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_REPEATDROP_CNT_ZERO_STAT - Repeat or Drop Read Counter to zero
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_9_ZERO [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_9_ZERO_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_9_ZERO_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_8_ZERO [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_8_ZERO_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_8_ZERO_SHIFT 8

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_7_ZERO [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_SHIFT 7

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_6_ZERO [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_SHIFT 6

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_5_ZERO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_SHIFT 5

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_4_ZERO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_3_ZERO [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_MASK 0x00000008
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_SHIFT 3

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_2_ZERO [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_SHIFT 2

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_1_ZERO [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_SHIFT 1

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_0_ZERO [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_RD_REPEATORDROP_STAT - Source FIFO Read Repeat or Drop Read Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_RD_REPEATORDROP [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_DEFAULT 0x00000000

/***************************************************************************
 *DESTCH_FULL_BYTES%i - Destination Channel Number of Full Bytes
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_ARRAY_BASE         0x010a0238
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_ARRAY_START        0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_ARRAY_END          5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DESTCH_FULL_BYTES%i - Destination Channel Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_FULL_BYTESi :: reserved0 [63:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_reserved0_MASK     BCHP_UINT64_C(0xffffff80, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_reserved0_SHIFT    39

/* AUD_FMM_BF_CTRL :: DESTCH_FULL_BYTESi :: FULL_BYTES [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_FULL_BYTES_MASK    BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_FULL_BYTES_SHIFT   0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_FULL_BYTESi_FULL_BYTES_DEFAULT 0


/***************************************************************************
 *SOURCECH_FREE_BYTES%i - Source Channel Number of Free Bytes
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_ARRAY_BASE       0x010a0268
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_ARRAY_START      0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_ARRAY_END        14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *SOURCECH_FREE_BYTES%i - Source Channel Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_FREE_BYTESi :: reserved0 [63:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_reserved0_MASK   BCHP_UINT64_C(0xffffff80, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_reserved0_SHIFT  39

/* AUD_FMM_BF_CTRL :: SOURCECH_FREE_BYTESi :: FREE_BYTES [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_FREE_BYTES_MASK  BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_FREE_BYTES_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_FREE_BYTESi_FREE_BYTES_DEFAULT 0


/***************************************************************************
 *SOURCECH_GROUP_BEGIN - Source Channel Group Begin Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_MASK   0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_SHIFT  15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_MASK      0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_SHIFT     0

/***************************************************************************
 *SOURCECH_GROUP_ENABLE - Source Channel Group Enable Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_FLOWON - Source Channel Group Flowon Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_SYNC_DIS - Source Channel Group Sync Disable
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: CTRL [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_SHIFT    0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_DEFAULT  0x00000000

/***************************************************************************
 *SOURCECH_GROUP_DMA_ON - Source Channel Group DMA On Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_SHIFT    0

/***************************************************************************
 *DMA_READ_REQUEST - DMA Read Request Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_READ_REQUEST :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_reserved0_MASK       0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_reserved0_SHIFT      15

/* AUD_FMM_BF_CTRL :: DMA_READ_REQUEST :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_MASK          0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_SHIFT         0
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_DEFAULT       0x00000000

/***************************************************************************
 *DMA_WRITE_REQUEST - DMA Write Request Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_WRITE_REQUEST :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_reserved0_MASK      0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_reserved0_SHIFT     6

/* AUD_FMM_BF_CTRL :: DMA_WRITE_REQUEST :: STATUS [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_MASK         0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_SHIFT        0
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_DEFAULT      0x00000000

/***************************************************************************
 *DMA_STATUS - DMA Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_MASK             0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_SHIFT            9

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_IDLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_MASK              0x00000100
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_SHIFT             8

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved1 [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_MASK             0x00000080
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_SHIFT            7

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_BUF [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_MASK               0x00000040
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_SHIFT              6

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_CAP [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_MASK               0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_SHIFT              5

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_MASK                0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_SHIFT               0

/***************************************************************************
 *FREE_MARK_TRIG_STATE - Free Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FREE_MARK_TRIG_STATE :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_reserved0_MASK   0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_reserved0_SHIFT  15

/* AUD_FMM_BF_CTRL :: FREE_MARK_TRIG_STATE :: FREEMARK_ARMED [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_FREEMARK_ARMED_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_FREEMARK_ARMED_SHIFT 0

/***************************************************************************
 *FULL_MARK_TRIG_STATE - Full Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FULL_MARK_TRIG_STATE :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_reserved0_MASK   0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_reserved0_SHIFT  6

/* AUD_FMM_BF_CTRL :: FULL_MARK_TRIG_STATE :: FULLMARK_ARMED [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_FULLMARK_ARMED_MASK 0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_FULLMARK_ARMED_SHIFT 0

/***************************************************************************
 *REARM_FREE_MARK - Re-Arm Free Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FREE_MARK :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_reserved0_MASK        0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_reserved0_SHIFT       15

/* AUD_FMM_BF_CTRL :: REARM_FREE_MARK :: REARM_FREEMARK [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_MASK   0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_SHIFT  0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_DEFAULT 0x00000000

/***************************************************************************
 *REARM_FULL_MARK - Re-Arm Free Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FULL_MARK :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_reserved0_MASK        0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_reserved0_SHIFT       6

/* AUD_FMM_BF_CTRL :: REARM_FULL_MARK :: REARM_FULLMARK [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_MASK   0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_SHIFT  0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_DEFAULT 0x00000000

/***************************************************************************
 *SOURCECH_CLIENTPAIR_FLAGS - Source Channel DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CLIENTPAIR_FLAGS :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_CLIENTPAIR_FLAGS :: FLAGS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_FLAGS_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_FLAGS_SHIFT 0

/***************************************************************************
 *DESTCH_CLIENTPAIR_FLAGS - Destination Channel DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CLIENTPAIR_FLAGS :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_reserved0_SHIFT 6

/* AUD_FMM_BF_CTRL :: DESTCH_CLIENTPAIR_FLAGS :: FLAGS [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_FLAGS_MASK    0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_FLAGS_SHIFT   0

/***************************************************************************
 *CLIENTPAIR_STATUS - DMA Client Pair Error Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_MASK      0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_SHIFT     9

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: TRIG [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_MASK           0x00000100
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_SHIFT          8

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved1 [07:05] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_MASK      0x000000e0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_SHIFT     5

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: EID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_MASK            0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_SHIFT           0

/***************************************************************************
 *CLIENTPAIR_REARM - DMA Client Pair Re-Arm
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_MASK       0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_SHIFT      1

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: REARM [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_MASK           0x00000001
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_SHIFT          0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_DEFAULT        0x00000000

/***************************************************************************
 *SCB_BRIDGE_STATUS - SCB Bridge Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: reserved0 [31:04] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_MASK      0xfffffff0
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_SHIFT     4

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: FLOW_TO_DMA [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_SHIFT   3
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_read 1
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_write 0

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: BURST_CNT [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_MASK      0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_SHIFT     2
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: CMD_CNT [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_MASK        0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_SHIFT       1
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_DEFAULT     0x00000000

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: SCB_REQ_CNT [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_MASK    0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_SHIFT   0
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_DEFAULT 0x00000000

/***************************************************************************
 *SOURCECH_RINGBUF_0_RDADDR - Source Channel Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_WRADDR - Source Channel Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_BASEADDR - Source Channel Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_ENDADDR - Source Channel Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_FREE_MARK - Source Channel Ring Buffer 0 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_START_WRPOINT - Source Channel Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_RDADDR - Source Channel Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_WRADDR - Source Channel Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_BASEADDR - Source Channel Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_ENDADDR - Source Channel Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_FREE_MARK - Source Channel Ring Buffer 1 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_START_WRPOINT - Source Channel Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_RDADDR - Source Channel Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_WRADDR - Source Channel Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_BASEADDR - Source Channel Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_ENDADDR - Source Channel Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_FREE_MARK - Source Channel Ring Buffer 2 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_START_WRPOINT - Source Channel Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_RDADDR - Source Channel Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_WRADDR - Source Channel Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_BASEADDR - Source Channel Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_ENDADDR - Source Channel Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_FREE_MARK - Source Channel Ring Buffer 3 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_START_WRPOINT - Source Channel Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_RDADDR - Source Channel Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_WRADDR - Source Channel Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_BASEADDR - Source Channel Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_ENDADDR - Source Channel Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_FREE_MARK - Source Channel Ring Buffer 4 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_START_WRPOINT - Source Channel Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_RDADDR - Source Channel Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_WRADDR - Source Channel Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_BASEADDR - Source Channel Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_ENDADDR - Source Channel Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_FREE_MARK - Source Channel Ring Buffer 5 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_START_WRPOINT - Source Channel Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_RDADDR - Source Channel Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_WRADDR - Source Channel Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_BASEADDR - Source Channel Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_ENDADDR - Source Channel Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_FREE_MARK - Source Channel Ring Buffer 6 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_START_WRPOINT - Source Channel Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_RDADDR - Source Channel Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_WRADDR - Source Channel Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_BASEADDR - Source Channel Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_ENDADDR - Source Channel Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_FREE_MARK - Source Channel Ring Buffer 7 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_START_WRPOINT - Source Channel Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_RDADDR - Source Channel Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_WRADDR - Source Channel Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_BASEADDR - Source Channel Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_ENDADDR - Source Channel Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_FREE_MARK - Source Channel Ring Buffer 8 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_START_WRPOINT - Source Channel Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_RDADDR - Source Channel Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_WRADDR - Source Channel Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_BASEADDR - Source Channel Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_ENDADDR - Source Channel Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_FREE_MARK - Source Channel Ring Buffer 9 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_START_WRPOINT - Source Channel Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_RDADDR - Source Channel Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_WRADDR - Source Channel Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_BASEADDR - Source Channel Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_ENDADDR - Source Channel Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_FREE_MARK - Source Channel Ring Buffer 10 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_START_WRPOINT - Source Channel Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_RDADDR - Source Channel Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_WRADDR - Source Channel Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_BASEADDR - Source Channel Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_ENDADDR - Source Channel Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_FREE_MARK - Source Channel Ring Buffer 11 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_START_WRPOINT - Source Channel Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_RDADDR - Source Channel Ring Buffer 12 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_WRADDR - Source Channel Ring Buffer 12 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_BASEADDR - Source Channel Ring Buffer 12 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_ENDADDR - Source Channel Ring Buffer 12 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_FREE_MARK - Source Channel Ring Buffer 12 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_START_WRPOINT - Source Channel Ring Buffer 12 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_RDADDR - Source Channel Ring Buffer 13 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_WRADDR - Source Channel Ring Buffer 13 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_BASEADDR - Source Channel Ring Buffer 13 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_ENDADDR - Source Channel Ring Buffer 13 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_FREE_MARK - Source Channel Ring Buffer 13 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_START_WRPOINT - Source Channel Ring Buffer 13 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_RDADDR - Source Channel Ring Buffer 14 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_WRADDR - Source Channel Ring Buffer 14 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_BASEADDR - Source Channel Ring Buffer 14 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_ENDADDR - Source Channel Ring Buffer 14 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_FREE_MARK - Source Channel Ring Buffer 14 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_START_WRPOINT - Source Channel Ring Buffer 14 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_RDADDR - Source Channel Ring Buffer 15 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_WRADDR - Source Channel Ring Buffer 15 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_BASEADDR - Source Channel Ring Buffer 15 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_ENDADDR - Source Channel Ring Buffer 15 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_FREE_MARK - Source Channel Ring Buffer 15 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_START_WRPOINT - Source Channel Ring Buffer 15 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_RDADDR - Source Channel Ring Buffer 16 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_WRADDR - Source Channel Ring Buffer 16 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_BASEADDR - Source Channel Ring Buffer 16 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_ENDADDR - Source Channel Ring Buffer 16 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_FREE_MARK - Source Channel Ring Buffer 16 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_START_WRPOINT - Source Channel Ring Buffer 16 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_RDADDR - Source Channel Ring Buffer 17 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_WRADDR - Source Channel Ring Buffer 17 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_BASEADDR - Source Channel Ring Buffer 17 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_ENDADDR - Source Channel Ring Buffer 17 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_FREE_MARK - Source Channel Ring Buffer 17 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_START_WRPOINT - Source Channel Ring Buffer 17 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_RDADDR - Source Channel Ring Buffer 18 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_WRADDR - Source Channel Ring Buffer 18 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_BASEADDR - Source Channel Ring Buffer 18 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_ENDADDR - Source Channel Ring Buffer 18 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_FREE_MARK - Source Channel Ring Buffer 18 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_START_WRPOINT - Source Channel Ring Buffer 18 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_RDADDR - Source Channel Ring Buffer 19 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_WRADDR - Source Channel Ring Buffer 19 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_BASEADDR - Source Channel Ring Buffer 19 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_ENDADDR - Source Channel Ring Buffer 19 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_FREE_MARK - Source Channel Ring Buffer 19 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_START_WRPOINT - Source Channel Ring Buffer 19 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_RDADDR - Source Channel Ring Buffer 20 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_WRADDR - Source Channel Ring Buffer 20 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_BASEADDR - Source Channel Ring Buffer 20 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_ENDADDR - Source Channel Ring Buffer 20 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_FREE_MARK - Source Channel Ring Buffer 20 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_START_WRPOINT - Source Channel Ring Buffer 20 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_RDADDR - Source Channel Ring Buffer 21 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_WRADDR - Source Channel Ring Buffer 21 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_BASEADDR - Source Channel Ring Buffer 21 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_ENDADDR - Source Channel Ring Buffer 21 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_FREE_MARK - Source Channel Ring Buffer 21 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_START_WRPOINT - Source Channel Ring Buffer 21 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_RDADDR - Source Channel Ring Buffer 22 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_WRADDR - Source Channel Ring Buffer 22 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_BASEADDR - Source Channel Ring Buffer 22 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_ENDADDR - Source Channel Ring Buffer 22 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_FREE_MARK - Source Channel Ring Buffer 22 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_START_WRPOINT - Source Channel Ring Buffer 22 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_RDADDR - Source Channel Ring Buffer 23 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_WRADDR - Source Channel Ring Buffer 23 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_BASEADDR - Source Channel Ring Buffer 23 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_ENDADDR - Source Channel Ring Buffer 23 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_FREE_MARK - Source Channel Ring Buffer 23 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_START_WRPOINT - Source Channel Ring Buffer 23 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_RDADDR - Source Channel Ring Buffer 24 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_WRADDR - Source Channel Ring Buffer 24 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_BASEADDR - Source Channel Ring Buffer 24 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_ENDADDR - Source Channel Ring Buffer 24 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_FREE_MARK - Source Channel Ring Buffer 24 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_START_WRPOINT - Source Channel Ring Buffer 24 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_RDADDR - Source Channel Ring Buffer 25 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_WRADDR - Source Channel Ring Buffer 25 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_BASEADDR - Source Channel Ring Buffer 25 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_ENDADDR - Source Channel Ring Buffer 25 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_FREE_MARK - Source Channel Ring Buffer 25 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_START_WRPOINT - Source Channel Ring Buffer 25 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_RDADDR - Source Channel Ring Buffer 26 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_WRADDR - Source Channel Ring Buffer 26 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_BASEADDR - Source Channel Ring Buffer 26 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_ENDADDR - Source Channel Ring Buffer 26 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_FREE_MARK - Source Channel Ring Buffer 26 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_START_WRPOINT - Source Channel Ring Buffer 26 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_RDADDR - Source Channel Ring Buffer 27 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_WRADDR - Source Channel Ring Buffer 27 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_BASEADDR - Source Channel Ring Buffer 27 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_ENDADDR - Source Channel Ring Buffer 27 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_FREE_MARK - Source Channel Ring Buffer 27 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_START_WRPOINT - Source Channel Ring Buffer 27 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_RDADDR - Source Channel Ring Buffer 28 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_WRADDR - Source Channel Ring Buffer 28 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_BASEADDR - Source Channel Ring Buffer 28 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_ENDADDR - Source Channel Ring Buffer 28 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_FREE_MARK - Source Channel Ring Buffer 28 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_START_WRPOINT - Source Channel Ring Buffer 28 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_RDADDR - Source Channel Ring Buffer 29 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_WRADDR - Source Channel Ring Buffer 29 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_BASEADDR - Source Channel Ring Buffer 29 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_ENDADDR - Source Channel Ring Buffer 29 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_FREE_MARK - Source Channel Ring Buffer 29 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FREE_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FREE_MARK :: RINGBUF_FREE_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_RINGBUF_FREE_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_START_WRPOINT - Source Channel Ring Buffer 29 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_RDADDR - Dest Channel Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_WRADDR - Dest Channel Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_BASEADDR - Dest Channel Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_ENDADDR - Dest Channel Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_FULL_MARK - Dest Channel Ring Buffer 0 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_START_WRPOINT - Dest Channel Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_RDADDR - Dest Channel Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_WRADDR - Dest Channel Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_BASEADDR - Dest Channel Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_ENDADDR - Dest Channel Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_FULL_MARK - Dest Channel Ring Buffer 1 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_START_WRPOINT - Dest Channel Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_RDADDR - Dest Channel Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_WRADDR - Dest Channel Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_BASEADDR - Dest Channel Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_ENDADDR - Dest Channel Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_FULL_MARK - Dest Channel Ring Buffer 2 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_START_WRPOINT - Dest Channel Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_RDADDR - Dest Channel Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_WRADDR - Dest Channel Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_BASEADDR - Dest Channel Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_ENDADDR - Dest Channel Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_FULL_MARK - Dest Channel Ring Buffer 3 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_START_WRPOINT - Dest Channel Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_RDADDR - Dest Channel Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_WRADDR - Dest Channel Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_BASEADDR - Dest Channel Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_ENDADDR - Dest Channel Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_FULL_MARK - Dest Channel Ring Buffer 4 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_START_WRPOINT - Dest Channel Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_RDADDR - Dest Channel Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_WRADDR - Dest Channel Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_BASEADDR - Dest Channel Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_ENDADDR - Dest Channel Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_FULL_MARK - Dest Channel Ring Buffer 5 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_START_WRPOINT - Dest Channel Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_RDADDR - Dest Channel Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_WRADDR - Dest Channel Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_BASEADDR - Dest Channel Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_ENDADDR - Dest Channel Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_FULL_MARK - Dest Channel Ring Buffer 6 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_START_WRPOINT - Dest Channel Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_RDADDR - Dest Channel Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_WRADDR - Dest Channel Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_BASEADDR - Dest Channel Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_ENDADDR - Dest Channel Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_FULL_MARK - Dest Channel Ring Buffer 7 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_START_WRPOINT - Dest Channel Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_RDADDR - Dest Channel Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_WRADDR - Dest Channel Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_BASEADDR - Dest Channel Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_ENDADDR - Dest Channel Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_FULL_MARK - Dest Channel Ring Buffer 8 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_START_WRPOINT - Dest Channel Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_RDADDR - Dest Channel Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_WRADDR - Dest Channel Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_BASEADDR - Dest Channel Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_ENDADDR - Dest Channel Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_FULL_MARK - Dest Channel Ring Buffer 9 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_START_WRPOINT - Dest Channel Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_RDADDR - Dest Channel Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_WRADDR - Dest Channel Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_BASEADDR - Dest Channel Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_ENDADDR - Dest Channel Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_FULL_MARK - Dest Channel Ring Buffer 10 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_START_WRPOINT - Dest Channel Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_RDADDR - Dest Channel Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_RDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_WRADDR - Dest Channel Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_WRADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_BASEADDR - Dest Channel Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_BASEADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_BASEADDR :: reserved_for_eco1 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000001f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_ENDADDR - Dest Channel Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_ENDADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_FULL_MARK - Dest Channel Ring Buffer 11 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FULL_MARK :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FULL_MARK :: RINGBUF_FULL_MARK [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_RINGBUF_FULL_MARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_START_WRPOINT - Dest Channel Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_START_WRPOINT :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [39:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_FRMSTADDR - Source Channel Ring Buffer 0 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_MI_VALID - Source Channel Ring Buffer 0 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_FRMSTADDR - Source Channel Ring Buffer 1 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_MI_VALID - Source Channel Ring Buffer 1 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_FRMSTADDR - Source Channel Ring Buffer 2 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_MI_VALID - Source Channel Ring Buffer 2 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_FRMSTADDR - Source Channel Ring Buffer 3 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_MI_VALID - Source Channel Ring Buffer 3 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_FRMSTADDR - Source Channel Ring Buffer 4 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_MI_VALID - Source Channel Ring Buffer 4 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_FRMSTADDR - Source Channel Ring Buffer 5 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_MI_VALID - Source Channel Ring Buffer 5 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_FRMSTADDR - Source Channel Ring Buffer 6 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_MI_VALID - Source Channel Ring Buffer 6 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_FRMSTADDR - Source Channel Ring Buffer 7 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_MI_VALID - Source Channel Ring Buffer 7 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_FRMSTADDR - Source Channel Ring Buffer 8 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_MI_VALID - Source Channel Ring Buffer 8 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_FRMSTADDR - Source Channel Ring Buffer 9 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_MI_VALID - Source Channel Ring Buffer 9 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_FRMSTADDR - Source Channel Ring Buffer 10 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_MI_VALID - Source Channel Ring Buffer 10 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_FRMSTADDR - Source Channel Ring Buffer 11 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_MI_VALID - Source Channel Ring Buffer 11 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_FRMSTADDR - Source Channel Ring Buffer 12 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_MI_VALID - Source Channel Ring Buffer 12 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_FRMSTADDR - Source Channel Ring Buffer 13 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_MI_VALID - Source Channel Ring Buffer 13 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_FRMSTADDR - Source Channel Ring Buffer 14 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_MI_VALID - Source Channel Ring Buffer 14 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_FRMSTADDR - Source Channel Ring Buffer 15 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_MI_VALID - Source Channel Ring Buffer 15 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_FRMSTADDR - Source Channel Ring Buffer 16 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_MI_VALID - Source Channel Ring Buffer 16 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_FRMSTADDR - Source Channel Ring Buffer 17 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_MI_VALID - Source Channel Ring Buffer 17 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_FRMSTADDR - Source Channel Ring Buffer 18 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_MI_VALID - Source Channel Ring Buffer 18 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_FRMSTADDR - Source Channel Ring Buffer 19 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_MI_VALID - Source Channel Ring Buffer 19 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_FRMSTADDR - Source Channel Ring Buffer 20 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_MI_VALID - Source Channel Ring Buffer 20 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_FRMSTADDR - Source Channel Ring Buffer 21 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_MI_VALID - Source Channel Ring Buffer 21 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_FRMSTADDR - Source Channel Ring Buffer 22 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_MI_VALID - Source Channel Ring Buffer 22 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_FRMSTADDR - Source Channel Ring Buffer 23 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_MI_VALID - Source Channel Ring Buffer 23 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_FRMSTADDR - Source Channel Ring Buffer 24 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_MI_VALID - Source Channel Ring Buffer 24 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_FRMSTADDR - Source Channel Ring Buffer 25 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_MI_VALID - Source Channel Ring Buffer 25 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_FRMSTADDR - Source Channel Ring Buffer 26 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_MI_VALID - Source Channel Ring Buffer 26 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_FRMSTADDR - Source Channel Ring Buffer 27 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_MI_VALID - Source Channel Ring Buffer 27 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_FRMSTADDR - Source Channel Ring Buffer 28 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_MI_VALID - Source Channel Ring Buffer 28 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_FRMSTADDR - Source Channel Ring Buffer 29 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_MI_VALID - Source Channel Ring Buffer 29 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_FRMSTADDR - Dest Channel Ring Buffer 0 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_MI_VALID - Dest Channel Ring Buffer 0 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_FRMSTADDR - Dest Channel Ring Buffer 1 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_MI_VALID - Dest Channel Ring Buffer 1 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_FRMSTADDR - Dest Channel Ring Buffer 2 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_MI_VALID - Dest Channel Ring Buffer 2 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_FRMSTADDR - Dest Channel Ring Buffer 3 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_MI_VALID - Dest Channel Ring Buffer 3 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_FRMSTADDR - Dest Channel Ring Buffer 4 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_MI_VALID - Dest Channel Ring Buffer 4 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_FRMSTADDR - Dest Channel Ring Buffer 5 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_MI_VALID - Dest Channel Ring Buffer 5 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_FRMSTADDR - Dest Channel Ring Buffer 6 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_MI_VALID - Dest Channel Ring Buffer 6 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_FRMSTADDR - Dest Channel Ring Buffer 7 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_MI_VALID - Dest Channel Ring Buffer 7 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_FRMSTADDR - Dest Channel Ring Buffer 8 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_MI_VALID - Dest Channel Ring Buffer 8 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_FRMSTADDR - Dest Channel Ring Buffer 9 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_MI_VALID - Dest Channel Ring Buffer 9 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_VALID_MASK  BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_FRMSTADDR - Dest Channel Ring Buffer 10 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_MI_VALID - Dest Channel Ring Buffer 10 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_FRMSTADDR - Dest Channel Ring Buffer 11 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FRMSTADDR :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FRMSTADDR :: UNDEFINED [39:39] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_UNDEFINED_MASK BCHP_UINT64_C(0x00000080, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_UNDEFINED_SHIFT 39

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FRMSTADDR :: FRAME_START_ADDR [38:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_MASK BCHP_UINT64_C(0x0000007f, 0xffffffff)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_MI_VALID - Dest Channel Ring Buffer 11 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: reserved0 [63:40] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_reserved0_SHIFT 40

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: UNDEFINED [39:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_UNDEFINED_MASK BCHP_UINT64_C(0x000000ff, 0xffffffe0)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_META_INDEX_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_META_INDEX_SHIFT 0

#endif /* #ifndef BCHP_AUD_FMM_BF_CTRL_H__ */

/* End of File */
