Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: projeto_final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "projeto_final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "projeto_final"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : projeto_final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/pedrot/Desktop/microeletronica/Projeto Final/projeto/projeto_final.vhd" in Library work.
Entity <projeto_final> compiled.
Entity <projeto_final> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <projeto_final> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/pedrot/Desktop/microeletronica/Projeto Final/projeto/projeto_final.vhd" line 87: Index value(s) does not match array range, simulation mismatch.
Entity <projeto_final> analyzed. Unit <projeto_final> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <projeto_final>.
    Related source file is "/home/pedrot/Desktop/microeletronica/Projeto Final/projeto/projeto_final.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nextState> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <message_inicio> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <exibindo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <currentState> is used but never assigned. This sourceless signal will be automatically connected to value 000.
    Found 37x8-bit ROM for signal <d2$mux0000> created at line 88.
    Found 4-bit register for signal <ANODO>.
    Found 1-of-4 decoder for signal <ANODO$mux0001> created at line 110.
    Found 8-bit register for signal <d0>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 8-bit register for signal <d3>.
    Found 2-bit up counter for signal <display>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$add0000> created at line 91.
    Found 32-bit adder for signal <index$add0001> created at line 81.
    Found 32-bit comparator greater for signal <index$cmp_gt0000> created at line 84.
    Found 15-bit up counter for signal <tick_update>.
    Found 15-bit adder for signal <tick_update$addsub0000> created at line 106.
    Found 15-bit comparator greater for signal <tick_update$cmp_gt0000> created at line 107.
    Found 32-bit up counter for signal <ticks>.
    Found 32-bit comparator greater for signal <ticks$cmp_gt0000> created at line 82.
    Found 8-bit register for signal <valor>.
    Found 2-bit adder for signal <valor$add0000> created at line 109.
    Found 8-bit 4-to-1 multiplexer for signal <valor$mux0001> created at line 110.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <projeto_final> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 37x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 3
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <d0_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d3_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <projeto_final>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_d2_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <projeto_final> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 37x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 3
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <d0_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d3_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d2_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valor_7> has a constant value of 0 in block <projeto_final>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <projeto_final> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto_final, actual ratio is 2.
FlipFlop index_2 has been replicated 1 time(s)
FlipFlop index_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : projeto_final.ngr
Top Level Output File Name         : projeto_final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 775
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 64
#      LUT2                        : 98
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 51
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 162
#      LUT4_D                      : 17
#      LUT4_L                      : 23
#      MUXCY                       : 169
#      MUXF5                       : 34
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 122
#      FDE                         : 107
#      FDR                         : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      230  out of   8672     2%  
 Number of Slice Flip Flops:            122  out of  17344     0%  
 Number of 4 input LUTs:                437  out of  17344     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  12  out of    250     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 122   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.208ns (Maximum Frequency: 81.913MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.178ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.208ns (frequency: 81.913MHz)
  Total number of paths / destination ports: 433036 / 212
-------------------------------------------------------------------------
Delay:               12.208ns (Levels of Logic = 24)
  Source:            index_3 (FF)
  Destination:       d1_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: index_3 to d1_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.514   1.216  index_3 (index_3)
     LUT2:I0->O            1   0.612   0.000  Mcompar_index_cmp_gt0000_lut<2> (Mcompar_index_cmp_gt0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_index_cmp_gt0000_cy<2> (Mcompar_index_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<3> (Mcompar_index_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<4> (Mcompar_index_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<5> (Mcompar_index_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<6> (Mcompar_index_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<7> (Mcompar_index_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<8> (Mcompar_index_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<9> (Mcompar_index_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0000_cy<10> (Mcompar_index_cmp_gt0000_cy<10>)
     MUXCY:CI->O          95   0.399   1.120  Mcompar_index_cmp_gt0000_cy<11> (Mcompar_index_cmp_gt0000_cy<11>)
     LUT3:I2->O            1   0.612   0.000  d0_cmp_eq00021_wg_lut<0> (d0_cmp_eq00021_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  d0_cmp_eq00021_wg_cy<0> (d0_cmp_eq00021_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<1> (d0_cmp_eq00021_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<2> (d0_cmp_eq00021_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<3> (d0_cmp_eq00021_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<4> (d0_cmp_eq00021_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<5> (d0_cmp_eq00021_wg_cy<5>)
     MUXCY:CI->O          18   0.399   0.911  d0_cmp_eq00021_wg_cy<6> (d0_cmp_eq00021_wg_cy<6>)
     LUT4:I3->O           18   0.612   0.911  d0_cmp_eq000511 (N30)
     LUT4_L:I3->LO         1   0.612   0.103  d1_mux0000<6>1_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  d1_mux0000<6>1 (N20)
     LUT4_L:I3->LO         1   0.612   0.103  d1_mux0000<0>138 (N23)
     LUT4:I3->O            1   0.612   0.000  d1_mux0000<6>35 (d1_mux0000<6>)
     FDE:D                     0.268          d1_6
    ----------------------------------------
    Total                     12.208ns (7.343ns logic, 4.866ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 205 / 11
-------------------------------------------------------------------------
Offset:              9.178ns (Levels of Logic = 5)
  Source:            valor_3 (FF)
  Destination:       ssd<4> (PAD)
  Source Clock:      clk rising

  Data Path: valor_3 to ssd<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.514   1.223  valor_3 (valor_3)
     LUT4:I0->O            1   0.612   0.426  ssd<3>2_SW1 (N83)
     LUT4:I1->O            2   0.612   0.532  ssd<3>2 (N14)
     LUT4:I0->O            1   0.612   0.509  ssd<4>36 (ssd<4>36)
     LUT2:I0->O            1   0.612   0.357  ssd<4>82 (ssd_4_OBUF)
     OBUF:I->O                 3.169          ssd_4_OBUF (ssd<4>)
    ----------------------------------------
    Total                      9.178ns (6.131ns logic, 3.047ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.51 secs
 
--> 


Total memory usage is 526076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

