vhdl xil_defaultlib  \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_trigger_module_0_0/src/ctr_32b/sim/ctr_32b.vhd" \
"../../../bd/adc_trig_bd/ipshared/4f13/src/trigger_module.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_trigger_module_0_0/sim/adc_trig_bd_trigger_module_0_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_0/sim/adc_trig_bd_axi_gpio_0_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_1/sim/adc_trig_bd_axi_gpio_0_1.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_rst_ps7_0_100M_0/sim/adc_trig_bd_rst_ps7_0_100M_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_3/sim/adc_trig_bd_axi_gpio_0_3.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_adc_demux_0_0/sim/adc_trig_bd_adc_demux_0_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/sim/bd_17f9.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/ip/ip_0/sim/bd_17f9_ila_lib_0.vhd" \
"../../../bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/sim/adc_trig_bd_system_ila_0_0.vhd" \
"../../../bd/adc_trig_bd/sim/adc_trig_bd.vhd" \

nosort
