// Seed: 2617988760
module module_0;
  supply0 id_1;
  ;
  assign id_1 = 1;
  wire id_2;
  union packed {struct packed {logic id_3 = -1'h0 == -1 + 1;} id_4;} id_5;
  ;
  logic id_6;
  ;
  assign id_5 = id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input  tri1  id_0
    , id_7 = 1,
    output tri   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    inout  tri   id_4
    , id_8,
    inout  uwire id_5
);
  assign id_8 = -1;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_7, id_8);
  module_0 modCall_1 ();
endmodule
