{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691657516026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691657516029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:51:55 2023 " "Processing started: Thu Aug 10 16:51:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691657516029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657516029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm_Vending -c Fsm_Vending " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657516030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691657517240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691657517241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/vending_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/vending_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_top " "Found entity 1: vending_top" {  } { { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/vending.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/vending.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending " "Found entity 1: vending" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/pwm_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/pwm_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_buzzer " "Found entity 1: pwm_buzzer" {  } { { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzer_ctrl.v(129) " "Verilog HDL information at buzzer_ctrl.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691657524068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/buzzer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/buzzer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_ctrl " "Found entity 1: buzzer_ctrl" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/ip/ram_10x32/ram_10x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/ip/ram_10x32/ram_10x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_10x32 " "Found entity 1: ram_10x32" {  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/ip/fifo_10x32/fifo_10x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/ip/fifo_10x32/fifo_10x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_10x32 " "Found entity 1: fifo_10x32" {  } { { "../ip/fifo_10x32/fifo_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/fifo_10x32/fifo_10x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657524081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657524081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_top " "Elaborating entity \"vending_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691657526171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/vending_top.v" "u_key_debounce" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vending vending:u_vending " "Elaborating entity \"vending\" for hierarchy \"vending:u_vending\"" {  } { { "../rtl/vending_top.v" "u_vending" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(177) " "Verilog HDL assignment warning at vending.v(177): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526179 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(180) " "Verilog HDL assignment warning at vending.v(180): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(183) " "Verilog HDL assignment warning at vending.v(183): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(186) " "Verilog HDL assignment warning at vending.v(186): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(189) " "Verilog HDL assignment warning at vending.v(189): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(237) " "Verilog HDL assignment warning at vending.v(237): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(240) " "Verilog HDL assignment warning at vending.v(240): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(244) " "Verilog HDL assignment warning at vending.v(244): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(247) " "Verilog HDL assignment warning at vending.v(247): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(250) " "Verilog HDL assignment warning at vending.v(250): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526181 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(305) " "Verilog HDL Case Statement information at vending.v(305): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 305 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(337) " "Verilog HDL assignment warning at vending.v(337): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(338) " "Verilog HDL assignment warning at vending.v(338): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(339) " "Verilog HDL assignment warning at vending.v(339): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(336) " "Verilog HDL Case Statement information at vending.v(336): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 336 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(368) " "Verilog HDL Case Statement information at vending.v(368): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 368 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691657526182 "|vending_top|vending:u_vending"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_10x32 vending:u_vending\|ram_10x32:ram_10x32_inst " "Elaborating entity \"ram_10x32\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\"" {  } { { "../rtl/vending.v" "ram_10x32_inst" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_10x32/ram_10x32.v" "altsyncram_component" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prices.mif " "Parameter \"init_file\" = \"prices.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657526443 ""}  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657526443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rej1 " "Found entity 1: altsyncram_rej1" {  } { { "db/altsyncram_rej1.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/altsyncram_rej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657526549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657526549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rej1 vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated " "Elaborating entity \"altsyncram_rej1\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/vending_top.v" "u_seg_driver" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526604 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526604 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526604 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526604 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526604 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526605 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot_r seg_driver.v(98) " "Verilog HDL Always Construct warning at seg_driver.v(98): inferring latch(es) for variable \"dot_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691657526605 "|vending_top|seg_driver:u_seg_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_r seg_driver.v(98) " "Inferred latch for \"dot_r\" at seg_driver.v(98)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657526605 "|vending_top|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_ctrl buzzer_ctrl:u_buzzer_ctrl " "Elaborating entity \"buzzer_ctrl\" for hierarchy \"buzzer_ctrl:u_buzzer_ctrl\"" {  } { { "../rtl/vending_top.v" "u_buzzer_ctrl" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOTES buzzer_ctrl.v(46) " "Verilog HDL or VHDL warning at buzzer_ctrl.v(46): object \"NOTES\" assigned a value but never read" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691657526609 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 buzzer_ctrl.v(96) " "Verilog HDL assignment warning at buzzer_ctrl.v(96): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526609 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "buzzer_ctrl.v(134) " "Verilog HDL Case Statement information at buzzer_ctrl.v(134): all case item expressions in this case statement are onehot" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691657526609 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_buzzer buzzer_ctrl:u_buzzer_ctrl\|pwm_buzzer:u_pwm_buzzer " "Elaborating entity \"pwm_buzzer\" for hierarchy \"buzzer_ctrl:u_buzzer_ctrl\|pwm_buzzer:u_pwm_buzzer\"" {  } { { "../rtl/buzzer_ctrl.v" "u_pwm_buzzer" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657526611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 15 pwm_buzzer.v(34) " "Verilog HDL assignment warning at pwm_buzzer.v(34): truncated value with size 18 to match size of target (15)" {  } { { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691657526612 "|vending_top|buzzer_ctrl:u_buzzer_ctrl|pwm_buzzer:u_pwm_buzzer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div3\"" {  } { { "../rtl/seg_driver.v" "Div3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult3\"" {  } { { "../rtl/vending.v" "Mult3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult1\"" {  } { { "../rtl/vending.v" "Mult1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult0\"" {  } { { "../rtl/vending.v" "Mult0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult2\"" {  } { { "../rtl/vending.v" "Mult2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657527122 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691657527122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657527288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527288 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657527288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657527734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527734 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657527734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657527826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657527826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657527883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527883 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657527883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657527945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657527945 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657527945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div3\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657528243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div3 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528243 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div2\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657528623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657528623 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657528623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657528882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657528882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657529010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529010 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657529010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657529110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657529110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657529185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657529185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657529285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657529285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657529637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult3 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657529637 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657529637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657530057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657530278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657530581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657530724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657530724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657530789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657530856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657531003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657531003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult1 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531182 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657531182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657531500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657531500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult0\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult0 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531568 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657531568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/mult_mbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657531676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657531676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult2 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691657531709 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691657531709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657531902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657532045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657532045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657532109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657532174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691657532324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657532324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657532378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_driver:u_seg_driver\|dot_r " "Latch seg_driver:u_seg_driver\|dot_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_driver:u_seg_driver\|sel\[5\] " "Ports D and ENA on the latch are fed by the same signal seg_driver:u_seg_driver\|sel\[5\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691657533190 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691657533190 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 133 -1 0 } } { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 10 -1 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 368 -1 0 } } { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/key_debounce.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691657533194 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691657533194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691657533859 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rej1.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/altsyncram_rej1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 61 0 0 } } { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 46 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657535421 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[4\]~28 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[4\]~28\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[4\]~28" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[3\]~30 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[3\]~30\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[3\]~30" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[2\]~32 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[2\]~32\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[2\]~32" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[1\]~34 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[1\]~34\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[1\]~34" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[3\]~24 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[3\]~24\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[3\]~24" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[2\]~26 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[2\]~26\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[2\]~26" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[1\]~28 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[1\]~28\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[1\]~28" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[2\]~18" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[1\]~20" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691657535425 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691657535425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.map.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657535498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691657536237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691657536237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3405 " "Implemented 3405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691657536843 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691657536843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3368 " "Implemented 3368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691657536843 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691657536843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1691657536843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691657536843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691657536909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:52:16 2023 " "Processing ended: Thu Aug 10 16:52:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691657536909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691657536909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691657536909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691657536909 ""}
