Netlist file: ff_en.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^FF_NODE~14	1	5	0	#0
top^FF_NODE~16	1	6	0	#1
top^d_en	0	6	1	#2
top^rst		0	6	6	#3
top^d_in~2	0	6	5	#4
top^d_in~3	0	5	5	#5
top^d_in~9	0	4	7	#6
top^d_in~8	0	6	2	#7
top^d_in~7	0	4	0	#8
top^d_in~1	0	6	4	#9
top^d_in~6	0	5	4	#10
top^d_in~5	0	5	2	#11
top^d_in~4	0	4	4	#12
top^d_in~0	0	5	1	#13
out:top^d_out~1	0	6	7	#14
out:top^d_out~0	0	5	0	#15
out:top^d_out~9	0	5	7	#16
out:top^d_out~8	0	6	0	#17
out:top^d_out~7	0	5	6	#18
out:top^d_out~6	0	4	1	#19
out:top^d_out~5	0	4	2	#20
out:top^d_out~4	0	4	6	#21
out:top^d_out~3	0	5	3	#22
out:top^d_out~2	0	6	3	#23
top^clock	11	2	7	#24
