# compile vhdl design source files
vhdl xil_defaultlib  "../../../nor_not.srcs/sources_1/new/NOR_NOT.vhd"
vhdl xil_defaultlib  "../../../nor_not.srcs/sim_1/new/nor_not_gate_flow.vhd"

# Do not sort compile order
nosort
