

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Feb 16 14:42:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.700 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_loop_fu_80  |fir_Pipeline_loop  |       62|       62|  0.620 us|  0.620 us|   57|   57|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     2|     220|     238|    0|
|Memory           |        0|     -|      32|      15|    0|
|Multiplexer      |        -|     -|       0|      87|    -|
|Register         |        -|     -|      79|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     331|     340|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_loop_fu_80  |fir_Pipeline_loop   |        0|   1|  140|  129|    0|
    |fir_io_s_axi_U               |fir_io_s_axi        |        0|   0|   80|  104|    0|
    |mul_16s_10s_25_1_1_U7        |mul_16s_10s_25_1_1  |        0|   1|    0|    5|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                        |                    |        0|   2|  220|  238|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_10s_31s_31_4_1_U8  |mac_muladd_16s_10s_31s_31_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |shift_reg_address0        |   9|          2|    6|         12|
    |shift_reg_address0_local  |  14|          3|    6|         18|
    |shift_reg_ce0             |   9|          2|    1|          2|
    |shift_reg_d0              |   9|          2|   16|         32|
    |shift_reg_we0             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  87|         18|   31|         73|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_2_loc_fu_56                           |  31|   0|   31|          0|
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |grp_fir_Pipeline_loop_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln44_reg_132                          |  25|   0|   25|          0|
    |x_read_reg_137                            |  16|   0|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  79|   0|   79|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

