[SYSNAME]
type=System
children=clk_domain CPUNAMES cpu_clk_domain cpu_voltage_domain dvfs_handler mem_ctrls membus voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=SYSNAME.clk_domain
default_p_state=UNDEFINED
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
load_addr_mask=1099511627775
load_offset=0
mem_mode=timing
mem_ranges=0:536870911:0:0:0:0
memories=SYSNAME.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
readfile=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=SYSNAME.membus.slave[0]

[SYSNAME.clk_domain]
type=SrcClockDomain
clock=400
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=SYSNAME.voltage_domain

[SYSNAME.cpu_clk_domain]
type=SrcClockDomain
clock=400
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=SYSNAME.cpu_voltage_domain

[SYSNAME.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

[SYSNAME.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=SYSNAME.clk_domain
transition_latency=100000000

[SYSNAME.mem_ctrls]
type=ControlledSimpleMemory
bandwidth=1.000000
clk_domain=SYSNAME.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
eventq_index=0
in_addr_map=true
kvm_map=true
latency=400
latency_var=0
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
range=0:536870911:6:19:0:0
port=SYSNAME.membus.master[0]

[SYSNAME.membus]
type=NoncoherentXBar
clk_domain=SYSNAME.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=0
snoop_response_latency=0
system=SYSNAME
use_default_range=false
width=16
master=SYSNAME.mem_ctrls.port
slave=SYSNAME.system_port MEMBUSPORTS


[SYSNAME.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

