v 20110115 2
B 45600 20300 33100 46800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 73600 65600 9 80 1 0 180 0 2
SOCGEN Project: 
A design for reuse environment
T 69300 61700 9 50 1 0 180 0 2
Free opensourced toolset and libraries
available on opencores.org
T 75600 57700 9 50 1 0 180 0 14
IP-Xact based toolflow promoting easy exchange of ip between users
Easy to retarget design to different process
Prevents name space collisions
Packages each component into library file
Eliminates search paths
Supports IP-Xact  bus definitions
Icarus verilog simulations
Code coverage using covered
rtl checking using verilator
synthesys using Xilinx webpack
wave view using gtkwave
finite state machines with fizzim
Control and status register generator

T 61500 21400 9 20 1 0 0 0 1
Test 20 test
T 71000 21500 9 10 1 0 0 0 1
Test 10 test
T 54000 21200 9 30 1 0 0 0 1
Test 30 test
T 47200 21200 9 40 1 0 0 0 1
Test 40 test
T 71200 39500 9 50 1 0 180 0 13
Easy to retarget design to different process
Prevents name space collisions
Packages each component into library file
Eliminates search paths
Supports IP-Xact  bus definitions
Icarus verilog simulations
Code coverage using covered
rtl checking using verilator
synthesys using Xilinx webpack
wave view using gtkwave
finite state machines with fizzim
Control and status register generator

