{"the ab filling methodology for power aware at speed scan testing": {"filter": "Header Section", "author": ["Tsung-Tang Chen", "Po-Han Wu", "Kung-Han Chen", "Jiann-Chyi Rau", "Shih-Ming Tzeng"]}, "a practical scan re use scheme for system test": {"filter": "Header Section", "author": ["Kelly Lee"]}, "a tester architecture suitable for mems calibration and testing": {"filter": "Header Section", "author": ["Lyl M. Ciganda Brasca", "Paolo Bernardi", "Matteo Sonza Reorda", "Dimitri Barbieri", "Maurizio Straiotto", "Luciano Bonaria"]}, "vendor agnostic native compression engine": {"filter": "Header Section", "author": ["Vance Threatt", "Atchyuth Gorti", "Jeff Rearick", "Shaishav Parikh", "Anirudh Kadiyala", "Aditya Jagirdar", "Andy Halliday"]}, "system reliability evaluation using concurrent multi level simulation of structural faults": {"filter": "Header Section", "author": ["Michael A. Kochte", "Christian G. Zoellin", "Rafal Baranowski", "Michael E. Imhof", "Hans-Joachim Wunderlich", "Nadereh Hatami", "Stefano Di Carlo", "Paolo Prinetto"]}, "methodology for early and accurate test power estimation at rtl": {"filter": "Header Section", "author": ["Abhay Singh", "Milan Shetty", "Srivaths Ravi", "Ravindra Nibandhe"]}, "dfm aware bridge pair extraction for manufacturing test development": {"filter": "Header Section", "author": ["Sarveswara Tammali", "Vishal Khatri", "Gowrysankar Shanmugam", "Mark Terry"]}, "axie open architecture test system standard": {"filter": "Header Section", "author": ["Al Czamara"]}, "detecting and diagnosing open defects": {"filter": "Header Section", "author": ["Dat Tran", "LeRoy Winemberg", "Darrell Carder", "Xijiang Lin", "Joe LeBritton", "Bruce Swanson"]}, "a roaming memory test bench for detecting particle induced seus": {"filter": "Header Section", "author": ["Jean Marc Galliere", "Paolo Rech", "Patrick Girard", "Luigi Dilillo"]}, "on generation of a universal path candidate set containing testable long paths": {"filter": "Header Section", "author": ["Zijian He", "Tao Lv", "Huawei Li", "Xiaowei Li"]}, "is test power reduction through x filling good enough": {"filter": "Header Section", "author": ["Fangmei Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Mohammad Tehranipoor", "Kohei Miyase", "Xiaoqing Wen", "Nisar Ahmed"]}, "axie 2 0 and mvp c open ate software standards": {"filter": "Header Section", "author": ["Kenneth Spargo"]}, "using context based methods for test data compression": {"filter": "Header Section", "author": ["Sara Karamati", "Zainalabedin Navabi"]}, "multiple fault activation cycle tests for transistor stuck open faults": {"filter": "Header Section", "author": ["Narendra Devta-Prasanna", "Arun Gunda", "Sudhakar M. Reddy", "Irith Pomeranz"]}, "scan chain securization though open circuit deadlocks": {"filter": "Header Section", "author": ["Michele Portolan", "Bradford G. Van Treuren", "Suresh Goyal"]}, "case study of scan chain diagnosis and pfa on a low yield wafer": {"filter": "Header Section", "author": ["Yu Huang", "Brady Benware", "Wu-Tung Cheng", "Ting-Pu Tai", "Feng-Ming Kuo", "Yuan-Shih Chen"]}, "mutation based diagnostic test generation for hardware design error diagnosis": {"filter": "Header Section", "author": ["Shujun Deng", "Kwang-Ting Cheng", "Jinian Bian", "Zhiqiu Kong"]}, "a mems based device interface board": {"filter": "Header Section", "author": ["Nabeeh Kandalaft", "Iftekhar Ibne Basith", "Rashid Rashidzadeh"]}, "a novel approach to improve test coverage of bsr cells": {"filter": "Header Section", "author": ["Ankush Srivastava", "Ajay Prajapati", "Vinay Soni"]}, "parity prediction synthesis for nano electronic gate designs": {"filter": "Header Section", "author": ["D. A. Tran", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Hans-Joachim Wunderlich"]}}