#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Sep 09 11:01:28 2016
# Process ID: 9052
# Current directory: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25984 C:\Users\jsequeira\Proyectos\Add_Sub\Add_Sub_FPGA_Viv\Dry_runs.xpr
# Log file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
restart
run 920 ns
run 920 ns
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
restart
run 920 ns
run 920 ns
run 920 ns
run 920 ns
run 920 ns
synth_design -rtl -name rtl_1
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
restart
run 10000 ns
current_sim simulation_6
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
restart
run 10000 ns
restart
run 10000 ns
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
