IDRViewer.config = {"pagecount":238,"title":"","author":"","subject":"","keywords":"","creator":"LaTeX with hyperref package","producer":"pdfTeX-1.40.13","creationdate":"D:20191213165619-08'00'","moddate":"D:20191213165619-08'00'","trapped":"False","fileName":"RISCV-Unprivileged Specification version 20191213.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Preface","page":3,"zoom":"XYZ 110 1106 null"},{"title":"Introduction","page":19,"zoom":"XYZ 110 1106 null","children":[{"title":"RISC-V Hardware Platform Terminology","page":20,"zoom":"XYZ 110 741 null"},{"title":"RISC-V Software Execution Environments and Harts","page":21,"zoom":"XYZ 110 1106 null"},{"title":"RISC-V ISA Overview","page":22,"zoom":"XYZ 110 801 null"},{"title":"Memory","page":24,"zoom":"XYZ 110 673 null"},{"title":"Base Instruction-Length Encoding","page":25,"zoom":"XYZ 110 335 null"},{"title":"Exceptions, Traps, and Interrupts","page":28,"zoom":"XYZ 110 805 null"},{"title":"UNSPECIFIED Behaviors and Values","page":29,"zoom":"XYZ 110 373 null"}]},{"title":"RV32I Base Integer Instruction Set, Version 2.1","page":31,"zoom":"XYZ 110 1106 null","children":[{"title":"Programmers' Model for Base Integer ISA","page":31,"zoom":"XYZ 110 388 null"},{"title":"Base Instruction Formats","page":33,"zoom":"XYZ 110 823 null"},{"title":"Immediate Encoding Variants","page":34,"zoom":"XYZ 110 680 null"},{"title":"Integer Computational Instructions","page":35,"zoom":"XYZ 110 374 null"},{"title":"Control Transfer Instructions","page":38,"zoom":"XYZ 110 520 null"},{"title":"Load and Store Instructions","page":42,"zoom":"XYZ 110 1106 null"},{"title":"Memory Ordering Instructions","page":44,"zoom":"XYZ 110 1106 null"},{"title":"Environment Call and Breakpoints","page":45,"zoom":"XYZ 110 904 null"},{"title":"HINT Instructions","page":46,"zoom":"XYZ 110 805 null"}]},{"title":"``Zifencei'' Instruction-Fetch Fence, Version 2.0","page":49,"zoom":"XYZ 110 1106 null"},{"title":"RV32E Base Integer Instruction Set, Version 1.9","page":51,"zoom":"XYZ 110 1106 null","children":[{"title":"RV32E Programmers' Model","page":51,"zoom":"XYZ 110 499 null"},{"title":"RV32E Instruction Set","page":52,"zoom":"XYZ 110 1106 null"}]},{"title":"RV64I Base Integer Instruction Set, Version 2.1","page":53,"zoom":"XYZ 110 1106 null","children":[{"title":"Register State","page":53,"zoom":"XYZ 110 656 null"},{"title":"Integer Computational Instructions","page":53,"zoom":"XYZ 110 515 null"},{"title":"Load and Store Instructions","page":55,"zoom":"XYZ 110 522 null"},{"title":"HINT Instructions","page":56,"zoom":"XYZ 110 978 null"}]},{"title":"RV128I Base Integer Instruction Set, Version 1.7","page":59,"zoom":"XYZ 110 1106 null"},{"title":"``M'' Standard Extension for Integer Multiplication and Division, Version 2.0","page":61,"zoom":"XYZ 110 1106 null","children":[{"title":"Multiplication Operations","page":61,"zoom":"XYZ 110 553 null"},{"title":"Division Operations","page":62,"zoom":"XYZ 110 849 null"}]},{"title":"``A'' Standard Extension for Atomic Instructions, Version 2.1","page":65,"zoom":"XYZ 110 1106 null","children":[{"title":"Specifying Ordering of Atomic Instructions","page":65,"zoom":"XYZ 110 492 null"},{"title":"Load-Reserved/Store-Conditional Instructions","page":66,"zoom":"XYZ 110 981 null"},{"title":"Eventual Success of Store-Conditional Instructions","page":69,"zoom":"XYZ 110 1019 null"},{"title":"Atomic Memory Operations","page":70,"zoom":"XYZ 110 542 null"}]},{"title":"``Zicsr'', Control and Status Register (CSR) Instructions, Version 2.0","page":73,"zoom":"XYZ 110 1106 null","children":[{"title":"CSR Instructions","page":73,"zoom":"XYZ 110 557 null"}]},{"title":"Counters","page":77,"zoom":"XYZ 110 1106 null","children":[{"title":"Base Counters and Timers","page":77,"zoom":"XYZ 110 661 null"},{"title":"Hardware Performance Counters","page":79,"zoom":"XYZ 110 550 null"}]},{"title":"``F'' Standard Extension for Single-Precision Floating-Point, Version 2.2","page":81,"zoom":"XYZ 110 1106 null","children":[{"title":"F Register State","page":81,"zoom":"XYZ 110 590 null"},{"title":"Floating-Point Control and Status Register","page":83,"zoom":"XYZ 110 1106 null"},{"title":"NaN Generation and Propagation","page":84,"zoom":"XYZ 110 477 null"},{"title":"Subnormal Arithmetic","page":85,"zoom":"XYZ 110 1025 null"},{"title":"Single-Precision Load and Store Instructions","page":85,"zoom":"XYZ 110 823 null"},{"title":"Single-Precision Floating-Point Computational Instructions","page":85,"zoom":"XYZ 110 260 null"},{"title":"Single-Precision Floating-Point Conversion and Move Instructions","page":87,"zoom":"XYZ 110 508 null"},{"title":"Single-Precision Floating-Point Compare Instructions","page":89,"zoom":"XYZ 110 691 null"},{"title":"Single-Precision Floating-Point Classify Instruction","page":89,"zoom":"XYZ 110 229 null"}]},{"title":"``D'' Standard Extension for Double-Precision Floating-Point, Version 2.2","page":91,"zoom":"XYZ 110 1106 null","children":[{"title":"D Register State","page":91,"zoom":"XYZ 110 593 null"},{"title":"NaN Boxing of Narrower Values","page":91,"zoom":"XYZ 110 365 null"},{"title":"Double-Precision Load and Store Instructions","page":92,"zoom":"XYZ 110 380 null"},{"title":"Double-Precision Floating-Point Computational Instructions","page":93,"zoom":"XYZ 110 853 null"},{"title":"Double-Precision Floating-Point Conversion and Move Instructions","page":93,"zoom":"XYZ 110 393 null"},{"title":"Double-Precision Floating-Point Compare Instructions","page":95,"zoom":"XYZ 110 824 null"},{"title":"Double-Precision Floating-Point Classify Instruction","page":95,"zoom":"XYZ 110 565 null"}]},{"title":"``Q'' Standard Extension for Quad-Precision Floating-Point, Version 2.2","page":97,"zoom":"XYZ 110 1106 null","children":[{"title":"Quad-Precision Load and Store Instructions","page":97,"zoom":"XYZ 110 529 null"},{"title":"Quad-Precision Computational Instructions","page":98,"zoom":"XYZ 110 1040 null"},{"title":"Quad-Precision Convert and Move Instructions","page":98,"zoom":"XYZ 110 354 null"},{"title":"Quad-Precision Floating-Point Compare Instructions","page":99,"zoom":"XYZ 110 345 null"},{"title":"Quad-Precision Floating-Point Classify Instruction","page":100,"zoom":"XYZ 110 1106 null"}]},{"title":"RVWMO Memory Consistency Model, Version 0.1","page":101,"zoom":"XYZ 110 1106 null","children":[{"title":"Definition of the RVWMO Memory Model","page":102,"zoom":"XYZ 110 1106 null"},{"title":"CSR Dependency Tracking Granularity","page":106,"zoom":"XYZ 110 526 null"},{"title":"Source and Destination Register Listings","page":106,"zoom":"XYZ 110 246 null"}]},{"title":"``L'' Standard Extension for Decimal Floating-Point, Version 0.0","page":113,"zoom":"XYZ 110 1106 null","children":[{"title":"Decimal Floating-Point Registers","page":113,"zoom":"XYZ 110 641 null"}]},{"title":"``C'' Standard Extension for Compressed Instructions, Version 2.0","page":115,"zoom":"XYZ 110 1106 null","children":[{"title":"Overview","page":115,"zoom":"XYZ 110 597 null"},{"title":"Compressed Instruction Formats","page":117,"zoom":"XYZ 110 366 null"},{"title":"Load and Store Instructions","page":119,"zoom":"XYZ 110 1106 null"},{"title":"Control Transfer Instructions","page":122,"zoom":"XYZ 110 439 null"},{"title":"Integer Computational Instructions","page":124,"zoom":"XYZ 110 1106 null"},{"title":"Usage of C Instructions in LR/SC Sequences","page":128,"zoom":"XYZ 110 570 null"},{"title":"HINT Instructions","page":128,"zoom":"XYZ 110 344 null"},{"title":"RVC Instruction Set Listings","page":130,"zoom":"XYZ 110 1106 null"}]},{"title":"``B'' Standard Extension for Bit Manipulation, Version 0.0","page":133,"zoom":"XYZ 110 1106 null"},{"title":"``J'' Standard Extension for Dynamically Translated Languages, Version 0.0","page":135,"zoom":"XYZ 110 1106 null"},{"title":"``T'' Standard Extension for Transactional Memory, Version 0.0","page":137,"zoom":"XYZ 110 1106 null"},{"title":"``P'' Standard Extension for Packed-SIMD Instructions, Version 0.2","page":139,"zoom":"XYZ 110 1106 null"},{"title":"``V'' Standard Extension for Vector Operations, Version 0.7","page":141,"zoom":"XYZ 110 1106 null"},{"title":"``Zam'' Standard Extension for Misaligned Atomics, v0.1","page":143,"zoom":"XYZ 110 1106 null"},{"title":"``Ztso'' Standard Extension for Total Store Ordering, v0.1","page":145,"zoom":"XYZ 110 1106 null"},{"title":"RV32/64G Instruction Set Listings","page":147,"zoom":"XYZ 110 1106 null"},{"title":"RISC-V Assembly Programmer's Handbook","page":155,"zoom":"XYZ 110 1106 null"},{"title":"Extending RISC-V","page":159,"zoom":"XYZ 110 1106 null","children":[{"title":"Extension Terminology","page":159,"zoom":"XYZ 110 521 null"},{"title":"RISC-V Extension Design Philosophy","page":162,"zoom":"XYZ 110 1106 null"},{"title":"Extensions within fixed-width 32-bit instruction format","page":162,"zoom":"XYZ 110 389 null"},{"title":"Adding aligned 64-bit instruction extensions","page":164,"zoom":"XYZ 110 1106 null"},{"title":"Supporting VLIW encodings","page":164,"zoom":"XYZ 110 745 null"}]},{"title":"ISA Extension Naming Conventions","page":167,"zoom":"XYZ 110 1106 null","children":[{"title":"Case Sensitivity","page":167,"zoom":"XYZ 110 620 null"},{"title":"Base Integer ISA","page":167,"zoom":"XYZ 110 500 null"},{"title":"Instruction-Set Extension Names","page":167,"zoom":"XYZ 110 359 null"},{"title":"Version Numbers","page":168,"zoom":"XYZ 110 906 null"},{"title":"Underscores","page":168,"zoom":"XYZ 110 588 null"},{"title":"Additional Standard Extension Names","page":168,"zoom":"XYZ 110 349 null"},{"title":"Supervisor-level Instruction-Set Extensions","page":169,"zoom":"XYZ 110 984 null"},{"title":"Hypervisor-level Instruction-Set Extensions","page":169,"zoom":"XYZ 110 765 null"},{"title":"Machine-level Instruction-Set Extensions","page":169,"zoom":"XYZ 110 568 null"},{"title":"Non-Standard Extension Names","page":169,"zoom":"XYZ 110 391 null"},{"title":"Subset Naming Convention","page":170,"zoom":"XYZ 110 1106 null"}]},{"title":"History and Acknowledgments","page":171,"zoom":"XYZ 110 1106 null","children":[{"title":"``Why Develop a new ISA?'' Rationale from Berkeley Group","page":171,"zoom":"XYZ 110 800 null"},{"title":"History from Revision 1.0 of ISA manual","page":173,"zoom":"XYZ 110 697 null"},{"title":"History from Revision 2.0 of ISA manual","page":174,"zoom":"XYZ 110 694 null"},{"title":"History from Revision 2.1","page":176,"zoom":"XYZ 110 658 null"},{"title":"History from Revision 2.2","page":176,"zoom":"XYZ 110 296 null"},{"title":"History for Revision 2.3","page":177,"zoom":"XYZ 110 1106 null"},{"title":"Funding","page":177,"zoom":"XYZ 110 833 null"}]},{"title":"RVWMO Explanatory Material, Version 0.1","page":179,"zoom":"XYZ 110 1106 null","children":[{"title":"Why RVWMO?","page":179,"zoom":"XYZ 110 615 null"},{"title":"Litmus Tests","page":180,"zoom":"XYZ 110 921 null"},{"title":"Explaining the RVWMO Rules","page":181,"zoom":"XYZ 110 356 null","children":[{"title":"Preserved Program Order and Global Memory Order","page":181,"zoom":"XYZ 110 237 null"},{"title":"Load Value Axiom","page":182,"zoom":"XYZ 110 660 null"},{"title":"Atomicity Axiom","page":185,"zoom":"XYZ 110 1106 null"},{"title":"Progress Axiom","page":186,"zoom":"XYZ 110 1042 null"},{"title":"Overlapping-Address Orderings (Rules 1–3)","page":186,"zoom":"XYZ 110 643 null"},{"title":"Fences (Rule 4)","page":188,"zoom":"XYZ 110 210 null"},{"title":"Explicit Synchronization (Rules 5–8)","page":189,"zoom":"XYZ 110 430 null"},{"title":"Syntactic Dependencies (Rules 9–11)","page":191,"zoom":"XYZ 110 624 null"},{"title":"Pipeline Dependencies (Rules 12–13)","page":194,"zoom":"XYZ 110 959 null"}]},{"title":"Beyond Main Memory","page":195,"zoom":"XYZ 110 277 null","children":[{"title":"Coherence and Cacheability","page":196,"zoom":"XYZ 110 1046 null"},{"title":"I/O Ordering","page":196,"zoom":"XYZ 110 389 null"}]},{"title":"Code Porting and Mapping Guidelines","page":198,"zoom":"XYZ 110 999 null"},{"title":"Implementation Guidelines","page":202,"zoom":"XYZ 110 343 null","children":[{"title":"Possible Future Extensions","page":205,"zoom":"XYZ 110 554 null"}]},{"title":"Known Issues","page":206,"zoom":"XYZ 110 380 null","children":[{"title":"Mixed-size RSW","page":206,"zoom":"XYZ 110 347 null"}]}]},{"title":"Formal Memory Model Specifications, Version 0.1","page":209,"zoom":"XYZ 110 1106 null","children":[{"title":"Formal Axiomatic Specification in Alloy","page":210,"zoom":"XYZ 110 1106 null"},{"title":"Formal Axiomatic Specification in Herd","page":215,"zoom":"XYZ 110 1106 null"},{"title":"An Operational Memory Model","page":219,"zoom":"XYZ 110 1106 null","children":[{"title":"Intra-instruction Pseudocode Execution","page":222,"zoom":"XYZ 110 279 null"},{"title":"Instruction Instance State","page":224,"zoom":"XYZ 110 902 null"},{"title":"Hart State","page":225,"zoom":"XYZ 110 524 null"},{"title":"Shared Memory State","page":225,"zoom":"XYZ 110 244 null"},{"title":"Transitions","page":226,"zoom":"XYZ 110 830 null"},{"title":"Limitations","page":234,"zoom":"XYZ 110 225 null"}]}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":["1","2","i","ii","iii","iv","v","vi","vii","viii","ix","x","xi","xii","xiii","xiv","xv","xvi","1","2","3","4","5","6","7","8","9","10","11","12","13","14","15","16","17","18","19","20","21","22","23","24","25","26","27","28","29","30","31","32","33","34","35","36","37","38","39","40","41","42","43","44","45","46","47","48","49","50","51","52","53","54","55","56","57","58","59","60","61","62","63","64","65","66","67","68","69","70","71","72","73","74","75","76","77","78","79","80","81","82","83","84","85","86","87","88","89","90","91","92","93","94","95","96","97","98","99","100","101","102","103","104","105","106","107","108","109","110","111","112","113","114","115","116","117","118","119","120","121","122","123","124","125","126","127","128","129","130","131","132","133","134","135","136","137","138","139","140","141","142","143","144","145","146","147","148","149","150","151","152","153","154","155","156","157","158","159","160","161","162","163","164","165","166","167","168","169","170","171","172","173","174","175","176","177","178","179","180","181","182","183","184","185","186","187","188","189","190","191","192","193","194","195","196","197","198","199","200","201","202","203","204","205","206","207","208","209","210","211","212","213","214","215","216","217","218","219","220"]};