** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=31e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=34e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=14e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=14e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=9e-6 W=66e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=54e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=125e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=54e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=125e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=130e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=89e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=83e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=83e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=9e-6 W=370e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=16e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=16e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 48 dB
** Power consumption: 3.50601 mW
** Area: 12866 (mu_m)^2
** Transit frequency: 13.0161 MHz
** Transit frequency with error factor: 13.0157 MHz
** Slew rate: 22.6006 V/mu_s
** Phase margin: 84.2249Â°
** CMRR: 91 dB
** negPSRR: 90 dB
** posPSRR: 48 dB
** VoutMax: 4.37001 V
** VoutMin: 0.400001 V
** VcmMax: 4.22001 V
** VcmMin: 1.48001 V


** Expected Currents: 
** NormalTransistorNmos: 41.6581 muA
** NormalTransistorPmos: -229.11 muA
** DiodeTransistorPmos: -97.0799 muA
** DiodeTransistorPmos: -97.0799 muA
** NormalTransistorNmos: 194.158 muA
** NormalTransistorNmos: 194.157 muA
** NormalTransistorNmos: 97.0791 muA
** NormalTransistorNmos: 97.0791 muA
** NormalTransistorNmos: 113.176 muA
** NormalTransistorNmos: 113.175 muA
** NormalTransistorPmos: -113.175 muA
** NormalTransistorNmos: 113.176 muA
** NormalTransistorNmos: 113.175 muA
** NormalTransistorPmos: -113.175 muA
** DiodeTransistorNmos: 229.111 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -41.6589 muA


** Expected Voltages: 
** ibias: 0.579001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.806001  V
** inSourceStageBiasComplementarySecondStage: 0.584001  V
** inTransconductanceComplementarySecondStage: 3.81001  V
** out: 2.5  V
** outFirstStage: 3.81001  V
** outVoltageBiasXXpXX0: 3.875  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.174001  V
** sourceTransconductance: 1.82301  V
** innerStageBias: 0.179001  V
** inner: 0.179001  V


.END