### Finite state machine using vhdl to detect 3 or more consequetive '0's in a bitstream 
modeled using mealy machine concept, where the output depends on both the input and current state.

>WAVEFORM



![seq detect 000](https://github.com/Joyal-babu/vhdl_basics/assets/123290522/c6f72c87-acdc-4d6f-aac4-aa4ce2cc5379)
