#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028fd8318e20 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0000028fd8324040_0 .net "Cout", 0 0, L_0000028fd8318ba0;  1 drivers
v0000028fd8324400_0 .net "S1", 0 0, L_0000028fd8318900;  1 drivers
v0000028fd83247c0_0 .var "i0", 0 0;
v0000028fd8324220_0 .var "i1", 0 0;
v0000028fd83244a0_0 .var "i2", 0 0;
v0000028fd837aaa0_0 .var "i3", 0 0;
S_0000028fd832a0f0 .scope module, "MC" "main_circuit" 2 6, 3 1 0, S_0000028fd8318e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /OUTPUT 1 "S1";
    .port_info 5 /OUTPUT 1 "Cout";
v0000028fd8324b80_0 .net "C0", 0 0, L_0000028fd8318890;  1 drivers
v0000028fd8324720_0 .net "Cout", 0 0, L_0000028fd8318ba0;  alias, 1 drivers
v0000028fd8324180_0 .net "S0", 0 0, L_0000028fd8318660;  1 drivers
v0000028fd8323fa0_0 .net "S1", 0 0, L_0000028fd8318900;  alias, 1 drivers
v0000028fd83242c0_0 .net "Y", 0 0, L_0000028fd8318a50;  1 drivers
v0000028fd8324900_0 .net "i0", 0 0, v0000028fd83247c0_0;  1 drivers
v0000028fd8324cc0_0 .net "i1", 0 0, v0000028fd8324220_0;  1 drivers
v0000028fd8324360_0 .net "i2", 0 0, v0000028fd83244a0_0;  1 drivers
v0000028fd8323dc0_0 .net "i3", 0 0, v0000028fd837aaa0_0;  1 drivers
S_0000028fd832a280 .scope module, "AND" "and_gate" 3 12, 4 1 0, S_0000028fd832a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "i3";
    .port_info 2 /OUTPUT 1 "Y";
L_0000028fd8318a50 .functor AND 1, L_0000028fd8318660, v0000028fd837aaa0_0, C4<1>, C4<1>;
v0000028fd82f3580_0 .net "S0", 0 0, L_0000028fd8318660;  alias, 1 drivers
v0000028fd8318fb0_0 .net "Y", 0 0, L_0000028fd8318a50;  alias, 1 drivers
v0000028fd832a410_0 .net "i3", 0 0, v0000028fd837aaa0_0;  alias, 1 drivers
S_0000028fd8326890 .scope module, "FA" "full_adder" 3 8, 5 1 0, S_0000028fd832a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /OUTPUT 1 "S0";
    .port_info 4 /OUTPUT 1 "C0";
L_0000028fd8318740 .functor XOR 1, v0000028fd83247c0_0, v0000028fd8324220_0, C4<0>, C4<0>;
L_0000028fd8318660 .functor XOR 1, L_0000028fd8318740, v0000028fd83244a0_0, C4<0>, C4<0>;
L_0000028fd83187b0 .functor AND 1, v0000028fd83247c0_0, v0000028fd8324220_0, C4<1>, C4<1>;
L_0000028fd83189e0 .functor AND 1, v0000028fd8324220_0, v0000028fd83244a0_0, C4<1>, C4<1>;
L_0000028fd8318c80 .functor OR 1, L_0000028fd83187b0, L_0000028fd83189e0, C4<0>, C4<0>;
L_0000028fd83186d0 .functor AND 1, v0000028fd83247c0_0, v0000028fd83244a0_0, C4<1>, C4<1>;
L_0000028fd8318890 .functor OR 1, L_0000028fd8318c80, L_0000028fd83186d0, C4<0>, C4<0>;
v0000028fd832a4b0_0 .net "C0", 0 0, L_0000028fd8318890;  alias, 1 drivers
v0000028fd8319490_0 .net "S0", 0 0, L_0000028fd8318660;  alias, 1 drivers
v0000028fd8319530_0 .net *"_ivl_0", 0 0, L_0000028fd8318740;  1 drivers
v0000028fd8324860_0 .net *"_ivl_10", 0 0, L_0000028fd83186d0;  1 drivers
v0000028fd8323f00_0 .net *"_ivl_4", 0 0, L_0000028fd83187b0;  1 drivers
v0000028fd83249a0_0 .net *"_ivl_6", 0 0, L_0000028fd83189e0;  1 drivers
v0000028fd8324540_0 .net *"_ivl_8", 0 0, L_0000028fd8318c80;  1 drivers
v0000028fd8323e60_0 .net "i0", 0 0, v0000028fd83247c0_0;  alias, 1 drivers
v0000028fd8324a40_0 .net "i1", 0 0, v0000028fd8324220_0;  alias, 1 drivers
v0000028fd8324c20_0 .net "i2", 0 0, v0000028fd83244a0_0;  alias, 1 drivers
S_0000028fd8324d80 .scope module, "HA" "half_adder" 3 16, 6 1 0, S_0000028fd832a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Y";
    .port_info 1 /INPUT 1 "C0";
    .port_info 2 /OUTPUT 1 "S1";
    .port_info 3 /OUTPUT 1 "Cout";
L_0000028fd8318900 .functor XOR 1, L_0000028fd8318a50, L_0000028fd8318890, C4<0>, C4<0>;
L_0000028fd8318ba0 .functor AND 1, L_0000028fd8318a50, L_0000028fd8318890, C4<1>, C4<1>;
v0000028fd83240e0_0 .net "C0", 0 0, L_0000028fd8318890;  alias, 1 drivers
v0000028fd83245e0_0 .net "Cout", 0 0, L_0000028fd8318ba0;  alias, 1 drivers
v0000028fd8324ae0_0 .net "S1", 0 0, L_0000028fd8318900;  alias, 1 drivers
v0000028fd8324680_0 .net "Y", 0 0, L_0000028fd8318a50;  alias, 1 drivers
    .scope S_0000028fd8318e20;
T_0 ;
    %vpi_call 2 12 "$monitor", "i0 = %b, i1 = %b, i2 = %b, i3 = %b, S1 = %b, Cout = %b", v0000028fd83247c0_0, v0000028fd8324220_0, v0000028fd83244a0_0, v0000028fd837aaa0_0, v0000028fd8324400_0, v0000028fd8324040_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd83247c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd8324220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd83244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd837aaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd83247c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd8324220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd83244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd837aaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd83247c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd8324220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd83244a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd837aaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd83247c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd8324220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd83244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028fd837aaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd83247c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd8324220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd83244a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028fd837aaa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000028fd8318e20;
T_1 ;
    %vpi_call 2 28 "$dumpfile", "main_circuit_test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028fd8318e20 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "main.v";
    "and.v";
    "full_adder.v";
    "half_adder.v";
