{"auto_keywords": [{"score": 0.04454153022265076, "phrase": "bch"}, {"score": 0.00481495049065317, "phrase": "optical_communications"}, {"score": 0.004347972379250724, "phrase": "bose-chaudhun-hocquenghem"}, {"score": 0.0040481944502103505, "phrase": "concatenated_bch_code"}, {"score": 0.0033685408148574846, "phrase": "corrected_bit_error_rate"}, {"score": 0.0033004240095380623, "phrase": "proposed_bch_decoder"}, {"score": 0.0032008144731234265, "phrase": "low-complexity_key_equation_solver"}, {"score": 0.0031042018721479385, "phrase": "error-locator_computation"}, {"score": 0.0029196116767956273, "phrase": "proposed_concatenated_bch-based_super-fec_architecture"}, {"score": 0.002556359086441866, "phrase": "implementation_results"}, {"score": 0.002453934333239467, "phrase": "proposed_architecture"}, {"score": 0.002331641523873951, "phrase": "clock_frequency"}], "paper_keywords": ["concatenated BCH code", " FEC", " architecture", " optical"], "paper_abstract": "This paper presents a high-speed Forward Error Correction (FEC) architecture based on concatenated Bose-Chaudhun-Hocquenghem (BCH) for 100-Gb/s optical communication systems The concatenated BCH code consists of BCH(3860, 3824) and BCH(2040, 1930) which provides 7 98 dB net coding gain at 10(-12) corrected bit error rate The proposed BCH decoder features a low-complexity key equation solver using an error-locator computation RIBM (ECRIBM) algorithm and Its architecture The proposed concatenated BCH-based Super-FEC architecture has been implemented in 90-nm CMOS standard cell technology with a supply voltage of 1 1 V The implementation results show that the proposed architecture can operate at a clock frequency of 400 MHz and has a throughput of 102 4-Gb/s for 90-nm CMOS technology", "paper_title": "High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications", "paper_id": "WOS:000276848000013"}