<paper id="1595639514"><title>The “backend duplication” method</title><year>2005</year><authors><author org="Département communication et électronique, GET/Télécom Paris, CNRS LTCI, Paris, France#TAB#" id="2308309318">Sylvain Guilley</author><author org="Département communication et électronique, GET/Télécom Paris, CNRS LTCI, Paris, France#TAB#" id="2041124441">Philippe Hoogvorst</author><author org="Département communication et électronique, GET/Télécom Paris, CNRS LTCI, Paris, France#TAB#" id="2952546489">Yves Mathieu</author><author org="Département communication et électronique, GET/Télécom Paris, CNRS LTCI, Paris, France#TAB#" id="1839883440">Renaud Pacalet</author></authors><n_citation>49</n_citation><doc_type>Conference</doc_type><references><reference>1511843316</reference><reference>1520049216</reference><reference>1522953023</reference><reference>1548656471</reference><reference>1613874182</reference><reference>2099664430</reference><reference>2099724084</reference><reference>2138900190</reference><reference>2144630005</reference><reference>2172070324</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/11545262_28</doi><keywords><keyword weight="0.0">Asic technology</keyword><keyword weight="0.47439">Logic gate</keyword><keyword weight="0.45147">Information leakage</keyword><keyword weight="0.44202">Computer science</keyword><keyword weight="0.48016">Router</keyword><keyword weight="0.40866">Computation</keyword><keyword weight="0.45847">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Several types of logic gates suitable for leakage-proof computations have been put forward[1,2,3,4]. This paper describes a method, called “backend duplication” to assemble secured gates into leakage-proof cryptoprocessors. To the authorsu0027 knowledge, this article is the first CAD-oriented publication to address all the aspects involved in the backend design of secured hardware. The “backend duplication” method achieves the place-and-route of differential netlists. It allows for 100 % placement density and for balanced routing of dual-rail signals. Wires of every other metal layer are free to make turns. In addition, the method does not require any modification to the design rules passed to the router. The “backend duplication” method has been implemented in 0.13 μm ASIC technology and successfully tested on various ciphers. The example of the design of a DES module resistant against side-channel attacks is described into details.</abstract></paper>