pause_rom.v,verilog,xil_defaultlib,../../../../iap_project.srcs/sources_1/ip/pause_rom/sim/pause_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
