# Sun Feb  9 12:42:43 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v":36:0:36:5|Removing sequential instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[5] because it is equivalent to instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_humandet_clkgen.v":240:0:240:5|Removing sequential instance u_ice40_humandet_clkgen.o_init because it is equivalent to instance r_frame_sel[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing sequential instance genblk5.u_ice40_himax_video_process_64.block_size because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|RAM genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Found startup values on RAM instance genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog)).
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_0 = 256'h0x00C03050000A304700003045000A304400081007000810030000010000000103.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_1 = 256'h0x001F30580029305700F8305600F7305500033054000030530050305200423051.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_2 = 256'h0x00011006007F03500032100200401001004310000004306500003064001E3059.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_3 = 256'h0x0000200300072000000010120040100C0090100B0060100A00A0100900001008.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_4 = 256'h0x0000201300B820100000200F007A200C0000200B0058200800002007001C2004.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_5 = 256'h0x0033210800A42106000321050007210400002100009B20180000201700582014.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_6 = 256'h0x000C034000032150001721120001211100E921100000210F0080210B0000210A.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_7 = 256'h0x00423059000003900000038700000383000030100078034300010342005C0341.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_8 = 256'h0x00013067002030610000020F0040210200802101000501000000010100513060.
@N: FX276 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Initial value mem_0_0.INITVAL_9 = 256'h0x0000000000000000000000000000000000000000000000000030020500000104.
@N: FX702 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|Found startup values on RAM instance genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0]
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_himax.v":88:0:88:5|Found counter in view:work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog) instance i2c_cnt[6:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v":63:0:63:5|Found counter in view:work.lsc_i2cm_16(verilog) instance main_cnt[7:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v":46:0:46:5|Found counter in view:work.lsc_i2cm_16(verilog) instance interval_cnt[5:0] 
@N: BN362 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":284:0:284:5|Removing sequential instance o_dout[3] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":284:0:284:5|Removing sequential instance o_dout[4] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":284:0:284:5|Removing sequential instance o_dout[5] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":284:0:284:5|Removing sequential instance o_dout[6] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":284:0:284:5|Removing sequential instance o_dout[7] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem[7:0] (in view: work.lsc_uart_103_512_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":87:0:87:5|Found counter in view:work.lsc_uart_103_512_0(verilog) instance fifo_raddr[11:0] 
@N: MF179 :|Found 9 by 9 bit equality operator ('==') fifo_full (in view: work.lsc_uart_103_512_0(verilog))
@N: MF179 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":132:12:132:44|Found 12 by 12 bit equality operator ('==') un1_fifo_raddr_clk (in view: work.lsc_uart_103_512_0(verilog))
@N: MF179 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":141:19:141:74|Found 9 by 9 bit equality operator ('==') r_fifo_empty_2 (in view: work.lsc_uart_103_512_0(verilog))
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\spi_loader_tri_spram.v":215:4:215:9|Found counter in view:work.spi_loader_tri_spram(verilog) instance wd_cnt[15:0] 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[24] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[24] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[25] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[25] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[26] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[26] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[27] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[27] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[28] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[28] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[29] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[29] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[30] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[30] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_accu0.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing sequential instance genblk5.u_ice40_himax_video_process_64.vb_u[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM u_ram256x32_ro.lscc_ram_dp_inst.mem[23:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM u_ram256x32_accu0.lscc_ram_dp_inst.mem[30:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[23] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[23] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[22] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[22] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[21] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[21] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[20] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[20] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[19] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[19] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[18] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[18] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[17] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[17] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[16] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[16] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[15] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[15] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[14] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[14] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[13] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[13] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[12] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[12] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[11] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[11] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[10] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[10] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[9] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[9] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[8] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[8] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[7] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[7] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[6] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[6] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[5] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[5] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[4] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[4] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[3] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[3] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[2] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[2] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[1] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[1] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":200:8:200:13|Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":320:0:320:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance ro_waddr[7:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":236:0:236:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance rbcnt[6:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":452:0:452:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr10[12:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":442:0:442:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr01[11:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":432:0:432:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr00[11:0] 
@N: MO231 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":391:0:391:5|Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance ro_raddr[7:0] 
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[8] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF794 |RAM u_ram256x32_ro.lscc_ram_dp_inst.mem[23:0] required 24 registers during mapping 
@N: MF794 |RAM g_scratch_4k\.u_dpram4096x16.lscc_ram_dp_inst.mem[15:0] required 73 registers during mapping 
@N: MF794 |RAM genblk3\.u_sbram_d2.lscc_ram_dp_inst.mem[31:0] required 147 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 152MB)

@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_himax.v":42:0:42:5|Removing instance u_lsc_i2cm_himax.init_d[0] because it is equivalent to instance genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.r_init. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 165MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 169MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 169MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 169MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 164MB peak: 169MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 165MB peak: 169MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 177MB peak: 180MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		   -10.23ns		3047 /      2381
   2		0h:00m:11s		   -10.23ns		2975 /      2381
   3		0h:00m:12s		    -7.46ns		2975 /      2381
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":236:0:236:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[1] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":236:0:236:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":236:0:236:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[5] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":236:0:236:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[4] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[1] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[2] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   4		0h:00m:13s		    -5.52ns		3035 /      2389
   5		0h:00m:13s		    -4.68ns		3040 /      2389
   6		0h:00m:13s		    -4.68ns		3040 /      2389
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[3] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[4] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[5] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v":148:0:148:5|Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[6] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.sb_r[9] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":118:0:118:5|Replicating instance genblk5\.u_ice40_himax_video_process_64.pcnt[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 41 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication


   7		0h:00m:13s		    -4.68ns		3044 /      2397

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 184MB peak: 186MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 185MB peak: 186MB)


Start Writing Netlists (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 146MB peak: 187MB)

Writing Analyst data base C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\ice40_himax_upduino2_humandet_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 178MB peak: 187MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 174MB peak: 187MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)

@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":1060:12:1060:21|Blackbox RGB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":340:45:340:51|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":270:14:270:24|Blackbox IOL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":922:32:922:43|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":4896:43:4896:57|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\ice40_resetn.v":56:8:56:18|Blackbox FD1P3XZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock with period 10.92ns. Please declare a user-defined clock on net clk.
@W: MT420 |Found inferred clock lsc_ml_ice40_himax_humandet_top|cam_pclk with period 6.91ns. Please declare a user-defined clock on port cam_pclk.


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb  9 12:43:03 2020
#


Top view:               lsc_ml_ice40_himax_humandet_top
Requested Frequency:    91.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.803

                                                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                             Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
lsc_ml_ice40_himax_humandet_top|cam_pclk                   144.7 MHz     NA            6.912         NA            NA         inferred     Autoconstr_clkgroup_1
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     91.6 MHz      77.8 MHz      10.921        12.848        -1.927     inferred     Autoconstr_clkgroup_0
System                                                     111.8 MHz     95.0 MHz      8.945         10.524        -1.579     system       system_clkgroup      
================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                Ending                                                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                  System                                                  |  8.945       -1.579  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                  lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  |  10.921      0.313   |  No paths    -      |  No paths    -      |  No paths    -    
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  System                                                  |  10.921      -2.803  |  No paths    -      |  No paths    -      |  No paths    -    
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  |  10.921      -1.927  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                  Starting                                                                                              Arrival           
Instance                                                                                                          Reference                                                  Type        Pin     Net                    Time        Slack 
                                                                                                                  Clock                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[2]       0.796       -2.803
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[0]       0.796       -2.772
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[0]     0.796       -2.731
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[1]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[1]       0.796       -2.700
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[1]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[1]     0.796       -2.700
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[2]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[2]     0.796       -2.607
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[3]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[3]     0.796       -2.483
u_lsc_i2cm_himax.u_lsc_i2cm.main_cnt[1]                                                                           lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       main_cnt[1]            0.796       -1.927
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.param1[23]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       param1[23]             0.796       -1.855
u_lsc_i2cm_himax.u_lsc_i2cm.main_cnt[7]                                                                           lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       main_cnt[7]            0.796       -1.855
==========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                         Starting                                                                                                Required           
Instance                                                                                                                 Reference                                                  Type        Pin     Net                      Time         Slack 
                                                                                                                         Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       CEW     fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       CEW     fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       WE      fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       WE      fifo_we                  10.921       -2.803
u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out                                                                                    lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3BZ     D       r_sda_out_71             10.766       -1.927
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.o_addr[14]            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       o_addr_5[14]             10.766       -1.855
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.saturation            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       un3_saturation_i         10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_conv.wr_period_cnt[6]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3IZ     D       wr_period_cnt_RNO[6]     10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_conv.wr_period_cnt[7]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3IZ     D       wr_period_cnt_RNO[7]     10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_cu.state[1]                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       state_ns_0_i[1]          10.766       -1.710
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.803

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[2]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.089       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     7.049       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.420       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     9.009       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.724      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.724 is 3.297(24.0%) logic and 10.427(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.803

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / WE
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[2]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.089       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     7.049       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.420       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     9.009       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       WE       In      -         13.724      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.724 is 3.297(24.0%) logic and 10.427(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.772

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[0]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_NE_0_0_0                                                              Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        Z        Out     0.661     5.089       -         
g2_1_0                                                                          Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        C        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.558     7.018       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.389       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.978       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.693      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.693 is 3.266(23.9%) logic and 10.427(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.772

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / WE
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[0]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_NE_0_0_0                                                              Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        Z        Out     0.661     5.089       -         
g2_1_0                                                                          Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        C        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.558     7.018       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.389       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.978       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       WE       In      -         13.693      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.693 is 3.266(23.9%) logic and 10.427(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.731

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0]                                     FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_waddr_fast[0]                                                              Net         -        -       1.599     -           7         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        B        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.589     2.984       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.355       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.017       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.388       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     6.977       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.348       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.937       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.652      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.652 is 3.225(23.6%) logic and 10.427(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                            Arrival           
Instance                                                  Reference     Type        Pin     Net               Time        Slack 
                                                          Clock                                                                 
--------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]           System        FD1P3IZ     Q       lcnt[0]           0.796       -1.579
genblk5\.u_ice40_himax_video_process_64.pcnt[1]           System        FD1P3IZ     Q       pcnt[1]           0.796       -1.506
genblk5\.u_ice40_himax_video_process_64.bpcnt[1]          System        FD1P3DZ     Q       bpcnt[1]          0.796       -0.859
genblk5\.u_ice40_himax_video_process_64.bpcnt[0]          System        FD1P3DZ     Q       bpcnt[0]          0.796       -0.786
genblk5\.u_ice40_himax_video_process_64.rbcnt[0]          System        FD1P3DZ     Q       rbcnt[0]          0.796       -0.786
genblk5\.u_ice40_himax_video_process_64.rbcnt_fast[0]     System        FD1P3DZ     Q       rbcnt_fast[0]     0.796       -0.765
genblk5\.u_ice40_himax_video_process_64.lcnt[1]           System        FD1P3IZ     Q       lcnt[1]           0.796       -0.755
genblk5\.u_ice40_himax_video_process_64.rbcnt_fast[1]     System        FD1P3DZ     Q       rbcnt_fast[1]     0.796       -0.755
genblk5\.u_ice40_himax_video_process_64.pcnt_fast[0]      System        FD1P3IZ     Q       pcnt_fast[0]      0.796       -0.714
genblk5\.u_ice40_himax_video_process_64.rbcnt[1]          System        FD1P3DZ     Q       rbcnt[1]          0.796       -0.714
================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                           Required           
Instance                                               Reference     Type        Pin     Net              Time         Slack 
                                                       Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.b_accu[9]      System        FD1P3DZ     D       b_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.g_accu[9]      System        FD1P3DZ     D       g_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.g_accu[10]     System        FD1P3DZ     D       g_accu_4[10]     8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.r_accu[9]      System        FD1P3DZ     D       r_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.b_accu[7]      System        FD1P3DZ     D       b_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.b_accu[8]      System        FD1P3DZ     D       b_accu_4[8]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.g_accu[7]      System        FD1P3DZ     D       g_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.g_accu[8]      System        FD1P3DZ     D       g_accu_4[8]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.r_accu[7]      System        FD1P3DZ     D       r_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.r_accu[8]      System        FD1P3DZ     D       r_accu_4[8]      8.790        -1.287
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.r_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        Z        Out     0.661     3.056       -         
N_35_0                                                                  Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_r_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_r_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_r_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_r_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_r_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_r_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      S0       Out     0.477     8.011       -         
un10_r_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        Z        Out     0.465     8.862       -         
r_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu[9]                       FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[10] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.661     3.056       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S1       Out     0.477     8.011       -         
un10_g_accu[10]                                                         Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        Z        Out     0.465     8.862       -         
g_accu_4[10]                                                            Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[10]                      FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.661     3.056       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S0       Out     0.477     8.011       -         
un10_g_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[9]                   LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[9]                   LUT4        Z        Out     0.465     8.862       -         
g_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[9]                       FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.506

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.pcnt[1] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.r_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.pcnt[1]                         FD1P3IZ     Q        Out     0.796     0.796       -         
pcnt[1]                                                                 Net         -        -       1.599     -           5         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        B        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        Z        Out     0.589     2.984       -         
N_35_0                                                                  Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.355       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.017       -         
un10_r_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.922       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.280       -         
un10_r_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.294       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.572       -         
un10_r_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.586       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.864       -         
un10_r_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.878       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.156       -         
un10_r_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.170       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.448       -         
un10_r_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      CIN      In      -         7.462       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      S0       Out     0.477     7.939       -         
un10_r_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        D        In      -         8.325       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        Z        Out     0.465     8.790       -         
r_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu[9]                       FD1P3DZ     D        In      -         10.297      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.452 is 4.614(44.1%) logic and 5.838(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.506

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.pcnt[1] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[10] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.pcnt[1]                         FD1P3IZ     Q        Out     0.796     0.796       -         
pcnt[1]                                                                 Net         -        -       1.599     -           5         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        B        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.589     2.984       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.355       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.017       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.922       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.280       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.294       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.572       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.586       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.864       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.878       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.156       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.170       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.448       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.462       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S1       Out     0.477     7.939       -         
un10_g_accu[10]                                                         Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        D        In      -         8.325       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        Z        Out     0.465     8.790       -         
g_accu_4[10]                                                            Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[10]                      FD1P3DZ     D        In      -         10.297      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.452 is 4.614(44.1%) logic and 5.838(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)

---------------------------------------
Resource Usage Report for lsc_ml_ice40_himax_humandet_top 

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          558 uses
FD1P3BZ         15 uses
FD1P3DZ         1456 uses
FD1P3IZ         915 uses
FD1P3JZ         11 uses
FD1P3XZ         9 uses
GND             23 uses
HSOSC           1 use
INV             76 uses
IOL_B           6 uses
PDP4K           25 uses
RGB             1 use
SP256K          4 uses
VCC             23 uses
MAC16           7 uses
LUT4            2165 uses

I/O ports: 36
I/O primitives: 23
BB_B           1 use
IB             9 uses
OB             11 uses
OBZ_B          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   2397 of 5280 (45%)

RAM/ROM usage summary
Block Rams : 25 of 30 (83%)

Total load per clock:
   lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock: 2368
   lsc_ml_ice40_himax_humandet_top|cam_pclk: 1

@S |Mapping Summary:
Total  LUTs: 2165 (41%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2165 = 2165 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 41MB peak: 187MB)

Process took 0h:00m:20s realtime, 0h:00m:19s cputime
# Sun Feb  9 12:43:04 2020

###########################################################]
