
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv aon_timer_reg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv lc_ctrl_state_pkg.sv lc_ctrl_pkg.sv prim_pkg.sv prim_sync_reqack.sv prim_lc_sync.sv aon_timer.sv aon_timer_core.sv aon_timer_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_subreg_ext.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv aon_timer_reg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv lc_ctrl_state_pkg.sv lc_ctrl_pkg.sv prim_pkg.sv prim_sync_reqack.sv prim_lc_sync.sv aon_timer.sv aon_timer_core.sv aon_timer_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_subreg_ext.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:136: parameter 'AON_TIMER_ALERT_TEST_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:137: parameter 'AON_TIMER_WKUP_CTRL_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:138: parameter 'AON_TIMER_WKUP_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:139: parameter 'AON_TIMER_WKUP_COUNT_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:140: parameter 'AON_TIMER_WDOG_REGWEN_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:141: parameter 'AON_TIMER_WDOG_CTRL_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:142: parameter 'AON_TIMER_WDOG_BARK_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:143: parameter 'AON_TIMER_WDOG_BITE_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:144: parameter 'AON_TIMER_WDOG_COUNT_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:145: parameter 'AON_TIMER_INTR_STATE_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:146: parameter 'AON_TIMER_INTR_TEST_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:147: parameter 'AON_TIMER_WKUP_CAUSE_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:150: parameter 'AON_TIMER_ALERT_TEST_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:151: parameter 'AON_TIMER_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:152: parameter 'AON_TIMER_INTR_TEST_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:171: parameter 'AON_TIMER_PERMIT' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'TokenMuxBits' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'LC_FLASH_RMA_SEED_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:142: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-WARNING [VERI-1206] prim_lc_sync.sv:49: overwriting previous definition of module 'prim_lc_sync'
VERIFIC-INFO [VERI-2142] prim_lc_sync.sv:49: previous definition of design element 'prim_lc_sync' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top aon_timer -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top aon_timer

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] aon_timer.sv:7: compiling module 'aon_timer'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] aon_timer_reg_top.sv:8: compiling module 'aon_timer_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] prim_lc_sync.sv:12: compiling module 'prim_lc_sync(NumCopies=3)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] aon_timer_core.sv:6: compiling module 'aon_timer_core'
VERIFIC-INFO [VERI-1018] prim_pulse_sync.sv:11: compiling module 'prim_pulse_sync'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw(Width=32'b010)'
Importing module aon_timer.
Importing module aon_timer_core.
Importing module aon_timer_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw(Width=32'b010).
Importing module prim_lc_sync(NumCopies=3).
Importing module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0110).
Importing module prim_pulse_sync.
Importing module prim_reg_cdc.
Importing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Importing module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
Importing module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
Importing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_sync_reqack.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.4.1. Analyzing design hierarchy..
Top module:  \aon_timer
Used module:     \prim_intr_hw(Width=32'b010)
Used module:     \prim_pulse_sync
Used module:         \prim_flop_2sync(Width=1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \aon_timer_core
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0110)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:     \aon_timer_reg_top
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:             \prim_sync_reqack
Used module:         \prim_reg_cdc
Used module:         \prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)
Used module:         \prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.4.2. Analyzing design hierarchy..
Top module:  \aon_timer
Used module:     \prim_intr_hw(Width=32'b010)
Used module:     \prim_pulse_sync
Used module:         \prim_flop_2sync(Width=1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \aon_timer_core
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0110)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:     \aon_timer_reg_top
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:             \prim_sync_reqack
Used module:         \prim_reg_cdc
Used module:         \prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)
Used module:         \prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
<suppressed ~4 debug messages>
Optimizing module prim_reg_cdc.
<suppressed ~5 debug messages>
Optimizing module prim_pulse_sync.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0110).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Optimizing module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Optimizing module prim_lc_sync(NumCopies=3).
Optimizing module prim_intr_hw(Width=32'b010).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module aon_timer_reg_top.
<suppressed ~2 debug messages>
Optimizing module aon_timer_core.
<suppressed ~2 debug messages>
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module aon_timer_core.
Deleting now unused module aon_timer_reg_top.
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_intr_hw(Width=32'b010).
Deleting now unused module prim_lc_sync(NumCopies=3).
Deleting now unused module prim_pulse_sync.
Deleting now unused module prim_reg_cdc.
Deleting now unused module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Deleting now unused module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
Deleting now unused module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
Deleting now unused module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_sync_reqack.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~80 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~36 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 313 unused cells and 5001 unused wires.
<suppressed ~1024 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module aon_timer...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~10 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$3403: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$5254: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$5254: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_aon_tgl.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_aon_tgl.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_count_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_count_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_count_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_count_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_count_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_count_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_count_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_count_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_243$aon_timer_reg_top.sv:953$3297: { $flatten\u_reg.$verific$n1744$980 $flatten\u_reg.$verific$n1747$983 $flatten\u_reg.$verific$n1750$986 $flatten\u_reg.$verific$n1753$989 $flatten\u_reg.$verific$n1756$992 $flatten\u_reg.$verific$n1759$995 $flatten\u_reg.$verific$n1762$998 $flatten\u_reg.$verific$n1765$1001 $flatten\u_reg.$verific$n1768$1004 $flatten\u_reg.$verific$n1774$1010 $flatten\u_reg.$verific$n1776$1012 }
  Optimizing cells in module \aon_timer.
Performed a total of 1 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_sync_sleep_mode.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_sync_sleep_mode.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3898 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3880 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$3827 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3810 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3970 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3952 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4241 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4240 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4239 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4249 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4229 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4250 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_wkup_timer_expired.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_wdog_timer_bark.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$aon_timer_reg_top.sv:63$1170 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_lc_sync_escalate_en.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$3679 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_lc_sync_escalate_en.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$3679 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$3601 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_core.$verific$prescale_count_q_reg$aon_timer_core.sv:46$845 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3529 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3530 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$3531 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3529 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3530 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$3438 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$3442 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$3441 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$3439 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$3440 ($aldff) from module aon_timer.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 2 unused cells and 21 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~22 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 12 unused cells and 23 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($adff) from module aon_timer (removing D path).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($dlatch) from module aon_timer.

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wkup_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wkup_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3898 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$n101$3867, Q = \u_reg.u_wkup_ctrl_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3880 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$n14$3850, Q = \u_reg.u_wkup_ctrl_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_count_cdc.$verific$n177$3727, Q = \u_reg.u_wkup_count_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_count_cdc.$verific$n14$3710, Q = \u_reg.u_wkup_count_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$3827 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n49$3793, Q = \u_reg.u_wkup_cause_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3810 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n14$3782, Q = \u_reg.u_wkup_cause_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3970 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$n57$3939, Q = \u_reg.u_wdog_ctrl_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3952 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$n14$3922, Q = \u_reg.u_wdog_ctrl_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_count_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_count_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_count_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_count_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_bite_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_bite_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_bark_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_bark_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4241 ($adff) from module aon_timer (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4240 ($adff) from module aon_timer (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4239 ($adff) from module aon_timer (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4249 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n181$4199, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4229 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n74$4179, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4250 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n247$4181, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_wkup_timer_expired.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($adff) from module aon_timer (D = \u_intr_hw.hw2reg_intr_state_d_o [0], Q = \u_reg.u_intr_state_wkup_timer_expired.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_wdog_timer_bark.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($adff) from module aon_timer (D = \u_intr_hw.hw2reg_intr_state_d_o [1], Q = \u_reg.u_intr_state_wdog_timer_bark.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$aon_timer_reg_top.sv:63$1170 ($adff) from module aon_timer (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($adff) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($adff) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$3438 ($adff) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($adff) from module aon_timer.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5360 ($adffe) from module aon_timer.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5360 ($adffe) from module aon_timer.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~18 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($adff) from module aon_timer.

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($adff) from module aon_timer.

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.77. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell aon_timer.$auto$opt_dff.cc:195:make_patterns_logic$5382 ($ne).
Removed top 2 bits (of 3) from port B of cell aon_timer.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$4209 ($eq).
Removed top 1 bits (of 5) from port B of cell aon_timer.$auto$opt_dff.cc:195:make_patterns_logic$5389 ($ne).
Removed top 3 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_50$aon_timer_reg_top.sv:838$3172 ($eq).
Removed top 2 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_52$aon_timer_reg_top.sv:839$3173 ($eq).
Removed top 2 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_54$aon_timer_reg_top.sv:840$3174 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_56$aon_timer_reg_top.sv:841$3175 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_58$aon_timer_reg_top.sv:842$3176 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_60$aon_timer_reg_top.sv:843$3177 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_62$aon_timer_reg_top.sv:844$3178 ($eq).
Removed top 31 bits (of 32) from port A of cell aon_timer.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$4858 ($shl).
Removed top 28 bits (of 32) from port Y of cell aon_timer.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$4858 ($shl).
Removed top 1 bits (of 3) from port B of cell aon_timer.$auto$opt_dff.cc:195:make_patterns_logic$5375 ($ne).
Removed top 2 bits (of 5) from port B of cell aon_timer.$auto$opt_dff.cc:195:make_patterns_logic$5387 ($ne).
Removed top 1 bits (of 3) from mux cell aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$3403 ($mux).
Removed top 2 bits (of 4) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5262.
Removed top 1 bits (of 2) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5267.
Removed top 1 bits (of 4) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5282.
Removed top 1 bits (of 4) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5292.
Removed top 1 bits (of 3) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$3367.
Removed top 1 bits (of 2) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$5237.
Removed top 1 bits (of 2) from wire aon_timer.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$5242.
Removed top 2 bits (of 4) from wire aon_timer.$flatten\u_reg.$verific$n1408$1046.
Removed top 3 bits (of 4) from wire aon_timer.$flatten\u_reg.$verific$n1432$1048.

yosys> peepopt

3.78. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.80. Executing BMUXMAP pass.

yosys> demuxmap

3.81. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aon_timer:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 1

yosys> stat

3.92. Printing statistics.

=== aon_timer ===

   Number of wires:               1833
   Number of wire bits:           7191
   Number of public wires:        1482
   Number of public wire bits:    6392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                653
     $adff                          90
     $adffe                         28
     $and                          108
     $eq                            13
     $logic_not                      2
     $mux                          211
     $ne                             7
     $not                           64
     $or                            58
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                   17
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> memory -nomap

3.93. Executing MEMORY pass.

yosys> opt_mem

3.93.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.93.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.93.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.93.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.93.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.93.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> memory_share

3.93.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.93.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.93.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> memory_collect

3.93.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.94. Printing statistics.

=== aon_timer ===

   Number of wires:               1833
   Number of wire bits:           7191
   Number of public wires:        1482
   Number of public wire bits:    6392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                653
     $adff                          90
     $adffe                         28
     $and                          108
     $eq                            13
     $logic_not                      2
     $mux                          211
     $ne                             7
     $not                           64
     $or                            58
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                   17
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> muxpack

3.95. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~155 debug messages>

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> pmuxtree

3.97. Executing PMUXTREE pass.

yosys> muxpack

3.98. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~165 debug messages>

yosys> memory_map

3.99. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.100. Printing statistics.

=== aon_timer ===

   Number of wires:               1849
   Number of wire bits:           7548
   Number of public wires:        1482
   Number of public wire bits:    6392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                668
     $adff                          90
     $adffe                         28
     $and                          108
     $eq                            13
     $logic_not                      2
     $mux                          222
     $ne                             7
     $not                           65
     $or                            58
     $reduce_and                     6
     $reduce_bool                   17
     $reduce_or                     17
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.101. Executing TECHMAP pass (map to technology primitives).

3.101.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.101.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.101.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~922 debug messages>

yosys> stat

3.102. Printing statistics.

=== aon_timer ===

   Number of wires:               2114
   Number of wire bits:          10402
   Number of public wires:        1482
   Number of public wire bits:    6392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2355
     $_AND_                        124
     $_DFFE_PN0P_                  239
     $_DFF_PN0_                     84
     $_DFF_PN1_                      7
     $_MUX_                        974
     $_NOT_                         88
     $_OR_                         194
     $_XOR_                        645


yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~418 debug messages>

yosys> opt_merge -nomux

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~864 debug messages>
Removed a total of 288 cells.

yosys> opt_muxtree

3.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.108. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.109. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 10 unused cells and 219 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~200 debug messages>

yosys> techmap -map +/techmap.v

3.120. Executing TECHMAP pass (map to technology primitives).

3.120.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 1

yosys> abc -dff

3.129. Executing ABC pass (technology mapping using ABC).

3.129.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5383, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5313, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5319, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5316, arst=!\rst_ni, srst={ }
  109 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5325, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5322, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5331, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5328, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5337, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5334, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5343, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5340, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5349, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5346, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5355, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5352, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5358, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5365, arst=!\rst_ni, srst={ }
  431 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_wdog_timer_bark.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }

3.129.2. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5383, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.129.2.1. Executing ABC.

3.129.3. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5390, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.129.3.1. Executing ABC.

3.129.4. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5313, asynchronously reset by !\rst_ni
Extracted 108 gates and 163 wires to a netlist network with 54 inputs and 37 outputs.

3.129.4.1. Executing ABC.

3.129.5. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.129.5.1. Executing ABC.

3.129.6. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5319, asynchronously reset by !\rst_ni
Extracted 51 gates and 74 wires to a netlist network with 22 inputs and 19 outputs.

3.129.6.1. Executing ABC.

3.129.7. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5316, asynchronously reset by !\rst_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 7 outputs.

3.129.7.1. Executing ABC.

3.129.8. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5325, asynchronously reset by !\rst_ni
Extracted 109 gates and 152 wires to a netlist network with 42 inputs and 38 outputs.

3.129.8.1. Executing ABC.

3.129.9. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5322, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.129.9.1. Executing ABC.

3.129.10. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5331, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 7 inputs and 2 outputs.

3.129.10.1. Executing ABC.

3.129.11. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5328, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 9 outputs.

3.129.11.1. Executing ABC.

3.129.12. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5337, asynchronously reset by !\rst_ni
Extracted 16 gates and 29 wires to a netlist network with 12 inputs and 6 outputs.

3.129.12.1. Executing ABC.

3.129.13. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5334, asynchronously reset by !\rst_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 7 outputs.

3.129.13.1. Executing ABC.

3.129.14. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5343, asynchronously reset by !\rst_ni
Extracted 106 gates and 179 wires to a netlist network with 72 inputs and 36 outputs.

3.129.14.1. Executing ABC.

3.129.15. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5340, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.129.15.1. Executing ABC.

3.129.16. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5349, asynchronously reset by !\rst_ni
Extracted 107 gates and 181 wires to a netlist network with 73 inputs and 37 outputs.

3.129.16.1. Executing ABC.

3.129.17. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5346, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.129.17.1. Executing ABC.

3.129.18. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5355, asynchronously reset by !\rst_ni
Extracted 69 gates and 106 wires to a netlist network with 36 inputs and 33 outputs.

3.129.18.1. Executing ABC.

3.129.19. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5352, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.129.19.1. Executing ABC.

3.129.20. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5358, asynchronously reset by !\rst_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 7 outputs.

3.129.20.1. Executing ABC.

3.129.21. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5365, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.129.21.1. Executing ABC.

3.129.22. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 431 gates and 577 wires to a netlist network with 144 inputs and 59 outputs.

3.129.22.1. Executing ABC.

3.129.23. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_wdog_timer_bark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 9 outputs.

3.129.23.1. Executing ABC.

3.129.24. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.129.24.1. Executing ABC.

3.129.25. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 122 gates and 155 wires to a netlist network with 32 inputs and 37 outputs.

3.129.25.1. Executing ABC.

3.129.26. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 70 gates and 80 wires to a netlist network with 9 inputs and 9 outputs.

3.129.26.1. Executing ABC.

yosys> abc -dff

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Summary of detected clock domains:
  12 cells in clk=\clk_i, en=$abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$9657$u_reg.intg_err, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, arst=!\rst_ni, srst={ }
  83 cells in clk=\clk_i, en=$abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, arst=!\rst_ni, srst={ }
  105 cells in clk=\clk_i, en=$abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, arst=!\rst_ni, srst={ }
  138 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  469 cells in clk=\clk_i, en=$abc$9115$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }

3.130.2. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 9 outputs.

3.130.2.1. Executing ABC.

3.130.3. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.130.3.1. Executing ABC.

3.130.4. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.130.4.1. Executing ABC.

3.130.5. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.130.5.1. Executing ABC.

3.130.6. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9657$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.130.6.1. Executing ABC.

3.130.7. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.130.7.1. Executing ABC.

3.130.8. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.130.8.1. Executing ABC.

3.130.9. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.130.9.1. Executing ABC.

3.130.10. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.130.10.1. Executing ABC.

3.130.11. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.130.11.1. Executing ABC.

3.130.12. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.130.12.1. Executing ABC.

3.130.13. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, asynchronously reset by !\rst_ni
Extracted 44 gates and 63 wires to a netlist network with 19 inputs and 14 outputs.

3.130.13.1. Executing ABC.

3.130.14. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.130.14.1. Executing ABC.

3.130.15. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, asynchronously reset by !\rst_ni
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 8 outputs.

3.130.15.1. Executing ABC.

3.130.16. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, asynchronously reset by !\rst_ni
Extracted 103 gates and 156 wires to a netlist network with 53 inputs and 35 outputs.

3.130.16.1. Executing ABC.

3.130.17. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, asynchronously reset by !\rst_ni
Extracted 83 gates and 135 wires to a netlist network with 52 inputs and 36 outputs.

3.130.17.1. Executing ABC.

3.130.18. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.130.18.1. Executing ABC.

3.130.19. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, asynchronously reset by !\rst_ni
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 10 outputs.

3.130.19.1. Executing ABC.

3.130.20. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, asynchronously reset by !\rst_ni
Extracted 103 gates and 175 wires to a netlist network with 72 inputs and 36 outputs.

3.130.20.1. Executing ABC.

3.130.21. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, asynchronously reset by !\rst_ni
Extracted 88 gates and 145 wires to a netlist network with 57 inputs and 33 outputs.

3.130.21.1. Executing ABC.

3.130.22. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 7 outputs.

3.130.22.1. Executing ABC.

3.130.23. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, asynchronously reset by !\rst_ni
Extracted 105 gates and 147 wires to a netlist network with 42 inputs and 38 outputs.

3.130.23.1. Executing ABC.

3.130.24. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 138 gates and 175 wires to a netlist network with 37 inputs and 32 outputs.

3.130.24.1. Executing ABC.

3.130.25. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9115$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 469 gates and 613 wires to a netlist network with 144 inputs and 58 outputs.

3.130.25.1. Executing ABC.

3.130.26. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 45 gates and 54 wires to a netlist network with 9 inputs and 9 outputs.

3.130.26.1. Executing ABC.

yosys> abc -dff

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Summary of detected clock domains:
  11 cells in clk=\clk_i, en=$abc$10138$abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$10151$abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$10163$abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$10173$abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$10180$abc$9657$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$10406$abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$10416$abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$10426$abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$10434$abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$10445$abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$10459$abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$10515$abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$10533$abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$10568$abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$10776$abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$10672$abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$10789$abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$10810$abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$10470$abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, arst=!\rst_ni, srst={ }
  406 cells in clk=\clk_i, en=$abc$11314$abc$9115$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$11015$abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, arst=!\rst_ni, srst={ }
  105 cells in clk=\clk_i, en=$abc$11027$abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, arst=!\rst_ni, srst={ }
  83 cells in clk=\clk_i, en=$abc$10914$abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }

3.131.2. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10138$abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.131.2.1. Executing ABC.

3.131.3. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10151$abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.131.3.1. Executing ABC.

3.131.4. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10163$abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, asynchronously reset by !\rst_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 7 outputs.

3.131.4.1. Executing ABC.

3.131.5. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10173$abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.131.5.1. Executing ABC.

3.131.6. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10180$abc$9657$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.131.6.1. Executing ABC.

3.131.7. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10406$abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.131.7.1. Executing ABC.

3.131.8. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10416$abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.131.8.1. Executing ABC.

3.131.9. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10426$abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.131.9.1. Executing ABC.

3.131.10. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10434$abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.131.10.1. Executing ABC.

3.131.11. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10445$abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.131.11.1. Executing ABC.

3.131.12. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10459$abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.131.12.1. Executing ABC.

3.131.13. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10515$abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.131.13.1. Executing ABC.

3.131.14. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10533$abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, asynchronously reset by !\rst_ni
Extracted 36 gates and 46 wires to a netlist network with 10 inputs and 9 outputs.

3.131.14.1. Executing ABC.

3.131.15. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10568$abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, asynchronously reset by !\rst_ni
Extracted 103 gates and 156 wires to a netlist network with 53 inputs and 35 outputs.

3.131.15.1. Executing ABC.

3.131.16. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10776$abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 5 outputs.

3.131.16.1. Executing ABC.

3.131.17. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10672$abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, asynchronously reset by !\rst_ni
Extracted 88 gates and 145 wires to a netlist network with 57 inputs and 33 outputs.

3.131.17.1. Executing ABC.

3.131.18. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10789$abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, asynchronously reset by !\rst_ni
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 9 outputs.

3.131.18.1. Executing ABC.

3.131.19. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10810$abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, asynchronously reset by !\rst_ni
Extracted 103 gates and 175 wires to a netlist network with 72 inputs and 36 outputs.

3.131.19.1. Executing ABC.

3.131.20. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10470$abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, asynchronously reset by !\rst_ni
Extracted 44 gates and 63 wires to a netlist network with 19 inputs and 14 outputs.

3.131.20.1. Executing ABC.

3.131.21. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11314$abc$9115$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 406 gates and 550 wires to a netlist network with 144 inputs and 58 outputs.

3.131.21.1. Executing ABC.

3.131.22. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11015$abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 7 outputs.

3.131.22.1. Executing ABC.

3.131.23. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11027$abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, asynchronously reset by !\rst_ni
Extracted 105 gates and 147 wires to a netlist network with 42 inputs and 38 outputs.

3.131.23.1. Executing ABC.

3.131.24. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10914$abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, asynchronously reset by !\rst_ni
Extracted 83 gates and 135 wires to a netlist network with 52 inputs and 36 outputs.

3.131.24.1. Executing ABC.

3.131.25. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 136 gates and 174 wires to a netlist network with 38 inputs and 33 outputs.

3.131.25.1. Executing ABC.

3.131.26. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 45 gates and 54 wires to a netlist network with 9 inputs and 9 outputs.

3.131.26.1. Executing ABC.

yosys> abc -dff

3.132. Executing ABC pass (technology mapping using ABC).

3.132.1. Summary of detected clock domains:
  11 cells in clk=\clk_i, en=$abc$11856$abc$10138$abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$11868$abc$10151$abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$11880$abc$10163$abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$11891$abc$10173$abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$11898$abc$10180$abc$9657$u_reg.intg_err, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$12128$abc$10406$abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$12139$abc$10416$abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$12150$abc$10426$abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12158$abc$10434$abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$12168$abc$10445$abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12183$abc$10459$abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$12193$abc$10515$abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$12208$abc$10533$abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$12350$abc$10776$abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$12363$abc$10672$abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$12464$abc$10789$abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$12587$abc$10470$abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$12246$abc$10568$abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, arst=!\rst_ni, srst={ }
  409 cells in clk=\clk_i, en=$abc$12632$abc$11314$abc$9115$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$13096$abc$11015$abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, arst=!\rst_ni, srst={ }
  105 cells in clk=\clk_i, en=$abc$13108$abc$11027$abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=$abc$12483$abc$10810$abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$13214$abc$10914$abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, arst=!\rst_ni, srst={ }
  137 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }

3.132.2. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11856$abc$10138$abc$8749$auto$opt_dff.cc:194:make_patterns_logic$5334, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.132.2.1. Executing ABC.

3.132.3. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11868$abc$10151$abc$9097$auto$opt_dff.cc:194:make_patterns_logic$5358, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.132.3.1. Executing ABC.

3.132.4. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11880$abc$10163$abc$9088$auto$opt_dff.cc:194:make_patterns_logic$5352, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.132.4.1. Executing ABC.

3.132.5. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11891$abc$10173$abc$9108$auto$opt_dff.cc:194:make_patterns_logic$5365, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.132.5.1. Executing ABC.

3.132.6. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11898$abc$10180$abc$9657$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.132.6.1. Executing ABC.

3.132.7. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12128$abc$10406$abc$8586$auto$opt_dff.cc:194:make_patterns_logic$5316, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.132.7.1. Executing ABC.

3.132.8. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12139$abc$10416$abc$8705$auto$opt_dff.cc:194:make_patterns_logic$5322, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.132.8.1. Executing ABC.

3.132.9. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12150$abc$10426$abc$8714$auto$opt_dff.cc:194:make_patterns_logic$5331, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.132.9.1. Executing ABC.

3.132.10. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12158$abc$10434$abc$8722$auto$opt_dff.cc:194:make_patterns_logic$5328, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.132.10.1. Executing ABC.

3.132.11. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12168$abc$10445$abc$8350$auto$opt_dff.cc:219:make_patterns_logic$5383, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.132.11.1. Executing ABC.

3.132.12. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12183$abc$10459$abc$8864$auto$opt_dff.cc:194:make_patterns_logic$5340, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.132.12.1. Executing ABC.

3.132.13. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12193$abc$10515$abc$8513$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.132.13.1. Executing ABC.

3.132.14. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12208$abc$10533$abc$8364$auto$opt_dff.cc:219:make_patterns_logic$5390, asynchronously reset by !\rst_ni
Extracted 36 gates and 47 wires to a netlist network with 11 inputs and 8 outputs.

3.132.14.1. Executing ABC.

3.132.15. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12350$abc$10776$abc$8735$auto$opt_dff.cc:194:make_patterns_logic$5337, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 5 outputs.

3.132.15.1. Executing ABC.

3.132.16. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12363$abc$10672$abc$8873$auto$opt_dff.cc:194:make_patterns_logic$5349, asynchronously reset by !\rst_ni
Extracted 103 gates and 174 wires to a netlist network with 71 inputs and 37 outputs.

3.132.16.1. Executing ABC.

3.132.17. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12464$abc$10789$abc$9637$u_reg.u_intr_state_wdog_timer_bark.wr_en, asynchronously reset by !\rst_ni
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 9 outputs.

3.132.17.1. Executing ABC.

3.132.18. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12587$abc$10470$abc$8536$auto$opt_dff.cc:194:make_patterns_logic$5319, asynchronously reset by !\rst_ni
Extracted 44 gates and 63 wires to a netlist network with 19 inputs and 14 outputs.

3.132.18.1. Executing ABC.

3.132.19. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12246$abc$10568$abc$8407$auto$opt_dff.cc:194:make_patterns_logic$5313, asynchronously reset by !\rst_ni
Extracted 103 gates and 156 wires to a netlist network with 53 inputs and 35 outputs.

3.132.19.1. Executing ABC.

3.132.20. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12632$abc$11314$abc$9115$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 409 gates and 553 wires to a netlist network with 144 inputs and 58 outputs.

3.132.20.1. Executing ABC.

3.132.21. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13096$abc$11015$abc$8978$auto$opt_dff.cc:194:make_patterns_logic$5346, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.132.21.1. Executing ABC.

3.132.22. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13108$abc$11027$abc$8597$auto$opt_dff.cc:194:make_patterns_logic$5325, asynchronously reset by !\rst_ni
Extracted 105 gates and 147 wires to a netlist network with 42 inputs and 38 outputs.

3.132.22.1. Executing ABC.

3.132.23. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12483$abc$10810$abc$8760$auto$opt_dff.cc:194:make_patterns_logic$5343, asynchronously reset by !\rst_ni
Extracted 103 gates and 174 wires to a netlist network with 71 inputs and 35 outputs.

3.132.23.1. Executing ABC.

3.132.24. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13214$abc$10914$abc$8987$auto$opt_dff.cc:194:make_patterns_logic$5355, asynchronously reset by !\rst_ni
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.132.24.1. Executing ABC.

3.132.25. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 137 gates and 174 wires to a netlist network with 37 inputs and 35 outputs.

3.132.25.1. Executing ABC.

3.132.26. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 45 gates and 54 wires to a netlist network with 9 inputs and 9 outputs.

3.132.26.1. Executing ABC.

yosys> opt_ffinv

3.133. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

yosys> opt_muxtree

3.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.139. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.140. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 1 unused cells and 8949 unused wires.
<suppressed ~374 debug messages>

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_muxtree

3.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.146. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.147. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.150. Executing BMUXMAP pass.

yosys> demuxmap

3.151. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_PaWFI7/abc_tmp_1.scr

3.152. Executing ABC pass (technology mapping using ABC).

3.152.1. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Extracted 1179 gates and 1554 wires to a netlist network with 375 inputs and 296 outputs.

3.152.1.1. Executing ABC.
DE:   #PIs = 375  #Luts =   511  Max Lvl =   6  Avg Lvl =   5.13  [   0.14 sec. at Pass 0]{firstMap}
DE:   #PIs = 375  #Luts =   443  Max Lvl =  13  Avg Lvl =  10.55  [   8.11 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 375  #Luts =   437  Max Lvl =  14  Avg Lvl =  10.94  [   1.54 sec. at Pass 2]{map}
DE:   #PIs = 375  #Luts =   435  Max Lvl =  12  Avg Lvl =   9.88  [   2.04 sec. at Pass 3]{postMap}
DE:   #PIs = 375  #Luts =   433  Max Lvl =  11  Avg Lvl =   8.94  [   2.65 sec. at Pass 4]{map}
DE:   #PIs = 375  #Luts =   431  Max Lvl =  11  Avg Lvl =   8.94  [   4.50 sec. at Pass 5]{postMap}
DE:   #PIs = 375  #Luts =   431  Max Lvl =  10  Avg Lvl =   8.20  [   3.63 sec. at Pass 6]{map}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   5.58 sec. at Pass 7]{postMap}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   4.66 sec. at Pass 8]{map}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   6.51 sec. at Pass 9]{postMap}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   3.73 sec. at Pass 10]{map}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   9.80 sec. at Pass 11]{pushMap}
DE:   #PIs = 375  #Luts =   429  Max Lvl =  11  Avg Lvl =   9.00  [   1.11 sec. at Pass 12]{finalMap}

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.158. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.159. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1563 unused wires.
<suppressed ~56 debug messages>

yosys> opt_expr

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.162. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.163. Printing statistics.

=== aon_timer ===

   Number of wires:               1714
   Number of wire bits:           5672
   Number of public wires:        1055
   Number of public wire bits:    5013
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                758
     $_DFFE_PN0P_                  239
     $_DFF_PN0_                     90
     $_DFF_PN1_                      1
     $lut                          428


yosys> shregmap -minlen 8 -maxlen 20

3.164. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.165. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.166. Printing statistics.

=== aon_timer ===

   Number of wires:               1714
   Number of wire bits:           5672
   Number of public wires:        1055
   Number of public wire bits:    5013
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                758
     $_DFFE_PN0P_                  239
     $_DFF_PN0_                     90
     $_DFF_PN1_                      1
     $lut                          428


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.167. Executing TECHMAP pass (map to technology primitives).

3.167.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.167.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.167.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~894 debug messages>

yosys> opt_expr -mux_undef

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~7507 debug messages>

yosys> simplemap

3.169. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~5910 debug messages>
Removed a total of 1970 cells.

yosys> opt_dff -nodffe -nosdff

3.172. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 2373 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~122 debug messages>

yosys> opt_merge -nomux

3.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.179. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.180. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_PaWFI7/abc_tmp_2.scr

3.183. Executing ABC pass (technology mapping using ABC).

3.183.1. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Extracted 1685 gates and 2061 wires to a netlist network with 374 inputs and 295 outputs.

3.183.1.1. Executing ABC.
DE:   #PIs = 374  #Luts =   436  Max Lvl =   7  Avg Lvl =   5.99  [   0.15 sec. at Pass 0]{firstMap}
DE:   #PIs = 374  #Luts =   436  Max Lvl =   7  Avg Lvl =   5.99  [   4.82 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 374  #Luts =   435  Max Lvl =  10  Avg Lvl =   7.53  [   1.06 sec. at Pass 2]{map}
DE:   #PIs = 374  #Luts =   432  Max Lvl =  11  Avg Lvl =   8.85  [   1.96 sec. at Pass 3]{postMap}
DE:   #PIs = 374  #Luts =   429  Max Lvl =  11  Avg Lvl =   8.86  [   2.04 sec. at Pass 4]{map}
DE:   #PIs = 374  #Luts =   429  Max Lvl =  11  Avg Lvl =   8.86  [   2.54 sec. at Pass 5]{postMap}
DE:   #PIs = 374  #Luts =   429  Max Lvl =  11  Avg Lvl =   8.86  [   3.16 sec. at Pass 6]{map}
DE:   #PIs = 374  #Luts =   429  Max Lvl =  11  Avg Lvl =   8.86  [   2.94 sec. at Pass 7]{postMap}
DE:   #PIs = 374  #Luts =   428  Max Lvl =  11  Avg Lvl =   8.93  [   8.74 sec. at Pass 8]{pushMap}
DE:   #PIs = 374  #Luts =   425  Max Lvl =  10  Avg Lvl =   7.94  [   3.85 sec. at Pass 9]{map}
DE:   #PIs = 374  #Luts =   425  Max Lvl =  10  Avg Lvl =   7.94  [   3.79 sec. at Pass 10]{postMap}
DE:   #PIs = 374  #Luts =   425  Max Lvl =  10  Avg Lvl =   7.94  [   2.76 sec. at Pass 11]{map}
DE:   #PIs = 374  #Luts =   424  Max Lvl =  10  Avg Lvl =   7.74  [   5.19 sec. at Pass 12]{postMap}
DE:   #PIs = 374  #Luts =   420  Max Lvl =  11  Avg Lvl =   8.37  [   3.56 sec. at Pass 13]{map}
DE:   #PIs = 374  #Luts =   420  Max Lvl =  11  Avg Lvl =   8.37  [   4.46 sec. at Pass 14]{postMap}
DE:   #PIs = 374  #Luts =   419  Max Lvl =  11  Avg Lvl =   8.46  [   3.06 sec. at Pass 15]{map}
DE:   #PIs = 374  #Luts =   419  Max Lvl =  11  Avg Lvl =   8.46  [   3.25 sec. at Pass 16]{postMap}
DE:   #PIs = 374  #Luts =   419  Max Lvl =  11  Avg Lvl =   8.46  [   2.85 sec. at Pass 17]{map}
DE:   #PIs = 374  #Luts =   418  Max Lvl =  11  Avg Lvl =   8.47  [   3.56 sec. at Pass 18]{postMap}
DE:   #PIs = 374  #Luts =   418  Max Lvl =  11  Avg Lvl =   8.47  [   3.78 sec. at Pass 19]{map}
DE:   #PIs = 374  #Luts =   418  Max Lvl =  11  Avg Lvl =   8.47  [   2.96 sec. at Pass 20]{postMap}
DE:   #PIs = 374  #Luts =   418  Max Lvl =  11  Avg Lvl =   8.47  [   2.43 sec. at Pass 21]{map}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  12  Avg Lvl =   8.53  [   8.22 sec. at Pass 22]{pushMap}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  12  Avg Lvl =   8.53  [   4.56 sec. at Pass 23]{postMap}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  12  Avg Lvl =   8.53  [   2.46 sec. at Pass 24]{map}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  12  Avg Lvl =   8.53  [   4.06 sec. at Pass 25]{postMap}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  11  Avg Lvl =   8.37  [   4.68 sec. at Pass 26]{pushMap}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  11  Avg Lvl =   8.37  [   2.81 sec. at Pass 27]{map}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  11  Avg Lvl =   8.37  [   5.07 sec. at Pass 28]{postMap}
DE:   #PIs = 374  #Luts =   417  Max Lvl =  11  Avg Lvl =   8.37  [   2.57 sec. at Pass 29]{map}
DE:   #PIs = 374  #Luts =   416  Max Lvl =  10  Avg Lvl =   8.25  [   6.74 sec. at Pass 30]{pushMap}
DE:   #PIs = 374  #Luts =   416  Max Lvl =  10  Avg Lvl =   8.25  [   4.47 sec. at Pass 31]{postMap}
DE:   #PIs = 374  #Luts =   416  Max Lvl =  10  Avg Lvl =   8.25  [   2.74 sec. at Pass 32]{map}
DE:   #PIs = 374  #Luts =   416  Max Lvl =  10  Avg Lvl =   8.25  [   3.90 sec. at Pass 33]{postMap}
DE:   #PIs = 374  #Luts =   416  Max Lvl =  10  Avg Lvl =   8.25  [   0.83 sec. at Pass 34]{finalMap}

yosys> opt_expr

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.189. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.190. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1591 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.193. Executing HIERARCHY pass (managing design hierarchy).

3.193.1. Analyzing design hierarchy..
Top module:  \aon_timer

3.193.2. Analyzing design hierarchy..
Top module:  \aon_timer
Removed 0 unused modules.

yosys> stat

3.194. Printing statistics.

=== aon_timer ===

   Number of wires:               1701
   Number of wire bits:           5659
   Number of public wires:        1055
   Number of public wire bits:    5013
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                746
     $lut                          416
     dffsre                        330


yosys> opt_clean -purge

3.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 982 unused wires.
<suppressed ~982 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.196. Executing Verilog backend.
Dumping module `\aon_timer'.

Warnings: 193 unique messages, 193 total
End of script. Logfile hash: 39d8170354, CPU: user 7.79s system 0.11s, MEM: 63.62 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 98% 6x abc (513 sec), 0% 33x opt_expr (1 sec), ...
real 224.23
user 491.40
sys 28.54
