DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I3"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 462,0
)
(Instance
name "I1"
duLibraryName "sequential"
duName "counterEnable"
elements [
(GiElement
name "bitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 731,0
)
(Instance
name "I4"
duLibraryName "gates"
duName "transUnsignedSigned"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "pwmBitNb"
)
]
mwi 0
uid 761,0
)
(Instance
name "I2"
duLibraryName "gates"
duName "demux1to2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 793,0
)
(Instance
name "I0"
duLibraryName "operators"
duName "compareSigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 842,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hdl"
)
(vvPair
variable "HDSDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwm@modulator\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwm@modulator\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwm@modulator"
)
(vvPair
variable "d_logical"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwmModulator"
)
(vvPair
variable "date"
value "05.12.2019"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "pwmModulator"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "elia.scapini"
)
(vvPair
variable "graphical_source_date"
value "05.12.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20305"
)
(vvPair
variable "graphical_source_time"
value "15:13:46"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20305"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "pwmModulator"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwm@modulator\\student@version.bd"
)
(vvPair
variable "p_logical"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\pwmModulator\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "15:13:46"
)
(vvPair
variable "unit"
value "pwmModulator"
)
(vvPair
variable "user"
value "elia.scapini"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 166,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "0,33625,1500,34375"
)
(Line
uid 12,0
sl 0
ro 270
xt "1500,34000,2000,34000"
pts [
"1500,34000"
"2000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-8000,33300,-1000,34700"
st "amplitude"
ju 2
blo "-1000,34500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,3400,45300,4400"
st "amplitude       : signed(pwmBitNb-1 downto 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "0,47625,1500,48375"
)
(Line
uid 26,0
sl 0
ro 270
xt "1500,48000,2000,48000"
pts [
"1500,48000"
"2000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-4800,47300,-1000,48700"
st "clock"
ju 2
blo "-1000,48500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,4400,35500,5400"
st "clock           : std_ulogic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "0,20625,1500,21375"
)
(Line
uid 40,0
sl 0
ro 270
xt "1500,21000,2000,21000"
pts [
"1500,21000"
"2000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-13400,20300,-1000,21700"
st "doubleFrequency"
ju 2
blo "-1000,21500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,5400,37400,6400"
st "doubleFrequency : std_ulogic
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "0,43625,1500,44375"
)
(Line
uid 54,0
sl 0
ro 270
xt "1500,44000,2000,44000"
pts [
"1500,44000"
"2000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-3400,43300,-1000,44700"
st "en"
ju 2
blo "-1000,44500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "en"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,6400,35400,7400"
st "en              : std_ulogic
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "103500,30625,105000,31375"
)
(Line
uid 68,0
sl 0
ro 270
xt "103000,31000,103500,31000"
pts [
"103000,31000"
"103500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "106000,30300,110600,31700"
st "pwm1"
blo "106000,31500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "pwm1"
t "std_ulogic"
o 8
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,10400,36300,11400"
st "pwm1            : std_ulogic
"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "103500,38625,105000,39375"
)
(Line
uid 82,0
sl 0
ro 270
xt "103000,39000,103500,39000"
pts [
"103000,39000"
"103500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "106000,38300,110600,39700"
st "pwm2"
blo "106000,39500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,11400,36300,12400"
st "pwm2            : std_ulogic
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "0,49625,1500,50375"
)
(Line
uid 96,0
sl 0
ro 270
xt "1500,50000,2000,50000"
pts [
"1500,50000"
"2000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-5100,49300,-1000,50700"
st "reset"
ju 2
blo "-1000,50500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,7400,35500,8400"
st "reset           : std_ulogic
"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "0,24625,1500,25375"
)
(Line
uid 110,0
sl 0
ro 270
xt "1500,25000,2000,25000"
pts [
"1500,25000"
"2000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-12300,24300,-1000,25700"
st "switchEvenOdd"
ju 2
blo "-1000,25500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 6
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,8400,37200,9400"
st "switchEvenOdd   : std_ulogic
"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "0,28625,1500,29375"
)
(Line
uid 124,0
sl 0
ro 270
xt "1500,29000,2000,29000"
pts [
"1500,29000"
"2000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-9300,28300,-1000,29700"
st "threeLevel"
ju 2
blo "-1000,29500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "threeLevel"
t "std_ulogic"
o 7
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,9400,36200,10400"
st "threeLevel      : std_ulogic
"
)
)
*19 (Grouping
uid 223,0
optionalChildren [
*20 (CommentText
uid 225,0
shape (Rectangle
uid 226,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,56000,108000,58000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 227,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,56400,104600,57600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*21 (CommentText
uid 228,0
shape (Rectangle
uid 229,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,56000,83000,58000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 230,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "63150,56300,76850,57700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*22 (CommentText
uid 231,0
shape (Rectangle
uid 232,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,62000,83000,64000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 233,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,62400,80200,63600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*23 (CommentText
uid 234,0
shape (Rectangle
uid 235,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,56000,89000,58000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 236,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,56400,87900,57600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*24 (CommentText
uid 237,0
shape (Rectangle
uid 238,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,58000,83000,60000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 239,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,58400,77400,59600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*25 (CommentText
uid 240,0
shape (Rectangle
uid 241,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,58000,62000,60000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 242,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,58400,60600,59600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*26 (CommentText
uid 243,0
shape (Rectangle
uid 244,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,60000,62000,62000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 245,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,60400,60600,61600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*27 (CommentText
uid 246,0
shape (Rectangle
uid 247,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,58000,108000,64000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 248,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,58200,97300,59400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*28 (CommentText
uid 249,0
shape (Rectangle
uid 250,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,60000,83000,62000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 251,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,60400,76400,61600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*29 (CommentText
uid 252,0
shape (Rectangle
uid 253,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,62000,62000,64000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 254,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,62400,61500,63600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 224,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "57000,56000,108000,64000"
)
oxt "13000,22000,64000,30000"
)
*30 (Net
uid 452,0
decl (Decl
n "gt"
t "std_ulogic"
o 11
suid 12,0
)
declText (MLText
uid 453,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,15600,38400,16600"
st "SIGNAL gt              : std_ulogic
"
)
)
*31 (SaComponent
uid 462,0
optionalChildren [
*32 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72625,21000,73375,21750"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
isHidden 1
)
xt "74000,20000,78400,21200"
st "logic_1"
blo "74000,21000"
)
s (Text
uid 472,0
va (VaSet
)
xt "74000,21200,74000,21200"
blo "74000,21200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 463,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,15000,75000,21000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 464,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 465,0
va (VaSet
font "Verdana,8,1"
)
xt "69910,18700,73010,19700"
st "gates"
blo "69910,19500"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 466,0
va (VaSet
font "Verdana,8,1"
)
xt "69910,19700,73410,20700"
st "logic1"
blo "69910,20500"
tm "CptNameMgr"
)
*35 (Text
uid 467,0
va (VaSet
font "Verdana,8,1"
)
xt "69910,20700,71510,21700"
st "I3"
blo "69910,21500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 468,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 469,0
text (MLText
uid 470,0
va (VaSet
font "Verdana,8,0"
)
xt "70000,23600,70000,23600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 471,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,19250,71750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*36 (Net
uid 473,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 13,0
)
declText (MLText
uid 474,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,16600,39100,17600"
st "SIGNAL logic_1         : std_uLogic
"
)
)
*37 (SaComponent
uid 731,0
optionalChildren [
*38 (CptPort
uid 715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,47625,16000,48375"
)
tg (CPTG
uid 717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 718,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,47300,20800,48700"
st "clock"
blo "17000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*39 (CptPort
uid 719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,43625,32750,44375"
)
tg (CPTG
uid 721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 722,0
va (VaSet
font "Verdana,12,0"
)
xt "24400,43300,31000,44700"
st "countOut"
ju 2
blo "31000,44500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*40 (CptPort
uid 723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,49625,16000,50375"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 726,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,49300,21100,50700"
st "reset"
blo "17000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*41 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,43625,16000,44375"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 730,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,43300,22100,44700"
st "enable"
blo "17000,44500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 732,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,40000,32000,52000"
)
oxt "25000,7000,41000,19000"
ttg (MlTextGroup
uid 733,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 734,0
va (VaSet
)
xt "16300,52400,22900,53600"
st "sequential"
blo "16300,53400"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 735,0
va (VaSet
)
xt "16300,53600,24900,54800"
st "counterEnable"
blo "16300,54600"
tm "CptNameMgr"
)
*44 (Text
uid 736,0
va (VaSet
)
xt "16300,54800,18200,56000"
st "I1"
blo "16300,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 738,0
text (MLText
uid 739,0
va (VaSet
)
xt "16000,56400,34600,58800"
st "bitNb = pwmBitNb     ( positive )  
delay = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 740,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,50250,17750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*45 (Net
uid 751,0
decl (Decl
n "countUnsigned"
t "unsigned"
b "(pwmBitNb-1 downto 0)"
o 11
suid 15,0
)
declText (MLText
uid 752,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,14600,50200,15600"
st "SIGNAL countUnsigned   : unsigned(pwmBitNb-1 downto 0)
"
)
)
*46 (SaComponent
uid 761,0
optionalChildren [
*47 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "40250,43625,41000,44375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "41000,43700,43300,44900"
st "in1"
blo "41000,44700"
)
s (Text
uid 771,0
va (VaSet
isHidden 1
)
xt "41000,44900,41000,44900"
blo "41000,44900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*48 (CptPort
uid 757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 758,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,43625,46750,44375"
)
tg (CPTG
uid 759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 760,0
va (VaSet
isHidden 1
)
xt "43000,43700,46000,44900"
st "out1"
ju 2
blo "46000,44700"
)
s (Text
uid 772,0
va (VaSet
isHidden 1
)
xt "46000,44900,46000,44900"
ju 2
blo "46000,44900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,41000,46000,47000"
)
showPorts 0
oxt "29000,15000,34000,21000"
ttg (MlTextGroup
uid 763,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 764,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67810,57600,70910,58600"
st "gates"
blo "67810,58400"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 765,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67810,58800,79010,59800"
st "transUnsignedSigned"
blo "67810,59600"
tm "CptNameMgr"
)
*51 (Text
uid 766,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67810,58600,69410,59600"
st "I4"
blo "67810,59400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 767,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 768,0
text (MLText
uid 769,0
va (VaSet
font "Verdana,8,0"
)
xt "41000,48600,58400,50600"
st "delay     = gateDelay    ( time     )  
dataBitNb = pwmBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "pwmBitNb"
)
]
)
viewicon (ZoomableIcon
uid 770,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,45250,42750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 793,0
optionalChildren [
*53 (CptPort
uid 777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 778,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85000,30625,85750,31375"
)
tg (CPTG
uid 779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "81000,30500,84000,31700"
st "out0"
ju 2
blo "84000,31500"
)
s (Text
uid 803,0
va (VaSet
)
xt "84000,31700,84000,31700"
ju 2
blo "84000,31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*54 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85000,38625,85750,39375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
)
xt "81000,38500,84000,39700"
st "out1"
ju 2
blo "84000,39500"
)
s (Text
uid 804,0
va (VaSet
)
xt "84000,39700,84000,39700"
ju 2
blo "84000,39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*55 (CptPort
uid 785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76250,34625,77000,35375"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 788,0
va (VaSet
)
xt "78000,34500,80300,35700"
st "in1"
blo "78000,35500"
)
s (Text
uid 805,0
va (VaSet
)
xt "78000,35700,78000,35700"
blo "78000,35700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 5,0
)
)
)
*56 (CptPort
uid 789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 790,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "80625,41000,81375,41750"
)
tg (CPTG
uid 791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 792,0
va (VaSet
)
xt "81000,40000,83200,41200"
st "sel"
blo "81000,41000"
)
s (Text
uid 806,0
va (VaSet
)
xt "81000,41200,81000,41200"
blo "81000,41200"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_ulogic"
o 2
suid 6,0
)
)
)
]
shape (Mux
uid 794,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,26000,85000,44000"
)
showPorts 0
oxt "37000,4000,45000,22000"
ttg (MlTextGroup
uid 795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 796,0
va (VaSet
font "Verdana,8,1"
)
xt "75600,39700,78700,40700"
st "gates"
blo "75600,40500"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 797,0
va (VaSet
font "Verdana,8,1"
)
xt "75600,40700,81400,41700"
st "demux1to2"
blo "75600,41500"
tm "CptNameMgr"
)
*59 (Text
uid 798,0
va (VaSet
font "Verdana,8,1"
)
xt "75600,41700,77200,42700"
st "I2"
blo "75600,42500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 800,0
text (MLText
uid 801,0
va (VaSet
font "Verdana,8,0"
)
xt "75000,43600,89100,44600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 802,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,42250,78750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 842,0
optionalChildren [
*61 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 808,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55250,33625,56000,34375"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
)
xt "57000,33400,58300,34600"
st "a"
blo "57000,34400"
)
s (Text
uid 811,0
va (VaSet
)
xt "57000,34600,57000,34600"
blo "57000,34600"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*62 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,39625,64750,40375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "61600,39400,63000,40600"
st "lt"
ju 2
blo "63000,40400"
)
s (Text
uid 816,0
va (VaSet
)
xt "63000,40600,63000,40600"
ju 2
blo "63000,40600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lt"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*63 (CptPort
uid 817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 818,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55250,37625,56000,38375"
)
tg (CPTG
uid 819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "57000,37400,58300,38600"
st "b"
blo "57000,38400"
)
s (Text
uid 821,0
va (VaSet
)
xt "57000,38600,57000,38600"
blo "57000,38600"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 2003,0
)
)
)
*64 (CptPort
uid 822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,37625,64750,38375"
)
tg (CPTG
uid 824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 825,0
va (VaSet
)
xt "61400,37400,63000,38600"
st "le"
ju 2
blo "63000,38400"
)
s (Text
uid 826,0
va (VaSet
)
xt "63000,38600,63000,38600"
ju 2
blo "63000,38600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "le"
t "std_ulogic"
o 4
suid 2004,0
)
)
)
*65 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,35625,64750,36375"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "61100,35400,63000,36600"
st "eq"
ju 2
blo "63000,36400"
)
s (Text
uid 831,0
va (VaSet
)
xt "63000,36600,63000,36600"
ju 2
blo "63000,36600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eq"
t "std_ulogic"
o 5
suid 2005,0
)
)
)
*66 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,33625,64750,34375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
)
xt "61100,33400,63000,34600"
st "ge"
ju 2
blo "63000,34400"
)
s (Text
uid 836,0
va (VaSet
)
xt "63000,34600,63000,34600"
ju 2
blo "63000,34600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ge"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
*67 (CptPort
uid 837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 838,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64000,31625,64750,32375"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
)
xt "61300,31400,63000,32600"
st "gt"
ju 2
blo "63000,32400"
)
s (Text
uid 841,0
va (VaSet
)
xt "63000,32600,63000,32600"
ju 2
blo "63000,32600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gt"
t "std_ulogic"
o 7
suid 2007,0
)
)
)
]
shape (Rectangle
uid 843,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,28000,64000,44000"
)
showPorts 0
oxt "35000,8000,43000,24000"
ttg (MlTextGroup
uid 844,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 845,0
va (VaSet
font "Arial,8,1"
)
xt "56910,43700,60910,44700"
st "operators"
blo "56910,44500"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 846,0
va (VaSet
font "Arial,8,1"
)
xt "56910,44700,63510,45700"
st "compareSigned"
blo "56910,45500"
tm "CptNameMgr"
)
*70 (Text
uid 847,0
va (VaSet
font "Arial,8,1"
)
xt "56910,45700,57910,46700"
st "I0"
blo "56910,46500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 848,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 849,0
text (MLText
uid 850,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,46800,77000,48400"
st "dataBitNb = pwmBitNb     ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 851,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,42250,57750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*71 (Net
uid 856,0
decl (Decl
n "countSigned"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 11
suid 17,0
)
declText (MLText
uid 857,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,13600,48800,14600"
st "SIGNAL countSigned     : signed(pwmBitNb-1 downto 0)
"
)
)
*72 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,34000,56000,34000"
pts [
"2000,34000"
"56000,34000"
]
)
start &1
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,32600,11000,34000"
st "amplitude"
blo "4000,33800"
tm "WireNameMgr"
)
)
on &2
)
*73 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "2000,48000,15250,48000"
pts [
"2000,48000"
"15250,48000"
]
)
start &3
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,46600,7800,48000"
st "clock"
blo "4000,47800"
tm "WireNameMgr"
)
)
on &4
)
*74 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "2000,21000,12000,21000"
pts [
"2000,21000"
"12000,21000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,19600,16400,21000"
st "doubleFrequency"
blo "4000,20800"
tm "WireNameMgr"
)
)
on &6
)
*75 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "2000,44000,15250,44000"
pts [
"2000,44000"
"15250,44000"
]
)
start &7
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,42600,6400,44000"
st "en"
blo "4000,43800"
tm "WireNameMgr"
)
)
on &8
)
*76 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "85000,31000,103000,31000"
pts [
"103000,31000"
"85000,31000"
]
)
start &9
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "Verdana,12,0"
)
xt "97000,29600,101600,31000"
st "pwm1"
blo "97000,30800"
tm "WireNameMgr"
)
)
on &10
)
*77 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "85000,39000,103000,39000"
pts [
"103000,39000"
"85000,39000"
]
)
start &11
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "Verdana,12,0"
)
xt "97000,37600,101600,39000"
st "pwm2"
blo "97000,38800"
tm "WireNameMgr"
)
)
on &12
)
*78 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "2000,50000,15250,50000"
pts [
"2000,50000"
"15250,50000"
]
)
start &13
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,48600,8100,50000"
st "reset"
blo "4000,49800"
tm "WireNameMgr"
)
)
on &14
)
*79 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "2000,25000,12000,25000"
pts [
"2000,25000"
"12000,25000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,23600,15300,25000"
st "switchEvenOdd"
blo "4000,24800"
tm "WireNameMgr"
)
)
on &16
)
*80 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "2000,29000,12000,29000"
pts [
"2000,29000"
"12000,29000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,27600,12300,29000"
st "threeLevel"
blo "4000,28800"
tm "WireNameMgr"
)
)
on &18
)
*81 (Wire
uid 418,0
shape (OrthoPolyLine
uid 419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,38000,56000,44000"
pts [
"46000,44000"
"48000,44000"
"48000,38000"
"56000,38000"
]
)
start &48
end &63
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 421,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,45600,55400,47000"
st "countSigned"
blo "46000,46800"
tm "WireNameMgr"
)
)
on &71
)
*82 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "64000,32000,81000,46000"
pts [
"64000,32000"
"69000,32000"
"69000,46000"
"81000,46000"
"81000,41000"
]
)
start &67
end &56
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 457,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,30600,68100,32000"
st "gt"
blo "66000,31800"
tm "WireNameMgr"
)
s (Text
uid 514,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,32000,66000,32000"
blo "66000,32000"
tm "SignalTypeMgr"
)
)
on &30
)
*83 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
)
xt "73000,21000,77000,35000"
pts [
"73000,21000"
"73000,35000"
"77000,35000"
]
)
start &32
end &55
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 478,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "71600,17800,73000,23000"
st "logic_1"
blo "72800,23000"
tm "WireNameMgr"
)
s (Text
uid 515,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "73000,23000,73000,23000"
blo "73000,23000"
tm "SignalTypeMgr"
)
)
on &36
)
*84 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,44000,41000,44000"
pts [
"32750,44000"
"41000,44000"
]
)
start &39
end &47
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,39600,44000,41000"
st "countUnsigned"
blo "33000,40800"
tm "WireNameMgr"
)
)
on &45
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *85 (PackageList
uid 155,0
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 156,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,0,4600,1200"
st "Package List"
blo "-3000,1000"
)
*87 (MLText
uid 157,0
va (VaSet
)
xt "-3000,1200,13900,7200"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 158,0
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 159,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*89 (Text
uid 160,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*90 (MLText
uid 161,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*91 (Text
uid 162,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*92 (MLText
uid 163,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*93 (Text
uid 164,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*94 (MLText
uid 165,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1066"
viewArea "-5065,-8346,118524,60128"
cachedDiagramExtent "-13400,0,110600,64000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 859,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*96 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*97 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3000,6800"
st "I0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*99 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,1350,6800"
st "I0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*103 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,1700,6800"
st "I0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*105 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*106 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,1200,6800"
st "I0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*108 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*109 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,550,6800"
st "I0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*111 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*113 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*115 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "22000,1000,29400,2200"
st "Declarations"
blo "22000,2000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "22000,2200,25700,3400"
st "Ports:"
blo "22000,3200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "22000,1000,27200,2200"
st "Pre User:"
blo "22000,2000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "22000,1000,22000,1000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "22000,12400,31500,13600"
st "Diagram Signals:"
blo "22000,13400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "22000,1000,28400,2200"
st "Post User:"
blo "22000,2000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "22000,1000,22000,1000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 17,0
usingSuid 1
emptyRow *116 (LEmptyRow
)
uid 168,0
optionalChildren [
*117 (RefLabelRowHdr
)
*118 (TitleRowHdr
)
*119 (FilterRowHdr
)
*120 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*121 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*122 (GroupColHdr
tm "GroupColHdrMgr"
)
*123 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*124 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*125 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*126 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*127 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*128 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*129 (LeafLogPort
port (LogicalPort
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 1,0
)
)
uid 135,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 137,0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 139,0
)
*132 (LeafLogPort
port (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 141,0
)
*133 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 7,0
)
)
uid 143,0
)
*134 (LeafLogPort
port (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 6
suid 8,0
)
)
uid 145,0
)
*135 (LeafLogPort
port (LogicalPort
decl (Decl
n "threeLevel"
t "std_ulogic"
o 7
suid 9,0
)
)
uid 147,0
)
*136 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm1"
t "std_ulogic"
o 8
suid 5,0
)
)
uid 149,0
)
*137 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 6,0
)
)
uid 151,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt"
t "std_ulogic"
o 11
suid 12,0
)
)
uid 481,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 13,0
)
)
uid 483,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "countUnsigned"
t "unsigned"
b "(pwmBitNb-1 downto 0)"
o 11
suid 15,0
)
)
uid 775,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "countSigned"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 11
suid 17,0
)
)
uid 858,0
)
]
)
pdm (PhysicalDM
uid 181,0
optionalChildren [
*142 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *143 (MRCItem
litem &116
pos 13
dimension 20
)
uid 183,0
optionalChildren [
*144 (MRCItem
litem &117
pos 0
dimension 20
uid 184,0
)
*145 (MRCItem
litem &118
pos 1
dimension 23
uid 185,0
)
*146 (MRCItem
litem &119
pos 2
hidden 1
dimension 20
uid 186,0
)
*147 (MRCItem
litem &129
pos 2
dimension 20
uid 136,0
)
*148 (MRCItem
litem &130
pos 0
dimension 20
uid 138,0
)
*149 (MRCItem
litem &131
pos 7
dimension 20
uid 140,0
)
*150 (MRCItem
litem &132
pos 4
dimension 20
uid 142,0
)
*151 (MRCItem
litem &133
pos 1
dimension 20
uid 144,0
)
*152 (MRCItem
litem &134
pos 8
dimension 20
uid 146,0
)
*153 (MRCItem
litem &135
pos 6
dimension 20
uid 148,0
)
*154 (MRCItem
litem &136
pos 3
dimension 20
uid 150,0
)
*155 (MRCItem
litem &137
pos 5
dimension 20
uid 152,0
)
*156 (MRCItem
litem &138
pos 9
dimension 20
uid 482,0
)
*157 (MRCItem
litem &139
pos 10
dimension 20
uid 484,0
)
*158 (MRCItem
litem &140
pos 11
dimension 20
uid 776,0
)
*159 (MRCItem
litem &141
pos 12
dimension 20
uid 859,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 187,0
optionalChildren [
*160 (MRCItem
litem &120
pos 0
dimension 20
uid 188,0
)
*161 (MRCItem
litem &122
pos 1
dimension 50
uid 189,0
)
*162 (MRCItem
litem &123
pos 2
dimension 100
uid 190,0
)
*163 (MRCItem
litem &124
pos 3
dimension 50
uid 191,0
)
*164 (MRCItem
litem &125
pos 4
dimension 100
uid 192,0
)
*165 (MRCItem
litem &126
pos 5
dimension 100
uid 193,0
)
*166 (MRCItem
litem &127
pos 6
dimension 50
uid 194,0
)
*167 (MRCItem
litem &128
pos 7
dimension 80
uid 195,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 182,0
vaOverrides [
]
)
]
)
uid 167,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *168 (LEmptyRow
)
uid 197,0
optionalChildren [
*169 (RefLabelRowHdr
)
*170 (TitleRowHdr
)
*171 (FilterRowHdr
)
*172 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*173 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*174 (GroupColHdr
tm "GroupColHdrMgr"
)
*175 (NameColHdr
tm "GenericNameColHdrMgr"
)
*176 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*177 (InitColHdr
tm "GenericValueColHdrMgr"
)
*178 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*179 (EolColHdr
tm "GenericEolColHdrMgr"
)
*180 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value "10"
)
uid 153,0
)
]
)
pdm (PhysicalDM
uid 209,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &168
pos 1
dimension 20
)
uid 211,0
optionalChildren [
*183 (MRCItem
litem &169
pos 0
dimension 20
uid 212,0
)
*184 (MRCItem
litem &170
pos 1
dimension 23
uid 213,0
)
*185 (MRCItem
litem &171
pos 2
hidden 1
dimension 20
uid 214,0
)
*186 (MRCItem
litem &180
pos 0
dimension 20
uid 154,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 215,0
optionalChildren [
*187 (MRCItem
litem &172
pos 0
dimension 20
uid 216,0
)
*188 (MRCItem
litem &174
pos 1
dimension 50
uid 217,0
)
*189 (MRCItem
litem &175
pos 2
dimension 100
uid 218,0
)
*190 (MRCItem
litem &176
pos 3
dimension 100
uid 219,0
)
*191 (MRCItem
litem &177
pos 4
dimension 50
uid 220,0
)
*192 (MRCItem
litem &178
pos 5
dimension 50
uid 221,0
)
*193 (MRCItem
litem &179
pos 6
dimension 80
uid 222,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 210,0
vaOverrides [
]
)
]
)
uid 196,0
type 1
)
activeModelName "BlockDiag"
)
