<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ObkoUSB.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_flasher_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="usb_flasher_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="usb_flasher_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usb_tlp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="usb_tlp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="usb_tlp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="usb_tlp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="usb_tlp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="usb_tlp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usb_tlp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="usb_tlp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="usb_tlp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="usb_tlp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="usb_tlp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="usb_tlp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="usb_tlp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_tlp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="usb_tlp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="usb_tlp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="usb_tlp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="usb_tlp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="usb_tlp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="usb_tlp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usb_tlp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="usb_tlp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="usb_tlp.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="usb_tlp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usb_tlp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usb_tlp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usb_tlp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="usb_tlp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_tlp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_tlp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="usb_tlp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="usb_tlp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_tlp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usb_tlp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="usb_tlp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="usb_tlp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_tlp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513301277" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1513301277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513301278" xil_pn:in_ck="8825180982073337475" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1513301277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="core_pkg.vhdl"/>
      <outfile xil_pn:name="ulpi_port.vhdl"/>
      <outfile xil_pn:name="usb_flasher_tb.vhdl"/>
      <outfile xil_pn:name="usb_packet.vhdl"/>
      <outfile xil_pn:name="usb_std_request.vhdl"/>
      <outfile xil_pn:name="usb_tlp.vhdl"/>
      <outfile xil_pn:name="usb_xfer.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1513301278" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1107508084111774762" xil_pn:start_ts="1513301278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513301278" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1508326060406075284" xil_pn:start_ts="1513301278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513301278" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-576062947190101970" xil_pn:start_ts="1513301278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513301278" xil_pn:in_ck="8825180982073337475" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1513301278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="core_pkg.vhdl"/>
      <outfile xil_pn:name="ulpi_port.vhdl"/>
      <outfile xil_pn:name="usb_flasher_tb.vhdl"/>
      <outfile xil_pn:name="usb_packet.vhdl"/>
      <outfile xil_pn:name="usb_std_request.vhdl"/>
      <outfile xil_pn:name="usb_tlp.vhdl"/>
      <outfile xil_pn:name="usb_xfer.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1513301289" xil_pn:in_ck="8825180982073337475" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7641697768649250063" xil_pn:start_ts="1513301278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="usb_flasher_tb_beh.prj"/>
      <outfile xil_pn:name="usb_flasher_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1513301290" xil_pn:in_ck="-2027896225882238670" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3239942524760067022" xil_pn:start_ts="1513301289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="usb_flasher_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2946252087083209760" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-576062947190101970" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-878092349381432990" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299796" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4790527168528276104" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299811" xil_pn:in_ck="8518697049401811012" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7057174530045086787" xil_pn:start_ts="1513299796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.lso"/>
      <outfile xil_pn:name="usb_tlp.ngc"/>
      <outfile xil_pn:name="usb_tlp.ngr"/>
      <outfile xil_pn:name="usb_tlp.prj"/>
      <outfile xil_pn:name="usb_tlp.stx"/>
      <outfile xil_pn:name="usb_tlp.syr"/>
      <outfile xil_pn:name="usb_tlp.xst"/>
      <outfile xil_pn:name="usb_tlp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513299811" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="594390651353785101" xil_pn:start_ts="1513299811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513299817" xil_pn:in_ck="184674092950341951" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7061717720630184465" xil_pn:start_ts="1513299811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.bld"/>
      <outfile xil_pn:name="usb_tlp.ngd"/>
      <outfile xil_pn:name="usb_tlp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1513299876" xil_pn:in_ck="184674092950341952" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1513299817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.pcf"/>
      <outfile xil_pn:name="usb_tlp_map.map"/>
      <outfile xil_pn:name="usb_tlp_map.mrp"/>
      <outfile xil_pn:name="usb_tlp_map.ncd"/>
      <outfile xil_pn:name="usb_tlp_map.ngm"/>
      <outfile xil_pn:name="usb_tlp_map.xrpt"/>
      <outfile xil_pn:name="usb_tlp_summary.xml"/>
      <outfile xil_pn:name="usb_tlp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1513299952" xil_pn:in_ck="9139344769474705497" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1513299876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.ncd"/>
      <outfile xil_pn:name="usb_tlp.pad"/>
      <outfile xil_pn:name="usb_tlp.par"/>
      <outfile xil_pn:name="usb_tlp.ptwx"/>
      <outfile xil_pn:name="usb_tlp.unroutes"/>
      <outfile xil_pn:name="usb_tlp.xpi"/>
      <outfile xil_pn:name="usb_tlp_pad.csv"/>
      <outfile xil_pn:name="usb_tlp_pad.txt"/>
      <outfile xil_pn:name="usb_tlp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1513300013" xil_pn:in_ck="184674092950341820" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1513299973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.bgn"/>
      <outfile xil_pn:name="usb_tlp.bit"/>
      <outfile xil_pn:name="usb_tlp.drc"/>
      <outfile xil_pn:name="usb_tlp.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1513299952" xil_pn:in_ck="184674092950341820" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1513299945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="usb_tlp.twr"/>
      <outfile xil_pn:name="usb_tlp.twx"/>
    </transform>
  </transforms>

</generated_project>
