Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:51:24 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_69/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.167      -16.313                     25                 3458       -0.097       -2.187                     94                 3458        1.725        0.000                       0                  3459  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.167      -16.313                     25                 3458       -0.097       -2.187                     94                 3458        1.725        0.000                       0                  3459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -1.167ns,  Total Violation      -16.313ns
Hold  :           94  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -2.187ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.915ns (37.966%)  route 3.129ns (62.034%))
  Logic Levels:           17  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 5.700 - 4.000 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.230ns (routing 0.210ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.190ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, estimated)     1.230     2.191    demux/CLK
    SLICE_X117Y498       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y498       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.270 r  demux/sel_reg[1]/Q
                         net (fo=176, estimated)      0.289     2.559    demux/sel[1]
    SLICE_X117Y496       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     2.765 f  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, estimated)       0.283     3.048    p_1_in[5]
    SLICE_X118Y495       LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     3.191 r  sel[8]_i_233/O
                         net (fo=2, estimated)        0.223     3.414    sel[8]_i_233_n_0
    SLICE_X118Y495       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.511 r  sel[8]_i_240/O
                         net (fo=1, routed)           0.008     3.519    demux/sel[8]_i_196_0[2]
    SLICE_X118Y495       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.634 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, estimated)        0.026     3.660    demux/sel_reg[8]_i_200_n_0
    SLICE_X118Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.737 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, estimated)       0.337     4.074    demux_n_9
    SLICE_X116Y499       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     4.190 r  sel[8]_i_101/O
                         net (fo=17, estimated)       0.271     4.461    demux/sel[8]_i_64[1]
    SLICE_X116Y497       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     4.647 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, estimated)        0.247     4.894    demux_n_86
    SLICE_X115Y497       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.100     4.994 r  sel[8]_i_36/O
                         net (fo=2, estimated)        0.203     5.197    sel[8]_i_36_n_0
    SLICE_X115Y497       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.248 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.009     5.257    demux/sel[8]_i_28_0[1]
    SLICE_X115Y497       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.443 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.469    demux/sel_reg[8]_i_20_n_0
    SLICE_X115Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.525 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, estimated)        0.342     5.867    demux_n_16
    SLICE_X114Y499       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.101     5.968 r  sel[8]_i_21/O
                         net (fo=2, estimated)        0.181     6.149    sel[8]_i_21_n_0
    SLICE_X114Y499       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.246 r  sel[8]_i_24/O
                         net (fo=1, routed)           0.011     6.257    demux/sel[8]_i_14_0[4]
    SLICE_X114Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.384 r  demux/sel_reg[8]_i_19/O[6]
                         net (fo=1, estimated)        0.169     6.553    demux_n_104
    SLICE_X114Y498       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     6.589 r  sel[8]_i_7/O
                         net (fo=1, routed)           0.009     6.598    demux/sel_reg[0]_rep_11[1]
    SLICE_X114Y498       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     6.651 r  demux/sel_reg[8]_i_3/O[1]
                         net (fo=10, estimated)       0.289     6.940    demux/sel_reg[8]_i_3_n_14
    SLICE_X115Y499       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     7.029 r  demux/sel[0]_rep_i_1/O
                         net (fo=1, estimated)        0.206     7.235    demux/sel[0]_rep_i_1_n_0
    SLICE_X115Y496       FDRE                                         r  demux/sel_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, estimated)     1.030     5.700    demux/CLK
    SLICE_X115Y496       FDRE                                         r  demux/sel_reg[0]_rep/C
                         clock pessimism              0.378     6.078    
                         clock uncertainty           -0.035     6.043    
    SLICE_X115Y496       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.068    demux/sel_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                 -1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 demux/genblk1[22].z_reg[22][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[22].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.093ns (routing 0.190ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.210ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, estimated)     1.093     1.763    demux/CLK
    SLICE_X127Y480       FDRE                                         r  demux/genblk1[22].z_reg[22][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y480       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.821 r  demux/genblk1[22].z_reg[22][3]/Q
                         net (fo=1, estimated)        0.084     1.905    genblk1[22].reg_in/D[3]
    SLICE_X127Y479       FDRE                                         r  genblk1[22].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, estimated)     1.290     2.251    genblk1[22].reg_in/CLK
    SLICE_X127Y479       FDRE                                         r  genblk1[22].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.311     1.940    
    SLICE_X127Y479       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.002    genblk1[22].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y471  genblk1[122].reg_in/reg_out_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y488  demux/genblk1[321].z_reg[321][2]/C



