Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto edcd49cc49ab4e42907617f62b747db4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot QAM_Hierarchical_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.QAM_Hierarchical xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "QAM_Hierarchical_time_impl.sdf", for root module "QAM_Hierarchical".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "QAM_Hierarchical_time_impl.sdf", for root module "QAM_Hierarchical".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.ddfs_lut_4096
Compiling module xil_defaultlib.ddfs_lut_4096_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.PhaseGenerator
Compiling module xil_defaultlib.ddfs
Compiling module xil_defaultlib.qam_mapper
Compiling module xil_defaultlib.qam_mod
Compiling module xil_defaultlib.QAM_Hierarchical
Compiling module xil_defaultlib.glbl
Built simulation snapshot QAM_Hierarchical_time_impl
