Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Wed Nov 22 16:59:27 2017
| Host         : windowsPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   106 |
| Minimum Number of register sites lost to control set restrictions |   328 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             280 |          107 |
| No           | No                    | Yes                    |              60 |           16 |
| No           | Yes                   | No                     |             386 |          146 |
| Yes          | No                    | No                     |             270 |           71 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             878 |          288 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                                     Enable Signal                                                                                                    |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                              |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    |                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                      |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                     |                                                                                                                              |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                      |                                                                                                                              |                2 |              3 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                           | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                   |                1 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                3 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   |                                                                                                                              |                2 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                            | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                1 |              5 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              5 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                              |                2 |              5 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                3 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                           |                                                                                                                              |                2 |              6 |
|  clk_IBUF_BUFG                     | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                      |                4 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                    |                                                                                                                              |                1 |              6 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                     |                                                                                                                              |                2 |              6 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                    |                1 |              6 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                2 |              7 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                           |                4 |              7 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                1 |              7 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_state[6]_i_1_n_0                                                        |                5 |              7 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                3 |              8 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                4 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                          |                                                                                                                              |                1 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                          |                                                                                                                              |                1 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                3 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                2 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                1 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                           |                                                                                                                              |                1 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                            | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                2 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                      |                4 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                2 |              8 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                            |                                                                                                                              |                1 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                    |                                                                                                                              |                1 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                      |                                                                                                                              |                3 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                              |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                              |                7 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                            |                                                                                                                              |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                4 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                4 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |                2 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                              | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                           |                2 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |                3 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |                2 |             10 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                           |                6 |             11 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                4 |             12 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                4 |             17 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                8 |             20 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                5 |             23 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.Irq_reg_0                          |                6 |             23 |
|  clk_IBUF_BUFG                     | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                           |                8 |             24 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                4 |             25 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |               12 |             29 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | syscount[0]_i_2_n_0                                                                                                          |                8 |             31 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |               21 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               12 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |                9 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                    |                                                                                                                              |                7 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               12 |             32 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                             |               14 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                9 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                 |                                                                                                                              |                8 |             32 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                              |                7 |             33 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                              |                8 |             33 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                              |               10 |             34 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                            |               11 |             40 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                               |               13 |             42 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                      |                                                                                                                              |               13 |             46 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                        |                                                                                                                              |                8 |             64 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                              |               11 |             75 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               28 |             82 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                      |                                                                                                                              |               32 |             86 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch[30]                                                                                                                                      |                                                                                                                              |               16 |            128 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               60 |            147 |
|  clk_IBUF_BUFG                     |                                                                                                                                                                                                                      |                                                                                                                              |               79 |            213 |
|  clk_IBUF_BUFG                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               76 |            224 |
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


