{"timestamp": "2025-08-03T15:17:53.199559", "file_path": "dependencies/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "dependencies", "description": "依赖文件: 用户提供的adder_16bit测试台文件", "size_bytes": 10745}
{"timestamp": "2025-08-03T15:18:11.877415", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1638}
{"timestamp": "2025-08-03T15:18:44.532483", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1434}
{"timestamp": "2025-08-03T15:18:53.742602", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 2996}
{"timestamp": "2025-08-03T15:18:53.749959", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 666}
{"timestamp": "2025-08-03T15:18:53.756944", "file_path": "testbenches/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 1097}
