Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 boxed/queue_ram_read_data_pipeline_reg_reg[1]_rep_bsel_rep[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            boxed/m_axis_dequeue_resp_addr_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.927ns (37.725%)  route 3.181ns (62.275%))
  Logic Levels:           20  (CARRY4=14 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.860 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, unplaced)       0.584     2.117    boxed/clk
                         FDRE                                         r  boxed/queue_ram_read_data_pipeline_reg_reg[1]_rep_bsel_rep[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  boxed/queue_ram_read_data_pipeline_reg_reg[1]_rep_bsel_rep[56]/Q
                         net (fo=12, unplaced)        0.706     3.092    boxed/op_table_queue_reg_r2_0_31_0_5/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.245 r  boxed/op_table_queue_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.665     3.910    boxed/queue_active1[3]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.963 f  boxed/m_axis_dequeue_resp_ptr_reg[12]_i_6/O
                         net (fo=1, unplaced)         0.340     4.303    boxed/m_axis_dequeue_resp_ptr_reg[12]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.356 r  boxed/m_axis_dequeue_resp_ptr_reg[12]_i_3/O
                         net (fo=26, unplaced)        0.587     4.943    boxed/m_axis_dequeue_resp_ptr_reg[12]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.996 r  boxed/m_axis_dequeue_resp_ptr_reg[4]_i_1/O
                         net (fo=2, unplaced)         0.351     5.347    boxed/queue_ram_read_active_tail_ptr[4]
                         LUT6 (Prop_lut6_I2_O)        0.053     5.400 r  boxed/m_axis_dequeue_resp_addr_reg[10]_i_6/O
                         net (fo=2, unplaced)         0.532     5.932    boxed/m_axis_dequeue_resp_addr_reg[10]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     5.985 r  boxed/m_axis_dequeue_resp_addr_reg[10]_i_4/O
                         net (fo=1, unplaced)         0.000     5.985    boxed/m_axis_dequeue_resp_addr_reg[10]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.309 r  boxed/m_axis_dequeue_resp_addr_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.309    boxed/m_axis_dequeue_resp_addr_reg_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.367 r  boxed/m_axis_dequeue_resp_addr_reg_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.367    boxed/m_axis_dequeue_resp_addr_reg_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.425 r  boxed/m_axis_dequeue_resp_addr_reg_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.425    boxed/m_axis_dequeue_resp_addr_reg_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.483 r  boxed/m_axis_dequeue_resp_addr_reg_reg[22]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.483    boxed/m_axis_dequeue_resp_addr_reg_reg[22]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.541 r  boxed/m_axis_dequeue_resp_addr_reg_reg[26]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.541    boxed/m_axis_dequeue_resp_addr_reg_reg[26]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.599 r  boxed/m_axis_dequeue_resp_addr_reg_reg[30]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.599    boxed/m_axis_dequeue_resp_addr_reg_reg[30]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.657 r  boxed/m_axis_dequeue_resp_addr_reg_reg[34]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    boxed/m_axis_dequeue_resp_addr_reg_reg[34]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.715 r  boxed/m_axis_dequeue_resp_addr_reg_reg[38]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.715    boxed/m_axis_dequeue_resp_addr_reg_reg[38]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.773 r  boxed/m_axis_dequeue_resp_addr_reg_reg[42]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.773    boxed/m_axis_dequeue_resp_addr_reg_reg[42]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.831 r  boxed/m_axis_dequeue_resp_addr_reg_reg[46]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.831    boxed/m_axis_dequeue_resp_addr_reg_reg[46]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.889 r  boxed/m_axis_dequeue_resp_addr_reg_reg[50]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.889    boxed/m_axis_dequeue_resp_addr_reg_reg[50]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.947 r  boxed/m_axis_dequeue_resp_addr_reg_reg[54]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.947    boxed/m_axis_dequeue_resp_addr_reg_reg[54]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.005 r  boxed/m_axis_dequeue_resp_addr_reg_reg[58]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    boxed/m_axis_dequeue_resp_addr_reg_reg[58]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.225 r  boxed/m_axis_dequeue_resp_addr_reg_reg[62]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.225    boxed/m_axis_dequeue_resp_addr_reg_reg[62]_i_1_n_6
                         FDRE                                         r  boxed/m_axis_dequeue_resp_addr_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.754     4.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.308    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, unplaced)       0.439     5.860    boxed/clk
                         FDRE                                         r  boxed/m_axis_dequeue_resp_addr_reg_reg[60]/C
                         clock pessimism              0.112     5.972    
                         clock uncertainty           -0.035     5.937    
                         FDRE (Setup_fdre_C_D)        0.051     5.988    boxed/m_axis_dequeue_resp_addr_reg_reg[60]
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 -1.237    




