

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Sat Oct 28 18:18:31 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+------------+-----------+-----------+------------+-------+----------+--------------+---------+-----------+-----------+-----+
    |          Modules         | Issue|      |  Latency   |  Latency  | Iteration |            |  Trip |          |              |         |           |           |     |
    |          & Loops         | Type | Slack|  (cycles)  |    (ns)   |  Latency  |  Interval  | Count | Pipelined|     BRAM     |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------+------+------+------------+-----------+-----------+------------+-------+----------+--------------+---------+-----------+-----------+-----+
    |+ srcnn                   |     -|  0.00|  4425370940|  4.425e+10|          -|  4425370941|      -|        no|  7478 (2596%)|  5 (~0%)|  3663 (1%)|  5318 (4%)|    -|
    | + conv1                  |     -|  0.00|  3190538956|  3.191e+10|          -|  3190538956|      -|        no|      40 (13%)|        -|  977 (~0%)|  1806 (1%)|    -|
    |  o TILE_J                |     -|  7.30|  3190538955|  3.191e+10|  212702597|           -|     15|        no|             -|        -|          -|          -|    -|
    |   o TILE_I               |     -|  7.30|   212702595|  2.127e+09|   14180173|           -|     15|        no|             -|        -|          -|          -|    -|
    |    o TILE_I.1            |     -|  7.30|         625|  6.250e+03|          1|           -|    625|        no|             -|        -|          -|          -|    -|
    |    o IN_BUFFER_BY        |     -|  7.30|        6925|  6.925e+04|        277|           -|     25|        no|             -|        -|          -|          -|    -|
    |     o IN_BUFFER_BX       |     -|  7.30|         275|  2.750e+03|         11|           -|     25|        no|             -|        -|          -|          -|    -|
    |    o NOUT                |     -|  7.30|    14003776|  1.400e+08|     218809|           -|     64|        no|             -|        -|          -|          -|    -|
    |     o TY                 |     -|  7.30|      218807|  2.188e+06|      12871|           -|     17|        no|             -|        -|          -|          -|    -|
    |      o TX                |     -|  7.30|       12869|  1.287e+05|        757|           -|     17|        no|             -|        -|          -|          -|    -|
    |       o KY               |     -|  7.30|         747|  7.470e+03|         83|           -|      9|        no|             -|        -|          -|          -|    -|
    |        o KX              |     -|  7.30|          81|    810.000|          9|           -|      9|        no|             -|        -|          -|          -|    -|
    |    o OUT_BUFFER_NOUT     |     -|  7.30|      150337|  1.503e+06|       2349|           -|     64|        no|             -|        -|          -|          -|    -|
    |     o OUT_BUFFER_TY      |     -|  7.30|        2346|  2.346e+04|        138|           -|     17|        no|             -|        -|          -|          -|    -|
    |      o OUT_BUFFER_TX     |     -|  7.30|         136|  1.360e+03|          8|           -|     17|        no|             -|        -|          -|          -|    -|
    |    o TILE_I.5            |     -|  7.30|       18496|  1.850e+05|          1|           -|  18496|        no|             -|        -|          -|          -|    -|
    | + conv2                  |     -|  0.00|  1234831981|  1.235e+10|          -|  1234831981|      -|        no|      60 (20%)|        -|  579 (~0%)|  1202 (1%)|    -|
    |  o TJ                    |     -|  7.30|  1234831980|  1.235e+10|   82322132|           -|     15|        no|             -|        -|          -|          -|    -|
    |   o TI                   |     -|  7.30|    82322130|  8.232e+08|    5488142|           -|     15|        no|             -|        -|          -|          -|    -|
    |    o TI.1                |     -|  7.30|       18496|  1.850e+05|          1|           -|  18496|        no|             -|        -|          -|          -|    -|
    |    o VITIS_LOOP_109_1    |     -|  7.30|       39296|  3.930e+05|        614|           -|     64|        no|             -|        -|          -|          -|    -|
    |     o VITIS_LOOP_110_2   |     -|  7.30|         612|  6.120e+03|         36|           -|     17|        no|             -|        -|          -|          -|    -|
    |      o VITIS_LOOP_111_3  |     -|  7.30|          34|    340.000|          2|           -|     17|        no|             -|        -|          -|          -|    -|
    |    o NOUT                |     -|  7.30|     5421024|  5.421e+07|     169407|           -|     32|        no|             -|        -|          -|          -|    -|
    |     o TY                 |     -|  7.30|      169405|  1.694e+06|       9965|           -|     17|        no|             -|        -|          -|          -|    -|
    |      o TX                |     -|  7.30|        9963|  9.963e+04|        586|           -|     17|        no|             -|        -|          -|          -|    -|
    |       o NIN              |     -|  7.30|         576|  5.760e+03|          9|           -|     64|        no|             -|        -|          -|          -|    -|
    |    o VITIS_LOOP_131_1    |     -|  7.30|          64|    640.000|          2|           -|     32|        no|             -|        -|          -|          -|    -|
    |    o TI.5                |     -|  7.30|        9248|  9.248e+04|          1|           -|   9248|        no|             -|        -|          -|          -|    -|
    +--------------------------+------+------+------------+-----------+-----------+------------+-------+----------+--------------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_ftmap_1   | 0x10   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_control | input_ftmap_2   | 0x14   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_control | conv1_weights_1 | 0x1c   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_control | conv1_weights_2 | 0x20   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_control | conv1_biases_1  | 0x28   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_control | conv1_biases_2  | 0x2c   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_control | conv2_weights_1 | 0x34   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_control | conv2_weights_2 | 0x38   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_control | conv2_biases_1  | 0x40   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_control | conv2_biases_2  | 0x44   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_control | conv3_weights_1 | 0x4c   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_control | conv3_weights_2 | 0x50   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_control | conv3_biases_1  | 0x58   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_control | conv3_biases_2  | 0x5c   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_control | output_ftmap_1  | 0x64   | 32    | W      | Data signal of output_ftmap      |                                                                      |
| s_axi_control | output_ftmap_2  | 0x68   | 32    | W      | Data signal of output_ftmap      |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | in        | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| input_ftmap   | m_axi_gmem    | interface |          |                                           |
| input_ftmap   | s_axi_control | register  | offset   | name=input_ftmap_1 offset=0x10 range=32   |
| input_ftmap   | s_axi_control | register  | offset   | name=input_ftmap_2 offset=0x14 range=32   |
| conv1_weights | m_axi_gmem    | interface |          |                                           |
| conv1_weights | s_axi_control | register  | offset   | name=conv1_weights_1 offset=0x1c range=32 |
| conv1_weights | s_axi_control | register  | offset   | name=conv1_weights_2 offset=0x20 range=32 |
| conv1_biases  | m_axi_gmem    | interface |          |                                           |
| conv1_biases  | s_axi_control | register  | offset   | name=conv1_biases_1 offset=0x28 range=32  |
| conv1_biases  | s_axi_control | register  | offset   | name=conv1_biases_2 offset=0x2c range=32  |
| conv2_weights | m_axi_gmem    | interface |          |                                           |
| conv2_weights | s_axi_control | register  | offset   | name=conv2_weights_1 offset=0x34 range=32 |
| conv2_weights | s_axi_control | register  | offset   | name=conv2_weights_2 offset=0x38 range=32 |
| conv2_biases  | m_axi_gmem    | interface |          |                                           |
| conv2_biases  | s_axi_control | register  | offset   | name=conv2_biases_1 offset=0x40 range=32  |
| conv2_biases  | s_axi_control | register  | offset   | name=conv2_biases_2 offset=0x44 range=32  |
| conv3_weights | m_axi_gmem    | interface |          |                                           |
| conv3_weights | s_axi_control | register  | offset   | name=conv3_weights_1 offset=0x4c range=32 |
| conv3_weights | s_axi_control | register  | offset   | name=conv3_weights_2 offset=0x50 range=32 |
| conv3_biases  | m_axi_gmem    | interface |          |                                           |
| conv3_biases  | s_axi_control | register  | offset   | name=conv3_biases_1 offset=0x58 range=32  |
| conv3_biases  | s_axi_control | register  | offset   | name=conv3_biases_2 offset=0x5c range=32  |
| output_ftmap  | m_axi_gmem    | interface |          |                                           |
| output_ftmap  | s_axi_control | register  | offset   | name=output_ftmap_1 offset=0x64 range=32  |
| output_ftmap  | s_axi_control | register  | offset   | name=output_ftmap_2 offset=0x68 range=32  |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------+----------------------+
| HW Interface | Direction | Length | Width | Loop             | Loop Location        |
+--------------+-----------+--------+-------+------------------+----------------------+
| m_axi_gmem   | read      | 81     | 32    | KY               | src/conv1.cpp:52:10  |
| m_axi_gmem   | read      | 64     | 32    | OUT_BUFFER_NOUT  | src/conv1.cpp:115:19 |
| m_axi_gmem   | read      | 64     | 32    | NIN              | src/conv2.cpp:62:11  |
| m_axi_gmem   | read      | 32     | 32    | VITIS_LOOP_131_1 | src/conv2.cpp:131:20 |
+--------------+-----------+--------+-------+------------------+----------------------+

* All M_AXI Variable Accesses
+--------------+---------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable      | Access Location      | Direction | Burst Status | Length | Loop             | Loop Location        | Resolution | Problem                                                                                                 |
+--------------+---------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | conv2_weights | src/conv1.cpp:62:42  | read      | Widen Fail   |        | NIN              | src/conv2.cpp:62:11  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:42  | read      | Widen Fail   |        | KX               | src/conv1.cpp:53:10  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv2_weights | src/conv1.cpp:62:42  | read      | Fail         |        | TX               | src/conv2.cpp:50:8   | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:42  | read      | Fail         |        | TX               | src/conv1.cpp:49:9   | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:42  | read      | Inferred     | 81     | KY               | src/conv1.cpp:52:10  |            |                                                                                                         |
| m_axi_gmem   | input_ftmap   | src/conv1.cpp:102:36 | read      | Fail         |        | IN_BUFFER_BX     | src/conv1.cpp:95:18  | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Widen Fail   |        | OUT_BUFFER_NOUT  | src/conv1.cpp:115:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Fail         |        | TILE_I           | src/conv1.cpp:32:11  | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Inferred     | 64     | OUT_BUFFER_NOUT  | src/conv1.cpp:115:19 |            |                                                                                                         |
| m_axi_gmem   | conv2_weights | src/conv2.cpp:65:41  | read      | Inferred     | 64     | NIN              | src/conv2.cpp:62:11  |            |                                                                                                         |
| m_axi_gmem   | conv2_biases  | src/conv2.cpp:131:20 | read      | Widen Fail   |        | VITIS_LOOP_131_1 | src/conv2.cpp:131:20 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv2_biases  | src/conv2.cpp:131:20 | read      | Fail         |        | TI               | src/conv2.cpp:33:6   | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem   | conv2_biases  | src/conv2.cpp:131:20 | read      | Inferred     | 32     | VITIS_LOOP_131_1 | src/conv2.cpp:131:20 |            |                                                                                                         |
+--------------+---------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+-------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------+-----+--------+-------------+-----+--------+---------+
| + srcnn                   | 5   |        |             |     |        |         |
|  + conv1                  | 0   |        |             |     |        |         |
|    add_ln31_fu_542_p2     | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln32_fu_566_p2     | -   |        | add_ln32    | add | fabric | 0       |
|    empty_54_fu_582_p2     | -   |        | empty_54    | add | fabric | 0       |
|    add_ln94_1_fu_605_p2   | -   |        | add_ln94_1  | add | fabric | 0       |
|    add_ln94_fu_621_p2     | -   |        | add_ln94    | add | fabric | 0       |
|    tmp_fu_627_p2          | -   |        | tmp         | add | fabric | 0       |
|    empty_55_fu_637_p2     | -   |        | empty_55    | add | fabric | 0       |
|    sub_ln102_fu_706_p2    | -   |        | sub_ln102   | sub | fabric | 0       |
|    add_ln102_2_fu_720_p2  | -   |        | add_ln102_2 | add | fabric | 0       |
|    add_ln95_fu_741_p2     | -   |        | add_ln95    | add | fabric | 0       |
|    add_ln98_1_fu_747_p2   | -   |        | add_ln98_1  | add | fabric | 0       |
|    add_ln98_fu_757_p2     | -   |        | add_ln98    | add | fabric | 0       |
|    add_ln45_1_fu_852_p2   | -   |        | add_ln45_1  | add | fabric | 0       |
|    empty_56_fu_874_p2     | -   |        | empty_56    | add | fabric | 0       |
|    add_ln45_fu_886_p2     | -   |        | add_ln45    | add | fabric | 0       |
|    add_ln48_fu_896_p2     | -   |        | add_ln48    | add | fabric | 0       |
|    empty_57_fu_925_p2     | -   |        | empty_57    | add | fabric | 0       |
|    empty_59_fu_946_p2     | -   |        | empty_59    | add | fabric | 0       |
|    add_ln48_1_fu_958_p2   | -   |        | add_ln48_1  | add | fabric | 0       |
|    empty_60_fu_968_p2     | -   |        | empty_60    | add | fabric | 0       |
|    add_ln49_fu_984_p2     | -   |        | add_ln49    | add | fabric | 0       |
|    add_ln52_fu_1000_p2    | -   |        | add_ln52    | add | fabric | 0       |
|    empty_62_fu_1006_p2    | -   |        | empty_62    | add | fabric | 0       |
|    mul_5ns_6ns_10_1_1_U4  | -   |        | mul_ln62    | mul | auto   | 0       |
|    add_ln53_fu_1032_p2    | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln57_fu_1038_p2    | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln62_fu_1048_p2    | -   |        | add_ln62    | add | fabric | 0       |
|    sub_ln119_fu_1094_p2   | -   |        | sub_ln119   | sub | fabric | 0       |
|    add_ln119_1_fu_1116_p2 | -   |        | add_ln119_1 | add | fabric | 0       |
|    add_ln115_fu_1068_p2   | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln119_2_fu_1130_p2 | -   |        | add_ln119_2 | add | fabric | 0       |
|    add_ln119_3_fu_1151_p2 | -   |        | add_ln119_3 | add | fabric | 0       |
|    add_ln116_fu_1167_p2   | -   |        | add_ln116   | add | fabric | 0       |
|    empty_65_fu_1173_p2    | -   |        | empty_65    | add | fabric | 0       |
|    add_ln119_4_fu_1182_p2 | -   |        | add_ln119_4 | add | fabric | 0       |
|    sub_ln119_1_fu_1203_p2 | -   |        | sub_ln119_1 | sub | fabric | 0       |
|    add_ln119_5_fu_1213_p2 | -   |        | add_ln119_5 | add | fabric | 0       |
|    add_ln117_fu_1233_p2   | -   |        | add_ln117   | add | fabric | 0       |
|    add_ln119_fu_1239_p2   | -   |        | add_ln119   | add | fabric | 0       |
|    add_ln119_6_fu_1248_p2 | -   |        | add_ln119_6 | add | fabric | 0       |
|    empty_67_fu_1312_p2    | -   |        | empty_67    | add | fabric | 0       |
|  + conv2                  | 0   |        |             |     |        |         |
|    add_ln32_fu_421_p2     | -   |        | add_ln32    | add | fabric | 0       |
|    add_ln33_fu_445_p2     | -   |        | add_ln33    | add | fabric | 0       |
|    empty_42_fu_461_p2     | -   |        | empty_42    | add | fabric | 0       |
|    sub_ln118_fu_504_p2    | -   |        | sub_ln118   | sub | fabric | 0       |
|    add_ln118_fu_526_p2    | -   |        | add_ln118   | add | fabric | 0       |
|    add_ln109_fu_538_p2    | -   |        | add_ln109   | add | fabric | 0       |
|    add_ln118_1_fu_548_p2  | -   |        | add_ln118_1 | add | fabric | 0       |
|    add_ln118_2_fu_569_p2  | -   |        | add_ln118_2 | add | fabric | 0       |
|    add_ln110_fu_581_p2    | -   |        | add_ln110   | add | fabric | 0       |
|    add_ln54_fu_587_p2     | -   |        | add_ln54    | add | fabric | 0       |
|    yClamped_fu_596_p2     | -   |        | yClamped    | add | fabric | 0       |
|    add_ln118_3_fu_605_p2  | -   |        | add_ln118_3 | add | fabric | 0       |
|    sub_ln118_1_fu_626_p2  | -   |        | sub_ln118_1 | sub | fabric | 0       |
|    add_ln118_4_fu_636_p2  | -   |        | add_ln118_4 | add | fabric | 0       |
|    add_ln111_fu_652_p2    | -   |        | add_ln111   | add | fabric | 0       |
|    add_ln54_2_fu_658_p2   | -   |        | add_ln54_2  | add | fabric | 0       |
|    xClamped_fu_667_p2     | -   |        | xClamped    | add | fabric | 0       |
|    add_ln118_5_fu_676_p2  | -   |        | add_ln118_5 | add | fabric | 0       |
|    empty_43_fu_702_p2     | -   |        | empty_43    | add | fabric | 0       |
|    add_ln47_fu_714_p2     | -   |        | add_ln47    | add | fabric | 0       |
|    add_ln49_fu_736_p2     | -   |        | add_ln49    | add | fabric | 0       |
|    empty_44_fu_769_p2     | -   |        | empty_44    | add | fabric | 0       |
|    empty_46_fu_790_p2     | -   |        | empty_46    | add | fabric | 0       |
|    add_ln49_1_fu_802_p2   | -   |        | add_ln49_1  | add | fabric | 0       |
|    empty_47_fu_812_p2     | -   |        | empty_47    | add | fabric | 0       |
|    add_ln50_fu_828_p2     | -   |        | add_ln50    | add | fabric | 0       |
|    add_ln62_fu_903_p2     | -   |        | add_ln62    | add | fabric | 0       |
|    add_ln131_fu_919_p2    | -   |        | add_ln131   | add | fabric | 0       |
|    empty_53_fu_931_p2     | -   |        | empty_53    | add | fabric | 0       |
+---------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+--------------------------+------+------+--------+---------------------+---------+------+---------+
| + srcnn                  | 7478 | 0    |        |                     |         |      |         |
|   conv1_output_ftmap_U   | 7374 | -    |        | conv1_output_ftmap  | ram_1p  | auto | 1       |
|  + conv1                 | 40   | 0    |        |                     |         |      |         |
|    input_fm_buffer_1_0_U | 2    | -    |        | input_fm_buffer_1_0 | ram_1p  | auto | 1       |
|    output_fm_buffer_1_U  | 38   | -    |        | output_fm_buffer_1  | ram_1p  | auto | 1       |
|  + conv2                 | 60   | 0    |        |                     |         |      |         |
|    input_fm_buffer_U     | 38   | -    |        | input_fm_buffer     | ram_1p  | auto | 1       |
|    output_fm_buffer_U    | 22   | -    |        | output_fm_buffer    | ram_1p  | auto | 1       |
+--------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------+------------------------------------------+
| Type      | Options                                       | Location                                 |
+-----------+-----------------------------------------------+------------------------------------------+
| pipeline  | off                                           | src/conv1.cpp:28 in conv1                |
| pipeline  | off                                           | src/conv2.cpp:28 in conv2                |
| pipeline  | off                                           | src/conv3.cpp:28 in conv3                |
| pipeline  | off                                           | src/srcnn.cpp:17 in srcnn                |
| interface | m_axi port=input_ftmap offset=slave depth=1   | src/srcnn.cpp:20 in srcnn, input_ftmap   |
| interface | m_axi port=conv1_weights offset=slave depth=1 | src/srcnn.cpp:21 in srcnn, conv1_weights |
| interface | m_axi port=conv1_biases offset=slave depth=1  | src/srcnn.cpp:22 in srcnn, conv1_biases  |
| interface | m_axi port=conv2_weights offset=slave depth=1 | src/srcnn.cpp:23 in srcnn, conv2_weights |
| interface | m_axi port=conv2_biases offset=slave depth=1  | src/srcnn.cpp:24 in srcnn, conv2_biases  |
| interface | m_axi port=conv3_weights offset=slave depth=1 | src/srcnn.cpp:25 in srcnn, conv3_weights |
| interface | m_axi port=conv3_biases offset=slave depth=1  | src/srcnn.cpp:26 in srcnn, conv3_biases  |
| interface | m_axi port=output_ftmap offset=slave depth=1  | src/srcnn.cpp:27 in srcnn, output_ftmap  |
| interface | s_axilite port=return                         | src/srcnn.cpp:28 in srcnn, return        |
+-----------+-----------------------------------------------+------------------------------------------+


