

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readB'
================================================================
* Date:           Thu Jun 30 11:58:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |      513|      513|         4|          2|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 7 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%itr_1 = alloca i32 1"   --->   Operation 10 'alloca' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sext_ln45"   --->   Operation 11 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i27 %sext_ln45_read"   --->   Operation 12 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %itr_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%itr = load i9 %itr_1"   --->   Operation 19 'load' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.62ns)   --->   "%icmp_ln45 = icmp_eq  i9 %itr, i9 256" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%add_ln45 = add i9 %itr, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 21 'add' 'add_ln45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split14, void %.preheader.preheader.preheader.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_28 = trunc i9 %itr"   --->   Operation 23 'trunc' 'empty_28' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%icmp_ln51 = icmp_eq  i5 %empty_28, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 24 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln45 = store i9 %add_ln45, i9 %itr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 25 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i32 %sext_ln45_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 27 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 30 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i496 %shiftreg2"   --->   Operation 31 'load' 'shiftreg2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg2_cast = zext i496 %shiftreg2_load"   --->   Operation 32 'zext' 'shiftreg2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.29ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split14._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 33 'br' 'br_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.29>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%gmem1_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 34 'read' 'gmem1_addr_read_1' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 37 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.62ns)   --->   "%icmp_ln47 = icmp_eq  i9 %j_load, i9 16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 38 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.89ns)   --->   "%add_ln49 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 39 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.72ns)   --->   "%j_3 = select i1 %icmp_ln47, i9 0, i9 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 40 'select' 'j_3' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i9 %j_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 41 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%i_2 = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 42 'select' 'i_2' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %i_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 43 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln51, i4 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 44 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%add_ln51 = add i8 %tmp_5_cast, i8 %trunc_ln47" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 45 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %add_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 46 'zext' 'zext_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 47 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %gmem1_addr_read_1, i256 %gmem1_addr_read" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 48 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%br_ln51 = br void %.split14._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 1.29>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_27 = phi i512 %tmp_1, void, i512 %shiftreg2_cast, void %.split14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 50 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i512 %empty_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 51 'trunc' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_27, i32 16, i32 511" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 52 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %trunc_ln51_2, i8 %B_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 53 'store' 'store_ln51' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (1.36ns)   --->   "%j_4 = add i9 %j_3, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 54 'add' 'j_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln47 = store i32 %i_2, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 55 'store' 'store_ln47' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln45 = store i9 %j_4, i9 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 56 'store' 'store_ln45' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln51 = store i496 %trunc_ln51_1, i496 %shiftreg2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 57 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg2         (alloca           ) [ 01111]
j                 (alloca           ) [ 01111]
i                 (alloca           ) [ 01111]
itr_1             (alloca           ) [ 01000]
sext_ln45_read    (read             ) [ 00000]
sext_ln45_cast    (sext             ) [ 00100]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
itr               (load             ) [ 00000]
icmp_ln45         (icmp             ) [ 01111]
add_ln45          (add              ) [ 00000]
br_ln45           (br               ) [ 00000]
empty_28          (trunc            ) [ 00000]
icmp_ln51         (icmp             ) [ 01111]
store_ln45        (store            ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
gmem1_addr        (getelementptr    ) [ 01010]
specpipeline_ln0  (specpipeline     ) [ 00000]
empty             (speclooptripcount) [ 00000]
gmem1_addr_read   (read             ) [ 01111]
shiftreg2_load    (load             ) [ 00000]
shiftreg2_cast    (zext             ) [ 01111]
br_ln51           (br               ) [ 01111]
gmem1_addr_read_1 (read             ) [ 00101]
j_load            (load             ) [ 00000]
i_load            (load             ) [ 00000]
specloopname_ln45 (specloopname     ) [ 00000]
icmp_ln47         (icmp             ) [ 00000]
add_ln49          (add              ) [ 00000]
j_3               (select           ) [ 00000]
trunc_ln47        (trunc            ) [ 00000]
i_2               (select           ) [ 00000]
trunc_ln51        (trunc            ) [ 00000]
tmp_5_cast        (bitconcatenate   ) [ 00000]
add_ln51          (add              ) [ 00000]
zext_ln51         (zext             ) [ 00000]
B_V_addr          (getelementptr    ) [ 00000]
tmp_1             (bitconcatenate   ) [ 00000]
br_ln51           (br               ) [ 00000]
empty_27          (phi              ) [ 00101]
trunc_ln51_2      (trunc            ) [ 00000]
trunc_ln51_1      (partselect       ) [ 00000]
store_ln51        (store            ) [ 00000]
j_4               (add              ) [ 00000]
store_ln47        (store            ) [ 00000]
store_ln45        (store            ) [ 00000]
store_ln51        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="shiftreg2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="itr_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln45_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 gmem1_addr_read_1/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="B_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln51_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_27_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_27_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="496" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_27/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln45_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="27" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="496" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="itr_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln45_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln45_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_28_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln51_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln45_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem1_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="256" slack="0"/>
<pin id="171" dir="0" index="1" bw="27" slack="1"/>
<pin id="172" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shiftreg2_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="496" slack="2"/>
<pin id="177" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg2_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shiftreg2_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="496" slack="0"/>
<pin id="180" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg2_cast/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="3"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="3"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln47_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln49_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln47_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln51_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_5_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln51_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln51_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="256" slack="1"/>
<pin id="246" dir="0" index="2" bw="256" slack="2"/>
<pin id="247" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln51_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="512" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_2/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln51_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="496" slack="0"/>
<pin id="257" dir="0" index="1" bw="512" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="10" slack="0"/>
<pin id="260" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln47_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln45_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="3"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln51_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="496" slack="0"/>
<pin id="283" dir="0" index="1" bw="496" slack="3"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="shiftreg2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="496" slack="0"/>
<pin id="288" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="307" class="1005" name="itr_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="itr_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sext_ln45_cast_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln45_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln51_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="327" class="1005" name="gmem1_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="256" slack="1"/>
<pin id="329" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="gmem1_addr_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="256" slack="2"/>
<pin id="334" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="shiftreg2_cast_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="512" slack="1"/>
<pin id="339" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg2_cast "/>
</bind>
</comp>

<comp id="342" class="1005" name="gmem1_addr_read_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="256" slack="1"/>
<pin id="344" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="148" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="169" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="182" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="194" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="185" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="243" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="253"><net_src comp="109" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="109" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="200" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="212" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="255" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="66" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="296"><net_src comp="70" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="303"><net_src comp="74" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="310"><net_src comp="78" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="317"><net_src comp="115" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="322"><net_src comp="142" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="169" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="335"><net_src comp="88" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="340"><net_src comp="178" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="345"><net_src comp="88" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V | {4 }
 - Input state : 
	Port: matmul_Pipeline_readB : gmem1 | {2 3 }
	Port: matmul_Pipeline_readB : sext_ln45 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		empty_28 : 2
		icmp_ln51 : 3
		store_ln45 : 3
	State 2
		gmem1_addr_read : 1
	State 3
		shiftreg2_cast : 1
	State 4
		icmp_ln47 : 1
		add_ln49 : 1
		j_3 : 2
		trunc_ln47 : 3
		i_2 : 2
		trunc_ln51 : 3
		tmp_5_cast : 4
		add_ln51 : 5
		zext_ln51 : 6
		B_V_addr : 7
		empty_27 : 1
		trunc_ln51_2 : 2
		trunc_ln51_1 : 2
		store_ln51 : 8
		j_4 : 3
		store_ln47 : 3
		store_ln45 : 4
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln45_fu_148      |    0    |    9    |
|    add   |      add_ln49_fu_194      |    0    |    32   |
|          |      add_ln51_fu_232      |    0    |    8    |
|          |         j_4_fu_265        |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |         j_3_fu_200        |    0    |    9    |
|          |         i_2_fu_212        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln45_fu_142     |    0    |    4    |
|   icmp   |      icmp_ln51_fu_158     |    0    |    2    |
|          |      icmp_ln47_fu_188     |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_82 |    0    |    0    |
|          |       grp_read_fu_88      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln45_cast_fu_115   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_28_fu_154      |    0    |    0    |
|   trunc  |     trunc_ln47_fu_208     |    0    |    0    |
|          |     trunc_ln51_fu_220     |    0    |    0    |
|          |    trunc_ln51_2_fu_250    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg2_cast_fu_178   |    0    |    0    |
|          |      zext_ln51_fu_238     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_5_cast_fu_224     |    0    |    0    |
|          |        tmp_1_fu_243       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln51_1_fu_255    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   109   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_27_reg_106    |   512  |
|gmem1_addr_read_1_reg_342|   256  |
| gmem1_addr_read_reg_332 |   256  |
|    gmem1_addr_reg_327   |   256  |
|        i_reg_300        |   32   |
|    icmp_ln45_reg_319    |    1   |
|    icmp_ln51_reg_323    |    1   |
|      itr_1_reg_307      |    9   |
|        j_reg_293        |    9   |
|  sext_ln45_cast_reg_314 |   32   |
|  shiftreg2_cast_reg_337 |   512  |
|    shiftreg2_reg_286    |   496  |
+-------------------------+--------+
|          Total          |  2372  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_read_fu_88 |  p1  |   2  |  256 |   512  ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   512  ||  1.298  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2372  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2372  |   118  |
+-----------+--------+--------+--------+
