COPYING
LICENSE
README.md
pyproject.toml
src/UNKNOWN.egg-info/PKG-INFO
src/UNKNOWN.egg-info/SOURCES.txt
src/UNKNOWN.egg-info/dependency_links.txt
src/UNKNOWN.egg-info/top_level.txt
src/arch/micro_asm.py
src/arch/micro_asm_test.py
src/arch/amdgpu/common/X86GPUTLB.py
src/arch/amdgpu/vega/VegaGPUTLB.py
src/arch/arm/ArmCPU.py
src/arch/arm/ArmDecoder.py
src/arch/arm/ArmFsWorkload.py
src/arch/arm/ArmISA.py
src/arch/arm/ArmInterrupts.py
src/arch/arm/ArmMMU.py
src/arch/arm/ArmNativeTrace.py
src/arch/arm/ArmPMU.py
src/arch/arm/ArmSeWorkload.py
src/arch/arm/ArmSemihosting.py
src/arch/arm/ArmSystem.py
src/arch/arm/ArmTLB.py
src/arch/arm/fastmodel/FastModel.py
src/arch/arm/fastmodel/arm_fast_model.py
src/arch/arm/fastmodel/CortexA76/FastModelCortexA76.py
src/arch/arm/fastmodel/CortexR52/FastModelCortexR52.py
src/arch/arm/fastmodel/GIC/FastModelGIC.py
src/arch/arm/fastmodel/PL330_DMAC/FastModelPL330.py
src/arch/arm/fastmodel/iris/Iris.py
src/arch/arm/fastmodel/reset_controller/FastModelResetControllerExample.py
src/arch/arm/kvm/ArmKvmCPU.py
src/arch/arm/kvm/ArmV8KvmCPU.py
src/arch/arm/kvm/BaseArmKvmCPU.py
src/arch/arm/kvm/KvmGic.py
src/arch/arm/tracers/ArmCapstone.py
src/arch/arm/tracers/TarmacTrace.py
src/arch/generic/BaseISA.py
src/arch/generic/BaseInterrupts.py
src/arch/generic/BaseMMU.py
src/arch/generic/BaseSemihosting.py
src/arch/generic/BaseTLB.py
src/arch/generic/InstDecoder.py
src/arch/isa_parser/__init__.py
src/arch/isa_parser/isa_parser.py
src/arch/isa_parser/operand_list.py
src/arch/isa_parser/operand_types.py
src/arch/isa_parser/util.py
src/arch/mips/MipsCPU.py
src/arch/mips/MipsDecoder.py
src/arch/mips/MipsISA.py
src/arch/mips/MipsInterrupts.py
src/arch/mips/MipsMMU.py
src/arch/mips/MipsSeWorkload.py
src/arch/mips/MipsTLB.py
src/arch/power/PowerCPU.py
src/arch/power/PowerDecoder.py
src/arch/power/PowerISA.py
src/arch/power/PowerInterrupts.py
src/arch/power/PowerMMU.py
src/arch/power/PowerSeWorkload.py
src/arch/power/PowerTLB.py
src/arch/riscv/PMAChecker.py
src/arch/riscv/PMP.py
src/arch/riscv/RiscvCPU.py
src/arch/riscv/RiscvDecoder.py
src/arch/riscv/RiscvFsWorkload.py
src/arch/riscv/RiscvISA.py
src/arch/riscv/RiscvInterrupts.py
src/arch/riscv/RiscvMMU.py
src/arch/riscv/RiscvSeWorkload.py
src/arch/riscv/RiscvSemihosting.py
src/arch/riscv/RiscvTLB.py
src/arch/sparc/SparcCPU.py
src/arch/sparc/SparcDecoder.py
src/arch/sparc/SparcFsWorkload.py
src/arch/sparc/SparcISA.py
src/arch/sparc/SparcInterrupts.py
src/arch/sparc/SparcMMU.py
src/arch/sparc/SparcNativeTrace.py
src/arch/sparc/SparcSeWorkload.py
src/arch/sparc/SparcTLB.py
src/arch/x86/X86CPU.py
src/arch/x86/X86Decoder.py
src/arch/x86/X86FsWorkload.py
src/arch/x86/X86ISA.py
src/arch/x86/X86LocalApic.py
src/arch/x86/X86MMU.py
src/arch/x86/X86NativeTrace.py
src/arch/x86/X86SeWorkload.py
src/arch/x86/X86TLB.py
src/arch/x86/bios/ACPI.py
src/arch/x86/bios/E820.py
src/arch/x86/bios/IntelMP.py
src/arch/x86/bios/SMBios.py
src/arch/x86/isa/insts/__init__.py
src/arch/x86/isa/insts/romutil.py
src/arch/x86/isa/insts/general_purpose/__init__.py
src/arch/x86/isa/insts/general_purpose/cache_and_memory_management.py
src/arch/x86/isa/insts/general_purpose/load_effective_address.py
src/arch/x86/isa/insts/general_purpose/load_segment_registers.py
src/arch/x86/isa/insts/general_purpose/logical.py
src/arch/x86/isa/insts/general_purpose/no_operation.py
src/arch/x86/isa/insts/general_purpose/semaphores.py
src/arch/x86/isa/insts/general_purpose/system_calls.py
src/arch/x86/isa/insts/general_purpose/arithmetic/__init__.py
src/arch/x86/isa/insts/general_purpose/arithmetic/add_and_subtract.py
src/arch/x86/isa/insts/general_purpose/arithmetic/increment_and_decrement.py
src/arch/x86/isa/insts/general_purpose/arithmetic/multiply_and_divide.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/__init__.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_test.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/bounds.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/compare.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/set_byte_on_condition.py
src/arch/x86/isa/insts/general_purpose/compare_and_test/test.py
src/arch/x86/isa/insts/general_purpose/control_transfer/__init__.py
src/arch/x86/isa/insts/general_purpose/control_transfer/call.py
src/arch/x86/isa/insts/general_purpose/control_transfer/conditional_jump.py
src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py
src/arch/x86/isa/insts/general_purpose/control_transfer/jump.py
src/arch/x86/isa/insts/general_purpose/control_transfer/loop.py
src/arch/x86/isa/insts/general_purpose/control_transfer/xreturn.py
src/arch/x86/isa/insts/general_purpose/data_conversion/__init__.py
src/arch/x86/isa/insts/general_purpose/data_conversion/ascii_adjust.py
src/arch/x86/isa/insts/general_purpose/data_conversion/bcd_adjust.py
src/arch/x86/isa/insts/general_purpose/data_conversion/endian_conversion.py
src/arch/x86/isa/insts/general_purpose/data_conversion/extract_sign_mask.py
src/arch/x86/isa/insts/general_purpose/data_conversion/sign_extension.py
src/arch/x86/isa/insts/general_purpose/data_conversion/translate.py
src/arch/x86/isa/insts/general_purpose/data_transfer/__init__.py
src/arch/x86/isa/insts/general_purpose/data_transfer/conditional_move.py
src/arch/x86/isa/insts/general_purpose/data_transfer/move.py
src/arch/x86/isa/insts/general_purpose/data_transfer/stack_operations.py
src/arch/x86/isa/insts/general_purpose/data_transfer/xchg.py
src/arch/x86/isa/insts/general_purpose/flags/__init__.py
src/arch/x86/isa/insts/general_purpose/flags/load_and_store.py
src/arch/x86/isa/insts/general_purpose/flags/push_and_pop.py
src/arch/x86/isa/insts/general_purpose/flags/set_and_clear.py
src/arch/x86/isa/insts/general_purpose/input_output/__init__.py
src/arch/x86/isa/insts/general_purpose/input_output/general_io.py
src/arch/x86/isa/insts/general_purpose/input_output/string_io.py
src/arch/x86/isa/insts/general_purpose/rotate_and_shift/__init__.py
src/arch/x86/isa/insts/general_purpose/rotate_and_shift/rotate.py
src/arch/x86/isa/insts/general_purpose/rotate_and_shift/shift.py
src/arch/x86/isa/insts/general_purpose/string/__init__.py
src/arch/x86/isa/insts/general_purpose/string/compare_strings.py
src/arch/x86/isa/insts/general_purpose/string/load_string.py
src/arch/x86/isa/insts/general_purpose/string/move_string.py
src/arch/x86/isa/insts/general_purpose/string/scan_string.py
src/arch/x86/isa/insts/general_purpose/string/store_string.py
src/arch/x86/isa/insts/simd128/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/addition.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/division.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/horizontal_addition.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/horizontal_subtraction.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/multiplication.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/reciprocal_estimation.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/reciprocal_square_root.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/simultaneous_addition_and_subtraction.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/square_root.py
src/arch/x86/isa/insts/simd128/floating_point/arithmetic/subtraction.py
src/arch/x86/isa/insts/simd128/floating_point/compare/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_mask.py
src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_minimum_or_maximum.py
src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_rflags.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/convert_floating_point_to_floating_point.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/convert_floating_point_to_gpr_integer.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/convert_floating_point_to_mmx_integer.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/convert_floating_point_to_xmm_integer.py
src/arch/x86/isa/insts/simd128/floating_point/data_conversion/round.py
src/arch/x86/isa/insts/simd128/floating_point/data_reordering/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/data_reordering/shuffle.py
src/arch/x86/isa/insts/simd128/floating_point/data_reordering/unpack_and_interleave.py
src/arch/x86/isa/insts/simd128/floating_point/data_transfer/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/data_transfer/move.py
src/arch/x86/isa/insts/simd128/floating_point/data_transfer/move_mask.py
src/arch/x86/isa/insts/simd128/floating_point/data_transfer/move_non_temporal.py
src/arch/x86/isa/insts/simd128/floating_point/data_transfer/move_with_duplication.py
src/arch/x86/isa/insts/simd128/floating_point/logical/__init__.py
src/arch/x86/isa/insts/simd128/floating_point/logical/andp.py
src/arch/x86/isa/insts/simd128/floating_point/logical/exclusive_or.py
src/arch/x86/isa/insts/simd128/floating_point/logical/orp.py
src/arch/x86/isa/insts/simd128/integer/__init__.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/__init__.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/absolute.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/addition.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/average.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/multiplication.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/multiply_add.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/subtraction.py
src/arch/x86/isa/insts/simd128/integer/arithmetic/sum_of_absolute_differences.py
src/arch/x86/isa/insts/simd128/integer/compare/__init__.py
src/arch/x86/isa/insts/simd128/integer/compare/compare_and_write_mask.py
src/arch/x86/isa/insts/simd128/integer/compare/compare_and_write_minimum_or_maximum.py
src/arch/x86/isa/insts/simd128/integer/data_conversion/__init__.py
src/arch/x86/isa/insts/simd128/integer/data_conversion/convert_gpr_integer_to_floating_point.py
src/arch/x86/isa/insts/simd128/integer/data_conversion/convert_integer_to_floating_point.py
src/arch/x86/isa/insts/simd128/integer/data_conversion/convert_mmx_integer_to_floating_point.py
src/arch/x86/isa/insts/simd128/integer/data_reordering/__init__.py
src/arch/x86/isa/insts/simd128/integer/data_reordering/extract_and_insert.py
src/arch/x86/isa/insts/simd128/integer/data_reordering/pack_with_saturation.py
src/arch/x86/isa/insts/simd128/integer/data_reordering/shuffle.py
src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
src/arch/x86/isa/insts/simd128/integer/data_transfer/__init__.py
src/arch/x86/isa/insts/simd128/integer/data_transfer/move.py
src/arch/x86/isa/insts/simd128/integer/data_transfer/move_mask.py
src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py
src/arch/x86/isa/insts/simd128/integer/data_transfer/move_with_shift.py
src/arch/x86/isa/insts/simd128/integer/logical/__init__.py
src/arch/x86/isa/insts/simd128/integer/logical/exclusive_or.py
src/arch/x86/isa/insts/simd128/integer/logical/pand.py
src/arch/x86/isa/insts/simd128/integer/logical/por.py
src/arch/x86/isa/insts/simd128/integer/save_and_restore_state/__init__.py
src/arch/x86/isa/insts/simd128/integer/save_and_restore_state/save_and_restore_control_and_status.py
src/arch/x86/isa/insts/simd128/integer/save_and_restore_state/save_and_restore_state.py
src/arch/x86/isa/insts/simd128/integer/shift/__init__.py
src/arch/x86/isa/insts/simd128/integer/shift/left_logical_shift.py
src/arch/x86/isa/insts/simd128/integer/shift/right_arithmetic_shift.py
src/arch/x86/isa/insts/simd128/integer/shift/right_logical_shift.py
src/arch/x86/isa/insts/simd64/__init__.py
src/arch/x86/isa/insts/simd64/floating_point/__init__.py
src/arch/x86/isa/insts/simd64/floating_point/data_conversion.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/__init__.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/accumulation.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/addition.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/multiplication.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/reciprocal_estimation.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/reciprocal_square_root.py
src/arch/x86/isa/insts/simd64/floating_point/arithmetic/subtraction.py
src/arch/x86/isa/insts/simd64/floating_point/compare/__init__.py
src/arch/x86/isa/insts/simd64/floating_point/compare/compare_and_write_mask.py
src/arch/x86/isa/insts/simd64/floating_point/compare/compare_and_write_minimum_or_maximum.py
src/arch/x86/isa/insts/simd64/integer/__init__.py
src/arch/x86/isa/insts/simd64/integer/data_conversion.py
src/arch/x86/isa/insts/simd64/integer/exit_media_state.py
src/arch/x86/isa/insts/simd64/integer/save_and_restore_state.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/__init__.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/addition.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/average.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/multiplication.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/multiply_add.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/subtraction.py
src/arch/x86/isa/insts/simd64/integer/arithmetic/sum_of_absolute_differences.py
src/arch/x86/isa/insts/simd64/integer/compare/__init__.py
src/arch/x86/isa/insts/simd64/integer/compare/compare_and_write_mask.py
src/arch/x86/isa/insts/simd64/integer/compare/compare_and_write_minimum_or_maximum.py
src/arch/x86/isa/insts/simd64/integer/data_reordering/__init__.py
src/arch/x86/isa/insts/simd64/integer/data_reordering/extract_and_insert.py
src/arch/x86/isa/insts/simd64/integer/data_reordering/pack_with_saturation.py
src/arch/x86/isa/insts/simd64/integer/data_reordering/shuffle_and_swap.py
src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
src/arch/x86/isa/insts/simd64/integer/data_transfer/__init__.py
src/arch/x86/isa/insts/simd64/integer/data_transfer/move.py
src/arch/x86/isa/insts/simd64/integer/data_transfer/move_mask.py
src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
src/arch/x86/isa/insts/simd64/integer/logical/__init__.py
src/arch/x86/isa/insts/simd64/integer/logical/exclusive_or.py
src/arch/x86/isa/insts/simd64/integer/logical/pand.py
src/arch/x86/isa/insts/simd64/integer/logical/por.py
src/arch/x86/isa/insts/simd64/integer/shift/__init__.py
src/arch/x86/isa/insts/simd64/integer/shift/left_logical_shift.py
src/arch/x86/isa/insts/simd64/integer/shift/right_arithmetic_shift.py
src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
src/arch/x86/isa/insts/system/__init__.py
src/arch/x86/isa/insts/system/control_registers.py
src/arch/x86/isa/insts/system/halt.py
src/arch/x86/isa/insts/system/invlpg.py
src/arch/x86/isa/insts/system/msrs.py
src/arch/x86/isa/insts/system/segmentation.py
src/arch/x86/isa/insts/system/undefined_operation.py
src/arch/x86/isa/insts/x87/__init__.py
src/arch/x86/isa/insts/x87/no_operation.py
src/arch/x86/isa/insts/x87/arithmetic/__init__.py
src/arch/x86/isa/insts/x87/arithmetic/addition.py
src/arch/x86/isa/insts/x87/arithmetic/change_sign.py
src/arch/x86/isa/insts/x87/arithmetic/division.py
src/arch/x86/isa/insts/x87/arithmetic/multiplication.py
src/arch/x86/isa/insts/x87/arithmetic/partial_remainder.py
src/arch/x86/isa/insts/x87/arithmetic/round.py
src/arch/x86/isa/insts/x87/arithmetic/square_root.py
src/arch/x86/isa/insts/x87/arithmetic/subtraction.py
src/arch/x86/isa/insts/x87/compare_and_test/__init__.py
src/arch/x86/isa/insts/x87/compare_and_test/classify.py
src/arch/x86/isa/insts/x87/compare_and_test/floating_point_ordered_compare.py
src/arch/x86/isa/insts/x87/compare_and_test/floating_point_unordered_compare.py
src/arch/x86/isa/insts/x87/compare_and_test/integer_compare.py
src/arch/x86/isa/insts/x87/compare_and_test/test.py
src/arch/x86/isa/insts/x87/control/__init__.py
src/arch/x86/isa/insts/x87/control/clear_exceptions.py
src/arch/x86/isa/insts/x87/control/initialize.py
src/arch/x86/isa/insts/x87/control/save_and_restore_x87_control_word.py
src/arch/x86/isa/insts/x87/control/save_and_restore_x87_environment.py
src/arch/x86/isa/insts/x87/control/save_x87_status_word.py
src/arch/x86/isa/insts/x87/control/wait_for_exceptions.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/__init__.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/conditional_move.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/convert_and_load_or_store_bcd.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/convert_and_load_or_store_integer.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/exchange.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/extract.py
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/load_or_store_floating_point.py
src/arch/x86/isa/insts/x87/load_constants/__init__.py
src/arch/x86/isa/insts/x87/load_constants/load_0_1_or_pi.py
src/arch/x86/isa/insts/x87/load_constants/load_logarithm.py
src/arch/x86/isa/insts/x87/stack_management/__init__.py
src/arch/x86/isa/insts/x87/stack_management/clear_state.py
src/arch/x86/isa/insts/x87/stack_management/stack_control.py
src/arch/x86/isa/insts/x87/transcendental_functions/__init__.py
src/arch/x86/isa/insts/x87/transcendental_functions/logarithmic_functions.py
src/arch/x86/isa/insts/x87/transcendental_functions/trigonometric_functions.py
src/arch/x86/kvm/X86KvmCPU.py
src/base/Graphics.py
src/base/filters/BloomFilters.py
src/base/vnc/Vnc.py
src/cpu/BaseCPU.py
src/cpu/CPUTracers.py
src/cpu/Capstone.py
src/cpu/CheckerCPU.py
src/cpu/CpuCluster.py
src/cpu/DummyChecker.py
src/cpu/FuncUnit.py
src/cpu/InstPBTrace.py
src/cpu/StaticInstFlags.py
src/cpu/TimingExpr.py
src/cpu/kvm/BaseKvmCPU.py
src/cpu/kvm/KvmVM.py
src/cpu/minor/BaseMinorCPU.py
src/cpu/minor/MinorCPU.py
src/cpu/o3/BaseO3CPU.py
src/cpu/o3/BaseO3Checker.py
src/cpu/o3/FUPool.py
src/cpu/o3/FuncUnitConfig.py
src/cpu/o3/O3CPU.py
src/cpu/o3/O3Checker.py
src/cpu/o3/probe/ElasticTrace.py
src/cpu/o3/probe/SimpleTrace.py
src/cpu/pred/BranchPredictor.py
src/cpu/probes/InstTracker.py
src/cpu/probes/PcCountTracker.py
src/cpu/simple/AtomicSimpleCPU.py
src/cpu/simple/BaseAtomicSimpleCPU.py
src/cpu/simple/BaseNonCachingSimpleCPU.py
src/cpu/simple/BaseSimpleCPU.py
src/cpu/simple/BaseTimingSimpleCPU.py
src/cpu/simple/NonCachingSimpleCPU.py
src/cpu/simple/TimingSimpleCPU.py
src/cpu/simple/probes/LooppointAnalysis.py
src/cpu/simple/probes/SimPoint.py
src/cpu/testers/directedtest/RubyDirectedTester.py
src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py
src/cpu/testers/gpu_ruby_test/CpuThread.py
src/cpu/testers/gpu_ruby_test/DmaThread.py
src/cpu/testers/gpu_ruby_test/GpuWavefront.py
src/cpu/testers/gpu_ruby_test/ProtocolTester.py
src/cpu/testers/gpu_ruby_test/TesterDma.py
src/cpu/testers/gpu_ruby_test/TesterThread.py
src/cpu/testers/memtest/MemTest.py
src/cpu/testers/rubytest/RubyTester.py
src/cpu/testers/spatter_gen/SpatterGen.py
src/cpu/testers/traffic_gen/BaseTrafficGen.py
src/cpu/testers/traffic_gen/GUPSGen.py
src/cpu/testers/traffic_gen/PyTrafficGen.py
src/cpu/testers/traffic_gen/TrafficGen.py
src/cpu/trace/TraceCPU.py
src/dev/BadDevice.py
src/dev/Device.py
src/dev/IntPin.py
src/dev/Platform.py
src/dev/ResetPort.py
src/dev/amdgpu/AMDGPU.py
src/dev/arm/AbstractNVM.py
src/dev/arm/Display.py
src/dev/arm/Doorbell.py
src/dev/arm/EnergyCtrl.py
src/dev/arm/FlashDevice.py
src/dev/arm/GenericTimer.py
src/dev/arm/Gic.py
src/dev/arm/Mpam.py
src/dev/arm/NoMali.py
src/dev/arm/RealView.py
src/dev/arm/SMMUv3.py
src/dev/arm/UFSHostDevice.py
src/dev/arm/VExpressFastmodel.py
src/dev/arm/VirtIOMMIO.py
src/dev/arm/css/MHU.py
src/dev/arm/css/Scmi.py
src/dev/arm/css/Scp.py
src/dev/hsa/HSADevice.py
src/dev/hsa/HSADriver.py
src/dev/i2c/I2C.py
src/dev/lupio/LupioBLK.py
src/dev/lupio/LupioIPI.py
src/dev/lupio/LupioPIC.py
src/dev/lupio/LupioRNG.py
src/dev/lupio/LupioRTC.py
src/dev/lupio/LupioSYS.py
src/dev/lupio/LupioTMR.py
src/dev/lupio/LupioTTY.py
src/dev/mips/Malta.py
src/dev/net/Ethernet.py
src/dev/pci/CopyEngine.py
src/dev/pci/PciDevice.py
src/dev/pci/PciHost.py
src/dev/ps2/PS2.py
src/dev/qemu/QemuFwCfg.py
src/dev/riscv/Clint.py
src/dev/riscv/HiFive.py
src/dev/riscv/LupV.py
src/dev/riscv/Plic.py
src/dev/riscv/PlicDevice.py
src/dev/riscv/RTC.py
src/dev/riscv/RiscvVirtIOMMIO.py
src/dev/serial/Serial.py
src/dev/serial/Terminal.py
src/dev/serial/Uart.py
src/dev/sparc/T1000.py
src/dev/storage/DiskImage.py
src/dev/storage/Ide.py
src/dev/storage/SimpleDisk.py
src/dev/virtio/VirtIO.py
src/dev/virtio/VirtIO9P.py
src/dev/virtio/VirtIOBlock.py
src/dev/virtio/VirtIOConsole.py
src/dev/virtio/VirtIORng.py
src/dev/x86/Cmos.py
src/dev/x86/I8042.py
src/dev/x86/I82094AA.py
src/dev/x86/I8237.py
src/dev/x86/I8254.py
src/dev/x86/I8259.py
src/dev/x86/Pc.py
src/dev/x86/PcSpeaker.py
src/dev/x86/SouthBridge.py
src/dev/x86/X86Ide.py
src/dev/x86/X86QemuFwCfg.py
src/gpu-compute/GPU.py
src/gpu-compute/GPUStaticInstFlags.py
src/gpu-compute/LdsState.py
src/learning_gem5/part2/HelloObject.py
src/learning_gem5/part2/SimpleCache.py
src/learning_gem5/part2/SimpleMemobj.py
src/learning_gem5/part2/SimpleObject.py
src/mem/AbstractMemory.py
src/mem/AddrMapper.py
src/mem/Bridge.py
src/mem/CfiMemory.py
src/mem/CommMonitor.py
src/mem/DRAMInterface.py
src/mem/DRAMSim2.py
src/mem/DRAMSys.py
src/mem/DRAMsim3.py
src/mem/ExternalMaster.py
src/mem/ExternalSlave.py
src/mem/HBMCtrl.py
src/mem/HMCController.py
src/mem/HeteroMemCtrl.py
src/mem/MemChecker.py
src/mem/MemCtrl.py
src/mem/MemDelay.py
src/mem/MemInterface.py
src/mem/NVMInterface.py
src/mem/PortTerminator.py
src/mem/SerialLink.py
src/mem/SharedMemoryServer.py
src/mem/SimpleMemory.py
src/mem/SysBridge.py
src/mem/ThreadBridge.py
src/mem/XBar.py
src/mem/cache/Cache.py
src/mem/cache/compressors/Compressors.py
src/mem/cache/prefetch/Prefetcher.py
src/mem/cache/replacement_policies/ReplacementPolicies.py
src/mem/cache/tags/Tags.py
src/mem/cache/tags/indexing_policies/IndexingPolicies.py
src/mem/cache/tags/partitioning_policies/PartitioningPolicies.py
src/mem/probes/BaseMemProbe.py
src/mem/probes/MemFootprintProbe.py
src/mem/probes/MemTraceProbe.py
src/mem/probes/StackDistProbe.py
src/mem/qos/QoSMemCtrl.py
src/mem/qos/QoSMemSinkCtrl.py
src/mem/qos/QoSMemSinkInterface.py
src/mem/qos/QoSPolicy.py
src/mem/qos/QoSTurnaround.py
src/mem/ruby/network/BasicLink.py
src/mem/ruby/network/BasicRouter.py
src/mem/ruby/network/MessageBuffer.py
src/mem/ruby/network/Network.py
src/mem/ruby/network/fault_model/FaultModel.py
src/mem/ruby/network/garnet/GarnetLink.py
src/mem/ruby/network/garnet/GarnetNetwork.py
src/mem/ruby/network/simple/SimpleLink.py
src/mem/ruby/network/simple/SimpleNetwork.py
src/mem/ruby/protocol/chi/generic/CHIGeneric.py
src/mem/ruby/protocol/chi/tlm/TlmController.py
src/mem/ruby/protocol/chi/tlm/TlmGenerator.py
src/mem/ruby/protocol/chi/tlm/tlm_chi.py
src/mem/ruby/slicc_interface/Controller.py
src/mem/ruby/structures/DirectoryMemory.py
src/mem/ruby/structures/RubyCache.py
src/mem/ruby/structures/RubyPrefetcher.py
src/mem/ruby/structures/WireBuffer.py
src/mem/ruby/system/GPUCoalescer.py
src/mem/ruby/system/RubySystem.py
src/mem/ruby/system/Sequencer.py
src/mem/ruby/system/VIPERCoalescer.py
src/mem/ruby/system/VIPERSequencer.py
src/mem/slicc/__init__.py
src/mem/slicc/main.py
src/mem/slicc/parser.py
src/mem/slicc/util.py
src/mem/slicc/ast/AST.py
src/mem/slicc/ast/ActionDeclAST.py
src/mem/slicc/ast/AssignStatementAST.py
src/mem/slicc/ast/CheckAllocateStatementAST.py
src/mem/slicc/ast/CheckNextCycleAST.py
src/mem/slicc/ast/CheckProbeStatementAST.py
src/mem/slicc/ast/DeclAST.py
src/mem/slicc/ast/DeclListAST.py
src/mem/slicc/ast/DeferEnqueueingStatementAST.py
src/mem/slicc/ast/EnqueueStatementAST.py
src/mem/slicc/ast/EnumDeclAST.py
src/mem/slicc/ast/EnumExprAST.py
src/mem/slicc/ast/ExprAST.py
src/mem/slicc/ast/ExprStatementAST.py
src/mem/slicc/ast/FormalParamAST.py
src/mem/slicc/ast/FuncCallExprAST.py
src/mem/slicc/ast/FuncDeclAST.py
src/mem/slicc/ast/IfStatementAST.py
src/mem/slicc/ast/InPortDeclAST.py
src/mem/slicc/ast/IsValidPtrExprAST.py
src/mem/slicc/ast/LiteralExprAST.py
src/mem/slicc/ast/LocalVariableAST.py
src/mem/slicc/ast/MachineAST.py
src/mem/slicc/ast/MemberExprAST.py
src/mem/slicc/ast/MethodCallExprAST.py
src/mem/slicc/ast/NewExprAST.py
src/mem/slicc/ast/ObjDeclAST.py
src/mem/slicc/ast/OodAST.py
src/mem/slicc/ast/OperatorExprAST.py
src/mem/slicc/ast/OutPortDeclAST.py
src/mem/slicc/ast/PairAST.py
src/mem/slicc/ast/PairListAST.py
src/mem/slicc/ast/PeekStatementAST.py
src/mem/slicc/ast/ReturnStatementAST.py
src/mem/slicc/ast/StallAndWaitStatementAST.py
src/mem/slicc/ast/StateDeclAST.py
src/mem/slicc/ast/StatementAST.py
src/mem/slicc/ast/StatementListAST.py
src/mem/slicc/ast/StaticCastAST.py
src/mem/slicc/ast/TransitionDeclAST.py
src/mem/slicc/ast/TypeAST.py
src/mem/slicc/ast/TypeDeclAST.py
src/mem/slicc/ast/TypeFieldAST.py
src/mem/slicc/ast/TypeFieldEnumAST.py
src/mem/slicc/ast/TypeFieldStateAST.py
src/mem/slicc/ast/VarExprAST.py
src/mem/slicc/ast/WakeupPortStatementAST.py
src/mem/slicc/ast/__init__.py
src/mem/slicc/generate/__init__.py
src/mem/slicc/generate/dot.py
src/mem/slicc/generate/html.py
src/mem/slicc/generate/tex.py
src/mem/slicc/symbols/Action.py
src/mem/slicc/symbols/Event.py
src/mem/slicc/symbols/Func.py
src/mem/slicc/symbols/RequestType.py
src/mem/slicc/symbols/State.py
src/mem/slicc/symbols/StateMachine.py
src/mem/slicc/symbols/Symbol.py
src/mem/slicc/symbols/SymbolTable.py
src/mem/slicc/symbols/Transition.py
src/mem/slicc/symbols/Type.py
src/mem/slicc/symbols/Var.py
src/mem/slicc/symbols/__init__.py
src/python/gem5_default_config.py
src/python/importer.py
src/python/gem5/__init__.py
src/python/gem5/coherence_protocol.py
src/python/gem5/isas.py
src/python/gem5/runtime.py
src/python/gem5/components/__init__.py
src/python/gem5/components/boards/__init__.py
src/python/gem5/components/boards/abstract_board.py
src/python/gem5/components/boards/abstract_system_board.py
src/python/gem5/components/boards/arm_board.py
src/python/gem5/components/boards/kernel_disk_workload.py
src/python/gem5/components/boards/mem_mode.py
src/python/gem5/components/boards/riscv_board.py
src/python/gem5/components/boards/se_binary_workload.py
src/python/gem5/components/boards/simple_board.py
src/python/gem5/components/boards/test_board.py
src/python/gem5/components/boards/x86_board.py
src/python/gem5/components/boards/experimental/__init__.py
src/python/gem5/components/boards/experimental/lupv_board.py
src/python/gem5/components/cachehierarchies/__init__.py
src/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/chi/__init__.py
src/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/chi/nodes/__init__.py
src/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py
src/python/gem5/components/cachehierarchies/chi/nodes/directory.py
src/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py
src/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py
src/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py
src/python/gem5/components/cachehierarchies/classic/__init__.py
src/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/classic/no_cache.py
src/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_walk_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/classic/caches/__init__.py
src/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py
src/python/gem5/components/cachehierarchies/classic/caches/l1icache.py
src/python/gem5/components/cachehierarchies/classic/caches/l2cache.py
src/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py
src/python/gem5/components/cachehierarchies/ruby/__init__.py
src/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py
src/python/gem5/components/cachehierarchies/ruby/caches/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py
src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py
src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py
src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/__init__.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/corepair_cache.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/directory.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/dma_controller.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/sqc.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/tcc.py
src/python/gem5/components/cachehierarchies/ruby/caches/viper/tcp.py
src/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py
src/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py
src/python/gem5/components/devices/__init__.py
src/python/gem5/components/devices/gpus/__init__.py
src/python/gem5/components/devices/gpus/amdgpu.py
src/python/gem5/components/devices/gpus/viper_shader.py
src/python/gem5/components/memory/__init__.py
src/python/gem5/components/memory/abstract_memory_system.py
src/python/gem5/components/memory/dramsim_3.py
src/python/gem5/components/memory/dramsys.py
src/python/gem5/components/memory/hbm.py
src/python/gem5/components/memory/memory.py
src/python/gem5/components/memory/multi_channel.py
src/python/gem5/components/memory/simple.py
src/python/gem5/components/memory/single_channel.py
src/python/gem5/components/memory/dram_interfaces/__init__.py
src/python/gem5/components/memory/dram_interfaces/ddr3.py
src/python/gem5/components/memory/dram_interfaces/ddr4.py
src/python/gem5/components/memory/dram_interfaces/ddr5.py
src/python/gem5/components/memory/dram_interfaces/gddr.py
src/python/gem5/components/memory/dram_interfaces/hbm.py
src/python/gem5/components/memory/dram_interfaces/hmc.py
src/python/gem5/components/memory/dram_interfaces/lpddr2.py
src/python/gem5/components/memory/dram_interfaces/lpddr3.py
src/python/gem5/components/memory/dram_interfaces/lpddr5.py
src/python/gem5/components/memory/dram_interfaces/wideio.py
src/python/gem5/components/processors/__init__.py
src/python/gem5/components/processors/abstract_core.py
src/python/gem5/components/processors/abstract_generator.py
src/python/gem5/components/processors/abstract_generator_core.py
src/python/gem5/components/processors/abstract_processor.py
src/python/gem5/components/processors/base_cpu_core.py
src/python/gem5/components/processors/base_cpu_processor.py
src/python/gem5/components/processors/complex_generator.py
src/python/gem5/components/processors/complex_generator_core.py
src/python/gem5/components/processors/cpu_types.py
src/python/gem5/components/processors/gups_generator.py
src/python/gem5/components/processors/gups_generator_core.py
src/python/gem5/components/processors/gups_generator_ep.py
src/python/gem5/components/processors/gups_generator_par.py
src/python/gem5/components/processors/linear_generator.py
src/python/gem5/components/processors/linear_generator_core.py
src/python/gem5/components/processors/random_generator.py
src/python/gem5/components/processors/random_generator_core.py
src/python/gem5/components/processors/simple_core.py
src/python/gem5/components/processors/simple_processor.py
src/python/gem5/components/processors/simple_switchable_processor.py
src/python/gem5/components/processors/strided_generator.py
src/python/gem5/components/processors/strided_generator_core.py
src/python/gem5/components/processors/switchable_processor.py
src/python/gem5/components/processors/traffic_generator.py
src/python/gem5/components/processors/traffic_generator_core.py
src/python/gem5/components/processors/spatter_gen/__init__.py
src/python/gem5/components/processors/spatter_gen/spatter_generator.py
src/python/gem5/components/processors/spatter_gen/spatter_generator_core.py
src/python/gem5/components/processors/spatter_gen/spatter_kernel.py
src/python/gem5/prebuilt/__init__.py
src/python/gem5/prebuilt/demo/__init__.py
src/python/gem5/prebuilt/demo/arm_demo_board.py
src/python/gem5/prebuilt/demo/riscv_demo_board.py
src/python/gem5/prebuilt/demo/x86_demo_board.py
src/python/gem5/prebuilt/riscvmatched/__init__.py
src/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py
src/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py
src/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py
src/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py
src/python/gem5/prebuilt/viper/__init__.py
src/python/gem5/prebuilt/viper/board.py
src/python/gem5/prebuilt/viper/cpu_cache_hierarchy.py
src/python/gem5/prebuilt/viper/gpu_cache_hierarchy.py
src/python/gem5/prebuilt/viper/viper_network.py
src/python/gem5/resources/__init__.py
src/python/gem5/resources/client.py
src/python/gem5/resources/downloader.py
src/python/gem5/resources/elfie.py
src/python/gem5/resources/looppoint.py
src/python/gem5/resources/md5_utils.py
src/python/gem5/resources/resource.py
src/python/gem5/resources/workload.py
src/python/gem5/resources/client_api/__init__.py
src/python/gem5/resources/client_api/abstract_client.py
src/python/gem5/resources/client_api/azure_functions_client.py
src/python/gem5/resources/client_api/client_query.py
src/python/gem5/resources/client_api/jsonclient.py
src/python/gem5/simulate/__init__.py
src/python/gem5/simulate/exit_event.py
src/python/gem5/simulate/exit_event_generators.py
src/python/gem5/simulate/exit_handler.py
src/python/gem5/simulate/simulator.py
src/python/gem5/utils/__init__.py
src/python/gem5/utils/filelock.py
src/python/gem5/utils/override.py
src/python/gem5/utils/progress_bar.py
src/python/gem5/utils/requires.py
src/python/gem5/utils/simpoint.py
src/python/gem5/utils/socks_ssl_context.py
src/python/gem5/utils/multiprocessing/__init__.py
src/python/gem5/utils/multiprocessing/_command_line.py
src/python/gem5/utils/multiprocessing/context.py
src/python/gem5/utils/multiprocessing/popen_spawn_gem5.py
src/python/gem5/utils/multisim/__init__.py
src/python/gem5/utils/multisim/__main__.py
src/python/gem5/utils/multisim/multisim.py
src/python/m5/SimObject.py
src/python/m5/__init__.py
src/python/m5/citations.py
src/python/m5/core.py
src/python/m5/debug.py
src/python/m5/event.py
src/python/m5/main.py
src/python/m5/options.py
src/python/m5/params.py
src/python/m5/proxy.py
src/python/m5/simulate.py
src/python/m5/ticks.py
src/python/m5/trace.py
src/python/m5/ext/__init__.py
src/python/m5/ext/pyfdt/__init__.py
src/python/m5/ext/pyfdt/pyfdt.py
src/python/m5/ext/pystats/__init__.py
src/python/m5/ext/pystats/abstract_stat.py
src/python/m5/ext/pystats/group.py
src/python/m5/ext/pystats/jsonloader.py
src/python/m5/ext/pystats/serializable_stat.py
src/python/m5/ext/pystats/simstat.py
src/python/m5/ext/pystats/statistic.py
src/python/m5/ext/pystats/storagetype.py
src/python/m5/ext/pystats/timeconversion.py
src/python/m5/internal/__init__.py
src/python/m5/internal/params.py
src/python/m5/objects/SimObject.py
src/python/m5/objects/__init__.py
src/python/m5/stats/__init__.py
src/python/m5/stats/gem5stats.py
src/python/m5/util/__init__.py
src/python/m5/util/attrdict.py
src/python/m5/util/convert.py
src/python/m5/util/dot_writer.py
src/python/m5/util/dot_writer_ruby.py
src/python/m5/util/fdthelper.py
src/python/m5/util/multidict.py
src/python/m5/util/pybind.py
src/python/m5/util/terminal.py
src/python/m5/util/terminal_formatter.py
src/sim/ClockDomain.py
src/sim/ClockedObject.py
src/sim/DVFSHandler.py
src/sim/InstTracer.py
src/sim/PowerDomain.py
src/sim/PowerState.py
src/sim/Process.py
src/sim/RedirectPath.py
src/sim/Root.py
src/sim/SignalPort.py
src/sim/SubSystem.py
src/sim/System.py
src/sim/TickedObject.py
src/sim/VoltageDomain.py
src/sim/Workload.py
src/sim/power/MathExprPowerModel.py
src/sim/power/PowerModel.py
src/sim/power/PowerModelState.py
src/sim/power/ThermalDomain.py
src/sim/power/ThermalModel.py
src/sim/probe/Probe.py
src/sst/OutgoingRequestBridge.py
src/systemc/Tlm.py
src/systemc/core/SystemC.py
src/systemc/python/systemc.py
src/systemc/python/tlm.py
src/systemc/tests/config.py
src/systemc/tests/verify.py
src/systemc/tests/tlm/endian_conv/testall.py
src/systemc/tlm_bridge/TlmBridge.py
src/test_objects/StatTester.py
