// Seed: 1171201819
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  or primCall (id_1, id_2, id_3, id_4, id_5, id_7, id_8);
  wire id_8 = id_1;
  module_0 modCall_1 ();
  assign id_6 = id_7;
endmodule
module module_2 (
    output tri1 id_0,
    input  wor  id_1
    , id_3
);
  wire id_4;
  wire id_5;
  xor primCall (id_0, id_1, id_3, id_4, id_5, id_6);
  wire id_6;
  module_0 modCall_1 ();
  generate
    if ((1)) begin : LABEL_0
      assign id_6 = id_5;
    end
  endgenerate
endmodule
