<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Bin2bcd.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bin2bcd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bin2bcd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bin2bcd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bin2bcd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bin2bcd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bin2bcd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bin2bcd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bin2bcd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bin2bcd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bin2bcd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bin2bcd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bin2bcd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bin2bcd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bin2bcd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bin2bcd.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bin2bcd.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bin2bcd.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bin2bcd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bin2bcd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bin2bcd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bin2bcd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bin2bcd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="bin2bcd.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bin2bcd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bin2bcd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bin2bcd_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="bin2bcd_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bin2bcd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bin2bcd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bin2bcd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bin2bcd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bin2bcd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bin2bcd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bin2bcd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bin2bcd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bin2bcd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bin2bcd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bin2bcd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bin2bcd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bin2bcd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bin2bcd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1351119429" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119429" xil_pn:in_ck="2924326543133254525" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.vhd"/>
      <outfile xil_pn:name="bin2bcd_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1351119429" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3681695229890744737" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119429" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5614564372372316381" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119429" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6222475234759106560" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119429" xil_pn:in_ck="2924326543133254525" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1351119429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.vhd"/>
      <outfile xil_pn:name="bin2bcd_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1351119491" xil_pn:in_ck="2924326543133254525" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1351119488">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-728093977614690699" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6222475234759106560" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4552438414079333449" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119024" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4976779708433128458" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119042" xil_pn:in_ck="155124912846918532" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5726896904806016473" xil_pn:start_ts="1351119024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.lso"/>
      <outfile xil_pn:name="bin2bcd.ngc"/>
      <outfile xil_pn:name="bin2bcd.ngr"/>
      <outfile xil_pn:name="bin2bcd.prj"/>
      <outfile xil_pn:name="bin2bcd.stx"/>
      <outfile xil_pn:name="bin2bcd.syr"/>
      <outfile xil_pn:name="bin2bcd.xst"/>
      <outfile xil_pn:name="bin2bcd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1351119045" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3774645746817682444" xil_pn:start_ts="1351119045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119056" xil_pn:in_ck="155124912846909786" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1894794292082669461" xil_pn:start_ts="1351119045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.bld"/>
      <outfile xil_pn:name="bin2bcd.ngd"/>
      <outfile xil_pn:name="bin2bcd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351119078" xil_pn:in_ck="155124912846909787" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1351119056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.pcf"/>
      <outfile xil_pn:name="bin2bcd_map.map"/>
      <outfile xil_pn:name="bin2bcd_map.mrp"/>
      <outfile xil_pn:name="bin2bcd_map.ncd"/>
      <outfile xil_pn:name="bin2bcd_map.ngm"/>
      <outfile xil_pn:name="bin2bcd_map.xrpt"/>
      <outfile xil_pn:name="bin2bcd_summary.xml"/>
      <outfile xil_pn:name="bin2bcd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351119100" xil_pn:in_ck="-3486876698463324684" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1351119078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.ncd"/>
      <outfile xil_pn:name="bin2bcd.pad"/>
      <outfile xil_pn:name="bin2bcd.par"/>
      <outfile xil_pn:name="bin2bcd.ptwx"/>
      <outfile xil_pn:name="bin2bcd.unroutes"/>
      <outfile xil_pn:name="bin2bcd.xpi"/>
      <outfile xil_pn:name="bin2bcd_pad.csv"/>
      <outfile xil_pn:name="bin2bcd_pad.txt"/>
      <outfile xil_pn:name="bin2bcd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351119218" xil_pn:in_ck="155124912846909655" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1351119194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.bgn"/>
      <outfile xil_pn:name="bin2bcd.bit"/>
      <outfile xil_pn:name="bin2bcd.drc"/>
      <outfile xil_pn:name="bin2bcd.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351119104" xil_pn:in_ck="155124912846909655" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1351119104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351119100" xil_pn:in_ck="155124912846909655" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1351119092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bin2bcd.twr"/>
      <outfile xil_pn:name="bin2bcd.twx"/>
    </transform>
  </transforms>

</generated_project>
