// Seed: 1378178363
module module_0;
  assign id_1 = -id_1 & 1;
  uwire id_2;
  assign module_2.id_0 = 0;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(1), .id_1(id_1(1, 1 == 1)), .id_2(id_2), .id_3((1)), .product(1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3
);
  id_5(
      .id_0(1'b0), .id_1({id_1{id_0}}), .id_2(1), .id_3(1), .id_4(1), .id_5(1 ==? 1), .id_6(1)
  );
  module_0 modCall_1 ();
endmodule
