// Seed: 1249054859
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_9 = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  parameter id_6 = -1;
  logic id_7;
  wire id_8, _id_9, id_10;
  always @(-1'b0 or posedge id_7(-1
  ))
  begin : LABEL_0
    id_7[id_2 : id_9] = ~id_6;
  end
  module_0 modCall_1 ();
endmodule
