Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys.qsys --block-symbol-file --output-directory=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading PCIE_Display/de2i_150_qsys.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding altpll_qsys [altpll 17.1]
Progress: Parameterizing module altpll_qsys
Progress: Adding avalon_stream_filter_3x3 [avalon_stream_filter_3x3 1.0]
Progress: Parameterizing module avalon_stream_filter_3x3
Progress: Adding buffer_write [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module buffer_write
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding dma_read_master [dma_read_master 17.1]
Progress: Parameterizing module dma_read_master
Progress: Adding dma_write_master [dma_write_master 17.1]
Progress: Parameterizing module dma_write_master
Progress: Adding modular_sgdma_dispatcher [modular_sgdma_dispatcher 17.1]
Progress: Parameterizing module modular_sgdma_dispatcher
Progress: Adding pcie_ip [altera_pcie_hard_ip 17.1]
Progress: Parameterizing module pcie_ip
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding video_dma_read [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma_read
Progress: Adding video_dma_write [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma_write
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 27 -bit Avalon-MM address
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1), "avalon_clk" (altera_clock_bridge 17.1)
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: de2i_150_qsys.buffer_write.out/video_dma_write.avalon_dma_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: de2i_150_qsys.avalon_stream_filter_3x3.pixel_source/buffer_write.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading PCIE_Display/de2i_150_qsys.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding altpll_qsys [altpll 17.1]
Progress: Parameterizing module altpll_qsys
Progress: Adding avalon_stream_filter_3x3 [avalon_stream_filter_3x3 1.0]
Progress: Parameterizing module avalon_stream_filter_3x3
Progress: Adding buffer_write [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module buffer_write
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding dma_read_master [dma_read_master 17.1]
Progress: Parameterizing module dma_read_master
Progress: Adding dma_write_master [dma_write_master 17.1]
Progress: Parameterizing module dma_write_master
Progress: Adding modular_sgdma_dispatcher [modular_sgdma_dispatcher 17.1]
Progress: Parameterizing module modular_sgdma_dispatcher
Progress: Adding pcie_ip [altera_pcie_hard_ip 17.1]
Progress: Parameterizing module pcie_ip
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding video_dma_read [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma_read
Progress: Adding video_dma_write [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma_write
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 27 -bit Avalon-MM address
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1), "avalon_clk" (altera_clock_bridge 17.1)
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: de2i_150_qsys.buffer_write.out/video_dma_write.avalon_dma_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: de2i_150_qsys.avalon_stream_filter_3x3.pixel_source/buffer_write.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Info: de2i_150_qsys: Generating de2i_150_qsys "de2i_150_qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: alt_vip_itc_0: "de2i_150_qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "de2i_150_qsys" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: altpll_qsys: "de2i_150_qsys" instantiated altpll "altpll_qsys"
Info: avalon_stream_filter_3x3: "de2i_150_qsys" instantiated avalon_stream_filter_3x3 "avalon_stream_filter_3x3"
Info: buffer_write: "de2i_150_qsys" instantiated altera_avalon_sc_fifo "buffer_write"
Info: dma_read_master: "de2i_150_qsys" instantiated dma_read_master "dma_read_master"
Info: dma_write_master: "de2i_150_qsys" instantiated dma_write_master "dma_write_master"
Info: modular_sgdma_dispatcher: "de2i_150_qsys" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher"
Info: pcie_ip: "de2i_150_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7826_6791096629601288089.dir/0015_sdram_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7826_6791096629601288089.dir/0015_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'
Info: sdram: "de2i_150_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: video_dma_read: Starting Generation of Video DMA Controller
Info: video_dma_read: "de2i_150_qsys" instantiated altera_up_avalon_video_dma_controller "video_dma_read"
Info: video_dma_write: Starting Generation of Video DMA Controller
Info: video_dma_write: "de2i_150_qsys" instantiated altera_up_avalon_video_dma_controller "video_dma_write"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "de2i_150_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "de2i_150_qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "de2i_150_qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "de2i_150_qsys" instantiated altera_reset_controller "rst_controller"
Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: altgx_internal: Family: Cyclone IV GX
Info: altgx_internal: Subprotocol: Gen 1-x1
Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v
Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: dma_read_master_Data_Read_Master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_read_master_Data_Read_Master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: dma_read_master_Data_Read_Master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_read_master_Data_Read_Master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: dma_read_master_Data_Read_Master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "dma_read_master_Data_Read_Master_limiter"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pcie_ip_txs_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_ip_txs_cmd_width_adapter"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: avalon_st_adapter_001: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: de2i_150_qsys: Done "de2i_150_qsys" with 61 modules, 151 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
