==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 101.723 ; gain = 45.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 101.723 ; gain = 45.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 104.848 ; gain = 49.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 107.379 ; gain = 51.547
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1987) in function 'k2c_affine_matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1987) in function 'k2c_affine_matmul.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1987) in function 'k2c_affine_matmul.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1987) in function 'k2c_affine_matmul.3' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1949) in function 'k2c_affine_matmul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1955) in function 'k2c_affine_matmul' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1992) in function 'k2c_affine_matmul' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1949) in function 'k2c_affine_matmul.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1955) in function 'k2c_affine_matmul.1' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1992) in function 'k2c_affine_matmul.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1949) in function 'k2c_affine_matmul.2' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1955) in function 'k2c_affine_matmul.2' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1992) in function 'k2c_affine_matmul.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1949) in function 'k2c_affine_matmul.3' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1955) in function 'k2c_affine_matmul.3' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1992) in function 'k2c_affine_matmul.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_13_input_input_array' (Group_5/sample.c:2073) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.7' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.7' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:2016:9) to (Group_5/sample.c:2027:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_dot'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_dot.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_dot.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_dot.3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 133.695 ; gain = 77.863
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1983:26) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1981:22) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1979:18) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1977:14) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1983:26) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1981:22) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1979:18) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1977:14) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1983:26) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1981:22) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1979:18) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1977:14) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 293.223 ; gain = 237.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.1' to 'k2c_bias_add_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.2' to 'k2c_bias_add_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.058 seconds; current allocated memory: 247.710 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 248.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.224 seconds; current allocated memory: 248.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 248.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.712 seconds; current allocated memory: 250.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 252.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.511 seconds; current allocated memory: 252.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 252.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 253.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 253.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 254.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 257.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 258.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 258.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 259.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 259.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 259.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 260.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 261.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 262.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 264.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 264.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 265.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 265.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 265.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 266.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 266.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 268.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 269.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 270.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 271.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 271.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.803 seconds; current allocated memory: 272.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 5.663 seconds; current allocated memory: 274.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_6_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 2.582 seconds; current allocated memory: 275.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_7' to 'k2c_dot_dense_13_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_6' to 'k2c_dot_dense_13_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_5' to 'k2c_dot_dense_13_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_4' to 'k2c_dot_dense_13_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_3' to 'k2c_dot_dense_13_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_2' to 'k2c_dot_dense_13_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_1' to 'k2c_dot_dense_13_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_9_full_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_5_max_dsp_1' to 'sample_fmul_32ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_6_1' to 'sample_mul_66ns_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mux_864_32_1_1' to 'sample_mux_864_32rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_6_1' to 'sample_mul_60ns_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_60ns_64_6_1' to 'sample_mul_64s_60tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_3_1' to 'sample_mul_mul_13udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_60tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 3.213 seconds; current allocated memory: 278.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_dense_13_bias_array' to 'k2c_bias_add_densvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add'.
INFO: [HLS 200-111]  Elapsed time: 3.095 seconds; current allocated memory: 279.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_63ns_13ns_75_6_1' to 'sample_mul_63ns_1wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_63ns_1wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 281.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densexdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_2_1' to 'sample_fcmp_32ns_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 282.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_7' to 'k2c_dot_1_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_6' to 'k2c_dot_1_dense_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_5' to 'k2c_dot_1_dense_1Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_4' to 'k2c_dot_1_dense_1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_3' to 'k2c_dot_1_dense_1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_2' to 'k2c_dot_1_dense_1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_1' to 'k2c_dot_1_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_6_1' to 'sample_mul_57ns_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_57ns_64_6_1' to 'sample_mul_64s_57Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_3_1' to 'sample_mul_mul_14Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_3_1' to 'sample_mul_mul_8nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_57Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_KfY': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 2.252 seconds; current allocated memory: 286.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_1_dense_14_bias_array' to 'k2c_bias_add_1_dePgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_1'.
INFO: [HLS 200-111]  Elapsed time: 2.665 seconds; current allocated memory: 287.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 288.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 290.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_7' to 'k2c_dot_2_dense_1VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_6' to 'k2c_dot_2_dense_1WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_5' to 'k2c_dot_2_dense_1Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_4' to 'k2c_dot_2_dense_1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_3' to 'k2c_dot_2_dense_1Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_2' to 'k2c_dot_2_dense_10iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_1' to 'k2c_dot_2_dense_11iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_6_1' to 'sample_mul_59ns_63i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_59ns_64_6_1' to 'sample_mul_64s_594jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_3_1' to 'sample_mul_mul_115jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_3_1' to 'sample_mul_mul_6n6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_63i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_594jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_115jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6n6jw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_2iS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.257 seconds; current allocated memory: 294.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_2_dense_15_bias_array' to 'k2c_bias_add_2_de7jG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_2'.
INFO: [HLS 200-111]  Elapsed time: 3.455 seconds; current allocated memory: 295.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 296.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_dense8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 297.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_bbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_bbk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.679 seconds; current allocated memory: 301.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_30_1' to 'sample_fdiv_32ns_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_18_full_dsp_1' to 'sample_fexp_32ns_bdk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_bck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_bdk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 303.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_7' to 'sample_dense_13_obek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_6' to 'sample_dense_13_obfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_obgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_5' to 'sample_dense_13_obhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_4' to 'sample_dense_13_obil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_3' to 'sample_dense_13_objl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_2' to 'sample_dense_13_obkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_1' to 'sample_dense_13_obll' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_7' to 'sample_dense_14_obml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_6' to 'sample_dense_14_obnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_obom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_5' to 'sample_dense_14_obpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_4' to 'sample_dense_14_obqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_3' to 'sample_dense_14_obrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_2' to 'sample_dense_14_obsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_1' to 'sample_dense_14_obtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_7' to 'sample_dense_15_obun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_6' to 'sample_dense_15_obvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_obwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_5' to 'sample_dense_15_obxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_4' to 'sample_dense_15_obyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_3' to 'sample_dense_15_obzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_2' to 'sample_dense_15_obAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_1' to 'sample_dense_15_obBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 16.504 seconds; current allocated memory: 305.496 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6qcK_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6sc4_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_60tde_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_densvdy_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_63ns_1wdI_MulnS_4'
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densexdS_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_KfY_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6Lf8_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_57Mgi_MulnS_6'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_1_dePgM_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denseQgW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseQgW_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_2iS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_63i2_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_594jc_MulnS_8'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Shg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Thq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1UhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1VhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1WhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Xh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Yie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Zio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_10iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_11iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_2_de7jG_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_dense8jQ' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_dense8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_19j0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_obek_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_obml_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_obun_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fbCo_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:02:29 . Memory (MB): peak = 415.938 ; gain = 360.105
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 149.159 seconds; peak allocated memory: 305.496 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
