// Seed: 734640488
module module_0;
  wire id_1;
  reg id_2, id_3, id_4, id_5, id_6, id_7;
  always @(posedge 1) begin : LABEL_0
    id_5 = -1'b0;
  end
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    input uwire id_12,
    output uwire id_13
);
  wire [1 : 1] id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
