<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.02.07.22:27:26"
 outputDirectory="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="gray_encoder_0_data_in" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="gray_encoder_0_data_in_data_in"
       direction="input"
       role="data_in"
       width="1" />
   <port
       name="gray_encoder_0_data_in_data_in_valid"
       direction="input"
       role="data_in_valid"
       width="1" />
  </interface>
  <interface name="gray_encoder_0_symbol_out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="gray_encoder_0_symbol_out_symbol_out"
       direction="output"
       role="symbol_out"
       width="2" />
   <port
       name="gray_encoder_0_symbol_out_symbol_out_valid"
       direction="output"
       role="symbol_out_valid"
       width="1" />
  </interface>
  <interface name="pam_encoder_0_symbol_in" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="pam_encoder_0_symbol_in_symbol_in"
       direction="input"
       role="symbol_in"
       width="2" />
   <port
       name="pam_encoder_0_symbol_in_symbol_in_valid"
       direction="input"
       role="symbol_in_valid"
       width="1" />
  </interface>
  <interface name="pam_encoder_0_voltage_level_out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="pam_encoder_0_voltage_level_out_voltage_level_out"
       direction="output"
       role="voltage_level_out"
       width="8" />
   <port
       name="pam_encoder_0_voltage_level_out_voltage_level_out_valid"
       direction="output"
       role="voltage_level_out_valid"
       width="1" />
  </interface>
  <interface name="prbs_0_data_out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="prbs_0_data_out_data_out"
       direction="output"
       role="data_out"
       width="1" />
   <port
       name="prbs_0_data_out_data_out_valid"
       direction="output"
       role="data_out_valid"
       width="1" />
  </interface>
  <interface name="prbs_0_prbs_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="prbs_0_prbs_ctrl_en" direction="input" role="en" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="TX:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1707362845,AUTO_UNIQUE_ID=(PAM_encoder:1.0:SIGNAL_RESOLUTION=8,SYMBOL_SEPERATION=56)(clock_source:22.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(gray_encoder:1.0:)(prbs:1.0:SEED=1756177695)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)"
   instancePathKey="TX"
   kind="TX"
   version="1.0"
   name="TX">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1707362845" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/gray_encoder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/PAM_encoder_hw.tcl" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/gray_encoder_hw.tcl" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/prbs_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="TX">queue size: 0 starting:TX "TX"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="TX"><![CDATA["<b>TX</b>" reuses <b>PAM_encoder</b> "<b>submodules/pam_4_encode</b>"]]></message>
   <message level="Debug" culprit="TX"><![CDATA["<b>TX</b>" reuses <b>gray_encoder</b> "<b>submodules/grey_encode</b>"]]></message>
   <message level="Debug" culprit="TX"><![CDATA["<b>TX</b>" reuses <b>prbs</b> "<b>submodules/prbs31</b>"]]></message>
   <message level="Debug" culprit="TX"><![CDATA["<b>TX</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="TX">queue size: 3 starting:PAM_encoder "submodules/pam_4_encode"</message>
   <message level="Info" culprit="PAM_encoder_0"><![CDATA["<b>TX</b>" instantiated <b>PAM_encoder</b> "<b>PAM_encoder_0</b>"]]></message>
   <message level="Debug" culprit="TX">queue size: 2 starting:gray_encoder "submodules/grey_encode"</message>
   <message level="Info" culprit="gray_encoder_0"><![CDATA["<b>TX</b>" instantiated <b>gray_encoder</b> "<b>gray_encoder_0</b>"]]></message>
   <message level="Debug" culprit="TX">queue size: 1 starting:prbs "submodules/prbs31"</message>
   <message level="Info" culprit="prbs_0"><![CDATA["<b>TX</b>" instantiated <b>prbs</b> "<b>prbs_0</b>"]]></message>
   <message level="Debug" culprit="TX">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>TX</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="PAM_encoder:1.0:SIGNAL_RESOLUTION=8,SYMBOL_SEPERATION=56"
   instancePathKey="TX:.:PAM_encoder_0"
   kind="PAM_encoder"
   version="1.0"
   name="pam_4_encode">
  <parameter name="SIGNAL_RESOLUTION" value="8" />
  <parameter name="SYMBOL_SEPERATION" value="56" />
  <generatedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/PAM_encoder_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TX" as="PAM_encoder_0" />
  <messages>
   <message level="Debug" culprit="TX">queue size: 3 starting:PAM_encoder "submodules/pam_4_encode"</message>
   <message level="Info" culprit="PAM_encoder_0"><![CDATA["<b>TX</b>" instantiated <b>PAM_encoder</b> "<b>PAM_encoder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="gray_encoder:1.0:"
   instancePathKey="TX:.:gray_encoder_0"
   kind="gray_encoder"
   version="1.0"
   name="grey_encode">
  <generatedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/gray_encoder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/gray_encoder_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TX" as="gray_encoder_0" />
  <messages>
   <message level="Debug" culprit="TX">queue size: 2 starting:gray_encoder "submodules/grey_encode"</message>
   <message level="Info" culprit="gray_encoder_0"><![CDATA["<b>TX</b>" instantiated <b>gray_encoder</b> "<b>gray_encoder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="prbs:1.0:SEED=1756177695"
   instancePathKey="TX:.:prbs_0"
   kind="prbs"
   version="1.0"
   name="prbs31">
  <parameter name="SEED" value="1756177695" />
  <generatedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/prbs_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TX" as="prbs_0" />
  <messages>
   <message level="Debug" culprit="TX">queue size: 1 starting:prbs "submodules/prbs31"</message>
   <message level="Info" culprit="prbs_0"><![CDATA["<b>TX</b>" instantiated <b>prbs</b> "<b>prbs_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="TX:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TX" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="TX">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>TX</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
