{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558110898529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558110898529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 19:34:58 2019 " "Processing started: Fri May 17 19:34:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558110898529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1558110898529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1558110898529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PlayerBitMap.sv(31) " "Verilog HDL Expression warning at PlayerBitMap.sv(31): truncated literal to match 8 bits" {  } { { "RTL/VGA/PlayerBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558110899262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PlayerBitMap.sv(34) " "Verilog HDL Expression warning at PlayerBitMap.sv(34): truncated literal to match 8 bits" {  } { { "RTL/VGA/PlayerBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558110899262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PlayerBitMap.sv(51) " "Verilog HDL Expression warning at PlayerBitMap.sv(51): truncated literal to match 8 bits" {  } { { "RTL/VGA/PlayerBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558110899262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PlayerBitMap.sv(62) " "Verilog HDL Expression warning at PlayerBitMap.sv(62): truncated literal to match 8 bits" {  } { { "RTL/VGA/PlayerBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558110899262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PlayerBitMap.sv(64) " "Verilog HDL Expression warning at PlayerBitMap.sv(64): truncated literal to match 8 bits" {  } { { "RTL/VGA/PlayerBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558110899262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899293 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(36) " "Verilog HDL information at square_object.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/square_object.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(109) " "Verilog HDL information at controller.sv(109): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/controller.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899402 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(125) " "Verilog HDL information at controller.sv(125): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/controller.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899402 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lrrr_move.sv(78) " "Verilog HDL information at lrrr_move.sv(78): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/vga/lrrr_move.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/rtl/vga/lrrr_move.sv" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558110899402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558110899402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558110899402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558110899402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 8 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558110899589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 19:34:59 2019 " "Processing ended: Fri May 17 19:34:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558110899589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558110899589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558110899589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1558110899589 ""}
