
*** Running vivado
    with args -log color_design_rst_ps7_0_50M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source color_design_rst_ps7_0_50M_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source color_design_rst_ps7_0_50M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2735.199 ; gain = 0.023 ; free physical = 3764 ; free virtual = 9078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kevin/Documents/ECE520/projectFinal/vivado-library/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kevin/Documents/ECE520/projectFinal/vivado-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP color_design_rst_ps7_0_50M_0, cache-ID = e1933af47e3ae1be.
INFO: [Common 17-206] Exiting Vivado at Sat May  7 14:30:39 2022...
