Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: LCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : LCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sando/OneDrive/Escritorio/kut/horchaTTa I/Control/TT1_VALIDACION_CONTROL/LCD.vhd" in Library work.
Entity <lcd> compiled.
Entity <lcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>) with generics.
	clk_div = 50000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <LCD> in library <work> (Architecture <behavioral>).
	clk_div = 50000
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/sando/OneDrive/Escritorio/kut/horchaTTa I/Control/TT1_VALIDACION_CONTROL/LCD.vhd" line 48: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1561 - "C:/Users/sando/OneDrive/Escritorio/kut/horchaTTa I/Control/TT1_VALIDACION_CONTROL/LCD.vhd" line 547: Mux is complete : default of case is discarded
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCD>.
    Related source file is "C:/Users/sando/OneDrive/Escritorio/kut/horchaTTa I/Control/TT1_VALIDACION_CONTROL/LCD.vhd".
    Found finite state machine <FSM_0> for signal <mak>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 56                                             |
    | Inputs             | 5                                              |
    | Outputs            | 14                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <edoA>.
    -----------------------------------------------------------------------
    | States             | 80                                             |
    | Transitions        | 80                                             |
    | Inputs             | 0                                              |
    | Outputs            | 81                                             |
    | Clock              | E                         (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init1a                                         |
    | Power Up State     | init1a                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <PWMX>.
    Found 1-bit register for signal <PWMY>.
    Found 1-bit register for signal <E>.
    Found 1-bit register for signal <activax>.
    Found 17-bit comparator equal for signal <activax$cmp_eq0000> created at line 748.
    Found 1-bit register for signal <activay>.
    Found 17-bit comparator equal for signal <activay$cmp_eq0000> created at line 753.
    Found 1-bit register for signal <btn_prev>.
    Found 1-bit xor2 for signal <btn_prev$xor0000> created at line 590.
    Found 20-bit up counter for signal <counter>.
    Found 16-bit up counter for signal <cta>.
    Found 16-bit adder for signal <cta$addsub0000> created at line 101.
    Found 17-bit register for signal <cuentax>.
    Found 17-bit adder for signal <cuentax$addsub0000> created at line 751.
    Found 17-bit register for signal <cuentay>.
    Found 17-bit adder for signal <cuentay$addsub0000> created at line 756.
    Found 4-bit register for signal <cx1>.
    Found 4-bit register for signal <cx2>.
    Found 4-bit register for signal <cx3>.
    Found 4-bit register for signal <cx4>.
    Found 4-bit register for signal <cx5>.
    Found 4-bit register for signal <cy1>.
    Found 4-bit register for signal <cy2>.
    Found 4-bit register for signal <cy3>.
    Found 4-bit register for signal <cy4>.
    Found 4-bit register for signal <cy5>.
    Found 1-bit register for signal <delay_rotary_q1>.
    Found 17-bit register for signal <mulx1>.
    Found 4x13-bit multiplier for signal <mulx1$mult0000> created at line 694.
    Found 13-bit register for signal <mulx2>.
    Found 4x9-bit multiplier for signal <mulx2$mult0000> created at line 695.
    Found 10-bit register for signal <mulx3>.
    Found 4x6-bit multiplier for signal <mulx3$mult0000> created at line 696.
    Found 7-bit register for signal <mulx4>.
    Found 4x3-bit multiplier for signal <mulx4$mult0000> created at line 697.
    Found 3-bit register for signal <mulx5>.
    Found 17-bit register for signal <muly1>.
    Found 4x13-bit multiplier for signal <muly1$mult0000> created at line 709.
    Found 13-bit register for signal <muly2>.
    Found 4x9-bit multiplier for signal <muly2$mult0000> created at line 710.
    Found 10-bit register for signal <muly3>.
    Found 4x6-bit multiplier for signal <muly3$mult0000> created at line 711.
    Found 7-bit register for signal <muly4>.
    Found 4x3-bit multiplier for signal <muly4$mult0000> created at line 712.
    Found 3-bit register for signal <muly5>.
    Found 17-bit register for signal <pulsosx>.
    Found 17-bit adder for signal <pulsosx$add0000> created at line 726.
    Found 17-bit adder for signal <pulsosx$addsub0000> created at line 726.
    Found 17-bit adder for signal <pulsosx$addsub0001> created at line 726.
    Found 17-bit adder for signal <pulsosx$addsub0002> created at line 726.
    Found 17-bit register for signal <pulsosy>.
    Found 17-bit adder for signal <pulsosy$add0000> created at line 727.
    Found 17-bit adder for signal <pulsosy$addsub0000> created at line 727.
    Found 17-bit adder for signal <pulsosy$addsub0001> created at line 727.
    Found 17-bit adder for signal <pulsosy$addsub0002> created at line 727.
    Found 20-bit up counter for signal <q>.
    Found 1-bit register for signal <qd>.
    Found 1-bit register for signal <rotary_event>.
    Found 2-bit register for signal <rotary_in>.
    Found 1-bit register for signal <rotary_left>.
    Found 1-bit register for signal <rotary_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q1$mux0000> created at line 539.
    Found 1-bit register for signal <rotary_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q2$mux0000> created at line 539.
    Found 1-bit register for signal <seteard>.
    Found 1-bit register for signal <seteo>.
    Found 4-bit up counter for signal <xy>.
    Found 4-bit subtractor for signal <xy$addsub0000> created at line 573.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 224 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <LCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 4x13-bit multiplier                                   : 2
 4x3-bit multiplier                                    : 2
 4x6-bit multiplier                                    : 2
 4x9-bit multiplier                                    : 2
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 1
 17-bit adder                                          : 10
 4-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 20-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 39
 1-bit register                                        : 14
 10-bit register                                       : 2
 13-bit register                                       : 2
 17-bit register                                       : 6
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 10
 7-bit register                                        : 2
# Comparators                                          : 2
 17-bit comparator equal                               : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <edoA/FSM> on signal <edoA[1:80]> with one-hot encoding.
--------------------------------------------------------------------------------------------
 State  | Encoding
--------------------------------------------------------------------------------------------
 init1a | 00000000000000000000000000000000000000000000000000000000000000000000000000000001
 init1b | 00000000000000000000000000000000000000000000000000000000000000000000000000000010
 init2a | 00000000000000000000000000000000000000000000000000000000000000000000000000000100
 init2b | 00000000000000000000000000000000000000000000000000000000000000000000000000001000
 init3a | 00000000000000000000000000000000000000000000000000000000000000000000000000010000
 init3b | 00000000000000000000000000000000000000000000000000000000000000000000000000100000
 borra1 | 00000000000000000000000000000000000000000000000000000000000000000000000001000000
 borra2 | 00000000000000000000000000000000000000000000000000000000000000000000000010000000
 ctrl1  | 00000000000000000000000000000000000000000000000000000000000000000000000100000000
 ctrl2  | 00000000000000000000000000000000000000000000000000000000000000000000001000000000
 modo1  | 00000000000000000000000000000000000000000000000000000000000000000000010000000000
 modo2  | 00000000000000000000000000000000000000000000000000000000000000000000100000000000
 lx0    | 00000000000000000000000000000000000000000000000000000000000000000001000000000000
 wx0    | 00000000000000000000000000000000000000000000000000000000000000000100000000000000
 xs0    | 00000000000000000000000000000000000000000000000000000000000000010000000000000000
 wxx0   | 00000000000000000000000000000000000000000000000000000000000001000000000000000000
 xss0   | 00000000000000000000000000000000000000000000000000000000000100000000000000000000
 x10    | 00000000000000000000000000000000000000000000000000000000010000000000000000000000
 x20    | 00000000000000000000000000000000000000000000000000000001000000000000000000000000
 x30    | 00000000000000000000000000000000000000000000000000000100000000000000000000000000
 xp0    | 00000000000000000000000000000000000000000000000000010000000000000000000000000000
 xd10   | 00000000000000000000000000000000000000000000000001000000000000000000000000000000
 xd20   | 00000000000000000000000000000000000000000000000100000000000000000000000000000000
 xb0    | 00000000000000000000000000000000000000000000010000000000000000000000000000000000
 xm0    | 00000000000000000000000000000000000000000001000000000000000000000000000000000000
 xmm0   | 00000000000000000000000000000000000000000100000000000000000000000000000000000000
 xf0    | 00000000000000000000000000000000000000010000000000000000000000000000000000000000
 xff0   | 00000000000000000000000000000000000001000000000000000000000000000000000000000000
 lx     | 00000000000000000000000000000000000000000000000000000000000000000010000000000000
 wx     | 00000000000000000000000000000000000000000000000000000000000000001000000000000000
 xs     | 00000000000000000000000000000000000000000000000000000000000000100000000000000000
 wxx    | 00000000000000000000000000000000000000000000000000000000000010000000000000000000
 xss    | 00000000000000000000000000000000000000000000000000000000001000000000000000000000
 x1     | 00000000000000000000000000000000000000000000000000000000100000000000000000000000
 x2     | 00000000000000000000000000000000000000000000000000000010000000000000000000000000
 x3     | 00000000000000000000000000000000000000000000000000001000000000000000000000000000
 xp     | 00000000000000000000000000000000000000000000000000100000000000000000000000000000
 xd1    | 00000000000000000000000000000000000000000000000010000000000000000000000000000000
 xd2    | 00000000000000000000000000000000000000000000001000000000000000000000000000000000
 xb     | 00000000000000000000000000000000000000000000100000000000000000000000000000000000
 xm     | 00000000000000000000000000000000000000000010000000000000000000000000000000000000
 xmm    | 00000000000000000000000000000000000000001000000000000000000000000000000000000000
 xf     | 00000000000000000000000000000000000000100000000000000000000000000000000000000000
 xff    | 00000000000000000000000000000000000010000000000000000000000000000000000000000000
 l20    | 00000000000000000000000000000000000100000000000000000000000000000000000000000000
 l2     | 00000000000000000000000000000000001000000000000000000000000000000000000000000000
 ly0    | 00000000000000000000000000000000010000000000000000000000000000000000000000000000
 wy0    | 00000000000000000000000000000001000000000000000000000000000000000000000000000000
 ys0    | 00000000000000000000000000000100000000000000000000000000000000000000000000000000
 wyy0   | 00000000000000000000000000010000000000000000000000000000000000000000000000000000
 yss0   | 00000000000000000000000001000000000000000000000000000000000000000000000000000000
 y10    | 00000000000000000000000100000000000000000000000000000000000000000000000000000000
 y20    | 00000000000000000000010000000000000000000000000000000000000000000000000000000000
 y30    | 00000000000000000001000000000000000000000000000000000000000000000000000000000000
 yp0    | 00000000000000000100000000000000000000000000000000000000000000000000000000000000
 yd10   | 00000000000000010000000000000000000000000000000000000000000000000000000000000000
 yd20   | 00000000000001000000000000000000000000000000000000000000000000000000000000000000
 yb0    | 00000000000100000000000000000000000000000000000000000000000000000000000000000000
 ym0    | 00000000010000000000000000000000000000000000000000000000000000000000000000000000
 ymm0   | 00000001000000000000000000000000000000000000000000000000000000000000000000000000
 yf0    | 00000100000000000000000000000000000000000000000000000000000000000000000000000000
 yff0   | 00010000000000000000000000000000000000000000000000000000000000000000000000000000
 ly     | 00000000000000000000000000000000100000000000000000000000000000000000000000000000
 wy     | 00000000000000000000000000000010000000000000000000000000000000000000000000000000
 ys     | 00000000000000000000000000001000000000000000000000000000000000000000000000000000
 wyy    | 00000000000000000000000000100000000000000000000000000000000000000000000000000000
 yss    | 00000000000000000000000010000000000000000000000000000000000000000000000000000000
 y1     | 00000000000000000000001000000000000000000000000000000000000000000000000000000000
 y2     | 00000000000000000000100000000000000000000000000000000000000000000000000000000000
 y3     | 00000000000000000010000000000000000000000000000000000000000000000000000000000000
 yp     | 00000000000000001000000000000000000000000000000000000000000000000000000000000000
 yd1    | 00000000000000100000000000000000000000000000000000000000000000000000000000000000
 yd2    | 00000000000010000000000000000000000000000000000000000000000000000000000000000000
 yb     | 00000000001000000000000000000000000000000000000000000000000000000000000000000000
 ym     | 00000000100000000000000000000000000000000000000000000000000000000000000000000000
 ymm    | 00000010000000000000000000000000000000000000000000000000000000000000000000000000
 yf     | 00001000000000000000000000000000000000000000000000000000000000000000000000000000
 yff    | 00100000000000000000000000000000000000000000000000000000000000000000000000000000
 r1     | 01000000000000000000000000000000000000000000000000000000000000000000000000000000
 r2     | 10000000000000000000000000000000000000000000000000000000000000000000000000000000
--------------------------------------------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mak/FSM> on signal <mak[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s1    | 00000000000001
 s2    | 00000000000010
 s3    | 00000000000100
 s4    | 00000000001000
 s5    | 00000000010000
 s6    | 00000000100000
 s7    | 00000001000000
 s8    | 00000010000000
 s9    | 00000100000000
 s10   | 00001000000000
 s11   | 00010000000000
 s12   | 00100000000000
 s13   | 01000000000000
 s14   | 10000000000000
-------------------------

Synthesizing (advanced) Unit <LCD>.
	Found pipelined multiplier on signal <mulx1_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cx1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mulx2_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cx2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mulx3_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cx3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mulx4_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cx4>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <muly1_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cy1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <muly2_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cy2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <muly3_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cy3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <muly4_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cy4>.
		Pushing register(s) into the multiplier macro.
Unit <LCD> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 8
 4x13-bit registered multiplier                        : 2
 4x3-bit registered multiplier                         : 2
 4x6-bit registered multiplier                         : 2
 4x9-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 1
 17-bit adder                                          : 10
 4-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 20-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 130
 Flip-Flops                                            : 130
# Comparators                                          : 2
 17-bit comparator equal                               : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD, actual ratio is 6.
FlipFlop mak_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 286
 Flip-Flops                                            : 286

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD.ngr
Top Level Output File Name         : LCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 895
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 120
#      LUT2                        : 25
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 50
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 260
#      LUT4_D                      : 11
#      LUT4_L                      : 1
#      MULT_AND                    : 10
#      MUXCY                       : 225
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 174
# FlipFlops/Latches                : 286
#      FD                          : 108
#      FDE                         : 47
#      FDR                         : 96
#      FDRE                        : 24
#      FDRS                        : 1
#      FDS                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
# MULTs                            : 8
#      MULT18X18SIO                : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      265  out of   4656     5%  
 Number of Slice Flip Flops:            286  out of   9312     3%  
 Number of 4 input LUTs:                483  out of   9312     5%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of MULT18X18SIOs:                 8  out of     20    40%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 214   |
E_OBUF1                            | BUFG                   | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.659ns (Maximum Frequency: 115.487MHz)
   Minimum input arrival time before clock: 5.925ns
   Maximum output required time after clock: 7.462ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.659ns (frequency: 115.487MHz)
  Total number of paths / destination ports: 29320 / 364
-------------------------------------------------------------------------
Delay:               8.659ns (Levels of Logic = 18)
  Source:            Mmult_mulx2_mult0000 (MULT)
  Destination:       pulsosx_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mmult_mulx2_mult0000 to pulsosx_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P1    2   1.100   0.622  Mmult_mulx2_mult0000 (mulx2<1>)
     LUT3:I0->O            1   0.704   0.424  Madd_pulsosx_addsub0001C1 (Madd_pulsosx_addsub0001C)
     LUT4:I3->O            1   0.704   0.000  Madd_pulsosx_addsub0001_Madd_lut<2> (Madd_pulsosx_addsub0001_Madd_lut<2>)
     MUXCY:S->O            1   0.464   0.000  Madd_pulsosx_addsub0001_Madd_cy<2> (Madd_pulsosx_addsub0001_Madd_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_addsub0001_Madd_cy<3> (Madd_pulsosx_addsub0001_Madd_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_addsub0001_Madd_cy<4> (Madd_pulsosx_addsub0001_Madd_cy<4>)
     XORCY:CI->O           2   0.804   0.447  Madd_pulsosx_addsub0001_Madd_xor<5> (pulsosx_addsub0001<5>)
     MULT_AND:I0->LO       0   0.741   0.000  Madd_pulsosx_add0000C4_mand (Madd_pulsosx_add0000C4_mand1)
     MUXCY:DI->O           1   0.888   0.000  Madd_pulsosx_add0000_Madd_cy<6> (Madd_pulsosx_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<7> (Madd_pulsosx_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<8> (Madd_pulsosx_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<9> (Madd_pulsosx_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<10> (Madd_pulsosx_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<11> (Madd_pulsosx_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<12> (Madd_pulsosx_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<13> (Madd_pulsosx_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<14> (Madd_pulsosx_add0000_Madd_cy<14>)
     MUXCY:CI->O           0   0.059   0.000  Madd_pulsosx_add0000_Madd_cy<15> (Madd_pulsosx_add0000_Madd_cy<15>)
     XORCY:CI->O           1   0.804   0.000  Madd_pulsosx_add0000_Madd_xor<16> (pulsosx_add0000<16>)
     FDE:D                     0.308          pulsosx_16
    ----------------------------------------
    Total                      8.659ns (7.166ns logic, 1.493ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_OBUF1'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            edoA_FSM_FFd1 (FF)
  Destination:       edoA_FSM_FFd68 (FF)
  Source Clock:      E_OBUF1 rising
  Destination Clock: E_OBUF1 rising

  Data Path: edoA_FSM_FFd1 to edoA_FSM_FFd68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  edoA_FSM_FFd1 (edoA_FSM_FFd1)
     FDRS:S                    0.911          edoA_FSM_FFd68
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 109 / 109
-------------------------------------------------------------------------
Offset:              5.925ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       mak_FSM_FFd14 (FF)
  Destination Clock: clk rising

  Data Path: rst to mak_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           132   1.218   1.469  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.704   0.499  mak_FSM_FFd14-In111 (mak_FSM_FFd14-In11)
     LUT4:I1->O            1   0.704   0.420  mak_FSM_FFd14-In19 (mak_FSM_FFd14-In19)
     FDS:S                     0.911          mak_FSM_FFd14
    ----------------------------------------
    Total                      5.925ns (3.537ns logic, 2.388ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_OBUF1'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              3.423ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       edoA_FSM_FFd80 (FF)
  Destination Clock: E_OBUF1 rising

  Data Path: rst to edoA_FSM_FFd80
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           132   1.218   1.294  rst_IBUF (rst_IBUF)
     FDS:S                     0.911          edoA_FSM_FFd80
    ----------------------------------------
    Total                      3.423ns (2.129ns logic, 1.294ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 45 / 8
-------------------------------------------------------------------------
Offset:              7.462ns (Levels of Logic = 16)
  Source:            cx5_1 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      clk rising

  Data Path: cx5_1 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.591   0.844  cx5_1 (cx5_1)
     LUT4:I0->O            1   0.704   0.000  DB<1>_wg_lut<1> (DB<1>_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DB<1>_wg_cy<1> (DB<1>_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<2> (DB<1>_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<3> (DB<1>_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<4> (DB<1>_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<5> (DB<1>_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<6> (DB<1>_wg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<7> (DB<1>_wg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<8> (DB<1>_wg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<9> (DB<1>_wg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<10> (DB<1>_wg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<11> (DB<1>_wg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<12> (DB<1>_wg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<13> (DB<1>_wg_cy<13>)
     MUXCY:CI->O           1   0.459   0.420  DB<1>_wg_cy<14> (DB_1_OBUF)
     OBUF:I->O                 3.272          DB_1_OBUF (DB<1>)
    ----------------------------------------
    Total                      7.462ns (6.198ns logic, 1.264ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_OBUF1'
  Total number of paths / destination ports: 147 / 5
-------------------------------------------------------------------------
Offset:              7.383ns (Levels of Logic = 17)
  Source:            edoA_FSM_FFd50 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      E_OBUF1 rising

  Data Path: edoA_FSM_FFd50 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  edoA_FSM_FFd50 (edoA_FSM_FFd50)
     LUT4:I0->O            1   0.704   0.000  DB<1>_wg_lut<0> (DB<1>_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  DB<1>_wg_cy<0> (DB<1>_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<1> (DB<1>_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<2> (DB<1>_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<3> (DB<1>_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<4> (DB<1>_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<5> (DB<1>_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<6> (DB<1>_wg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<7> (DB<1>_wg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<8> (DB<1>_wg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<9> (DB<1>_wg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<10> (DB<1>_wg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<11> (DB<1>_wg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<12> (DB<1>_wg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DB<1>_wg_cy<13> (DB<1>_wg_cy<13>)
     MUXCY:CI->O           1   0.459   0.420  DB<1>_wg_cy<14> (DB_1_OBUF)
     OBUF:I->O                 3.272          DB_1_OBUF (DB<1>)
    ----------------------------------------
    Total                      7.383ns (6.257ns logic, 1.126ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.31 secs
 
--> 

Total memory usage is 4529672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

