{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697601461812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697601461813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 21:57:41 2023 " "Processing started: Tue Oct 17 21:57:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697601461813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601461813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601461813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697601462759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697601462760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_matrix.sv(44) " "Verilog HDL information at test_matrix.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697601481322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_matrix " "Found entity 1: test_matrix" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4bit_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4bit_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit_7seg " "Found entity 1: decoder_4bit_7seg" {  } { { "decoder_4bit_7seg.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder_4bit_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuscaminas.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuscaminas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuscaminas " "Found entity 1: topBuscaminas" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bits " "Found entity 1: contador_4bits" {  } { { "contador_4bits.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/contador_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_MAX counter_max debouncer.sv(14) " "Verilog HDL Declaration information at debouncer.sv(14): object \"COUNTER_MAX\" differs only in case from object \"counter_max\" in the same scope" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697601481341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_bomb_generator.sv(13) " "Verilog HDL information at random_bomb_generator.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697601481346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_bomb_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_bomb_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_bomb_generator " "Found entity 1: random_bomb_generator" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "output_files/clk_divider.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesBoard " "Found entity 1: minesBoard" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601481357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601481357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuscaminas " "Elaborating entity \"topBuscaminas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697601481529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bomb_count topBuscaminas.sv(18) " "Verilog HDL or VHDL warning at topBuscaminas.sv(18): object \"bomb_count\" assigned a value but never read" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697601481536 "|topBuscaminas"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_matrix test_matrix:my_board " "Elaborating entity \"test_matrix\" for hierarchy \"test_matrix:my_board\"" {  } { { "topBuscaminas.sv" "my_board" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_x test_matrix.sv(26) " "Verilog HDL or VHDL warning at test_matrix.sv(26): object \"prev_selected_x\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697601481553 "|topBuscaminas|test_matrix:my_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_y test_matrix.sv(27) " "Verilog HDL or VHDL warning at test_matrix.sv(27): object \"prev_selected_y\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697601481553 "|topBuscaminas|test_matrix:my_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bomb_counter test_matrix.sv(31) " "Verilog HDL or VHDL warning at test_matrix.sv(31): object \"bomb_counter\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697601481553 "|topBuscaminas|test_matrix:my_board"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481553 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "real_state " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"real_state\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481553 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_bomb_generator test_matrix:my_board\|random_bomb_generator:bomb_gen " "Elaborating entity \"random_bomb_generator\" for hierarchy \"test_matrix:my_board\|random_bomb_generator:bomb_gen\"" {  } { { "test_matrix.sv" "bomb_gen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i random_bomb_generator.sv(10) " "Verilog HDL or VHDL warning at random_bomb_generator.sv(10): object \"i\" assigned a value but never read" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697601481557 "|topBuscaminas|test_matrix:my_board|random_bomb_generator:bomb_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minesBoard test_matrix:my_board\|minesBoard:mBoard " "Elaborating entity \"minesBoard\" for hierarchy \"test_matrix:my_board\|minesBoard:mBoard\"" {  } { { "test_matrix.sv" "mBoard" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 minesBoard.sv(16) " "Verilog HDL assignment warning at minesBoard.sv(16): truncated value with size 4 to match size of target (1)" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481590 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "previousTotalMines minesBoard.sv(15) " "Verilog HDL warning at minesBoard.sv(15): initial value for variable previousTotalMines should be constant" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1697601481597 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 minesBoard.sv(28) " "Verilog HDL assignment warning at minesBoard.sv(28): truncated value with size 4 to match size of target (1)" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481597 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:controladorVGA " "Elaborating entity \"vga\" for hierarchy \"vga:controladorVGA\"" {  } { { "topBuscaminas.sv" "controladorVGA" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:controladorVGA\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:controladorVGA\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:controladorVGA\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:controladorVGA\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:controladorVGA\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(38) " "Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481667 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(39) " "Verilog HDL assignment warning at videoGen.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481667 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(42) " "Verilog HDL assignment warning at videoGen.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481667 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(43) " "Verilog HDL assignment warning at videoGen.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697601481668 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "videoGen.sv(147) " "Verilog HDL Case Statement warning at videoGen.sv(147): incomplete case statement has no default case item" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697601481668 "|topBuscaminas|vga:controladorVGA|videoGen:videoGen"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481668 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697601481668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen vga:controladorVGA\|videoGen:videoGen\|rectgen:rectBG1 " "Elaborating entity \"rectgen\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\|rectgen:rectBG1\"" {  } { { "videoGen.sv" "rectBG1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder vga:controladorVGA\|videoGen:videoGen\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"vga:controladorVGA\|videoGen:videoGen\|decoder:deco\"" {  } { { "videoGen.sv" "deco" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bit_7seg decoder_4bit_7seg:bombDis " "Elaborating entity \"decoder_4bit_7seg\" for hierarchy \"decoder_4bit_7seg:bombDis\"" {  } { { "topBuscaminas.sv" "bombDis" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601481678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697601484234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697601484234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Mod0\"" {  } { { "videoGen.sv" "Mod0" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697601484234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:controladorVGA\|videoGen:videoGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:controladorVGA\|videoGen:videoGen\|Mod1\"" {  } { { "videoGen.sv" "Mod1" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697601484234 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697601484234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601484339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484340 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697601484340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601484618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484619 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697601484619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601484863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601484863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601484915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601484915 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697601484915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601485108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601485108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1\"" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601485141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1 " "Instantiated megafunction \"vga:controladorVGA\|videoGen:videoGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601485142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601485142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601485142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697601485142 ""}  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697601485142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697601485289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601485289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697601489348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697601493173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg " "Generated suppressed messages file D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601493347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697601493740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697601493740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1455 " "Implemented 1455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697601494163 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697601494163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1400 " "Implemented 1400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697601494163 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1697601494163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697601494163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697601494208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 21:58:14 2023 " "Processing ended: Tue Oct 17 21:58:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697601494208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697601494208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697601494208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697601494208 ""}
