<profile>

<section name = "Vitis HLS Report for 'xFSobel3x3_Pipeline_Col_Loop'" level="0">
<item name = "Date">Wed Mar  1 23:21:14 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.293 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1926, 1926, 12.841 us, 12.841 us, 1926, 1926, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Col_Loop">1924, 1924, 5, 1, 1, 1921, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 70, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 365, 64, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_13_1_1_U117">mux_32_13_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U118">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U119">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U120">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U121">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_V_8_fu_371_p2">+, 0, 0, 20, 13, 1</column>
<column name="g_x_V_4_fu_610_p2">+, 0, 0, 17, 11, 11</column>
<column name="g_y_V_3_fu_669_p2">+, 0, 0, 17, 10, 10</column>
<column name="ret_V_1_fu_586_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_2_fu_649_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_3_fu_655_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_fu_572_p2">+, 0, 0, 16, 9, 9</column>
<column name="g_x_V_3_fu_600_p2">-, 0, 0, 17, 10, 10</column>
<column name="g_x_V_fu_616_p2">-, 0, 0, 17, 11, 11</column>
<column name="g_y_V_4_fu_679_p2">-, 0, 0, 17, 11, 11</column>
<column name="g_y_V_fu_685_p2">-, 0, 0, 17, 11, 11</column>
<column name="and_ln207_fu_383_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_1_fu_377_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_fu_365_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1031_fu_406_p2">icmp, 0, 0, 12, 13, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="src_buf_V_18_fu_498_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_buf_V_19_fu_505_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_buf_V_20_fu_512_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_buf_V_6_fu_455_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_buf_V_7_fu_473_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_buf_V_8_fu_491_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_12_reg_314">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_13_reg_305">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_14_reg_296">14, 3, 8, 24</column>
<column name="ap_sig_allocacmp_col_V">9, 2, 13, 26</column>
<column name="col_V_7_fu_98">9, 2, 13, 26</column>
<column name="gaussian_mat_data1_blk_n">9, 2, 1, 2</column>
<column name="gradx_mat_data2_blk_n">9, 2, 1, 2</column>
<column name="grady_mat_data5_blk_n">9, 2, 1, 2</column>
<column name="src_buf_V_1_fu_114">9, 2, 8, 16</column>
<column name="src_buf_V_2_fu_122">9, 2, 8, 16</column>
<column name="src_buf_V_3_fu_106">9, 2, 8, 16</column>
<column name="src_buf_V_4_fu_118">9, 2, 8, 16</column>
<column name="src_buf_V_5_fu_110">9, 2, 8, 16</column>
<column name="src_buf_V_fu_102">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln207_reg_828">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_src_buf_V_12_reg_314">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_src_buf_V_13_reg_305">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_src_buf_V_14_reg_296">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_src_buf_V_12_reg_314">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_src_buf_V_13_reg_305">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_src_buf_V_14_reg_296">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_src_buf_V_12_reg_314">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_src_buf_V_13_reg_305">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_src_buf_V_14_reg_296">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_12_reg_314">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_13_reg_305">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_src_buf_V_14_reg_296">8, 0, 8, 0</column>
<column name="col_V_7_fu_98">13, 0, 13, 0</column>
<column name="col_V_reg_810">13, 0, 13, 0</column>
<column name="col_V_reg_810_pp0_iter1_reg">13, 0, 13, 0</column>
<column name="icmp_ln1027_1_reg_821">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_817">1, 0, 1, 0</column>
<column name="icmp_ln1031_reg_847">1, 0, 1, 0</column>
<column name="icmp_ln1031_reg_847_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="src_buf_V_15_reg_862">8, 0, 8, 0</column>
<column name="src_buf_V_17_reg_851">8, 0, 8, 0</column>
<column name="src_buf_V_18_reg_868">8, 0, 8, 0</column>
<column name="src_buf_V_19_reg_874">8, 0, 8, 0</column>
<column name="src_buf_V_1_fu_114">8, 0, 8, 0</column>
<column name="src_buf_V_20_reg_880">8, 0, 8, 0</column>
<column name="src_buf_V_2_fu_122">8, 0, 8, 0</column>
<column name="src_buf_V_3_fu_106">8, 0, 8, 0</column>
<column name="src_buf_V_4_fu_118">8, 0, 8, 0</column>
<column name="src_buf_V_5_fu_110">8, 0, 8, 0</column>
<column name="src_buf_V_fu_102">8, 0, 8, 0</column>
<column name="icmp_ln1027_1_reg_821">64, 32, 1, 0</column>
<column name="icmp_ln1027_reg_817">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFSobel3x3_Pipeline_Col_Loop, return value</column>
<column name="gaussian_mat_data1_dout">in, 8, ap_fifo, gaussian_mat_data1, pointer</column>
<column name="gaussian_mat_data1_num_data_valid">in, 2, ap_fifo, gaussian_mat_data1, pointer</column>
<column name="gaussian_mat_data1_fifo_cap">in, 2, ap_fifo, gaussian_mat_data1, pointer</column>
<column name="gaussian_mat_data1_empty_n">in, 1, ap_fifo, gaussian_mat_data1, pointer</column>
<column name="gaussian_mat_data1_read">out, 1, ap_fifo, gaussian_mat_data1, pointer</column>
<column name="gradx_mat_data2_din">out, 16, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_num_data_valid">in, 2, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_fifo_cap">in, 2, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_full_n">in, 1, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_write">out, 1, ap_fifo, gradx_mat_data2, pointer</column>
<column name="grady_mat_data5_din">out, 16, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_num_data_valid">in, 2, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_fifo_cap">in, 2, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_full_n">in, 1, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_write">out, 1, ap_fifo, grady_mat_data5, pointer</column>
<column name="img_width">in, 16, ap_none, img_width, scalar</column>
<column name="buf_V_4_address0">out, 11, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_ce0">out, 1, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_q0">in, 8, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_address1">out, 11, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_ce1">out, 1, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_we1">out, 1, ap_memory, buf_V_4, array</column>
<column name="buf_V_4_d1">out, 8, ap_memory, buf_V_4, array</column>
<column name="buf_V_address0">out, 11, ap_memory, buf_V, array</column>
<column name="buf_V_ce0">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_q0">in, 8, ap_memory, buf_V, array</column>
<column name="buf_V_address1">out, 11, ap_memory, buf_V, array</column>
<column name="buf_V_ce1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_we1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_d1">out, 8, ap_memory, buf_V, array</column>
<column name="buf_V_3_address0">out, 11, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_ce0">out, 1, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_q0">in, 8, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_address1">out, 11, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_ce1">out, 1, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_we1">out, 1, ap_memory, buf_V_3, array</column>
<column name="buf_V_3_d1">out, 8, ap_memory, buf_V_3, array</column>
<column name="row_ind_V_9">in, 13, ap_none, row_ind_V_9, scalar</column>
<column name="row_ind_V_10">in, 13, ap_none, row_ind_V_10, scalar</column>
<column name="row_ind_V_11">in, 13, ap_none, row_ind_V_11, scalar</column>
<column name="sub_i460_i_cast">in, 2, ap_none, sub_i460_i_cast, scalar</column>
<column name="row_ind_V_9_cast">in, 2, ap_none, row_ind_V_9_cast, scalar</column>
<column name="spec_select57">in, 1, ap_none, spec_select57, scalar</column>
<column name="row_ind_V_10_cast">in, 2, ap_none, row_ind_V_10_cast, scalar</column>
<column name="spec_select61">in, 1, ap_none, spec_select61, scalar</column>
<column name="row_ind_V_11_cast">in, 2, ap_none, row_ind_V_11_cast, scalar</column>
<column name="spec_select65">in, 1, ap_none, spec_select65, scalar</column>
<column name="cmp_i_i554_i">in, 1, ap_none, cmp_i_i554_i, scalar</column>
</table>
</item>
</section>
</profile>
