--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PS2_clk     |    0.948(R)|      SLOW  |    0.425(R)|      SLOW  |clk_BUFGP         |   0.000|
PS2_data    |   -0.052(R)|      FAST  |    2.105(R)|      SLOW  |clk_BUFGP         |   0.000|
clrn        |    3.434(R)|      SLOW  |   -0.853(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>        |        11.089(R)|      SLOW  |         4.195(R)|      FAST  |clk_BUFGP         |   0.000|
b<1>        |        11.151(R)|      SLOW  |         4.234(R)|      FAST  |clk_BUFGP         |   0.000|
b<2>        |        11.622(R)|      SLOW  |         4.478(R)|      FAST  |clk_BUFGP         |   0.000|
b<3>        |        10.770(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
g<0>        |        10.700(R)|      SLOW  |         3.992(R)|      FAST  |clk_BUFGP         |   0.000|
g<1>        |        10.845(R)|      SLOW  |         4.094(R)|      FAST  |clk_BUFGP         |   0.000|
g<2>        |        10.961(R)|      SLOW  |         4.165(R)|      FAST  |clk_BUFGP         |   0.000|
g<3>        |        10.740(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
hs          |         8.918(R)|      SLOW  |         3.430(R)|      FAST  |clk_BUFGP         |   0.000|
r<0>        |        10.573(R)|      SLOW  |         3.940(R)|      FAST  |clk_BUFGP         |   0.000|
r<1>        |        10.878(R)|      SLOW  |         4.132(R)|      FAST  |clk_BUFGP         |   0.000|
r<2>        |        10.843(R)|      SLOW  |         4.103(R)|      FAST  |clk_BUFGP         |   0.000|
r<3>        |        10.603(R)|      SLOW  |         3.966(R)|      FAST  |clk_BUFGP         |   0.000|
vs          |         8.913(R)|      SLOW  |         3.425(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.763|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 17 19:51:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5150 MB



