Summary
======
Overall execution cycle = 24891565
Total execution cycles per core:
- Processor 0 = 21307604
- Processor 1 = 20653653
- Processor 2 = 24891565
- Processor 3 = 20914764
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 10877290
- Processor 1 = 10270377
- Processor 2 = 14461227
- Processor 3 = 10519860
======
Data cache miss rate for each core
- Processor 0 = 0.4131052568143259 (1031668/2497349)
- Processor 1 = 0.4128838435185676 (1028274/2490468)
- Processor 2 = 0.41605073141024695 (1043895/2509057)
- Processor 3 = 0.4129139272597835 (1033576/2503127)
======
Amount of Data traffic in bytes on the bus
= 514564
======
Number of invalidations or updates on the bus
= 29262
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 1961783, numSharedAccess = 535566
- Cache 1: numPrivateAccess = 1963588, numSharedAccess = 526880
- Cache 2: numPrivateAccess = 2044692, numSharedAccess = 464365
- Cache 3: numPrivateAccess = 1963414, numSharedAccess = 539713
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 6
- Cache 3: numO = 5
