// Seed: 3778295837
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  assign module_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endprogram : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_7 = 32'd28
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  output wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  output wire id_2;
  inout wire _id_1;
  assign id_2 = id_4;
  wire id_8[id_1 : id_7];
  always id_3[-1] <= 1;
endmodule
