<?xml version="1.0" encoding="ISO-8859-1"?>

<source>

<!-- Page name -->
<component>Output buffer for gmii interface - command part</component>


<!-- Authors worked on -->
<authors>
   <author login="xmikus03">Martin Mikusek</author>
</authors>


<!-- Versions list -->
<versions>
</versions>


<!-- Bugs -->
<bugs>
</bugs>

<!-- What have to be done -->
<todo>
   <item>When there is only one data path replace sfifo with counter</item>
</todo>


<!-- Short Block description -->
<description>
   The OBUF CMD scans input command protocol, removes commands from 
   input stream and stores raw packet data into the Data FIFO. At the end of
   packet reception, internal controller writes status record into the Status
   FIFO. This record indicate validity of packet.   
</description>

<!-- COMPONENT INTERFACE ************************************************* -->
<interface>

   <generic_map>
      <generic name="DATA_PATHS" type="integer">
	 Data paths number
      </generic>

      <generic name="CTRL_CMD" type="boolean">
	 Indicates whether command protocol contains control part
      </generic>

   </generic_map>

   <port_map>
      <port name="RESET" dir="in" width="1">
	 Global reset port.
      </port>

      <port name="CLK" dir="in" width="1">
	 Write clock.
      </port>

      <port name="WR" dir="in" width="1">
	 Write request
      </port>

      <port name="DI" dir="out" width="N*8">
	 Input data
      </port>

      <port name="DI_CMD" dir="out" width="N">
	 Input data command
      </port>

      <port name="FULL" dir="out" width="1">
	 Full
      </port>


      <port name="DFIFO_DO" dir="out" width="DATA_PATHS*9">
	 Output data to DFIFO
      </port>

      <port name="DFIFO_WR" dir="out" width="1">
	 DFIFO write request
      </port>

      <port name="DFIFO_FULL" dir="in" width="1">
	 DFIFO full flag
      </port>

      <port name="SFIFO_DO" dir="out" width="DATA_PATHS*9">
	 Output data to SFIFO
      </port>

      <port name="SFIFO_WR" dir="out" width="1">
	 SFIFO write request
      </port>

      <port name="SFIFO_FULL" dir="in" width="1">
	 SFIFO full flag
      </port>
      
   </port_map>

</interface>


<!-- CONSTANT SECTION ************************************************* -->

<constant>
</constant>


<!-- OPERATIONS SECTION ************************************************* -->

<operations>
</operations>


<!-- STRUCTURE ************************************************* -->
<structure src="./fig/cmd.fig">
</structure>

<schemes>
</schemes>


<!-- ADDRESS SPACE ************************************************* -->
<addr_space id ="MAIN" name="Main" main="yes">
</addr_space>


<!-- *********************** Registers description  ********************* -->


<!-- BODY ************************************************* -->
<body>
   <h1>Input data stream</h1>
   <p>
      There are two variants depending on generic parameter CTRL_CMD.
   </p>
   <p>
      Input stream wihtout Control Data means, the frame should be transmitted
      without any other restrictions. However, input stream with Control Data
      can add addition information controlling packet transmitting. For instance,
      it could contain information whether the paket should be transmitted
      or not (because error can occure while external component are sending
      packet to OBUF component).
   </p>      
   
   <p>It consist of commands and data. Commands are SOP,
      TERM, IDLE, SOC.
   </p>
   <p>
      TERM can be either transmitted instantly after last data word
      (only if unaligned) or in the next period aligned with IDLE commands.
   </p>

   <h2>FULL signal</h2>
   <p>
      Full signal can be asserted in two cases. After storing status
      (when SFIFO is full) or in cycle of storing data (when DFIFO becames
      full).
   </p>
   <p>
      When FULL signal is asserted there is no data or commands accepted
      by CMD component.      
   </p>

   <h1>Input data stream example</h1>
   <p>
      Assume that CTRL_CMD=true, DATA_PATHS=2. The least significant word is the
      most right.
   </p>
      (IDLE)(SOP)<br></br>
      (DATA)(DATA)<br></br>
      (DATA)(DATA)<br></br>
      (IDLE)(DATA)<br></br>
      (IDLE)(TERM)<br></br>
      (IDLE)(SOC)<br></br>
      (TERM)(CONTROL)<br></br>

   <h1>Output data</h1>
   <p>
      On output there are data stored to DFIFO and status to SFIFO.
   </p>

   
</body>

</source>
