module rng (input clock, reset, output logic[1:0] zone);

endmodule 