
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:58
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.14.354
   Kernels:                krnl_vaddmul
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          0b1bec50-9a76-d7fb-5c23-8d81afb957fd
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:
               Tue Jan 21 23:21:22 2020   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Scalable Clocks
---------------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           _bd_top_clkwiz_kernel2_clk_out1 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_clkwiz_kernel_clk_out1 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: krnl_vaddmul

Definition
----------
   Signature: krnl_vaddmul (void* in1, void* in2, void* out_add, void* out_mul, unsigned int size, unsigned int num_times)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x50
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_vaddmul_1
   Base Address: 0x1800000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_2
   Base Address: 0x1810000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_3
   Base Address: 0x1820000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_4
   Base Address: 0x1830000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_5
   Base Address: 0x1840000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_6
   Base Address: 0x1850000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_7
   Base Address: 0x1860000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_vaddmul_8
   Base Address: 0x1870000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          out_add
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          out_mul
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config ./krnl_vaddmul.cfg --connectivity.nk krnl_vaddmul:8 --connectivity.sp krnl_vaddmul_1.in1:HBM[0] --connectivity.sp krnl_vaddmul_1.in2:HBM[1] --connectivity.sp krnl_vaddmul_1.out_add:HBM[2] --connectivity.sp krnl_vaddmul_1.out_mul:HBM[3] --connectivity.sp krnl_vaddmul_2.in1:HBM[4] --connectivity.sp krnl_vaddmul_2.in2:HBM[5] --connectivity.sp krnl_vaddmul_2.out_add:HBM[6] --connectivity.sp krnl_vaddmul_2.out_mul:HBM[7] --connectivity.sp krnl_vaddmul_3.in1:HBM[8] --connectivity.sp krnl_vaddmul_3.in2:HBM[9] --connectivity.sp krnl_vaddmul_3.out_add:HBM[10] --connectivity.sp krnl_vaddmul_3.out_mul:HBM[11] --connectivity.sp krnl_vaddmul_4.in1:HBM[12] --connectivity.sp krnl_vaddmul_4.in2:HBM[13] --connectivity.sp krnl_vaddmul_4.out_add:HBM[14] --connectivity.sp krnl_vaddmul_4.out_mul:HBM[15] --connectivity.sp krnl_vaddmul_5.in1:HBM[16] --connectivity.sp krnl_vaddmul_5.in2:HBM[17] --connectivity.sp krnl_vaddmul_5.out_add:HBM[18] --connectivity.sp krnl_vaddmul_5.out_mul:HBM[19] --connectivity.sp krnl_vaddmul_6.in1:HBM[20] --connectivity.sp krnl_vaddmul_6.in2:HBM[21] --connectivity.sp krnl_vaddmul_6.out_add:HBM[22] --connectivity.sp krnl_vaddmul_6.out_mul:HBM[23] --connectivity.sp krnl_vaddmul_7.in1:HBM[24] --connectivity.sp krnl_vaddmul_7.in2:HBM[25] --connectivity.sp krnl_vaddmul_7.out_add:HBM[26] --connectivity.sp krnl_vaddmul_7.out_mul:HBM[27] --connectivity.sp krnl_vaddmul_8.in1:HBM[28] --connectivity.sp krnl_vaddmul_8.in2:HBM[29] --connectivity.sp krnl_vaddmul_8.out_add:HBM[30] --connectivity.sp krnl_vaddmul_8.out_mul:HBM[31] --input_files _x.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo --link --optimize 0 --output ./build_dir.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u280_xdma_201920_3 
   Options:       --config ./krnl_vaddmul.cfg
                  --connectivity.nk krnl_vaddmul:8
                  --connectivity.sp krnl_vaddmul_1.in1:HBM[0]
                  --connectivity.sp krnl_vaddmul_1.in2:HBM[1]
                  --connectivity.sp krnl_vaddmul_1.out_add:HBM[2]
                  --connectivity.sp krnl_vaddmul_1.out_mul:HBM[3]
                  --connectivity.sp krnl_vaddmul_2.in1:HBM[4]
                  --connectivity.sp krnl_vaddmul_2.in2:HBM[5]
                  --connectivity.sp krnl_vaddmul_2.out_add:HBM[6]
                  --connectivity.sp krnl_vaddmul_2.out_mul:HBM[7]
                  --connectivity.sp krnl_vaddmul_3.in1:HBM[8]
                  --connectivity.sp krnl_vaddmul_3.in2:HBM[9]
                  --connectivity.sp krnl_vaddmul_3.out_add:HBM[10]
                  --connectivity.sp krnl_vaddmul_3.out_mul:HBM[11]
                  --connectivity.sp krnl_vaddmul_4.in1:HBM[12]
                  --connectivity.sp krnl_vaddmul_4.in2:HBM[13]
                  --connectivity.sp krnl_vaddmul_4.out_add:HBM[14]
                  --connectivity.sp krnl_vaddmul_4.out_mul:HBM[15]
                  --connectivity.sp krnl_vaddmul_5.in1:HBM[16]
                  --connectivity.sp krnl_vaddmul_5.in2:HBM[17]
                  --connectivity.sp krnl_vaddmul_5.out_add:HBM[18]
                  --connectivity.sp krnl_vaddmul_5.out_mul:HBM[19]
                  --connectivity.sp krnl_vaddmul_6.in1:HBM[20]
                  --connectivity.sp krnl_vaddmul_6.in2:HBM[21]
                  --connectivity.sp krnl_vaddmul_6.out_add:HBM[22]
                  --connectivity.sp krnl_vaddmul_6.out_mul:HBM[23]
                  --connectivity.sp krnl_vaddmul_7.in1:HBM[24]
                  --connectivity.sp krnl_vaddmul_7.in2:HBM[25]
                  --connectivity.sp krnl_vaddmul_7.out_add:HBM[26]
                  --connectivity.sp krnl_vaddmul_7.out_mul:HBM[27]
                  --connectivity.sp krnl_vaddmul_8.in1:HBM[28]
                  --connectivity.sp krnl_vaddmul_8.in2:HBM[29]
                  --connectivity.sp krnl_vaddmul_8.out_add:HBM[30]
                  --connectivity.sp krnl_vaddmul_8.out_mul:HBM[31]
                  --input_files _x.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u280_xdma_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
