{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 23:35:36 2020 " "Info: Processing started: Mon Sep 07 23:35:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multip_16bits -c Multip_16bits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Multip_16bits -c Multip_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/Multip_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/Multip_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multip_16bits-RTL " "Info: Found design unit 1: Multip_16bits-RTL" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multip_16bits " "Info: Found entity 1: Multip_16bits" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multip_16bits " "Info: Elaborating entity \"Multip_16bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_input Multip_16bits.vhd(93) " "Warning (10492): VHDL Process Statement warning at Multip_16bits.vhd(93): signal \"b_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mul_s Multip_16bits.vhd(97) " "Warning (10492): VHDL Process Statement warning at Multip_16bits.vhd(97): signal \"mul_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_input Multip_16bits.vhd(99) " "Warning (10492): VHDL Process Statement warning at Multip_16bits.vhd(99): signal \"b_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_input Multip_16bits.vhd(103) " "Warning (10492): VHDL Process Statement warning at Multip_16bits.vhd(103): signal \"b_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mul_s Multip_16bits.vhd(105) " "Warning (10492): VHDL Process Statement warning at Multip_16bits.vhd(105): signal \"mul_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_input Multip_16bits.vhd(61) " "Warning (10631): VHDL Process Statement warning at Multip_16bits.vhd(61): inferring latch(es) for signal or variable \"b_input\", which holds its previous value in one or more paths through the process" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul_s Multip_16bits.vhd(61) " "Warning (10631): VHDL Process Statement warning at Multip_16bits.vhd(61): inferring latch(es) for signal or variable \"mul_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_state Multip_16bits.vhd(61) " "Warning (10631): VHDL Process Statement warning at Multip_16bits.vhd(61): inferring latch(es) for signal or variable \"n_state\", which holds its previous value in one or more paths through the process" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdy Multip_16bits.vhd(61) " "Warning (10631): VHDL Process Statement warning at Multip_16bits.vhd(61): inferring latch(es) for signal or variable \"rdy\", which holds its previous value in one or more paths through the process" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul Multip_16bits.vhd(61) " "Warning (10631): VHDL Process Statement warning at Multip_16bits.vhd(61): inferring latch(es) for signal or variable \"mul\", which holds its previous value in one or more paths through the process" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[0\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[0\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[1\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[1\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[2\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[2\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[3\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[3\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[4\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[4\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[5\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[5\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[6\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[6\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[7\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[7\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[8\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[8\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[9\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[9\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[10\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[10\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[11\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[11\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul\[12\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul\[12\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"rdy\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"n_state\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[0\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[0\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[1\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[1\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[2\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[2\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[3\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[3\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[4\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[4\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[5\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[5\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[6\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[6\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[7\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[7\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[8\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[8\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[9\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[9\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[10\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[10\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[11\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[11\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[12\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[12\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[13\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[13\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[14\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[14\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_s\[15\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"mul_s\[15\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[0\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[0\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[1\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[1\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[2\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[2\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[3\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[3\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[4\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[4\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[5\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[5\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[6\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[6\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[7\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[7\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[8\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[8\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[9\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[9\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[10\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[10\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[11\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[11\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[12\] Multip_16bits.vhd(61) " "Info (10041): Inferred latch for \"b_input\[12\]\" at Multip_16bits.vhd(61)" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[1\] " "Warning: Latch b_input\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[2\] " "Warning: Latch b_input\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[3\] " "Warning: Latch b_input\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[4\] " "Warning: Latch b_input\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[5\] " "Warning: Latch b_input\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[6\] " "Warning: Latch b_input\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[7\] " "Warning: Latch b_input\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[8\] " "Warning: Latch b_input\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[9\] " "Warning: Latch b_input\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[10\] " "Warning: Latch b_input\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[11\] " "Warning: Latch b_input\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[12\] " "Warning: Latch b_input\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_input\[0\] " "Warning: Latch b_input\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[0\] " "Warning: Latch mul_s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[1\] " "Warning: Latch mul_s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[2\] " "Warning: Latch mul_s\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[3\] " "Warning: Latch mul_s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[4\] " "Warning: Latch mul_s\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[5\] " "Warning: Latch mul_s\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[6\] " "Warning: Latch mul_s\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[7\] " "Warning: Latch mul_s\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[8\] " "Warning: Latch mul_s\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[9\] " "Warning: Latch mul_s\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[10\] " "Warning: Latch mul_s\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[11\] " "Warning: Latch mul_s\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mul_s\[12\] " "Warning: Latch mul_s\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "n_state " "Warning: Latch n_state has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA c_state " "Warning: Ports D and ENA on the latch are fed by the same signal c_state" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Info: Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Info: Implemented 103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 23:35:40 2020 " "Info: Processing ended: Mon Sep 07 23:35:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
