#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Mon Nov 14 23:16:19 2022
# Process ID: 18983
# Current directory: /home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex
# Command line: vivado -notrace -source /home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel/glay_kernel.gen/sources_1/ip/glay_kernel/glay_kernel_ex.tcl
# Log file: /home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/vivado.log
# Journal file: /home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/vivado.jou
# Running On: jaguar, OS: Linux, CPU Frequency: 2592.538 MHz, CPU Physical cores: 16, Host memory: 269887 MB
#-----------------------------------------------------------
start_gui
source /home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel/glay_kernel.gen/sources_1/ip/glay_kernel/glay_kernel_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 7712.047 ; gain = 56.082 ; free physical = 239461 ; free virtual = 247349
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'glay_kernel'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'glay_kernel'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext.tcl
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext_bd.tcl
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_glay_kernel_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_glay_kernel_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_glay_kernel_vip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_glay_kernel_vip'...
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/xsim/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/modelsim/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/questa/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/xcelium/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/vcs/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/riviera/control_glay_kernel_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/glay_kernel_ex.ip_user_files/sim_scripts/control_glay_kernel_vip/activehdl/control_glay_kernel_vip.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 23:31:03 2022...
