
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.461736                       # Number of seconds simulated
sim_ticks                                461736176000                       # Number of ticks simulated
final_tick                               1199918644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229810                       # Simulator instruction rate (inst/s)
host_op_rate                                   257331                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53055841                       # Simulator tick rate (ticks/s)
host_mem_usage                                2273184                       # Number of bytes of host memory used
host_seconds                                  8702.83                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2239509644                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    268340736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        80448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    127864384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          396285568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    110952384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       110952384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      4192824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1997881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6191962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1733631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1733631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     581155972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       174229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    276920871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             858251072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       174229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           174229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       240293895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240293895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       240293895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    581155972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       174229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    276920871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1098544967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6191962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1733631                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6191962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1733631                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              396049984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  235584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               110946944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               396285568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            110952384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            381404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            386209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            388209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            389997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            388064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            387046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            386797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            386904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            386535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           384639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           380824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           392396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           395373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           385128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           381626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            106282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            108897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            109271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            109695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            108959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           107660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           106094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           108241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           108943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           107964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           106772                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  461733021507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6191962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1733631                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1939227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  995896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  471175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  366639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  337277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  301082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  266970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  241124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  469330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  400951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 137775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 102792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  84440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  64518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  76874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 122620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 127732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 126728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 123229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3352890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.211269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.804599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.637125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2498024     74.50%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       393116     11.72%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110748      3.30%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69510      2.07%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68695      2.05%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42667      1.27%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32596      0.97%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32772      0.98%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104762      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3352890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       106015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.371042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.163111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.859697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4787      4.52%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22232     20.97%     25.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         16687     15.74%     41.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         18978     17.90%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         16836     15.88%     75.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         12417     11.71%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         7241      6.83%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         3415      3.22%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1665      1.57%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          824      0.78%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          435      0.41%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          233      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          115      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           57      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           45      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           24      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        106015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       106015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89838     84.74%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1571      1.48%     86.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10395      9.81%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2780      2.62%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              876      0.83%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              356      0.34%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        106015                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 311804537294                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            427834806044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                30941405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50386.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69136.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       857.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    858.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4079527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  489405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58258.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              12009337200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               6383098920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22097271840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4537317960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36478269360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          56049700560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1047026400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    130179921390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     18512144160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        788643810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           288083939850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            623.914596                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         336091357034                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    445679408                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15433236000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2399861250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  48210096436                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  109765836815                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 285481466091                       # Time in different power states
system.mem_ctrls_1.actEnergy              11930333100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6341118630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22087054500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4511792160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36476425440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          55516849740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1072317600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    129443334900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18871368960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1350175905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           287602358205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            622.871616                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         337196918430                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    500563202                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15433926000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4181517250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  49146316560                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  108603052375                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 283870800613                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9608853                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284391495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9609877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.593666                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.216047                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.783953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607185033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607185033                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    180174583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       180174583                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    104088889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      104088889                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    284263472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284263472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    284263472                       # number of overall hits
system.cpu.dcache.overall_hits::total       284263472                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8651214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8651214                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5873404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5873404                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14524618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14524618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14524618                       # number of overall misses
system.cpu.dcache.overall_misses::total      14524618                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 250518307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 250518307500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 170128573115                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 170128573115                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 420646880615                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 420646880615                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 420646880615                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 420646880615                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    188825797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    188825797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    298788090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    298788090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    298788090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    298788090                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.045816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045816                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.053413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053413                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.048612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.048612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048612                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28957.589941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28957.589941                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28965.923869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28965.923869                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28960.959979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28960.959979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28960.959979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28960.959979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2305254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     14702379                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            120872                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           79068                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.071861                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   185.946008                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9608853                       # number of writebacks
system.cpu.dcache.writebacks::total           9608853                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1913853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1913853                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3001912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3001912                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4915765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4915765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4915765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4915765                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6737361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6737361                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2871492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2871492                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      9608853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9608853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      9608853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9608853                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 195873158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 195873158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  72550350593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  72550350593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 268423508593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 268423508593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 268423508593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 268423508593                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.026113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.032159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.032159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032159                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29072.682613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29072.682613                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25265.733143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25265.733143                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 27935.020818                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27935.020818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 27935.020818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27935.020818                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1282                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           820761002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          457503.345596                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   129.915363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   382.084637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.253741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.746259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         484421362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        484421362                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    242208449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       242208449                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    242208449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        242208449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    242208449                       # number of overall hits
system.cpu.icache.overall_hits::total       242208449                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1591                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1591                       # number of overall misses
system.cpu.icache.overall_misses::total          1591                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    115753500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115753500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    115753500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115753500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    115753500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115753500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    242210040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    242210040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    242210040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    242210040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    242210040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    242210040                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 72755.185418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72755.185418                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 72755.185418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72755.185418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 72755.185418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72755.185418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13446                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               100                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   134.460000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1282                       # number of writebacks
system.cpu.icache.writebacks::total              1282                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          309                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          309                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          309                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1282                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1282                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     98526500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98526500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     98526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     98526500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98526500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76853.744150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76853.744150                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 76853.744150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76853.744150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 76853.744150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76853.744150                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         23230629                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            23447289                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                15763                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             198430                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8174167                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6181520                       # number of replacements
system.l2.tags.tagsinuse                 32251.945765                       # Cycle average of tags in use
system.l2.tags.total_refs                     7640819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6213793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24369.752008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  7882.193757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.743706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.240545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         15583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.475555                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.509338                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 167470205                       # Number of tag accesses
system.l2.tags.data_accesses                167470205                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4466670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4466670                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5132919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5132919                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      2382905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2382905                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      5165197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5165197                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            19                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7548102                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7548121                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           19                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7548102                       # number of overall hits
system.l2.overall_hits::total                 7548121                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       488602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              488602                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1263                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1572149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1572149                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2060751                       # number of demand (read+write) misses
system.l2.demand_misses::total                2062014                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1263                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2060751                       # number of overall misses
system.l2.overall_misses::total               2062014                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  52211445688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52211445688                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     97088500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97088500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 151445453802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151445453802                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     97088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 203656899490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     203753987990                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     97088500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 203656899490                       # number of overall miss cycles
system.l2.overall_miss_latency::total    203753987990                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4466670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4466670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5132919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5132919                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2871507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2871507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6737346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6737346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      9608853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9610135                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      9608853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9610135                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.170155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.170155                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.985179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985179                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.233348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.233348                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.985179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.214464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214567                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.985179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.214464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214567                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 106858.845621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106858.845621                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 76871.338084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76871.338084                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96330.216666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96330.216666                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 76871.338084                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 98826.544056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98813.096317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 76871.338084                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 98826.544056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98813.096317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             463379                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18850                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.582440                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1966157                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              1733631                       # number of writebacks
system.l2.writebacks::total                   1733631                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        28226                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28226                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data        34644                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        34644                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data        62870                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62876                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data        62870                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62876                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      4475892                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4475892                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       460376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         460376                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1537505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1537505                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1997881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1999138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      4475892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1997881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6475030                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 415503030385                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 415503030385                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  43432439746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43432439746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     89161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 139810293418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139810293418                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     89161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 183242733164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183331894164                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 415503030385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     89161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 183242733164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 598834924549                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.160326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.980499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.228206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228206                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.980499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.207921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.980499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.207921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673771                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 92831.335158                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92831.335158                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 94341.233570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94341.233570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 70931.583134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70931.583134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 90933.228456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90933.228456                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70931.583134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 91718.542378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91705.472140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 92831.335158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70931.583134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 91718.542378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92483.729735                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12373482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6192064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5731586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1733631                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4447889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            460376                       # Transaction distribution
system.membus.trans_dist::ReadExResp           460376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5731586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18565444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18565444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    507237952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               507237952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6191962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6191962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6191962                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10734560477                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16652039481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        22053114                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     21733955                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       402347                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     20949635                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        20947975                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.992076                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             189                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1199918644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                923472353                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       398612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1013264043                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22053114                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     20948164                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             922539508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          819192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          406                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          650                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         242210042                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    923349072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.250677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.314593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        427773145     46.33%     46.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        119692196     12.96%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         92531628     10.02%     69.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        283352103     30.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    923349072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.023881                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.097233                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         67340645                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     460214868                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         305731492                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      89695712                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         366325                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20671031                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         43277                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1144695774                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1870471                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         366325                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        115584112                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       323565195                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         337542390                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     146291023                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1142963302                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        719267                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      28407475                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          15324                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       14907893                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       37803708                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     30789298                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1949290816                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8695935608                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    753595171                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1552578945                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1943397348                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          5893397                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         195268947                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    204256946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    110081155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7845862                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       252594                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1142263145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1142058696                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       342829                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2774024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      9104602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    923349072                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.236866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.316186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    395975949     42.88%     42.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    159728223     17.30%     60.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    183842378     19.91%     80.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129926051     14.07%     94.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     45226081      4.90%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7939100      0.86%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       711290      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    923349072                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37681740     19.92%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             33      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      4698226      2.48%     22.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      5485756      2.90%     25.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        36841      0.02%     25.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      8136593      4.30%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      2393706      1.27%     30.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      5572095      2.95%     33.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         3445      0.00%     33.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10946149      5.79%     39.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3878077      2.05%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     90671030     47.93%     89.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     19656101     10.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     419421031     36.72%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        41789      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     62954713      5.51%     42.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     31566453      2.76%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            3      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     17023077      1.49%     46.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc    157402367     13.78%     60.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     74074020      6.49%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     64880044      5.68%     72.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       104544      0.01%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     37713605      3.30%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36173526      3.17%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    166876921     14.61%     93.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     73826602      6.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1142058696                       # Type of FU issued
system.switch_cpus.iq.rate                   1.236700                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           189159792                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.165631                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2026866234                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    527260124                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524394479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1370102848                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    617785128                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    616014529                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      578397516                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       752820972                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14818525                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       937497                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8085                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       118861                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       624674                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         366325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          110309                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1850403                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1142263146                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     204256946                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    110081155                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1849793                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8085                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       330601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        28538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       359139                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1141163827                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     204146801                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       894866                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            314134203                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         21588079                       # Number of branches executed
system.switch_cpus.iew.exec_stores          109987402                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.235731                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1140426900                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1140409008                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         577993008                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1104716331                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.234914                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.523205                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2085445                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       359076                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    922881213                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.234708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.216975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    583721229     63.25%     63.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    107175571     11.61%     74.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     63628176      6.89%     81.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     47649720      5.16%     86.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28938746      3.14%     90.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18687355      2.02%     92.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10447784      1.13%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10831509      1.17%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     51801123      5.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    922881213                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1139489093                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              313281737                       # Number of memory references committed
system.switch_cpus.commit.loads             203319444                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21564456                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          615954250                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         680994697                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    418265590     36.71%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41733      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            1      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     62952523      5.52%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     31565681      2.77%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            3      0.00%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     17020286      1.49%     46.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc    157351326     13.81%     60.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     74028258      6.50%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     64877411      5.69%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       104544      0.01%     72.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     37523793      3.29%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     36138044      3.17%     78.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    165795651     14.55%     93.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     73824249      6.48%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1139489093                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      51801123                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2012654628                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2283616978                       # The number of ROB writes
system.switch_cpus.timesIdled                    1336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  123281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1139489093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.923472                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.923472                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.082869                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.082869                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        727696557                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       361362475                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1505364284                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        880676418                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4065286839                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442610574                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4971781114                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260251930                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     19228122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9612411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         283068                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       283068                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1199918644000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6738628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6200301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5143465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4447889                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6202147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2871507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2871507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1282                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6737346                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28826559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28830405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       164096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229933184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1230097280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12383667                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110952384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21999382                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21705764     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 293618      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21999382                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19227729918                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1927491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14413280392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
