--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Dec 03 21:58:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     dianya
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \ADC_work/clk_divided]
            2631 items scored, 2491 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 13.202ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i0  (from \ADC_work/clk_divided +)
   Destination:    FD1S3AX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  18.042ns  (28.3% logic, 71.7% route), 11 logic levels.

 Constraint Details:

     18.042ns data_path \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 13.202ns

 Path Details: \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i0 (from \ADC_work/clk_divided)
Route        12   e 1.714                                  \ADC_work/cnt[0]
LUT4        ---     0.493              B to Z              \ADC_work/i19174_2_lut_rep_649_3_lut_4_lut
Route         7   e 1.502                                  \ADC_work/n38396
LUT4        ---     0.493              B to Z              \ADC_work/i873_4_lut_rep_760
Route        33   e 2.041                                  n39799
LUT4        ---     0.493              B to Z              \ADC_work/i18249_2_lut_rep_579
Route         5   e 1.405                                  \ADC_work/n38326
LUT4        ---     0.493              A to Z              \ADC_work/i1_4_lut_adj_65
Route         2   e 1.141                                  \ADC_work/n22
LUT4        ---     0.493              C to Z              \ADC_work/i1_4_lut_4_lut_adj_64
Route         2   e 1.141                                  \ADC_work/n29
LUT4        ---     0.493              D to Z              \ADC_work/i1_2_lut_4_lut
Route         1   e 0.941                                  \ADC_work/n27
LUT4        ---     0.493              D to Z              \ADC_work/i7598_4_lut
Route         2   e 1.141                                  \ADC_work/n10729
LUT4        ---     0.493              D to Z              \ADC_work/sda_out_out_bdd_3_lut_4_lut
Route         1   e 0.020                                  \ADC_work/n37858
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i34260
Route         1   e 0.941                                  \ADC_work/n37859
LUT4        ---     0.493              C to Z              \ADC_work/n37859_bdd_2_lut_3_lut
Route         1   e 0.941                                  \ADC_work/sda_out_N_171
                  --------
                   18.042  (28.3% logic, 71.7% route), 11 logic levels.


Error:  The following path violates requirements by 13.137ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i0  (from \ADC_work/clk_divided +)
   Destination:    FD1S3AX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  17.977ns  (28.4% logic, 71.6% route), 11 logic levels.

 Constraint Details:

     17.977ns data_path \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 13.137ns

 Path Details: \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i0 (from \ADC_work/clk_divided)
Route        12   e 1.714                                  \ADC_work/cnt[0]
LUT4        ---     0.493              B to Z              \ADC_work/i19174_2_lut_rep_649_3_lut_4_lut
Route         7   e 1.502                                  \ADC_work/n38396
LUT4        ---     0.493              B to Z              \ADC_work/i873_4_lut_rep_760
Route        33   e 2.041                                  n39799
LUT4        ---     0.493              C to Z              \ADC_work/i7940_2_lut_rep_582_3_lut
Route         4   e 1.340                                  n38329
LUT4        ---     0.493              B to Z              \ADC_work/i1_4_lut_adj_65
Route         2   e 1.141                                  \ADC_work/n22
LUT4        ---     0.493              C to Z              \ADC_work/i1_4_lut_4_lut_adj_64
Route         2   e 1.141                                  \ADC_work/n29
LUT4        ---     0.493              D to Z              \ADC_work/i1_2_lut_4_lut
Route         1   e 0.941                                  \ADC_work/n27
LUT4        ---     0.493              D to Z              \ADC_work/i7598_4_lut
Route         2   e 1.141                                  \ADC_work/n10729
LUT4        ---     0.493              D to Z              \ADC_work/sda_out_out_bdd_3_lut_4_lut
Route         1   e 0.020                                  \ADC_work/n37858
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i34260
Route         1   e 0.941                                  \ADC_work/n37859
LUT4        ---     0.493              C to Z              \ADC_work/n37859_bdd_2_lut_3_lut
Route         1   e 0.941                                  \ADC_work/sda_out_N_171
                  --------
                   17.977  (28.4% logic, 71.6% route), 11 logic levels.


Error:  The following path violates requirements by 13.120ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i1  (from \ADC_work/clk_divided +)
   Destination:    FD1S3AX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  17.960ns  (28.5% logic, 71.5% route), 11 logic levels.

 Constraint Details:

     17.960ns data_path \ADC_work/cnt__i1 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 13.120ns

 Path Details: \ADC_work/cnt__i1 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i1 (from \ADC_work/clk_divided)
Route         9   e 1.632                                  \ADC_work/cnt[1]
LUT4        ---     0.493              A to Z              \ADC_work/i19174_2_lut_rep_649_3_lut_4_lut
Route         7   e 1.502                                  \ADC_work/n38396
LUT4        ---     0.493              B to Z              \ADC_work/i873_4_lut_rep_760
Route        33   e 2.041                                  n39799
LUT4        ---     0.493              B to Z              \ADC_work/i18249_2_lut_rep_579
Route         5   e 1.405                                  \ADC_work/n38326
LUT4        ---     0.493              A to Z              \ADC_work/i1_4_lut_adj_65
Route         2   e 1.141                                  \ADC_work/n22
LUT4        ---     0.493              C to Z              \ADC_work/i1_4_lut_4_lut_adj_64
Route         2   e 1.141                                  \ADC_work/n29
LUT4        ---     0.493              D to Z              \ADC_work/i1_2_lut_4_lut
Route         1   e 0.941                                  \ADC_work/n27
LUT4        ---     0.493              D to Z              \ADC_work/i7598_4_lut
Route         2   e 1.141                                  \ADC_work/n10729
LUT4        ---     0.493              D to Z              \ADC_work/sda_out_out_bdd_3_lut_4_lut
Route         1   e 0.020                                  \ADC_work/n37858
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i34260
Route         1   e 0.941                                  \ADC_work/n37859
LUT4        ---     0.493              C to Z              \ADC_work/n37859_bdd_2_lut_3_lut
Route         1   e 0.941                                  \ADC_work/sda_out_N_171
                  --------
                   17.960  (28.5% logic, 71.5% route), 11 logic levels.

Warning: 18.202 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets ctrlword_595_3[13]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 24.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i4  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:                  29.155ns  (30.2% logic, 69.8% route), 19 logic levels.

 Constraint Details:

     29.155ns data_path \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 24.315ns

 Path Details: \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i4 (from clk_in_c)
Route         4   e 1.398                                  \LCDdisplay/y_cnt[4]
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_700
Route         9   e 1.574                                  \LCDdisplay/n38447
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_656
Route         4   e 1.340                                  \LCDdisplay/n38403
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_4_lut_adj_286
Route         5   e 1.405                                  \LCDdisplay/n22604
LUT4        ---     0.493              C to Z              \LCDdisplay/i1_2_lut_3_lut_4_lut_adj_304
Route         1   e 0.941                                  \LCDdisplay/n5_adj_1470
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_574
Route        27   e 2.030                                  \LCDdisplay/n38321
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_2_lut_rep_555
Route         7   e 1.502                                  n38302
LUT4        ---     0.493              A to Z              \LCDdisplay/n13_bdd_4_lut_34372
Route         1   e 0.941                                  \LCDdisplay/n37564
LUT4        ---     0.493              A to Z              \LCDdisplay/n37564_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37565
LUT4        ---     0.493              A to Z              \LCDdisplay/n37565_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37566
LUT4        ---     0.493              B to Z              \LCDdisplay/n37569_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37570
LUT4        ---     0.493              A to Z              \LCDdisplay/i18574_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i33395_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i33398_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18488_2_lut
Route         2   e 1.141                                  \LCDdisplay/n2834
LUT4        ---     0.493              A to Z              \LCDdisplay/i18757_4_lut
Route         3   e 1.258                                  \LCDdisplay/n3727
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_454_Mux_0_i1_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1440
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/mux_492_Mux_0_i2
Route         1   e 0.941                                  \LCDdisplay/n2_adj_1537
                  --------
                   29.155  (30.2% logic, 69.8% route), 19 logic levels.


Error:  The following path violates requirements by 24.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i4  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i7  (to clk_in_c +)

   Delay:                  29.155ns  (30.2% logic, 69.8% route), 19 logic levels.

 Constraint Details:

     29.155ns data_path \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 24.315ns

 Path Details: \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i4 (from clk_in_c)
Route         4   e 1.398                                  \LCDdisplay/y_cnt[4]
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_700
Route         9   e 1.574                                  \LCDdisplay/n38447
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_656
Route         4   e 1.340                                  \LCDdisplay/n38403
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_4_lut_adj_286
Route         5   e 1.405                                  \LCDdisplay/n22604
LUT4        ---     0.493              C to Z              \LCDdisplay/i1_2_lut_3_lut_4_lut_adj_304
Route         1   e 0.941                                  \LCDdisplay/n5_adj_1470
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_574
Route        27   e 2.030                                  \LCDdisplay/n38321
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_2_lut_rep_555
Route         7   e 1.502                                  n38302
LUT4        ---     0.493              A to Z              \LCDdisplay/n13_bdd_4_lut_34372
Route         1   e 0.941                                  \LCDdisplay/n37564
LUT4        ---     0.493              A to Z              \LCDdisplay/n37564_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37565
LUT4        ---     0.493              A to Z              \LCDdisplay/n37565_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37566
LUT4        ---     0.493              B to Z              \LCDdisplay/n37569_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37570
LUT4        ---     0.493              A to Z              \LCDdisplay/i18574_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i33395_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i33398_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18277_2_lut_rep_325_3_lut
Route         3   e 1.258                                  \LCDdisplay/n38072
LUT4        ---     0.493              A to Z              \LCDdisplay/i18761_2_lut_4_lut
Route         2   e 1.141                                  \LCDdisplay/n3722
LUT4        ---     0.493              D to Z              \LCDdisplay/mux_454_Mux_7_i1_4_lut_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1422
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/mux_492_Mux_7_i2
Route         1   e 0.941                                  \LCDdisplay/n2_adj_1384
                  --------
                   29.155  (30.2% logic, 69.8% route), 19 logic levels.


Error:  The following path violates requirements by 24.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i4  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:                  29.155ns  (30.2% logic, 69.8% route), 19 logic levels.

 Constraint Details:

     29.155ns data_path \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 24.315ns

 Path Details: \LCDdisplay/y_cnt__i4 to \LCDdisplay/data_reg_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i4 (from clk_in_c)
Route         4   e 1.398                                  \LCDdisplay/y_cnt[4]
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_700
Route         9   e 1.574                                  \LCDdisplay/n38447
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_656
Route         4   e 1.340                                  \LCDdisplay/n38403
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_4_lut_adj_286
Route         5   e 1.405                                  \LCDdisplay/n22604
LUT4        ---     0.493              C to Z              \LCDdisplay/i1_2_lut_3_lut_4_lut_adj_304
Route         1   e 0.941                                  \LCDdisplay/n5_adj_1470
LUT4        ---     0.493              A to Z              \LCDdisplay/i3_4_lut_rep_574
Route        27   e 2.030                                  \LCDdisplay/n38321
LUT4        ---     0.493              B to Z              \LCDdisplay/i1_2_lut_rep_555
Route         7   e 1.502                                  n38302
LUT4        ---     0.493              A to Z              \LCDdisplay/n13_bdd_4_lut_34372
Route         1   e 0.941                                  \LCDdisplay/n37564
LUT4        ---     0.493              A to Z              \LCDdisplay/n37564_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37565
LUT4        ---     0.493              A to Z              \LCDdisplay/n37565_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37566
LUT4        ---     0.493              B to Z              \LCDdisplay/n37569_bdd_3_lut
Route         1   e 0.941                                  \LCDdisplay/n37570
LUT4        ---     0.493              A to Z              \LCDdisplay/i18574_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i33395_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i33398_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18277_2_lut_rep_325_3_lut
Route         3   e 1.258                                  \LCDdisplay/n38072
LUT4        ---     0.493              A to Z              \LCDdisplay/i18761_2_lut_4_lut
Route         2   e 1.141                                  \LCDdisplay/n3722
LUT4        ---     0.493              D to Z              \LCDdisplay/mux_454_Mux_5_i1_4_lut_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1424
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/mux_492_Mux_5_i2
Route         1   e 0.941                                  \LCDdisplay/n2_adj_1386
                  --------
                   29.155  (30.2% logic, 69.8% route), 19 logic levels.

Warning: 29.315 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \ADC_work/clk_divided]   |     5.000 ns|    18.202 ns|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets ctrlword_595_3[13]]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |     5.000 ns|    29.315 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\LCDdisplay/n125                        |       1|    2996|     45.48%
                                        |        |        |
\LCDdisplay/n126                        |       1|    2996|     45.48%
                                        |        |        |
\LCDdisplay/n127                        |       2|    2996|     45.48%
                                        |        |        |
\LCDdisplay/n63                         |       1|    2234|     33.92%
                                        |        |        |
\LCDdisplay/n3727                       |       3|    1950|     29.60%
                                        |        |        |
\LCDdisplay/n2834                       |       2|    1744|     26.48%
                                        |        |        |
\LCDdisplay/n22604                      |       5|    1638|     24.87%
                                        |        |        |
\LCDdisplay/n38321                      |      27|    1609|     24.43%
                                        |        |        |
\LCDdisplay/n5_adj_1470                 |       1|    1479|     22.45%
                                        |        |        |
\LCDdisplay/n38447                      |       9|    1388|     21.07%
                                        |        |        |
\LCDdisplay/n13989                      |       1|    1360|     20.65%
                                        |        |        |
\LCDdisplay/n36180                      |       1|    1340|     20.34%
                                        |        |        |
\LCDdisplay/n3722                       |       2|    1301|     19.75%
                                        |        |        |
\LCDdisplay/n38072                      |       3|    1252|     19.01%
                                        |        |        |
\LCDdisplay/n3_adj_1382                 |       2|    1100|     16.70%
                                        |        |        |
\LCDdisplay/n36178                      |       1|     937|     14.22%
                                        |        |        |
n39799                                  |      33|     931|     14.13%
                                        |        |        |
\LCDdisplay/n37570                      |       1|     874|     13.27%
                                        |        |        |
\LCDdisplay/n38402                      |       3|     815|     12.37%
                                        |        |        |
\LCDdisplay/n38403                      |       4|     812|     12.33%
                                        |        |        |
\LCDdisplay/n37566                      |       1|     773|     11.74%
                                        |        |        |
\LCDdisplay/n14004                      |       1|     762|     11.57%
                                        |        |        |
\LCDdisplay/n2                          |       1|     670|     10.17%
                                        |        |        |
\LCDdisplay/n36243                      |       1|     670|     10.17%
                                        |        |        |
\LCDdisplay/y_cnt[2]                    |      89|     662|     10.05%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 6587  Score: 90961833

Constraints cover  57112 paths, 1987 nets, and 5751 connections (72.7% coverage)


Peak memory: 156024832 bytes, TRCE: 9814016 bytes, DLYMAN: 655360 bytes
CPU_TIME_REPORT: 0 secs 
