Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 28 15:12:34 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |          116 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           29 |
| Yes          | No                    | No                     |            1045 |          371 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1373 |          613 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/sel                                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/e_from_e_cancel_V_reg_827       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/e_to_m_d_i_rd_V_load_reg_39280                                                   |                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_50_1_fu_218/flow_control_loop_pipe_sequential_init_U/E[0]                                    |                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_5460                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_546[0]                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_5460                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_546[8]                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln76_2_reg_37250                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/m_from_e_result_fu_410_reg[0]_0 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln79_2_reg_37150                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/msize_V_fu_402_reg[1]           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln76_2_reg_37250                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/m_from_e_result_fu_410_reg[0]   |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln76_2_reg_37250                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/m_from_e_result_fu_410_reg[1]   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln76_2_reg_37250                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/m_from_e_result_fu_410_reg[0]_1 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln79_2_reg_37150                    |                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                8 |             12 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/sel                                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/m_from_e_result_fu_410[31]_i_1_n_0                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/ap_phi_reg_pp0_iter0_next_pc_V_reg_1002                                          |                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_5460                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/reg_file_31_fu_546[16]                                                   |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/shl_ln79_2_reg_37150                    | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/m_from_e_result_fu_410_reg[1]_2 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][0]                     |                                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/sel                                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/e_to_m_d_i_imm_V_fu_414                                                  |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                        |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                        |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/ap_phi_reg_pp0_iter0_result_26_reg_9630_in                                       | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/ap_phi_reg_pp0_iter0_result_26_reg_963[31]_i_1_n_0                       |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_6           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_5           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_4           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/result_10_reg_38490                                                              |                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/result_4_reg_38690                                                               |                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/E[0]                                                                             |                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_1           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_16          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                |                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_6           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_5           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_4           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]             | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_3           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_0           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_2           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_7           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_15          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_1           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_14          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_13          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_12          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_11          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_10          | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_8           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               27 |             32 |         1.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                         | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[1]_9           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]             | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]_0           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]_1           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               28 |             32 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]_2           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               27 |             32 |         1.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]_3           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[2]_4           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]             | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_0           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_3           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/w_from_m_rd_V_fu_382_reg[3]_2           | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/E[0]                                    |                                                                                                                                                        |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |               18 |             35 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/a01_reg_36840                           |                                                                                                                                                        |               17 |             35 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |                6 |             45 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/p_85_in                                                                          |                                                                                                                                                        |               17 |             56 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/ap_CS_fsm_state5                                                                                                                 | design_1_i/rv32i_pp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/sel                                                                              | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/Q[0]                                                                             |                                                                                                                                                        |               34 |             98 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/sel                                                                              |                                                                                                                                                        |               45 |            109 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254_code_ram_ce0                     |                                                                                                                                                        |               54 |            125 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                        |              117 |            199 |         1.70 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


