Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov  9 10:28:03 2018
| Host         : cep-or1k-br24169 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file orpsoc_top_timing_summary_routed.rpt -pb orpsoc_top_timing_summary_routed.pb -rpx orpsoc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : orpsoc_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: gps_clkgen_inst/gps_clk_slow_buf/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rsa_top_axi4lite_inst/modexp_top_inst/core_inst/montprod_inst/s_mux_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rsa_top_axi4lite_inst/modexp_top_inst/core_inst/montprod_inst/s_mux_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.996   -12721.579                   4561                91764        0.051        0.000                      0                91764        1.100        0.000                       0                 35723  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_in_p          {0.000 2.500}        5.000           200.000         
  dcm0_clk0_prebufg   {0.000 2.500}        5.000           200.000         
  dcm0_clkdv_prebufg  {0.000 10.000}       20.000          50.000          
    clk_fb            {0.000 10.000}       20.000          50.000          
    gps_clk_fast      {0.000 48.881}       97.761          10.229          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_in_p                                                                                                                                                            1.100        0.000                       0                     1  
  dcm0_clk0_prebufg                                                                                                                                                     3.592        0.000                       0                     3  
  dcm0_clkdv_prebufg        8.542        0.000                      0                67002        0.051        0.000                      0                67002        7.000        0.000                       0                 29407  
    clk_fb                                                                                                                                                             18.929        0.000                       0                     2  
    gps_clk_fast           91.041        0.000                      0                 9238        0.060        0.000                      0                 9238       48.239        0.000                       0                  6310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gps_clk_fast        dcm0_clkdv_prebufg       -5.996     -187.433                     32                   32        1.650        0.000                      0                   32  
dcm0_clkdv_prebufg  gps_clk_fast             -4.495     -967.796                    310                  310        0.148        0.000                      0                  310  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   dcm0_clkdv_prebufg  dcm0_clkdv_prebufg       13.711        0.000                      0                11286        0.114        0.000                      0                11286  
**async_default**   dcm0_clkdv_prebufg  gps_clk_fast             -3.856   -11566.349                   4219                 4219        0.104        0.000                      0                 4219  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in_p
  To Clock:  sys_clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  dcm0_clk0_prebufg
  To Clock:  dcm0_clk0_prebufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm0_clk0_prebufg
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen_inst/dcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   clkgen_inst/dcm0_clk0_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dcm0_clkdv_prebufg
  To Clock:  dcm0_clkdv_prebufg

Setup :            0  Failing Endpoints,  Worst Slack        8.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 2.658ns (23.306%)  route 8.747ns (76.694%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.530 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[3]
                         net (fo=4, routed)           0.651     9.180    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[31]
    SLICE_X123Y119       LUT3 (Prop_lut3_I2_O)        0.129     9.309 r  md5_top_axi4lite_inst/md5_top_inst/pancham/A[31]_i_2/O
                         net (fo=1, routed)           0.000     9.309    md5_top_axi4lite_inst/md5_top_inst/pancham/A[31]_i_2_n_1
    SLICE_X123Y119       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.264    18.516    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X123Y119       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[31]/C
                         clock pessimism             -0.648    17.868    
                         clock uncertainty           -0.074    17.793    
    SLICE_X123Y119       FDRE (Setup_fdre_C_D)        0.058    17.851    md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[31]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 2.668ns (23.449%)  route 8.710ns (76.551%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.544 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[1]
                         net (fo=4, routed)           0.614     9.158    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[29]
    SLICE_X123Y119       LUT3 (Prop_lut3_I2_O)        0.125     9.283 r  md5_top_axi4lite_inst/md5_top_inst/pancham/A[29]_i_1/O
                         net (fo=1, routed)           0.000     9.283    md5_top_axi4lite_inst/md5_top_inst/pancham/A[29]_i_1_n_1
    SLICE_X123Y119       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.264    18.516    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X123Y119       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[29]/C
                         clock pessimism             -0.648    17.868    
                         clock uncertainty           -0.074    17.793    
    SLICE_X123Y119       FDSE (Setup_fdse_C_D)        0.033    17.826    md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[29]
  -------------------------------------------------------------------
                         required time                         17.826    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 2.495ns (21.929%)  route 8.883ns (78.071%))
  Logic Levels:           21  (CARRY4=10 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.368 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/O[3]
                         net (fo=4, routed)           0.787     9.154    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[19]
    SLICE_X123Y116       LUT3 (Prop_lut3_I2_O)        0.128     9.282 r  md5_top_axi4lite_inst/md5_top_inst/pancham/B[19]_i_1/O
                         net (fo=1, routed)           0.000     9.282    md5_top_axi4lite_inst/md5_top_inst/pancham/B[19]_i_1_n_1
    SLICE_X123Y116       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.266    18.518    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X123Y116       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[19]/C
                         clock pessimism             -0.648    17.870    
                         clock uncertainty           -0.074    17.795    
    SLICE_X123Y116       FDSE (Setup_fdse_C_D)        0.058    17.853    md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[19]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.388ns  (logic 2.624ns (23.042%)  route 8.764ns (76.958%))
  Logic Levels:           23  (CARRY4=12 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.490 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/O[1]
                         net (fo=4, routed)           0.668     9.158    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[25]
    SLICE_X124Y118       LUT3 (Prop_lut3_I2_O)        0.135     9.293 r  md5_top_axi4lite_inst/md5_top_inst/pancham/B[25]_i_1/O
                         net (fo=1, routed)           0.000     9.293    md5_top_axi4lite_inst/md5_top_inst/pancham/B[25]_i_1_n_1
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[25]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X124Y118       FDSE (Setup_fdse_C_D)        0.086    17.880    md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[25]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 2.567ns (22.657%)  route 8.763ns (77.343%))
  Logic Levels:           23  (CARRY4=12 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.433 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/O[0]
                         net (fo=4, routed)           0.667     9.099    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[24]
    SLICE_X123Y118       LUT3 (Prop_lut3_I2_O)        0.135     9.234 r  md5_top_axi4lite_inst/md5_top_inst/pancham/A[24]_i_1/O
                         net (fo=1, routed)           0.000     9.234    md5_top_axi4lite_inst/md5_top_inst/pancham/A[24]_i_1_n_1
    SLICE_X123Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.264    18.516    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X123Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[24]/C
                         clock pessimism             -0.648    17.868    
                         clock uncertainty           -0.074    17.793    
    SLICE_X123Y118       FDSE (Setup_fdse_C_D)        0.058    17.851    md5_top_axi4lite_inst/md5_top_inst/pancham/A_reg[24]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 2.649ns (23.366%)  route 8.688ns (76.634%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.530 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[3]
                         net (fo=4, routed)           0.592     9.122    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[31]
    SLICE_X126Y118       LUT3 (Prop_lut3_I2_O)        0.120     9.242 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_2/O
                         net (fo=1, routed)           0.000     9.242    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_2_n_1
    SLICE_X126Y118       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X126Y118       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X126Y118       FDRE (Setup_fdre_C_D)        0.066    17.860    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]
  -------------------------------------------------------------------
                         required time                         17.860    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.348ns  (logic 2.657ns (23.413%)  route 8.691ns (76.587%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.530 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[3]
                         net (fo=4, routed)           0.595     9.125    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[31]
    SLICE_X124Y118       LUT3 (Prop_lut3_I2_O)        0.128     9.253 r  md5_top_axi4lite_inst/md5_top_inst/pancham/B[31]_i_2/O
                         net (fo=1, routed)           0.000     9.253    md5_top_axi4lite_inst/md5_top_inst/pancham/B[31]_i_2_n_1
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[31]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X124Y118       FDSE (Setup_fdse_C_D)        0.086    17.880    md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[31]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 2.668ns (23.567%)  route 8.653ns (76.433%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.544 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[1]
                         net (fo=4, routed)           0.557     9.101    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[29]
    SLICE_X126Y118       LUT3 (Prop_lut3_I2_O)        0.125     9.226 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[29]_i_1/O
                         net (fo=1, routed)           0.000     9.226    md5_top_axi4lite_inst/md5_top_inst/pancham/D[29]_i_1_n_1
    SLICE_X126Y118       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X126Y118       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[29]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X126Y118       FDRE (Setup_fdre_C_D)        0.066    17.860    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[29]
  -------------------------------------------------------------------
                         required time                         17.860    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.312ns  (logic 2.564ns (22.666%)  route 8.748ns (77.334%))
  Logic Levels:           23  (CARRY4=12 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.433 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/O[0]
                         net (fo=4, routed)           0.652     9.085    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[24]
    SLICE_X123Y117       LUT3 (Prop_lut3_I2_O)        0.132     9.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/B[24]_i_1/O
                         net (fo=1, routed)           0.000     9.217    md5_top_axi4lite_inst/md5_top_inst/pancham/B[24]_i_1_n_1
    SLICE_X123Y117       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X123Y117       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[24]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X123Y117       FDSE (Setup_fdse_C_D)        0.058    17.852    md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[24]
  -------------------------------------------------------------------
                         required time                         17.852    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 2.617ns (23.122%)  route 8.701ns (76.878%))
  Logic Levels:           24  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.095ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.389    -2.095    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X122Y126       FDRE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y126       FDRE (Prop_fdre_C_Q)         0.259    -1.836 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state_reg[1]/Q
                         net (fo=132, routed)         1.079    -0.757    md5_top_axi4lite_inst/md5_top_inst/pancham/p_5_in
    SLICE_X124Y104       LUT3 (Prop_lut3_I2_O)        0.043    -0.714 r  md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2/O
                         net (fo=83, routed)          2.010     1.296    md5_top_axi4lite_inst/md5_top_inst/pancham/current_state[0]_i_2_n_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.043     1.339 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[7]_i_128/O
                         net (fo=2, routed)           1.122     2.461    md5_top_axi4lite_inst/md5_top_inst/pancham/m[3]
    SLICE_X122Y108       LUT3 (Prop_lut3_I2_O)        0.043     2.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397/O
                         net (fo=2, routed)           0.347     2.851    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_397_n_1
    SLICE_X123Y109       LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401/O
                         net (fo=1, routed)           0.000     2.894    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_401_n_1
    SLICE_X123Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.153 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000     3.153    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_229_n_1
    SLICE_X123Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000     3.206    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_224_n_1
    SLICE_X123Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000     3.259    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_239_n_1
    SLICE_X123Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000     3.312    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_219_n_1
    SLICE_X123Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.478 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_234/O[1]
                         net (fo=8, routed)           0.636     4.114    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/p_0_in[21]
    SLICE_X131Y113       LUT4 (Prop_lut4_I0_O)        0.123     4.237 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237/O
                         net (fo=1, routed)           0.000     4.237    md5_top_axi4lite_inst/md5_top_inst/pancham/D[31]_i_237_n_1
    SLICE_X131Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.504 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.504    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_165_n_1
    SLICE_X131Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.557 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.557    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_154_n_1
    SLICE_X131Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.668 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_90/O[0]
                         net (fo=8, routed)           0.831     5.500    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_1[0]
    SLICE_X144Y111       LUT4 (Prop_lut4_I0_O)        0.128     5.628 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125/O
                         net (fo=2, routed)           0.542     6.169    md5_top_axi4lite_inst/md5_top_inst/pancham/D[19]_i_125_n_1
    SLICE_X145Y107       LUT6 (Prop_lut6_I0_O)        0.134     6.303 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69/O
                         net (fo=2, routed)           0.395     6.699    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_69_n_1
    SLICE_X144Y107       LUT6 (Prop_lut6_I3_O)        0.043     6.742 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_48/O
                         net (fo=1, routed)           0.328     7.070    md5_top_axi4lite_inst/md5_top_inst/pancham/ROUND/next_a15_out[13]
    SLICE_X141Y107       LUT5 (Prop_lut5_I0_O)        0.043     7.113 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30/O
                         net (fo=1, routed)           0.805     7.918    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_30_n_1
    SLICE_X132Y111       LUT6 (Prop_lut6_I0_O)        0.043     7.961 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14/O
                         net (fo=1, routed)           0.000     7.961    md5_top_axi4lite_inst/md5_top_inst/pancham/D[15]_i_14_n_1
    SLICE_X132Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.217 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.217    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[15]_i_3_n_1
    SLICE_X132Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.271    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[19]_i_3_n_1
    SLICE_X132Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.325    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[23]_i_3_n_1
    SLICE_X132Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[27]_i_3_n_1
    SLICE_X132Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.491 r  md5_top_axi4lite_inst/md5_top_inst/pancham/D_reg[31]_i_5/O[2]
                         net (fo=4, routed)           0.605     9.096    md5_top_axi4lite_inst/md5_top_inst/pancham/next_a[30]
    SLICE_X124Y118       LUT3 (Prop_lut3_I2_O)        0.127     9.223 r  md5_top_axi4lite_inst/md5_top_inst/pancham/B[30]_i_1/O
                         net (fo=1, routed)           0.000     9.223    md5_top_axi4lite_inst/md5_top_inst/pancham/B[30]_i_1_n_1
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.265    18.517    md5_top_axi4lite_inst/md5_top_inst/pancham/core_clk_o
    SLICE_X124Y118       FDSE                                         r  md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[30]/C
                         clock pessimism             -0.648    17.869    
                         clock uncertainty           -0.074    17.794    
    SLICE_X124Y118       FDSE (Setup_fdse_C_D)        0.066    17.860    md5_top_axi4lite_inst/md5_top_inst/pancham/B_reg[30]
  -------------------------------------------------------------------
                         required time                         17.860    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  8.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k1a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.834%)  route 0.151ns (54.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.732    -0.393    aes_top_axi4lite_inst/aes/aes/a8/core_clk_o
    SLICE_X51Y97         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.100    -0.293 r  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[171]/Q
                         net (fo=2, routed)           0.151    -0.142    aes_top_axi4lite_inst/aes/aes/a8/k0a_reg[31]_0[76]
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.028    -0.114 r  aes_top_axi4lite_inst/aes/aes/a8/k1a[11]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.114    aes_top_axi4lite_inst/aes/aes/a9/out_1_reg[159]_0[11]
    SLICE_X50Y100        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k1a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.901    -0.465    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X50Y100        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k1a_reg[11]/C
                         clock pessimism              0.213    -0.252    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.087    -0.165    aes_top_axi4lite_inst/aes/aes/a9/k1a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.980%)  route 0.117ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.600    -0.525    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/core_clk_o
    SLICE_X79Y127        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/Q
                         net (fo=111, routed)         0.117    -0.307    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/ADDRD5
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.816    -0.550    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/WCLK
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.035    -0.515    
    SLICE_X78Y126        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.980%)  route 0.117ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.600    -0.525    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/core_clk_o
    SLICE_X79Y127        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/Q
                         net (fo=111, routed)         0.117    -0.307    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/ADDRD5
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.816    -0.550    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/WCLK
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.035    -0.515    
    SLICE_X78Y126        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.980%)  route 0.117ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.600    -0.525    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/core_clk_o
    SLICE_X79Y127        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/Q
                         net (fo=111, routed)         0.117    -0.307    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/ADDRD5
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.816    -0.550    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/WCLK
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.035    -0.515    
    SLICE_X78Y126        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.980%)  route 0.117ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.600    -0.525    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/core_clk_o
    SLICE_X79Y127        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/inFlip0_reg/Q
                         net (fo=111, routed)         0.117    -0.307    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/ADDRD5
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.816    -0.550    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/WCLK
    SLICE_X78Y126        RAMD64E                                      r  stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.035    -0.515    
    SLICE_X78Y126        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    stage17/instPerm18885/s1mem1/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage2/instPerm18684/sw/y1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.672    -0.453    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage2/instPerm18684/sw/core_clk_o
    SLICE_X55Y138        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage2/instPerm18684/sw/y1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.091    -0.362 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage2/instPerm18684/sw/y1_reg[21]/Q
                         net (fo=1, routed)           0.053    -0.309    stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/DIB1
    SLICE_X54Y138        RAMD32                                       r  stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.893    -0.473    stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/WCLK
    SLICE_X54Y138        RAMD32                                       r  stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.031    -0.442    
    SLICE_X54Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079    -0.363    stage2/instPerm18684/s2mem1/mem_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage16/add17628/res_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.630    -0.495    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage16/add17628/core_clk_o
    SLICE_X69Y129        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage16/add17628/res_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.395 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage16/add17628/res_reg[0][10]/Q
                         net (fo=1, routed)           0.097    -0.298    stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/DIC
    SLICE_X70Y130        RAMD64E                                      r  stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.850    -0.516    stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/WCLK
    SLICE_X70Y130        RAMD64E                                      r  stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/RAMC/CLK
                         clock pessimism              0.034    -0.482    
    SLICE_X70Y130        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.353    stage17/instPerm18885/s1mem0/mem_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/sw/y1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.632%)  route 0.098ns (49.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.634    -0.491    dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/sw/core_clk_o
    SLICE_X71Y133        FDRE                                         r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/sw/y1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDRE (Prop_fdre_C_Q)         0.100    -0.391 r  dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage17/instPerm18885/sw/y1_reg[29]/Q
                         net (fo=1, routed)           0.098    -0.293    stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/DIC
    SLICE_X68Y134        RAMD64E                                      r  stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.854    -0.512    stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/WCLK
    SLICE_X68Y134        RAMD64E                                      r  stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/RAMC/CLK
                         clock pessimism              0.034    -0.478    
    SLICE_X68Y134        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.349    stage17/instPerm18885/s2mem1/mem_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/sw/y0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.635    -0.490    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/sw/core_clk_o
    SLICE_X47Y165        FDRE                                         r  idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/sw/y0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.390 r  idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/sw/y0_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.293    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/DIC
    SLICE_X46Y166        RAMD64E                                      r  idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.834    -0.532    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/WCLK
    SLICE_X46Y166        RAMD64E                                      r  idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.053    -0.479    
    SLICE_X46Y166        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.350    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage0/instPerm69505/s2mem0/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 aes_top_axi4lite_inst/aes/aes/a10/out_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/out_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (43.015%)  route 0.142ns (56.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.612    -0.513    aes_top_axi4lite_inst/aes/aes/a10/core_clk_o
    SLICE_X72Y102        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a10/out_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDCE (Prop_fdce_C_Q)         0.107    -0.406 r  aes_top_axi4lite_inst/aes/aes/a10/out_1_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.264    aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/Q[1]
    RAMB18_X5Y41         RAMB18E1                                     r  aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/out_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.863    -0.504    aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/core_clk_o
    RAMB18_X5Y41         RAMB18E1                                     r  aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/out_reg/CLKBWRCLK
                         clock pessimism              0.034    -0.469    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147    -0.322    aes_top_axi4lite_inst/aes/aes/a11/S4_0/S_3/out_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm0_clkdv_prebufg
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen_inst/dcm0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y50      dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage12/codeBlockIsnt18833/m17115/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X3Y52      dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage15/codeBlockIsnt18878/m17436/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X3Y58      dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage3/codeBlockIsnt18714/m16285/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y57      dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage6/codeBlockIsnt18751/m16551/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y54      dft_top_axi4lite_inst/dft_top_top_inst/dft_top/stage9/codeBlockIsnt18788/m16825/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X0Y67      idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage12/codeBlockIsnt69695/m67977/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y63      idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage15/codeBlockIsnt69740/m68298/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y73      idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage3/codeBlockIsnt69576/m67147/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y77      idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage6/codeBlockIsnt69613/m67413/q_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X0Y71      idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage9/codeBlockIsnt69650/m67687/q_reg[1]/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  clkgen_inst/dcm0/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X42Y187    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X40Y150    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage17/instPerm69747/s1mem0/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X40Y150    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage17/instPerm69747/s1mem0/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X40Y150    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage17/instPerm69747/s1mem0/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y186    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y186    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y186    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y186    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y186    idft_top_axi4lite_inst/idft_top_top_inst/idft_top/stage5/instPerm69583/s1mem0/mem_reg_0_7_24_29/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gps_clkgen_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gps_clk_fast
  To Clock:  gps_clk_fast

Setup :            0  Failing Endpoints,  Worst Slack       91.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[0]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y161       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[1]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y161       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[2]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y161       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[3]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y161       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[10]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y163       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[11]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y163       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[8]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y163       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.041ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.431ns (6.967%)  route 5.755ns (93.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.648     8.607    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y163       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[9]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y163       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 91.041    

Slack (MET) :             91.053ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.431ns (6.981%)  route 5.743ns (93.019%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.636     8.595    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y162       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y162       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[4]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y162       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 91.053    

Slack (MET) :             91.053ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.761ns  (gps_clk_fast rise@97.761ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.431ns (6.981%)  route 5.743ns (93.019%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 100.459 - 97.761 ) 
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.306     2.421    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X156Y157       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDSE (Prop_fdse_C_Q)         0.259     2.680 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg[8]/Q
                         net (fo=3, routed)           0.747     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_reg_n_1_[8]
    SLICE_X156Y157       LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4/O
                         net (fo=1, routed)           0.372     3.842    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_4_n_1
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     3.885 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b[11]_i_3/O
                         net (fo=3, routed)           1.366     5.252    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_en_reg_0
    SLICE_X137Y160       LUT2 (Prop_lut2_I0_O)        0.043     5.295 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2/O
                         net (fo=13, routed)          0.621     5.916    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_2_n_1
    SLICE_X136Y163       LUT6 (Prop_lut6_I5_O)        0.043     5.959 r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1/O
                         net (fo=12, routed)          2.636     8.595    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt[0]_i_1_n_1
    SLICE_X137Y162       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                     97.761    97.761 r  
    E19                                               0.000    97.761 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    97.761    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    98.612 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    99.598    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    93.364 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    94.930    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    95.013 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791    96.804    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    96.877 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    99.221    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.304 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.155   100.459    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X137Y162       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[5]/C
                         clock pessimism             -0.342   100.117    
                         clock uncertainty           -0.165    99.952    
    SLICE_X137Y162       FDRE (Setup_fdre_C_R)       -0.304    99.648    gps_top_axi4lite_inst/gps_top_inst/gps/p/x1b_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         99.648    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 91.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (32.989%)  route 0.203ns (67.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.540     1.392    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/gps_clk_fast_BUFG
    SLICE_X99Y176        FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.100     1.492 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[15]/Q
                         net (fo=2, routed)           0.203     1.695    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/Q[15]
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.769     1.724    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/gps_clk_fast_BUFG
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.272     1.453    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.636    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.574%)  route 0.189ns (65.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.544     1.396    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/gps_clk_fast_BUFG
    SLICE_X117Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.100     1.496 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[20]/Q
                         net (fo=1, routed)           0.189     1.685    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/Q[12]
    RAMB18_X7Y61         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.775     1.730    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/gps_clk_fast_BUFG
    RAMB18_X7Y61         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/CLKBWRCLK
                         clock pessimism             -0.290     1.441    
    RAMB18_X7Y61         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.624    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.371%)  route 0.191ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.544     1.396    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/gps_clk_fast_BUFG
    SLICE_X117Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.100     1.496 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r11/state_out_reg[21]/Q
                         net (fo=1, routed)           0.191     1.687    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/Q[13]
    RAMB18_X7Y61         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.775     1.730    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/gps_clk_fast_BUFG
    RAMB18_X7Y61         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg/CLKBWRCLK
                         clock pessimism             -0.290     1.441    
    RAMB18_X7Y61         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.624    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/S4_4/S_2/out_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.674%)  route 0.206ns (67.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.540     1.392    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/gps_clk_fast_BUFG
    SLICE_X99Y176        FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.100     1.492 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[2]/Q
                         net (fo=2, routed)           0.206     1.698    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/Q[2]
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.766     1.721    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/gps_clk_fast_BUFG
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.272     1.450    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.633    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.089%)  route 0.193ns (65.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.623     1.475    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/gps_clk_fast_BUFG
    SLICE_X167Y158       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y158       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[126]/Q
                         net (fo=2, routed)           0.193     1.768    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/state_out_reg[127][6]
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.855     1.810    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/gps_clk_fast_BUFG
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.291     1.520    
    RAMB18_X10Y63        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.703    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.149%)  route 0.193ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.539     1.391    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/gps_clk_fast_BUFG
    SLICE_X101Y176       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y176       FDRE (Prop_fdre_C_Q)         0.100     1.491 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r8/state_out_reg[9]/Q
                         net (fo=2, routed)           0.193     1.684    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/Q[9]
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.769     1.724    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/gps_clk_fast_BUFG
    RAMB18_X6Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.290     1.435    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.618    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r9/t3/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.608%)  route 0.198ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.624     1.476    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/gps_clk_fast_BUFG
    SLICE_X167Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y156       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[124]/Q
                         net (fo=2, routed)           0.198     1.774    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/state_out_reg[127][4]
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.855     1.810    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/gps_clk_fast_BUFG
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.291     1.520    
    RAMB18_X10Y63        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.703    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r6/state_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/out_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.583%)  route 0.217ns (68.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.557     1.409    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r6/gps_clk_fast_BUFG
    SLICE_X77Y193        FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r6/state_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.100     1.509 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r6/state_out_reg[7]/Q
                         net (fo=2, routed)           0.217     1.726    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/Q[7]
    RAMB18_X5Y76         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/out_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.787     1.742    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/gps_clk_fast_BUFG
    RAMB18_X5Y76         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.272     1.471    
    RAMB18_X5Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.654    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r7/t3/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.418%)  route 0.199ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.624     1.476    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/gps_clk_fast_BUFG
    SLICE_X167Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y156       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/state_out_reg[123]/Q
                         net (fo=2, routed)           0.199     1.775    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/state_out_reg[127][3]
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.855     1.810    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/gps_clk_fast_BUFG
    RAMB18_X10Y63        RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.291     1.520    
    RAMB18_X10Y63        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.703    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r3/t3/t3/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a4/out_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/out_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.894%)  route 0.193ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.571     1.423    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a4/gps_clk_fast_BUFG
    SLICE_X136Y178       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a4/out_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y178       FDCE (Prop_fdce_C_Q)         0.118     1.541 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a4/out_1_reg[10]/Q
                         net (fo=2, routed)           0.193     1.734    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/out_1[10]
    RAMB18_X8Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/out_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.038    -0.328    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.275 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     0.926    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.956 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.795     1.750    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/gps_clk_fast_BUFG
    RAMB18_X8Y71         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/out_reg/CLKBWRCLK
                         clock pessimism             -0.272     1.479    
    RAMB18_X8Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.662    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a5/S4_0/S_2/out_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gps_clk_fast
Waveform(ns):       { 0.000 48.881 }
Period(ns):         97.761
Sources:            { gps_clkgen_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y68     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/S4_0/S_0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y68     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/S4_0/S_0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y66     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/S4_0/S_0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y66     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/S4_0/S_0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         97.761      95.922     RAMB18_X7Y62     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/S4_0/S_2/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         97.761      95.922     RAMB18_X7Y62     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/S4_0/S_2/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         97.761      95.922     RAMB18_X8Y66     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/S4_0/S_0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         97.761      95.922     RAMB18_X8Y66     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/S4_0/S_0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y71     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/S4_0/S_2/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         97.761      95.922     RAMB18_X9Y71     gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/S4_0/S_2/out_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       97.761      115.599    MMCME2_ADV_X1Y0  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         48.881      48.239     SLICE_X136Y165   gps_top_axi4lite_inst/gps_top_inst/gps/p/sreg_reg[10]_srl11___gps_top_axi4lite_inst_gps_top_inst_gps_p_sreg_reg_r_14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         48.881      48.239     SLICE_X136Y165   gps_top_axi4lite_inst/gps_top_inst/gps/p/sreg_reg[10]_srl11___gps_top_axi4lite_inst_gps_top_inst_gps_p_sreg_reg_r_14/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X158Y171   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/out_1_reg[136]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X141Y165   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k3a_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X141Y165   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k5a_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X144Y167   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[128]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X155Y163   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/k2a_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X160Y164   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/out_1_reg[183]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X152Y170   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/out_1_reg[42]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         48.881      48.481     SLICE_X150Y170   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a2/out_1_reg[47]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         48.881      48.239     SLICE_X136Y165   gps_top_axi4lite_inst/gps_top_inst/gps/p/sreg_reg[10]_srl11___gps_top_axi4lite_inst_gps_top_inst_gps_p_sreg_reg_r_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         48.881      48.239     SLICE_X136Y165   gps_top_axi4lite_inst/gps_top_inst/gps/p/sreg_reg[10]_srl11___gps_top_axi4lite_inst_gps_top_inst_gps_p_sreg_reg_r_14/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         48.881      48.531     SLICE_X110Y196   gps_clkgen_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         48.881      48.531     SLICE_X110Y196   gps_clkgen_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         48.881      48.531     SLICE_X110Y196   gps_clkgen_inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         48.881      48.531     SLICE_X110Y196   gps_clkgen_inst/enable_slow_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         48.881      48.531     SLICE_X140Y164   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/S4_0/S_0/gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/S4_0/S_0/out_reg_cooolgate_en_gate_74_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         48.881      48.531     SLICE_X152Y166   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/k1a_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         48.881      48.531     SLICE_X155Y166   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/k4a_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         48.881      48.531     SLICE_X147Y161   gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a0/out_1_reg[127]/C



---------------------------------------------------------------------------------------------------
From Clock:  gps_clk_fast
  To Clock:  dcm0_clkdv_prebufg

Setup :           32  Failing Endpoints,  Worst Slack       -5.996ns,  Total Violation     -187.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.996ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/validCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.183ns  (logic 0.352ns (29.765%)  route 0.831ns (70.235%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 878.355 - 880.000 ) 
    Source Clock Delay      (SCD):    2.345ns = ( 882.195 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.230   882.196    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/gps_clk_fast_BUFG
    SLICE_X129Y163       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/validCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDCE (Prop_fdce_C_Q)         0.223   882.419 f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/validCounter_reg[2]/Q
                         net (fo=5, routed)           0.455   882.874    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/validCounter_reg__0__0[2]
    SLICE_X129Y162       LUT5 (Prop_lut5_I4_O)        0.043   882.917 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/read_buffer[0]_i_5__1/O
                         net (fo=1, routed)           0.190   883.107    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/codes_valid
    SLICE_X129Y160       LUT6 (Prop_lut6_I5_O)        0.043   883.150 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/read_buffer[0]_i_4__1/O
                         net (fo=1, routed)           0.185   883.335    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/p_pt_reg[32]
    SLICE_X128Y159       LUT5 (Prop_lut5_I4_O)        0.043   883.378 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000   883.378    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[0]
    SLICE_X128Y159       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.103   878.355    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X128Y159       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[0]/C
                         clock pessimism             -0.736   877.619    
                         clock uncertainty           -0.302   877.317    
    SLICE_X128Y159       FDRE (Setup_fdre_C_D)        0.065   877.382    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                        877.382    
                         arrival time                        -883.378    
  -------------------------------------------------------------------
                         slack                                 -5.996    

Slack (VIOLATED) :        -5.972ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.157ns  (logic 0.345ns (29.816%)  route 0.812ns (70.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 878.355 - 880.000 ) 
    Source Clock Delay      (SCD):    2.347ns = ( 882.198 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.232   882.198    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X124Y158       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y158       FDRE (Prop_fdre_C_Q)         0.259   882.457 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[19]/Q
                         net (fo=3, routed)           0.379   882.836    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/p_pt_reg[63][6]
    SLICE_X123Y158       LUT4 (Prop_lut4_I1_O)        0.043   882.879 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[19]_i_4__0/O
                         net (fo=1, routed)           0.433   883.312    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[19]_i_4__0_n_1
    SLICE_X124Y156       LUT5 (Prop_lut5_I4_O)        0.043   883.355 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[19]_i_1__0/O
                         net (fo=1, routed)           0.000   883.355    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[19]
    SLICE_X124Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.103   878.355    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X124Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[19]/C
                         clock pessimism             -0.736   877.619    
                         clock uncertainty           -0.302   877.317    
    SLICE_X124Y156       FDRE (Setup_fdre_C_D)        0.066   877.383    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                        877.383    
                         arrival time                        -883.355    
  -------------------------------------------------------------------
                         slack                                 -5.972    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.120ns  (logic 0.345ns (30.815%)  route 0.775ns (69.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 878.413 - 880.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 882.258 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.293   882.259    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X136Y154       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y154       FDRE (Prop_fdre_C_Q)         0.259   882.518 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[87]/Q
                         net (fo=3, routed)           0.340   882.857    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][23]
    SLICE_X135Y155       LUT6 (Prop_lut6_I5_O)        0.043   882.900 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[23]_i_3/O
                         net (fo=1, routed)           0.435   883.335    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[55]
    SLICE_X137Y155       LUT5 (Prop_lut5_I2_O)        0.043   883.378 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[23]_i_1__0/O
                         net (fo=1, routed)           0.000   883.378    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[23]
    SLICE_X137Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.161   878.413    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X137Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[23]/C
                         clock pessimism             -0.736   877.677    
                         clock uncertainty           -0.302   877.375    
    SLICE_X137Y155       FDRE (Setup_fdre_C_D)        0.034   877.409    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                        877.409    
                         arrival time                        -883.378    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.943ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.180ns  (logic 0.309ns (26.185%)  route 0.871ns (73.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 878.412 - 880.000 ) 
    Source Clock Delay      (SCD):    2.350ns = ( 882.201 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235   882.201    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X133Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y153       FDRE (Prop_fdre_C_Q)         0.223   882.424 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[124]/Q
                         net (fo=3, routed)           0.628   883.052    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][60]
    SLICE_X134Y155       LUT6 (Prop_lut6_I3_O)        0.043   883.095 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[28]_i_3/O
                         net (fo=1, routed)           0.243   883.338    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[60]
    SLICE_X134Y155       LUT5 (Prop_lut5_I2_O)        0.043   883.381 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[28]_i_1__0/O
                         net (fo=1, routed)           0.000   883.381    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[28]
    SLICE_X134Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.160   878.412    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X134Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[28]/C
                         clock pessimism             -0.736   877.676    
                         clock uncertainty           -0.302   877.374    
    SLICE_X134Y155       FDRE (Setup_fdre_C_D)        0.064   877.438    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                        877.438    
                         arrival time                        -883.381    
  -------------------------------------------------------------------
                         slack                                 -5.943    

Slack (VIOLATED) :        -5.941ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.124ns  (logic 0.309ns (27.486%)  route 0.815ns (72.514%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 878.355 - 880.000 ) 
    Source Clock Delay      (SCD):    2.348ns = ( 882.198 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.233   882.199    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X123Y154       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y154       FDRE (Prop_fdre_C_Q)         0.223   882.422 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[20]/Q
                         net (fo=3, routed)           0.357   882.779    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/p_pt_reg[63][7]
    SLICE_X123Y154       LUT4 (Prop_lut4_I1_O)        0.043   882.822 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[20]_i_4__0/O
                         net (fo=1, routed)           0.458   883.280    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[20]_i_4__0_n_1
    SLICE_X124Y156       LUT5 (Prop_lut5_I4_O)        0.043   883.323 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[20]_i_1__0/O
                         net (fo=1, routed)           0.000   883.323    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[20]
    SLICE_X124Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.103   878.355    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X124Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[20]/C
                         clock pessimism             -0.736   877.619    
                         clock uncertainty           -0.302   877.317    
    SLICE_X124Y156       FDRE (Setup_fdre_C_D)        0.065   877.382    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                        877.382    
                         arrival time                        -883.323    
  -------------------------------------------------------------------
                         slack                                 -5.941    

Slack (VIOLATED) :        -5.935ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.086ns  (logic 0.345ns (31.764%)  route 0.741ns (68.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 878.412 - 880.000 ) 
    Source Clock Delay      (SCD):    2.406ns = ( 882.257 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.291   882.257    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X134Y150       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y150       FDRE (Prop_fdre_C_Q)         0.259   882.516 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[90]/Q
                         net (fo=3, routed)           0.424   882.940    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][26]
    SLICE_X134Y153       LUT6 (Prop_lut6_I5_O)        0.043   882.983 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[26]_i_3/O
                         net (fo=1, routed)           0.317   883.300    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[58]
    SLICE_X135Y152       LUT5 (Prop_lut5_I2_O)        0.043   883.343 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[26]_i_1__0/O
                         net (fo=1, routed)           0.000   883.343    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[26]
    SLICE_X135Y152       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.160   878.412    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X135Y152       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[26]/C
                         clock pessimism             -0.736   877.676    
                         clock uncertainty           -0.302   877.374    
    SLICE_X135Y152       FDRE (Setup_fdre_C_D)        0.034   877.408    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                        877.408    
                         arrival time                        -883.343    
  -------------------------------------------------------------------
                         slack                                 -5.935    

Slack (VIOLATED) :        -5.923ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.107ns  (logic 0.309ns (27.912%)  route 0.798ns (72.088%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 878.357 - 880.000 ) 
    Source Clock Delay      (SCD):    2.350ns = ( 882.201 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235   882.201    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y155       FDRE (Prop_fdre_C_Q)         0.223   882.424 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/Q
                         net (fo=3, routed)           0.444   882.868    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][54]
    SLICE_X131Y154       LUT6 (Prop_lut6_I3_O)        0.043   882.911 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[22]_i_3/O
                         net (fo=1, routed)           0.354   883.265    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[54]
    SLICE_X130Y154       LUT5 (Prop_lut5_I2_O)        0.043   883.308 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[22]_i_1__0/O
                         net (fo=1, routed)           0.000   883.308    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[22]
    SLICE_X130Y154       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105   878.357    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X130Y154       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[22]/C
                         clock pessimism             -0.736   877.621    
                         clock uncertainty           -0.302   877.319    
    SLICE_X130Y154       FDRE (Setup_fdre_C_D)        0.066   877.385    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                        877.385    
                         arrival time                        -883.307    
  -------------------------------------------------------------------
                         slack                                 -5.923    

Slack (VIOLATED) :        -5.919ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.067ns  (logic 0.345ns (32.333%)  route 0.722ns (67.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 878.412 - 880.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 882.258 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.293   882.259    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X136Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y153       FDRE (Prop_fdre_C_Q)         0.259   882.518 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[125]/Q
                         net (fo=3, routed)           0.375   882.893    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][61]
    SLICE_X135Y153       LUT6 (Prop_lut6_I3_O)        0.043   882.936 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[29]_i_3/O
                         net (fo=1, routed)           0.347   883.283    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[61]
    SLICE_X135Y152       LUT5 (Prop_lut5_I2_O)        0.043   883.326 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[29]_i_1__0/O
                         net (fo=1, routed)           0.000   883.326    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[29]
    SLICE_X135Y152       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.160   878.412    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X135Y152       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[29]/C
                         clock pessimism             -0.736   877.676    
                         clock uncertainty           -0.302   877.374    
    SLICE_X135Y152       FDRE (Setup_fdre_C_D)        0.033   877.407    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                        877.407    
                         arrival time                        -883.325    
  -------------------------------------------------------------------
                         slack                                 -5.919    

Slack (VIOLATED) :        -5.910ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.118ns  (logic 0.371ns (33.199%)  route 0.747ns (66.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 878.410 - 880.000 ) 
    Source Clock Delay      (SCD):    2.348ns = ( 882.198 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.233   882.199    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X133Y159       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y159       FDRE (Prop_fdre_C_Q)         0.204   882.403 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[66]/Q
                         net (fo=3, routed)           0.513   882.915    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][2]
    SLICE_X137Y158       LUT6 (Prop_lut6_I5_O)        0.124   883.039 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[2]_i_3/O
                         net (fo=1, routed)           0.234   883.273    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[34]
    SLICE_X135Y158       LUT5 (Prop_lut5_I2_O)        0.043   883.316 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000   883.316    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[2]
    SLICE_X135Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.158   878.410    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X135Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[2]/C
                         clock pessimism             -0.736   877.674    
                         clock uncertainty           -0.302   877.372    
    SLICE_X135Y158       FDRE (Setup_fdre_C_D)        0.034   877.406    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                        877.406    
                         arrival time                        -883.316    
  -------------------------------------------------------------------
                         slack                                 -5.910    

Slack (VIOLATED) :        -5.896ns  (required time - arrival time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (dcm0_clkdv_prebufg rise@880.000ns - gps_clk_fast rise@879.851ns)
  Data Path Delay:        1.048ns  (logic 0.345ns (32.931%)  route 0.703ns (67.069%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 878.355 - 880.000 ) 
    Source Clock Delay      (SCD):    2.348ns = ( 882.198 - 879.851 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                    879.851   879.851 r  
    E19                                               0.000   879.851 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   879.851    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   880.805 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081   881.885    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309   874.576 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697   876.273    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   876.367 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952   878.319    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   878.396 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477   880.873    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   880.966 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.233   882.199    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X126Y156       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y156       FDCE (Prop_fdce_C_Q)         0.259   882.458 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[108]/Q
                         net (fo=1, routed)           0.360   882.817    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[127][44]
    SLICE_X126Y156       LUT5 (Prop_lut5_I2_O)        0.043   882.860 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[12]_i_2__0/O
                         net (fo=1, routed)           0.343   883.203    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[12]_i_2__0_n_1
    SLICE_X127Y156       LUT5 (Prop_lut5_I0_O)        0.043   883.246 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[12]_i_1__0/O
                         net (fo=1, routed)           0.000   883.246    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[12]
    SLICE_X127Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                    880.000   880.000 r  
    E19                                               0.000   880.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000   880.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   880.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986   881.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234   875.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566   877.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   877.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.103   878.355    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X127Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[12]/C
                         clock pessimism             -0.736   877.619    
                         clock uncertainty           -0.302   877.317    
    SLICE_X127Y156       FDRE (Setup_fdre_C_D)        0.033   877.350    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                        877.350    
                         arrival time                        -883.246    
  -------------------------------------------------------------------
                         slack                                 -5.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.156ns (59.067%)  route 0.108ns (40.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.551     1.403    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X133Y154       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y154       FDCE (Prop_fdce_C_Q)         0.100     1.503 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[30]/Q
                         net (fo=1, routed)           0.055     1.558    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[30]
    SLICE_X132Y154       LUT6 (Prop_lut6_I1_O)        0.028     1.586 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[30]_i_3/O
                         net (fo=1, routed)           0.054     1.639    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[62]
    SLICE_X132Y154       LUT5 (Prop_lut5_I2_O)        0.028     1.667 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.667    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[30]
    SLICE_X132Y154       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.753    -0.613    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X132Y154       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[30]/C
                         clock pessimism              0.241    -0.372    
                         clock uncertainty            0.302    -0.070    
    SLICE_X132Y154       FDRE (Hold_fdre_C_D)         0.087     0.017    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.174ns (53.685%)  route 0.150ns (46.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.551     1.403    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X130Y156       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y156       FDCE (Prop_fdce_C_Q)         0.118     1.521 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[59]/Q
                         net (fo=1, routed)           0.097     1.618    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[59]
    SLICE_X130Y157       LUT6 (Prop_lut6_I0_O)        0.028     1.646 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[27]_i_3/O
                         net (fo=1, routed)           0.053     1.699    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[59]
    SLICE_X130Y157       LUT5 (Prop_lut5_I2_O)        0.028     1.727 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[27]
    SLICE_X130Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.752    -0.614    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X130Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[27]/C
                         clock pessimism              0.241    -0.373    
                         clock uncertainty            0.302    -0.071    
    SLICE_X130Y157       FDRE (Hold_fdre_C_D)         0.087     0.016    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.156ns (47.208%)  route 0.174ns (52.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.550     1.402    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X133Y157       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDCE (Prop_fdce_C_Q)         0.100     1.502 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[69]/Q
                         net (fo=1, routed)           0.083     1.585    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[127][5]
    SLICE_X132Y157       LUT5 (Prop_lut5_I0_O)        0.028     1.613 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[5]_i_2__0/O
                         net (fo=1, routed)           0.092     1.705    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[5]_i_2__0_n_1
    SLICE_X130Y157       LUT5 (Prop_lut5_I0_O)        0.028     1.733 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[5]
    SLICE_X130Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.752    -0.614    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X130Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[5]/C
                         clock pessimism              0.241    -0.373    
                         clock uncertainty            0.302    -0.071    
    SLICE_X130Y157       FDRE (Hold_fdre_C_D)         0.087     0.016    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.156ns (46.810%)  route 0.177ns (53.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.547     1.399    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X119Y158       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDCE (Prop_fdce_C_Q)         0.100     1.499 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[48]/Q
                         net (fo=1, routed)           0.123     1.622    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[48]
    SLICE_X120Y158       LUT6 (Prop_lut6_I0_O)        0.028     1.650 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[16]_i_3/O
                         net (fo=1, routed)           0.055     1.704    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[48]
    SLICE_X120Y158       LUT5 (Prop_lut5_I2_O)        0.028     1.732 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[16]
    SLICE_X120Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.749    -0.617    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X120Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[16]/C
                         clock pessimism              0.241    -0.376    
                         clock uncertainty            0.302    -0.074    
    SLICE_X120Y158       FDRE (Hold_fdre_C_D)         0.087     0.013    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.156ns (48.765%)  route 0.164ns (51.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.548     1.400    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X123Y159       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y159       FDRE (Prop_fdre_C_Q)         0.100     1.500 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[114]/Q
                         net (fo=3, routed)           0.113     1.613    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][50]
    SLICE_X123Y157       LUT6 (Prop_lut6_I3_O)        0.028     1.641 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[18]_i_3/O
                         net (fo=1, routed)           0.051     1.692    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[50]
    SLICE_X123Y157       LUT5 (Prop_lut5_I2_O)        0.028     1.720 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.720    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[18]
    SLICE_X123Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.750    -0.616    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X123Y157       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[18]/C
                         clock pessimism              0.241    -0.375    
                         clock uncertainty            0.302    -0.073    
    SLICE_X123Y157       FDRE (Hold_fdre_C_D)         0.060    -0.013    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.174ns (50.182%)  route 0.173ns (49.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.550     1.402    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X130Y159       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y159       FDCE (Prop_fdce_C_Q)         0.118     1.520 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[33]/Q
                         net (fo=1, routed)           0.053     1.573    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[33]
    SLICE_X131Y159       LUT6 (Prop_lut6_I0_O)        0.028     1.601 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[1]_i_3/O
                         net (fo=1, routed)           0.120     1.721    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[33]
    SLICE_X132Y160       LUT5 (Prop_lut5_I2_O)        0.028     1.749 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[1]
    SLICE_X132Y160       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.751    -0.615    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X132Y160       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[1]/C
                         clock pessimism              0.241    -0.374    
                         clock uncertainty            0.302    -0.072    
    SLICE_X132Y160       FDRE (Hold_fdre_C_D)         0.087     0.015    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.156ns (44.787%)  route 0.192ns (55.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.549     1.401    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X129Y157       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y157       FDCE (Prop_fdce_C_Q)         0.100     1.501 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[39]/Q
                         net (fo=1, routed)           0.138     1.639    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[39]
    SLICE_X128Y159       LUT6 (Prop_lut6_I0_O)        0.028     1.667 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[7]_i_3/O
                         net (fo=1, routed)           0.055     1.721    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[39]
    SLICE_X128Y159       LUT5 (Prop_lut5_I2_O)        0.028     1.749 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[7]
    SLICE_X128Y159       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.751    -0.615    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X128Y159       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[7]/C
                         clock pessimism              0.241    -0.374    
                         clock uncertainty            0.302    -0.072    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.087     0.015    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.156ns (42.923%)  route 0.207ns (57.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.550     1.402    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X129Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y156       FDRE (Prop_fdre_C_Q)         0.100     1.502 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[72]/Q
                         net (fo=3, routed)           0.103     1.605    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/p_pt_reg[127][8]
    SLICE_X129Y156       LUT6 (Prop_lut6_I5_O)        0.028     1.633 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[8]_i_3/O
                         net (fo=1, routed)           0.104     1.737    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[40]
    SLICE_X128Y156       LUT5 (Prop_lut5_I2_O)        0.028     1.765 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[8]
    SLICE_X128Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.752    -0.614    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X128Y156       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[8]/C
                         clock pessimism              0.241    -0.373    
                         clock uncertainty            0.302    -0.071    
    SLICE_X128Y156       FDRE (Hold_fdre_C_D)         0.087     0.016    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.225%)  route 0.181ns (49.775%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.550     1.402    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X125Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y156       FDRE (Prop_fdre_C_Q)         0.091     1.493 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[9]/Q
                         net (fo=3, routed)           0.127     1.620    gps_top_axi4lite_inst/gps_top_inst/gps/p_code[9]
    SLICE_X126Y155       LUT5 (Prop_lut5_I1_O)        0.064     1.684 r  gps_top_axi4lite_inst/gps_top_inst/gps/read_buffer[9]_i_4__0/O
                         net (fo=1, routed)           0.055     1.738    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/p_pt_reg[41]
    SLICE_X126Y155       LUT5 (Prop_lut5_I4_O)        0.028     1.766 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.766    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[9]
    SLICE_X126Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.752    -0.614    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X126Y155       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[9]/C
                         clock pessimism              0.241    -0.373    
                         clock uncertainty            0.302    -0.071    
    SLICE_X126Y155       FDRE (Hold_fdre_C_D)         0.087     0.016    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Destination:            gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dcm0_clkdv_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - gps_clk_fast rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.156ns (45.801%)  route 0.185ns (54.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.768    -0.357    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.307 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     0.826    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.852 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        0.579     1.431    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/gps_clk_fast_BUFG
    SLICE_X135Y157       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y157       FDCE (Prop_fdce_C_Q)         0.100     1.531 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/state_out_reg[36]/Q
                         net (fo=1, routed)           0.134     1.665    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/l_code[36]
    SLICE_X135Y158       LUT6 (Prop_lut6_I0_O)        0.028     1.693 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/rf/read_buffer[4]_i_3/O
                         net (fo=1, routed)           0.051     1.744    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/state_out_reg[36]
    SLICE_X135Y158       LUT5 (Prop_lut5_I2_O)        0.028     1.772 r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/wbs_d_gps_dat_o[4]
    SLICE_X135Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.781    -0.585    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/core_clk_o
    SLICE_X135Y158       FDRE                                         r  gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[4]/C
                         clock pessimism              0.241    -0.344    
                         clock uncertainty            0.302    -0.042    
    SLICE_X135Y158       FDRE (Hold_fdre_C_D)         0.061     0.019    gps_top_axi4lite_inst/bonfire_axi4l2wb_inst/read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.753    





---------------------------------------------------------------------------------------------------
From Clock:  dcm0_clkdv_prebufg
  To Clock:  gps_clk_fast

Setup :          310  Failing Endpoints,  Worst Slack       -4.495ns,  Total Violation     -967.796ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.495ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        8.127ns  (logic 0.266ns (3.273%)  route 7.861ns (96.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12222.815 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/Q
                         net (fo=277, routed)         6.297 12224.327    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/Q[0]_repN_5_alias
    SLICE_X119Y162       LUT2 (Prop_lut2_I1_O)        0.043 12224.370 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg_ENARDEN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           1.564 12225.935    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg_ENARDEN_cooolgate_en_sig_51
    RAMB18_X7Y65         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.123 12222.815    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/gps_clk_fast_BUFG
    RAMB18_X7Y65         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.736 12222.079    
                         clock uncertainty           -0.311 12221.768    
    RAMB18_X7Y65         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328 12221.439    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t1/s0/out_reg
  -------------------------------------------------------------------
                         required time                      12221.439    
                         arrival time                       -12225.935    
  -------------------------------------------------------------------
                         slack                                 -4.495    

Slack (VIOLATED) :        -4.467ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        8.099ns  (logic 0.266ns (3.284%)  route 7.833ns (96.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12222.815 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/Q
                         net (fo=277, routed)         6.278 12224.309    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/Q[0]_repN_5_alias
    SLICE_X118Y162       LUT2 (Prop_lut2_I1_O)        0.043 12224.352 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg_ENARDEN_cooolgate_en_gate_115/O
                         net (fo=1, routed)           1.555 12225.906    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg_ENARDEN_cooolgate_en_sig_59
    RAMB18_X7Y64         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.123 12222.815    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/gps_clk_fast_BUFG
    RAMB18_X7Y64         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.736 12222.079    
                         clock uncertainty           -0.311 12221.768    
    RAMB18_X7Y64         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328 12221.439    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg
  -------------------------------------------------------------------
                         required time                      12221.439    
                         arrival time                       -12225.906    
  -------------------------------------------------------------------
                         slack                                 -4.467    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        8.055ns  (logic 0.266ns (3.302%)  route 7.789ns (96.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12222.815 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 r  clkgen_inst/wb_rst_shr_reg[15]_replica_5/Q
                         net (fo=277, routed)         6.279 12224.310    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/Q[0]_repN_5_alias
    SLICE_X118Y162       LUT2 (Prop_lut2_I1_O)        0.043 12224.353 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg_ENBWREN_cooolgate_en_gate_117/O
                         net (fo=1, routed)           1.510 12225.862    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg_ENBWREN_cooolgate_en_sig_60
    RAMB18_X7Y64         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.123 12222.815    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/gps_clk_fast_BUFG
    RAMB18_X7Y64         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.736 12222.079    
                         clock uncertainty           -0.311 12221.768    
    RAMB18_X7Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328 12221.439    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t2/t1/s0/out_reg
  -------------------------------------------------------------------
                         required time                      12221.439    
                         arrival time                       -12225.861    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.359ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        8.050ns  (logic 0.302ns (3.752%)  route 7.748ns (96.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12222.871 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.195ns = ( 12217.805 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.289 12217.806    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.259 12218.064 r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         5.643 12223.707    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/Q[0]_repN_10_alias
    SLICE_X134Y167       LUT2 (Prop_lut2_I1_O)        0.043 12223.750 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg_ENARDEN_cooolgate_en_gate_127/O
                         net (fo=1, routed)           2.105 12225.855    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg_ENARDEN_cooolgate_en_sig_65
    RAMB18_X8Y67         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.179 12222.871    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/gps_clk_fast_BUFG
    RAMB18_X8Y67         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.736 12222.135    
                         clock uncertainty           -0.311 12221.823    
    RAMB18_X8Y67         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328 12221.495    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                      12221.495    
                         arrival time                       -12225.854    
  -------------------------------------------------------------------
                         slack                                 -4.359    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_16/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.994ns  (logic 0.266ns (3.327%)  route 7.728ns (96.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12222.866 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.195ns = ( 12217.805 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.289 12217.806    clkgen_inst/core_clk_o
    SLICE_X141Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y166       FDPE (Prop_fdpe_C_Q)         0.223 12218.028 r  clkgen_inst/wb_rst_shr_reg[15]_replica_16/Q
                         net (fo=224, routed)         6.031 12224.060    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/Q[0]_repN_16_alias
    SLICE_X134Y172       LUT2 (Prop_lut2_I1_O)        0.043 12224.103 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg_ENARDEN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           1.697 12225.800    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg_ENARDEN_cooolgate_en_sig_53
    RAMB18_X8Y68         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.174 12222.866    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/gps_clk_fast_BUFG
    RAMB18_X8Y68         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.736 12222.130    
                         clock uncertainty           -0.311 12221.818    
    RAMB18_X8Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328 12221.490    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t1/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                      12221.490    
                         arrival time                       -12225.799    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.112ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.737ns  (logic 0.266ns (3.438%)  route 7.471ns (96.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12222.807 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 r  clkgen_inst/wb_rst_shr_reg[15]_replica_4/Q
                         net (fo=208, routed)         6.035 12224.064    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/Q[0]_repN_4_alias
    SLICE_X118Y172       LUT2 (Prop_lut2_I1_O)        0.043 12224.107 r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg_ENBWREN_cooolgate_en_gate_137/O
                         net (fo=1, routed)           1.436 12225.543    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg_ENBWREN_cooolgate_en_sig_70
    RAMB18_X7Y69         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.115 12222.807    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/gps_clk_fast_BUFG
    RAMB18_X7Y69         RAMB18E1                                     r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.736 12222.070    
                         clock uncertainty           -0.311 12221.759    
    RAMB18_X7Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328 12221.431    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/r1/t3/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                      12221.432    
                         arrival time                       -12225.543    
  -------------------------------------------------------------------
                         slack                                 -4.112    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.701ns  (logic 0.302ns (3.921%)  route 7.399ns (96.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12222.849 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 12217.816 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.301 12217.817    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.259 12218.076 r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/Q
                         net (fo=267, routed)         4.215 12222.291    clkgen_inst/Q[0]_repN_7
    SLICE_X146Y161       LUT2 (Prop_lut2_I0_O)        0.043 12222.334 r  clkgen_inst/x2a[11]_i_1/O
                         net (fo=12, routed)          3.184 12225.519    gps_top_axi4lite_inst/gps_top_inst/gps/p/wb_rst_shr_reg[15]_1[0]
    SLICE_X148Y178       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.156 12222.849    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X148Y178       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[0]/C
                         clock pessimism             -0.736 12222.112    
                         clock uncertainty           -0.311 12221.801    
    SLICE_X148Y178       FDSE (Setup_fdse_C_S)       -0.281 12221.520    gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[0]
  -------------------------------------------------------------------
                         required time                      12221.520    
                         arrival time                       -12225.518    
  -------------------------------------------------------------------
                         slack                                 -3.998    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.701ns  (logic 0.302ns (3.921%)  route 7.399ns (96.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12222.849 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 12217.816 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.301 12217.817    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.259 12218.076 r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/Q
                         net (fo=267, routed)         4.215 12222.291    clkgen_inst/Q[0]_repN_7
    SLICE_X146Y161       LUT2 (Prop_lut2_I0_O)        0.043 12222.334 r  clkgen_inst/x2a[11]_i_1/O
                         net (fo=12, routed)          3.184 12225.519    gps_top_axi4lite_inst/gps_top_inst/gps/p/wb_rst_shr_reg[15]_1[0]
    SLICE_X148Y178       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.156 12222.849    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X148Y178       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[10]/C
                         clock pessimism             -0.736 12222.112    
                         clock uncertainty           -0.311 12221.801    
    SLICE_X148Y178       FDRE (Setup_fdre_C_R)       -0.281 12221.520    gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[10]
  -------------------------------------------------------------------
                         required time                      12221.520    
                         arrival time                       -12225.518    
  -------------------------------------------------------------------
                         slack                                 -3.998    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.701ns  (logic 0.302ns (3.921%)  route 7.399ns (96.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12222.849 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 12217.816 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.301 12217.817    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.259 12218.076 r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/Q
                         net (fo=267, routed)         4.215 12222.291    clkgen_inst/Q[0]_repN_7
    SLICE_X146Y161       LUT2 (Prop_lut2_I0_O)        0.043 12222.334 r  clkgen_inst/x2a[11]_i_1/O
                         net (fo=12, routed)          3.184 12225.519    gps_top_axi4lite_inst/gps_top_inst/gps/p/wb_rst_shr_reg[15]_1[0]
    SLICE_X148Y178       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.156 12222.849    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X148Y178       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[1]/C
                         clock pessimism             -0.736 12222.112    
                         clock uncertainty           -0.311 12221.801    
    SLICE_X148Y178       FDRE (Setup_fdre_C_R)       -0.281 12221.520    gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[1]
  -------------------------------------------------------------------
                         required time                      12221.520    
                         arrival time                       -12225.518    
  -------------------------------------------------------------------
                         slack                                 -3.998    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.701ns  (logic 0.302ns (3.921%)  route 7.399ns (96.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12222.849 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 12217.816 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.301 12217.817    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.259 12218.076 r  clkgen_inst/wb_rst_shr_reg[15]_replica_7/Q
                         net (fo=267, routed)         4.215 12222.291    clkgen_inst/Q[0]_repN_7
    SLICE_X146Y161       LUT2 (Prop_lut2_I0_O)        0.043 12222.334 r  clkgen_inst/x2a[11]_i_1/O
                         net (fo=12, routed)          3.184 12225.519    gps_top_axi4lite_inst/gps_top_inst/gps/p/wb_rst_shr_reg[15]_1[0]
    SLICE_X148Y178       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.156 12222.849    gps_top_axi4lite_inst/gps_top_inst/gps/p/gps_clk_fast_BUFG
    SLICE_X148Y178       FDSE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[2]/C
                         clock pessimism             -0.736 12222.112    
                         clock uncertainty           -0.311 12221.801    
    SLICE_X148Y178       FDSE (Setup_fdse_C_S)       -0.281 12221.520    gps_top_axi4lite_inst/gps_top_inst/gps/p/x2a_reg[2]
  -------------------------------------------------------------------
                         required time                      12221.520    
                         arrival time                       -12225.518    
  -------------------------------------------------------------------
                         slack                                 -3.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.214ns (4.097%)  route 5.010ns (95.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.378     3.581    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X130Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.231     2.346    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X130Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[10]/C
                         clock pessimism              0.736     3.082    
                         clock uncertainty            0.311     3.393    
    SLICE_X130Y161       FDRE (Hold_fdre_C_CE)        0.040     3.433    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.214ns (4.097%)  route 5.010ns (95.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.378     3.581    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X130Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.231     2.346    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X130Y161       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[27]/C
                         clock pessimism              0.736     3.082    
                         clock uncertainty            0.311     3.393    
    SLICE_X130Y161       FDRE (Hold_fdre_C_CE)        0.040     3.433    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[85]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.214ns (4.098%)  route 5.009ns (95.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.376     3.580    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X129Y154       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X129Y154       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[85]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X129Y154       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[85]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[118]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[126]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[126]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[126]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[35]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[59]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[86]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[86]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.214ns (4.094%)  route 5.013ns (95.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.380     3.584    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.235     2.350    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X131Y155       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[94]/C
                         clock pessimism              0.736     3.086    
                         clock uncertainty            0.311     3.397    
    SLICE_X131Y155       FDRE (Hold_fdre_C_CE)        0.028     3.425    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[94]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             gps_clk_fast
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.214ns (4.092%)  route 5.015ns (95.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    -1.643ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.105    -1.643    gps_top_axi4lite_inst/gps_top_inst/core_clk_o
    SLICE_X131Y153       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y153       FDRE (Prop_fdre_C_Q)         0.178    -1.465 f  gps_top_axi4lite_inst/gps_top_inst/genNext_reg/Q
                         net (fo=7, routed)           2.632     1.167    gps_top_axi4lite_inst/gps_top_inst/gps/genNext_reg
    SLICE_X139Y156       LUT4 (Prop_lut4_I0_O)        0.036     1.203 r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt[127]_i_1/O
                         net (fo=128, routed)         2.383     3.586    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt
    SLICE_X133Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.234     2.349    gps_top_axi4lite_inst/gps_top_inst/gps/gps_clk_fast_BUFG
    SLICE_X133Y156       FDRE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[101]/C
                         clock pessimism              0.736     3.085    
                         clock uncertainty            0.311     3.396    
    SLICE_X133Y156       FDRE (Hold_fdre_C_CE)        0.028     3.424    gps_top_axi4lite_inst/gps_top_inst/gps/p_pt_reg[101]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dcm0_clkdv_prebufg
  To Clock:  dcm0_clkdv_prebufg

Setup :            0  Failing Endpoints,  Worst Slack       13.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[55]_i_6__3/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.223ns (3.602%)  route 5.969ns (96.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.178ns = ( 18.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.969     4.162    Q[0]_repN_23_alias
    SLICE_X46Y71         FDCE                                         f  state_out_reg[55]_i_6__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.570    18.822    core_clk
    SLICE_X46Y71         FDCE                                         r  state_out_reg[55]_i_6__3/C
                         clock pessimism             -0.721    18.101    
                         clock uncertainty           -0.074    18.026    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.154    17.872    state_out_reg[55]_i_6__3
  -------------------------------------------------------------------
                         required time                         17.872    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 13.711    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[63]_i_2__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.223ns (3.746%)  route 5.730ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 18.894 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.730     3.923    Q[0]_repN_23_alias
    SLICE_X37Y55         FDCE                                         f  state_out_reg[63]_i_2__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.642    18.894    core_clk
    SLICE_X37Y55         FDCE                                         r  state_out_reg[63]_i_2__4/C
                         clock pessimism             -0.721    18.173    
                         clock uncertainty           -0.074    18.098    
    SLICE_X37Y55         FDCE (Recov_fdce_C_CLR)     -0.212    17.886    state_out_reg[63]_i_2__4
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[63]_i_5__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.223ns (3.746%)  route 5.730ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 18.894 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.730     3.923    Q[0]_repN_23_alias
    SLICE_X37Y55         FDCE                                         f  state_out_reg[63]_i_5__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.642    18.894    core_clk
    SLICE_X37Y55         FDCE                                         r  state_out_reg[63]_i_5__4/C
                         clock pessimism             -0.721    18.173    
                         clock uncertainty           -0.074    18.098    
    SLICE_X37Y55         FDCE (Recov_fdce_C_CLR)     -0.212    17.886    state_out_reg[63]_i_5__4
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[63]_i_6__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.223ns (3.746%)  route 5.730ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 18.894 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.730     3.923    Q[0]_repN_23_alias
    SLICE_X37Y55         FDCE                                         f  state_out_reg[63]_i_6__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.642    18.894    core_clk
    SLICE_X37Y55         FDCE                                         r  state_out_reg[63]_i_6__4/C
                         clock pessimism             -0.721    18.173    
                         clock uncertainty           -0.074    18.098    
    SLICE_X37Y55         FDCE (Recov_fdce_C_CLR)     -0.212    17.886    state_out_reg[63]_i_6__4
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[111]_i_2__5/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.223ns (3.794%)  route 5.655ns (96.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.170ns = ( 18.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.655     3.848    Q[0]_repN_23_alias
    SLICE_X45Y63         FDCE                                         f  state_out_reg[111]_i_2__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.578    18.830    core_clk
    SLICE_X45Y63         FDCE                                         r  state_out_reg[111]_i_2__5/C
                         clock pessimism             -0.721    18.109    
                         clock uncertainty           -0.074    18.034    
    SLICE_X45Y63         FDCE (Recov_fdce_C_CLR)     -0.212    17.822    state_out_reg[111]_i_2__5
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[127]_i_3__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.223ns (3.794%)  route 5.655ns (96.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.170ns = ( 18.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.655     3.848    Q[0]_repN_23_alias
    SLICE_X45Y63         FDCE                                         f  state_out_reg[127]_i_3__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.578    18.830    core_clk
    SLICE_X45Y63         FDCE                                         r  state_out_reg[127]_i_3__4/C
                         clock pessimism             -0.721    18.109    
                         clock uncertainty           -0.074    18.034    
    SLICE_X45Y63         FDCE (Recov_fdce_C_CLR)     -0.212    17.822    state_out_reg[127]_i_3__4
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[87]_i_2__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.223ns (3.794%)  route 5.655ns (96.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.170ns = ( 18.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.655     3.848    Q[0]_repN_23_alias
    SLICE_X45Y63         FDCE                                         f  state_out_reg[87]_i_2__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.578    18.830    core_clk
    SLICE_X45Y63         FDCE                                         r  state_out_reg[87]_i_2__4/C
                         clock pessimism             -0.721    18.109    
                         clock uncertainty           -0.074    18.034    
    SLICE_X45Y63         FDCE (Recov_fdce_C_CLR)     -0.212    17.822    state_out_reg[87]_i_2__4
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[95]_i_2__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.223ns (3.794%)  route 5.655ns (96.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.170ns = ( 18.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.655     3.848    Q[0]_repN_23_alias
    SLICE_X45Y63         FDCE                                         f  state_out_reg[95]_i_2__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.578    18.830    core_clk
    SLICE_X45Y63         FDCE                                         r  state_out_reg[95]_i_2__4/C
                         clock pessimism             -0.721    18.109    
                         clock uncertainty           -0.074    18.034    
    SLICE_X45Y63         FDCE (Recov_fdce_C_CLR)     -0.212    17.822    state_out_reg[95]_i_2__4
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             14.116ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[103]_i_3__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.223ns (3.887%)  route 5.515ns (96.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 18.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.515     3.707    Q[0]_repN_23_alias
    SLICE_X44Y60         FDCE                                         f  state_out_reg[103]_i_3__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.579    18.831    core_clk
    SLICE_X44Y60         FDCE                                         r  state_out_reg[103]_i_3__4/C
                         clock pessimism             -0.721    18.110    
                         clock uncertainty           -0.074    18.035    
    SLICE_X44Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.823    state_out_reg[103]_i_3__4
  -------------------------------------------------------------------
                         required time                         17.823    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                 14.116    

Slack (MET) :             14.166ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[31]_i_5__4/CLR
                            (recovery check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dcm0_clkdv_prebufg rise@20.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.223ns (3.878%)  route 5.527ns (96.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 18.893 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.454    -2.030    clkgen_inst/core_clk_o
    SLICE_X57Y126        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDPE (Prop_fdpe_C_Q)         0.223    -1.807 f  clkgen_inst/wb_rst_shr_reg[15]_replica_23/Q
                         net (fo=165, routed)         5.527     3.720    Q[0]_repN_23_alias
    SLICE_X37Y57         FDCE                                         f  state_out_reg[31]_i_5__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000    20.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986    21.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.641    18.893    core_clk
    SLICE_X37Y57         FDCE                                         r  state_out_reg[31]_i_5__4/C
                         clock pessimism             -0.721    18.172    
                         clock uncertainty           -0.074    18.097    
    SLICE_X37Y57         FDCE (Recov_fdce_C_CLR)     -0.212    17.885    state_out_reg[31]_i_5__4
  -------------------------------------------------------------------
                         required time                         17.885    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                 14.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/k0_reg[103]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.707%)  route 0.212ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.594    -0.531    clkgen_inst/core_clk_o
    SLICE_X110Y109       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDPE (Prop_fdpe_C_Q)         0.118    -0.413 f  clkgen_inst/wb_rst_shr_reg[15]_replica_55/Q
                         net (fo=247, routed)         0.212    -0.200    aes_top_axi4lite_inst/aes/aes/Q[0]_repN_55_alias
    SLICE_X108Y99        FDCE                                         f  aes_top_axi4lite_inst/aes/aes/k0_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.888    -0.478    aes_top_axi4lite_inst/aes/aes/core_clk_o
    SLICE_X108Y99        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/k0_reg[103]/C
                         clock pessimism              0.213    -0.265    
    SLICE_X108Y99        FDCE (Remov_fdce_C_CLR)     -0.050    -0.315    aes_top_axi4lite_inst/aes/aes/k0_reg[103]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/k0_reg[71]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.707%)  route 0.212ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.594    -0.531    clkgen_inst/core_clk_o
    SLICE_X110Y109       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDPE (Prop_fdpe_C_Q)         0.118    -0.413 f  clkgen_inst/wb_rst_shr_reg[15]_replica_55/Q
                         net (fo=247, routed)         0.212    -0.200    aes_top_axi4lite_inst/aes/aes/Q[0]_repN_55_alias
    SLICE_X108Y99        FDCE                                         f  aes_top_axi4lite_inst/aes/aes/k0_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.888    -0.478    aes_top_axi4lite_inst/aes/aes/core_clk_o
    SLICE_X108Y99        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/k0_reg[71]/C
                         clock pessimism              0.213    -0.265    
    SLICE_X108Y99        FDCE (Remov_fdce_C_CLR)     -0.050    -0.315    aes_top_axi4lite_inst/aes/aes/k0_reg[71]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/k0_reg[43]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.707%)  route 0.212ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.594    -0.531    clkgen_inst/core_clk_o
    SLICE_X110Y109       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDPE (Prop_fdpe_C_Q)         0.118    -0.413 f  clkgen_inst/wb_rst_shr_reg[15]_replica_55/Q
                         net (fo=247, routed)         0.212    -0.200    aes_top_axi4lite_inst/aes/aes/Q[0]_repN_55_alias
    SLICE_X109Y99        FDCE                                         f  aes_top_axi4lite_inst/aes/aes/k0_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.888    -0.478    aes_top_axi4lite_inst/aes/aes/core_clk_o
    SLICE_X109Y99        FDCE                                         r  aes_top_axi4lite_inst/aes/aes/k0_reg[43]/C
                         clock pessimism              0.213    -0.265    
    SLICE_X109Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.334    aes_top_axi4lite_inst/aes/aes/k0_reg[43]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[3]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a9/Q[0]_repN_49_alias
    SLICE_X62Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X62Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[3]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X62Y96         FDCE (Remov_fdce_C_CLR)     -0.050    -0.269    aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k4a_reg[3]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a9/Q[0]_repN_49_alias
    SLICE_X62Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a9/k4a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X62Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k4a_reg[3]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X62Y96         FDCE (Remov_fdce_C_CLR)     -0.050    -0.269    aes_top_axi4lite_inst/aes/aes/a9/k4a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[3]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a9/Q[0]_repN_49_alias
    SLICE_X62Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X62Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[3]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X62Y96         FDCE (Remov_fdce_C_CLR)     -0.050    -0.269    aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[6]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a9/Q[0]_repN_49_alias
    SLICE_X62Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X62Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[6]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X62Y96         FDCE (Remov_fdce_C_CLR)     -0.050    -0.269    aes_top_axi4lite_inst/aes/aes/a9/k5a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[35]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a8/Q[0]_repN_49_alias
    SLICE_X63Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a8/core_clk_o
    SLICE_X63Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[35]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X63Y96         FDCE (Remov_fdce_C_CLR)     -0.069    -0.288    aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[35]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[67]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a8/Q[0]_repN_49_alias
    SLICE_X63Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a8/core_clk_o
    SLICE_X63Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[67]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X63Y96         FDCE (Remov_fdce_C_CLR)     -0.069    -0.288    aes_top_axi4lite_inst/aes/aes/a8/out_1_reg[67]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[11]/CLR
                            (removal check against rising-edge clock dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm0_clkdv_prebufg rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.546%)  route 0.256ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.503     0.939    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.640    -0.485    clkgen_inst/core_clk_o
    SLICE_X62Y109        FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDPE (Prop_fdpe_C_Q)         0.118    -0.367 f  clkgen_inst/wb_rst_shr_reg[15]_replica_49/Q
                         net (fo=235, routed)         0.256    -0.111    aes_top_axi4lite_inst/aes/aes/a9/Q[0]_repN_49_alias
    SLICE_X63Y96         FDCE                                         f  aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.553     1.071    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       0.934    -0.432    aes_top_axi4lite_inst/aes/aes/a9/core_clk_o
    SLICE_X63Y96         FDCE                                         r  aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[11]/C
                         clock pessimism              0.213    -0.219    
    SLICE_X63Y96         FDCE (Remov_fdce_C_CLR)     -0.069    -0.288    aes_top_axi4lite_inst/aes/aes/a9/k3a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dcm0_clkdv_prebufg
  To Clock:  gps_clk_fast

Setup :         4219  Failing Endpoints,  Worst Slack       -3.856ns,  Total Violation   -11566.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.856ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[47]_i_3__6/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.631ns  (logic 0.223ns (2.922%)  route 7.408ns (97.078%))
  Logic Levels:           0  
  Clock Path Skew:        4.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12222.783 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_4/Q
                         net (fo=208, routed)         7.408 12225.438    Q[0]_repN_4_alias
    SLICE_X110Y158       FDCE                                         f  state_out_reg[47]_i_3__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.091 12222.783    gps_clk_fast_BUFG
    SLICE_X110Y158       FDCE                                         r  state_out_reg[47]_i_3__6/C
                         clock pessimism             -0.736 12222.047    
                         clock uncertainty           -0.311 12221.735    
    SLICE_X110Y158       FDCE (Recov_fdce_C_CLR)     -0.154 12221.581    state_out_reg[47]_i_3__6
  -------------------------------------------------------------------
                         required time                      12221.581    
                         arrival time                       -12225.438    
  -------------------------------------------------------------------
                         slack                                 -3.856    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_8/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[127]_i_7__15/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.535ns  (logic 0.259ns (3.437%)  route 7.276ns (96.563%))
  Logic Levels:           0  
  Clock Path Skew:        4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 12222.778 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.195ns = ( 12217.805 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.289 12217.806    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.259 12218.064 f  clkgen_inst/wb_rst_shr_reg[15]_replica_8/Q
                         net (fo=209, routed)         7.276 12225.341    Q[0]_repN_8_alias
    SLICE_X119Y176       FDCE                                         f  state_out_reg[127]_i_7__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.086 12222.778    gps_clk_fast_BUFG
    SLICE_X119Y176       FDCE                                         r  state_out_reg[127]_i_7__15/C
                         clock pessimism             -0.736 12222.042    
                         clock uncertainty           -0.311 12221.730    
    SLICE_X119Y176       FDCE (Recov_fdce_C_CLR)     -0.212 12221.519    state_out_reg[127]_i_7__15
  -------------------------------------------------------------------
                         required time                      12221.519    
                         arrival time                       -12225.340    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.724ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[103]_i_3__19/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X115Y182       FDCE                                         f  state_out_reg[103]_i_3__19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X115Y182       FDCE                                         r  state_out_reg[103]_i_3__19/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X115Y182       FDCE (Recov_fdce_C_CLR)     -0.212 12221.520    state_out_reg[103]_i_3__19
  -------------------------------------------------------------------
                         required time                      12221.520    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.724    

Slack (VIOLATED) :        -3.721ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[95]_i_5__18/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.430ns  (logic 0.223ns (3.001%)  route 7.207ns (96.999%))
  Logic Levels:           0  
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12222.775 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.207 12225.237    Q[0]_repN_17_alias
    SLICE_X111Y179       FDCE                                         f  state_out_reg[95]_i_5__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.083 12222.775    gps_clk_fast_BUFG
    SLICE_X111Y179       FDCE                                         r  state_out_reg[95]_i_5__18/C
                         clock pessimism             -0.736 12222.039    
                         clock uncertainty           -0.311 12221.728    
    SLICE_X111Y179       FDCE (Recov_fdce_C_CLR)     -0.212 12221.516    state_out_reg[95]_i_5__18
  -------------------------------------------------------------------
                         required time                      12221.516    
                         arrival time                       -12225.236    
  -------------------------------------------------------------------
                         slack                                 -3.721    

Slack (VIOLATED) :        -3.712ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[95]_i_3__18/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.419ns  (logic 0.223ns (3.006%)  route 7.196ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12222.773 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.196 12225.227    Q[0]_repN_17_alias
    SLICE_X109Y175       FDCE                                         f  state_out_reg[95]_i_3__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.081 12222.773    gps_clk_fast_BUFG
    SLICE_X109Y175       FDCE                                         r  state_out_reg[95]_i_3__18/C
                         clock pessimism             -0.736 12222.037    
                         clock uncertainty           -0.311 12221.726    
    SLICE_X109Y175       FDCE (Recov_fdce_C_CLR)     -0.212 12221.514    state_out_reg[95]_i_3__18
  -------------------------------------------------------------------
                         required time                      12221.514    
                         arrival time                       -12225.226    
  -------------------------------------------------------------------
                         slack                                 -3.712    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[79]_i_5__3/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X110Y184       FDCE                                         f  state_out_reg[79]_i_5__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X110Y184       FDCE                                         r  state_out_reg[79]_i_5__3/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X110Y184       FDCE (Recov_fdce_C_CLR)     -0.187 12221.545    state_out_reg[79]_i_5__3
  -------------------------------------------------------------------
                         required time                      12221.544    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[7]_i_2__8/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X110Y184       FDCE                                         f  state_out_reg[7]_i_2__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X110Y184       FDCE                                         r  state_out_reg[7]_i_2__8/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X110Y184       FDCE (Recov_fdce_C_CLR)     -0.187 12221.545    state_out_reg[7]_i_2__8
  -------------------------------------------------------------------
                         required time                      12221.544    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[87]_i_2__17/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X110Y184       FDCE                                         f  state_out_reg[87]_i_2__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X110Y184       FDCE                                         r  state_out_reg[87]_i_2__17/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X110Y184       FDCE (Recov_fdce_C_CLR)     -0.187 12221.545    state_out_reg[87]_i_2__17
  -------------------------------------------------------------------
                         required time                      12221.544    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[95]_i_3__15/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X110Y184       FDCE                                         f  state_out_reg[95]_i_3__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X110Y184       FDCE                                         r  state_out_reg[95]_i_3__15/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X110Y184       FDCE (Recov_fdce_C_CLR)     -0.187 12221.545    state_out_reg[95]_i_3__15
  -------------------------------------------------------------------
                         required time                      12221.544    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.666ns  (required time - arrival time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_out_reg[119]_i_2__18/CLR
                            (recovery check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.149ns  (gps_clk_fast rise@12220.149ns - dcm0_clkdv_prebufg rise@12220.000ns)
  Data Path Delay:        7.437ns  (logic 0.223ns (2.999%)  route 7.214ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12222.779 - 12220.149 ) 
    Source Clock Delay      (SCD):    -2.193ns = ( 12217.807 - 12220.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                  12220.000 12220.000 r  
    E19                                               0.000 12220.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12220.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081 12222.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309 12214.727 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697 12216.424    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093 12216.517 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.291 12217.808    clkgen_inst/core_clk_o
    SLICE_X139Y164       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y164       FDPE (Prop_fdpe_C_Q)         0.223 12218.030 f  clkgen_inst/wb_rst_shr_reg[15]_replica_17/Q
                         net (fo=276, routed)         7.214 12225.244    Q[0]_repN_17_alias
    SLICE_X110Y184       FDCE                                         f  state_out_reg[119]_i_2__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                  12220.149 12220.149 r  
    E19                                               0.000 12220.149 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000 12220.149    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12221.000 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986 12221.986    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234 12215.752 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566 12217.318    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083 12217.401 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.791 12219.192    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073 12219.266 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344 12221.609    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 12221.692 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.087 12222.779    gps_clk_fast_BUFG
    SLICE_X110Y184       FDCE                                         r  state_out_reg[119]_i_2__18/C
                         clock pessimism             -0.736 12222.043    
                         clock uncertainty           -0.311 12221.731    
    SLICE_X110Y184       FDCE (Recov_fdce_C_CLR)     -0.154 12221.577    state_out_reg[119]_i_2__18
  -------------------------------------------------------------------
                         required time                      12221.578    
                         arrival time                       -12225.243    
  -------------------------------------------------------------------
                         slack                                 -3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_13/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k0a_reg[23]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.189ns (3.833%)  route 4.742ns (96.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.167    -1.581    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.189    -1.392 f  clkgen_inst/wb_rst_shr_reg[15]_replica_13/Q
                         net (fo=149, routed)         4.742     3.350    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/Q[0]_repN_13_alias
    SLICE_X143Y167       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k0a_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.288     2.403    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/gps_clk_fast_BUFG
    SLICE_X143Y167       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k0a_reg[23]/C
                         clock pessimism              0.736     3.139    
                         clock uncertainty            0.311     3.450    
    SLICE_X143Y167       FDCE (Remov_fdce_C_CLR)     -0.204     3.246    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/k0a_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_13/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/k4a_reg[14]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.189ns (3.833%)  route 4.742ns (96.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.167    -1.581    clkgen_inst/core_clk_o
    SLICE_X148Y160       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDPE (Prop_fdpe_C_Q)         0.189    -1.392 f  clkgen_inst/wb_rst_shr_reg[15]_replica_13/Q
                         net (fo=149, routed)         4.742     3.350    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/Q[0]_repN_13_alias
    SLICE_X143Y167       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/k4a_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.288     2.403    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/gps_clk_fast_BUFG
    SLICE_X143Y167       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/k4a_reg[14]/C
                         clock pessimism              0.736     3.139    
                         clock uncertainty            0.311     3.450    
    SLICE_X143Y167       FDCE (Remov_fdce_C_CLR)     -0.204     3.246    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a8/k4a_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[154]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[154]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[154]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[186]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[186]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[186]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[186]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[90]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[90]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[90]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k0a_reg[26]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k0a_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k0a_reg[26]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k0a_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k2a_reg[26]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k2a_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k2a_reg[26]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k2a_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k3a_reg[26]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k3a_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k3a_reg[26]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a11/k3a_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/out_1_reg[138]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.206ns (4.084%)  route 4.838ns (95.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.157    -1.591    clkgen_inst/core_clk_o
    SLICE_X140Y166       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y166       FDPE (Prop_fdpe_C_Q)         0.206    -1.385 f  clkgen_inst/wb_rst_shr_reg[15]_replica_10/Q
                         net (fo=344, routed)         4.838     3.454    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/Q[0]_repN_10_alias
    SLICE_X138Y162       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/out_1_reg[138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.292     2.407    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/gps_clk_fast_BUFG
    SLICE_X138Y162       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/out_1_reg[138]/C
                         clock pessimism              0.736     3.143    
                         clock uncertainty            0.311     3.454    
    SLICE_X138Y162       FDCE (Remov_fdce_C_CLR)     -0.106     3.348    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a7/out_1_reg[138]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clkgen_inst/wb_rst_shr_reg[15]_replica_19/C
                            (rising edge-triggered cell FDPE clocked by dcm0_clkdv_prebufg  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[126]/CLR
                            (removal check against rising-edge clock gps_clk_fast  {rise@0.000ns fall@48.881ns period=97.761ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (gps_clk_fast rise@0.000ns - dcm0_clkdv_prebufg rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.178ns (3.556%)  route 4.827ns (96.444%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm0_clkdv_prebufg rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           0.986     1.837    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    -4.397 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.566    -2.831    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.170    -1.578    clkgen_inst/core_clk_o
    SLICE_X149Y151       FDPE                                         r  clkgen_inst/wb_rst_shr_reg[15]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y151       FDPE (Prop_fdpe_C_Q)         0.178    -1.400 f  clkgen_inst/wb_rst_shr_reg[15]_replica_19/Q
                         net (fo=185, routed)         4.827     3.427    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/Q[0]_repN_19_alias
    SLICE_X145Y155       FDCE                                         f  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gps_clk_fast rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/sys_clk_in_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clkgen_inst/sys_clk_in_ibufds/O
                         net (fo=1, routed)           1.081     2.035    clkgen_inst/sys_clk_in_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  clkgen_inst/dcm0/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    clkgen_inst/dcm0_clkdv_prebufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clkgen_inst/dcm0_clkdv_bufg/O
                         net (fo=29406, routed)       1.952    -1.532    gps_clkgen_inst/core_clk_o
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -1.455 r  gps_clkgen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477     1.022    gps_clk_fast
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.115 r  gps_clk_fast_BUFG_inst/O
                         net (fo=6308, routed)        1.298     2.413    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/gps_clk_fast_BUFG
    SLICE_X145Y155       FDCE                                         r  gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[126]/C
                         clock pessimism              0.736     3.149    
                         clock uncertainty            0.311     3.460    
    SLICE_X145Y155       FDCE (Remov_fdce_C_CLR)     -0.140     3.320    gps_top_axi4lite_inst/gps_top_inst/gps/aes_192_inst/a10/out_1_reg[126]
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.107    





