INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.sim/sim_1/synth/timing/xsim/Streamer_Test_Bench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD22
INFO: [VRFC 10-311] analyzing module IOBUF_HD23
INFO: [VRFC 10-311] analyzing module IOBUF_HD24
INFO: [VRFC 10-311] analyzing module IOBUF_HD25
INFO: [VRFC 10-311] analyzing module IOBUF_HD26
INFO: [VRFC 10-311] analyzing module IOBUF_HD27
INFO: [VRFC 10-311] analyzing module IOBUF_HD28
INFO: [VRFC 10-311] analyzing module Scaler_Streamer_Top_Block
INFO: [VRFC 10-311] analyzing module Sync_245_Controller
INFO: [VRFC 10-311] analyzing module TempImgCreator
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-311] analyzing module async_fifo_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module graycounter
INFO: [VRFC 10-311] analyzing module graycounter_1
INFO: [VRFC 10-311] analyzing module graycounter_2
INFO: [VRFC 10-311] analyzing module graycounter_3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sim_1/new/Streamer_Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Streamer_Test_Bench
