Fitter Status : Successful - Tue Jul 15 17:47:16 2014
Quartus II 64-Bit Version : 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition
Revision Name : ddl_ctrlr
Top-level Entity Name : ddl_ctrlr
Family : Stratix II
Device : EP2S15F484C5
Timing Models : Final
Logic utilization : 14 %
    Combinational ALUTs : 1,200 / 12,480 ( 10 % )
    Dedicated logic registers : 1,297 / 12,480 ( 10 % )
Total registers : 1297
Total pins : 108 / 343 ( 31 % )
Total virtual pins : 0
Total block memory bits : 212,992 / 419,328 ( 51 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
