============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:51:38 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 19 trigger nets, 19 data nets.
KIT-1004 : Chipwatcher code = 0100100100100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=84) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=84) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_rx"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=84)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=84)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=19,BUS_CTRL_NUM=62,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01,32'sb0100,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb01011,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0100110,32'sb0110010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model uart_rx
SYN-1032 : 1256/26 useful/useless nets, 561/15 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1021/6 useful/useless nets, 889/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1005/16 useful/useless nets, 877/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 320 better
SYN-1014 : Optimize round 2
SYN-1032 : 770/45 useful/useless nets, 642/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module uart_rx"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 794/150 useful/useless nets, 682/24 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 195 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1152/5 useful/useless nets, 1040/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 168 (3.80), #lev = 5 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 196 (3.67), #lev = 4 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 439 instances into 196 LUTs, name keeping = 76%.
SYN-1001 : Packing model "uart_rx" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 294 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.058409s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (70.9%)

RUN-1004 : used memory is 108 MB, reserved memory is 73 MB, peak memory is 111 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (186 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 654 instances
RUN-0007 : 225 luts, 313 seqs, 48 mslices, 35 lslices, 12 pads, 17 brams, 0 dsps
RUN-1001 : There are total 766 nets
RUN-1001 : 401 nets have 2 pins
RUN-1001 : 292 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     126     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 652 instances, 225 luts, 313 seqs, 83 slices, 16 macros(83 instances: 48 mslices 35 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249045
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 652.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 143780, overlap = 38.25
PHY-3002 : Step(2): len = 98718.9, overlap = 38.25
PHY-3002 : Step(3): len = 68154, overlap = 38.25
PHY-3002 : Step(4): len = 54112, overlap = 38.25
PHY-3002 : Step(5): len = 45847.9, overlap = 38.25
PHY-3002 : Step(6): len = 40052, overlap = 38.25
PHY-3002 : Step(7): len = 34518.2, overlap = 38.25
PHY-3002 : Step(8): len = 31563.6, overlap = 38.25
PHY-3002 : Step(9): len = 26905.7, overlap = 38.25
PHY-3002 : Step(10): len = 23421.2, overlap = 38.25
PHY-3002 : Step(11): len = 22587.5, overlap = 38.25
PHY-3002 : Step(12): len = 20789.4, overlap = 38.25
PHY-3002 : Step(13): len = 19793.8, overlap = 38.25
PHY-3002 : Step(14): len = 17498.7, overlap = 38.25
PHY-3002 : Step(15): len = 16997.1, overlap = 38.25
PHY-3002 : Step(16): len = 16007.4, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.40619e-06
PHY-3002 : Step(17): len = 15470.5, overlap = 38.25
PHY-3002 : Step(18): len = 15020.6, overlap = 38.25
PHY-3002 : Step(19): len = 15020.6, overlap = 38.25
PHY-3002 : Step(20): len = 14400.1, overlap = 38.25
PHY-3002 : Step(21): len = 14400.1, overlap = 38.25
PHY-3002 : Step(22): len = 14532, overlap = 38.25
PHY-3002 : Step(23): len = 14577.1, overlap = 38.25
PHY-3002 : Step(24): len = 14612.3, overlap = 36.1875
PHY-3002 : Step(25): len = 14655.7, overlap = 38.9375
PHY-3002 : Step(26): len = 14326.2, overlap = 36.9375
PHY-3002 : Step(27): len = 14097.9, overlap = 34.75
PHY-3002 : Step(28): len = 14489.8, overlap = 34.75
PHY-3002 : Step(29): len = 14670.4, overlap = 34.9375
PHY-3002 : Step(30): len = 14850.4, overlap = 35.0625
PHY-3002 : Step(31): len = 14685, overlap = 34.1875
PHY-3002 : Step(32): len = 14157.1, overlap = 35.0938
PHY-3002 : Step(33): len = 14143.7, overlap = 35.0938
PHY-3002 : Step(34): len = 13682.8, overlap = 41.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.81237e-06
PHY-3002 : Step(35): len = 13780.2, overlap = 41.125
PHY-3002 : Step(36): len = 13802.5, overlap = 41.0312
PHY-3002 : Step(37): len = 13800.2, overlap = 41.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.62475e-06
PHY-3002 : Step(38): len = 14258.3, overlap = 36.5312
PHY-3002 : Step(39): len = 14273.9, overlap = 36.5312
PHY-3002 : Step(40): len = 13993.8, overlap = 36.5312
PHY-3002 : Step(41): len = 13969.5, overlap = 36.5312
PHY-3002 : Step(42): len = 13965.4, overlap = 36.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.12495e-05
PHY-3002 : Step(43): len = 14137.2, overlap = 36.625
PHY-3002 : Step(44): len = 14166.3, overlap = 36.625
PHY-3002 : Step(45): len = 14166.3, overlap = 36.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.2499e-05
PHY-3002 : Step(46): len = 14239.4, overlap = 36.625
PHY-3002 : Step(47): len = 14249.5, overlap = 36.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.78687e-06
PHY-3002 : Step(48): len = 17874.9, overlap = 22.5
PHY-3002 : Step(49): len = 17874.9, overlap = 22.5
PHY-3002 : Step(50): len = 17588, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35737e-05
PHY-3002 : Step(51): len = 17539.8, overlap = 21.875
PHY-3002 : Step(52): len = 17539.8, overlap = 21.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.71475e-05
PHY-3002 : Step(53): len = 17627.6, overlap = 21.75
PHY-3002 : Step(54): len = 17627.6, overlap = 21.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.4295e-05
PHY-3002 : Step(55): len = 17849.1, overlap = 20.5312
PHY-3002 : Step(56): len = 17992.1, overlap = 19.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00010859
PHY-3002 : Step(57): len = 18119.2, overlap = 19.0312
PHY-3002 : Step(58): len = 18388.2, overlap = 17.6562
PHY-3002 : Step(59): len = 18662.7, overlap = 13.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28624e-05
PHY-3002 : Step(60): len = 18555.7, overlap = 35.6562
PHY-3002 : Step(61): len = 18724.7, overlap = 35.7188
PHY-3002 : Step(62): len = 18774.6, overlap = 38.6875
PHY-3002 : Step(63): len = 18824.3, overlap = 38.5625
PHY-3002 : Step(64): len = 18495.6, overlap = 37.625
PHY-3002 : Step(65): len = 18537.7, overlap = 36.4062
PHY-3002 : Step(66): len = 18779, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.57247e-05
PHY-3002 : Step(67): len = 18576.4, overlap = 35.875
PHY-3002 : Step(68): len = 18576.4, overlap = 35.875
PHY-3002 : Step(69): len = 18488, overlap = 31.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.09602e-05
PHY-3002 : Step(70): len = 19221.4, overlap = 30.9688
PHY-3002 : Step(71): len = 19221.4, overlap = 30.9688
PHY-3002 : Step(72): len = 19134.1, overlap = 29.4062
PHY-3002 : Step(73): len = 19158.1, overlap = 26.8125
PHY-3002 : Step(74): len = 19640.1, overlap = 22.9688
PHY-3002 : Step(75): len = 19766.7, overlap = 21
PHY-3002 : Step(76): len = 19858.9, overlap = 18
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.84 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/766.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26320, over cnt = 108(0%), over = 379, worst = 12
PHY-1001 : End global iterations;  0.086270s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 29.09, top5 = 14.37, top10 = 8.23, top15 = 5.60.
PHY-1001 : End incremental global routing;  0.149463s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (62.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3553, tnet num: 764, tinst num: 652, tnode num: 4797, tedge num: 5998.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.114363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.278938s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (50.4%)

OPT-1001 : Current memory(MB): used = 160, reserve = 123, peak = 160.
OPT-1001 : End physical optimization;  0.289232s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (48.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 225 LUT to BLE ...
SYN-4008 : Packed 225 LUT and 78 SEQ to BLE.
SYN-4003 : Packing 235 remaining SEQ's ...
SYN-4005 : Packed 127 SEQ with LUT/SLICE
SYN-4006 : 45 single LUT's are left
SYN-4006 : 108 single SEQ's are left
SYN-4011 : Packing model "uart_rx" (AL_USER_NORMAL) with 333/471 primitive instances ...
PHY-3001 : End packing;  0.025838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 309 instances
RUN-1001 : 138 mslices, 138 lslices, 12 pads, 17 brams, 0 dsps
RUN-1001 : There are total 698 nets
RUN-1001 : 311 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 307 instances, 276 slices, 16 macros(83 instances: 48 mslices 35 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 20348, Over = 26.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11583e-05
PHY-3002 : Step(77): len = 19820.9, overlap = 27.75
PHY-3002 : Step(78): len = 19830.5, overlap = 27.5
PHY-3002 : Step(79): len = 19660.4, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23166e-05
PHY-3002 : Step(80): len = 19997.7, overlap = 26.5
PHY-3002 : Step(81): len = 20143.4, overlap = 27
PHY-3002 : Step(82): len = 20529, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46332e-05
PHY-3002 : Step(83): len = 20807.5, overlap = 19.75
PHY-3002 : Step(84): len = 20936.7, overlap = 20
PHY-3002 : Step(85): len = 21174.3, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102302s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (91.6%)

PHY-3001 : Trial Legalized: Len = 27766
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000510029
PHY-3002 : Step(86): len = 25276.1, overlap = 3.5
PHY-3002 : Step(87): len = 24032.1, overlap = 7.75
PHY-3002 : Step(88): len = 23312.6, overlap = 8
PHY-3002 : Step(89): len = 23012.5, overlap = 9.75
PHY-3002 : Step(90): len = 22782.9, overlap = 8.5
PHY-3002 : Step(91): len = 22667.6, overlap = 9
PHY-3002 : Step(92): len = 22620.4, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00102006
PHY-3002 : Step(93): len = 22613.3, overlap = 10
PHY-3002 : Step(94): len = 22562.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00204011
PHY-3002 : Step(95): len = 22564, overlap = 9.25
PHY-3002 : Step(96): len = 22564, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 25374, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 25466, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/698.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33376, over cnt = 107(0%), over = 158, worst = 3
PHY-1002 : len = 33560, over cnt = 77(0%), over = 113, worst = 3
PHY-1002 : len = 34672, over cnt = 10(0%), over = 17, worst = 2
PHY-1002 : len = 34856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151381s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 17.96, top10 = 10.70, top15 = 7.43.
PHY-1001 : End incremental global routing;  0.209754s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3151, tnet num: 696, tinst num: 307, tnode num: 4063, tedge num: 5519.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.137088s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (91.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.361945s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (51.8%)

OPT-1001 : Current memory(MB): used = 162, reserve = 126, peak = 162.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 601/698.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 17.96, top10 = 10.70, top15 = 7.43.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.433233s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (54.1%)

RUN-1003 : finish command "place" in  4.107039s wall, 1.281250s user + 1.125000s system = 2.406250s CPU (58.6%)

RUN-1004 : used memory is 146 MB, reserved memory is 110 MB, peak memory is 163 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 138 mslices, 138 lslices, 12 pads, 17 brams, 0 dsps
RUN-1001 : There are total 698 nets
RUN-1001 : 311 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3151, tnet num: 696, tinst num: 307, tnode num: 4063, tedge num: 5519.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 138 mslices, 138 lslices, 12 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 696 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 432 clock pins, and constraint 912 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32832, over cnt = 103(0%), over = 148, worst = 3
PHY-1002 : len = 33112, over cnt = 73(0%), over = 103, worst = 3
PHY-1002 : len = 34104, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 34304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161824s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.3%)

PHY-1001 : Congestion index: top1 = 26.55, top5 = 17.77, top10 = 10.53, top15 = 7.26.
PHY-1001 : End global routing;  0.221607s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (56.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 188, reserve = 152, peak = 202.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 455, reserve = 423, peak = 455.
PHY-1001 : End build detailed router design. 4.083601s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (78.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22464, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.490848s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (60.5%)

PHY-1001 : Current memory(MB): used = 486, reserve = 455, peak = 486.
PHY-1001 : End phase 1; 0.502150s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (65.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 139328, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 486, reserve = 455, peak = 486.
PHY-1001 : End initial routed; 2.326616s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (49.7%)

PHY-1001 : Current memory(MB): used = 486, reserve = 455, peak = 486.
PHY-1001 : End phase 2; 2.326679s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (49.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 138976, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.063809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 138968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.030108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.117669s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.7%)

PHY-1001 : Current memory(MB): used = 497, reserve = 466, peak = 497.
PHY-1001 : End phase 3; 0.343295s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.6%)

PHY-1003 : Routed, final wirelength = 138968
PHY-1001 : Current memory(MB): used = 498, reserve = 467, peak = 498.
PHY-1001 : End export database. 0.013008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.522559s wall, 4.984375s user + 0.093750s system = 5.078125s CPU (67.5%)

RUN-1003 : finish command "route" in  7.977809s wall, 5.265625s user + 0.093750s system = 5.359375s CPU (67.2%)

RUN-1004 : used memory is 436 MB, reserved memory is 405 MB, peak memory is 498 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: uart_rx Device: EG4S20NG88***

IO Statistics
#IO                        12
  #input                    3
  #output                   9
  #inout                    0

Utilization Statistics
#lut                      410   out of  19600    2.09%
#reg                      313   out of  19600    1.60%
#le                       518
  #lut only               205   out of    518   39.58%
  #reg only               108   out of    518   20.85%
  #lut&reg                205   out of    518   39.58%
#dsp                        0   out of     29    0.00%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of     66   18.18%
  #ireg                     1
  #oreg                     9
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_1            GCLK               io                 clk_syn_2.di        112
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    104


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk           INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
    reset_n         INPUT        P23        LVCMOS25          N/A           N/A        NONE    
    uart_rxd        INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
  uart_data[7]     OUTPUT         P8        LVCMOS25           8            N/A        OREG    
  uart_data[6]     OUTPUT        P11        LVCMOS25           8            N/A        OREG    
  uart_data[5]     OUTPUT         P4        LVCMOS25           8            N/A        OREG    
  uart_data[4]     OUTPUT        P66        LVCMOS25           8            N/A        OREG    
  uart_data[3]     OUTPUT        P52        LVCMOS25           8            N/A        OREG    
  uart_data[2]     OUTPUT        P13        LVCMOS25           8            N/A        OREG    
  uart_data[1]     OUTPUT         P5        LVCMOS25           8            N/A        OREG    
  uart_data[0]     OUTPUT        P55        LVCMOS25           8            N/A        OREG    
     valid         OUTPUT         P3        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |uart_rx        |518    |327     |83      |323     |17      |0       |
|  cw_top                            |CW_TOP_WRAPPER |474    |289     |83      |288     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |474    |289     |83      |288     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |172    |92      |0       |168     |0       |0       |
|        reg_inst                    |register       |169    |89      |0       |165     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |302    |197     |83      |120     |0       |0       |
|        bus_inst                    |bus_top        |58     |28      |22      |25      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |22     |12      |10      |5       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |16     |6       |6       |8       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |17     |8       |6       |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |139    |110     |29      |61      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       299   
    #2          2       241   
    #3          3        56   
    #4          4        16   
    #5        5-10       30   
    #6        11-50      37   
    #7       51-100      2    
    #8       101-500     1    
  Average     3.27            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: dc6f3a121d39fac202080cfb82f54074be982e07f9b31729b50eeb90722cbcac -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 307
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 698, pip num: 8253
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1077 valid insts, and 21277 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100101010100100100100110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.410759s wall, 9.687500s user + 0.093750s system = 9.781250s CPU (405.7%)

RUN-1004 : used memory is 442 MB, reserved memory is 414 MB, peak memory is 636 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_205137.log"
