                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module System_Top
System_Top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf System_Top.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Assignments/Final_System/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Final_System/std_cells
lappend search_path /home/IC/Assignments/Final_System/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Final_System/std_cells /home/IC/Assignments/Final_System/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
# List of Verilog files
set verilog_files {
    ALU.v
    ClkDiv.v
    CLK_GATE.v
    DATA_SYNC.v
    RegFile.v
    RST_SYNC.v
    SYS_CTRL.v
    UART_RX_data_sampler.v
    UART_RX_deserializer.v
    UART_RX_edge_bit_counter.v
    UART_RX_FSM.v
    UART_RX_parity_checker.v
    UART_RX_start_checker.v
    UART_RX_stop_checker.v
    UART_RX_TOP.v
    UART_TX_FSM.v
    UART_TX_MUX.v
    UART_TX_Parity_Calculator.v
    UART_TX_Serializer.v
    UART_TX_TOP.v
    PULSE_GEN.v
    FIFO_MEM_CNTRL.v
    FIFO_RD.v
    FIFO_WR.v
    FIFO_TOP.v
    FIFO_DF_SYNC.v
    mux2X1.v
    System_Top_dft.v
}

    ALU.v
    ClkDiv.v
    CLK_GATE.v
    DATA_SYNC.v
    RegFile.v
    RST_SYNC.v
    SYS_CTRL.v
    UART_RX_data_sampler.v
    UART_RX_deserializer.v
    UART_RX_edge_bit_counter.v
    UART_RX_FSM.v
    UART_RX_parity_checker.v
    UART_RX_start_checker.v
    UART_RX_stop_checker.v
    UART_RX_TOP.v
    UART_TX_FSM.v
    UART_TX_MUX.v
    UART_TX_Parity_Calculator.v
    UART_TX_Serializer.v
    UART_TX_TOP.v
    PULSE_GEN.v
    FIFO_MEM_CNTRL.v
    FIFO_RD.v
    FIFO_WR.v
    FIFO_TOP.v
    FIFO_DF_SYNC.v
    mux2X1.v
    System_Top_dft.v

# Read Verilog files
foreach file $verilog_files {
    read_file -format $file_format "$file"
}
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/ALU.v
Warning:  /home/IC/Assignments/Final_System/rtl/ALU.v:33: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Assignments/Final_System/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 13 in file
		'/home/IC/Assignments/Final_System/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 26 in file
		'/home/IC/Assignments/Final_System/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/ClkDiv.db:ClkDiv'
Loaded 1 design.
Current design is 'ClkDiv'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Assignments/Final_System/rtl/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 45 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 68 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 82 in file
		'/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/RegFile.v

Inferred memory devices in process
	in routine RegFile line 17 in file
		'/home/IC/Assignments/Final_System/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    registers_reg    | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    registers_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/37    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 20 in file
		'/home/IC/Assignments/Final_System/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/SYS_CTRL.v

Statistics for case statements in always block at line 58 in file
	'/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    auto/auto     |
|            76            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 37 in file
		'/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Address_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v

Statistics for case statements in always block at line 30 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_data_sampler line 18 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.db:UART_RX_data_sampler'
Loaded 1 design.
Current design is 'UART_RX_data_sampler'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v

Inferred memory devices in process
	in routine UART_RX_deserializer line 9 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.db:UART_RX_deserializer'
Loaded 1 design.
Current design is 'UART_RX_deserializer'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v

Statistics for case statements in always block at line 9 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_edge_bit_counter line 9 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   EDGE_COUNT_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    BIT_COUNT_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.db:UART_RX_edge_bit_counter'
Loaded 1 design.
Current design is 'UART_RX_edge_bit_counter'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v

Statistics for case statements in always block at line 44 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
|            79            |     auto/no      |
|            97            |     auto/no      |
|           120            |     auto/no      |
|           137            |     auto/no      |
===============================================

Statistics for case statements in always block at line 166 in file
	'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_FSM line 32 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.db:UART_RX_FSM'
Loaded 1 design.
Current design is 'UART_RX_FSM'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v

Inferred memory devices in process
	in routine UART_RX_parity_checker line 13 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  PARITY_ERROR_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.db:UART_RX_parity_checker'
Loaded 1 design.
Current design is 'UART_RX_parity_checker'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v

Inferred memory devices in process
	in routine UART_RX_start_checker line 8 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.db:UART_RX_start_checker'
Loaded 1 design.
Current design is 'UART_RX_start_checker'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v

Inferred memory devices in process
	in routine UART_RX_stop_checker line 8 in file
		'/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.db:UART_RX_stop_checker'
Loaded 1 design.
Current design is 'UART_RX_stop_checker'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_RX_TOP.db:UART_RX_TOP'
Loaded 1 design.
Current design is 'UART_RX_TOP'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v

Statistics for case statements in always block at line 31 in file
	'/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_FSM line 21 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.db:UART_TX_FSM'
Loaded 1 design.
Current design is 'UART_TX_FSM'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v

Statistics for case statements in always block at line 12 in file
	'/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.db:UART_TX_MUX'
Loaded 1 design.
Current design is 'UART_TX_MUX'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v

Inferred memory devices in process
	in routine UART_TX_Parity_Calculator line 14 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   PARITY_BIT_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.db:UART_TX_Parity_Calculator'
Loaded 1 design.
Current design is 'UART_TX_Parity_Calculator'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v
Warning:  /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v:34: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine UART_TX_Serializer line 15 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DONE_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| temp_registers_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     S_DATA_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| UART_TX_Serializer/33 |   8    |    1    |      3       | N  |
================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.db:UART_TX_Serializer'
Loaded 1 design.
Current design is 'UART_TX_Serializer'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v

Inferred memory devices in process
	in routine UART_TX_TOP line 23 in file
		'/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DATA_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.db:UART_TX_TOP'
Loaded 1 design.
Current design is 'UART_TX_TOP'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/PULSE_GEN.v

Inferred memory devices in process
	in routine PULSE_GEN line 9 in file
		'/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/PULSE_GEN.db:PULSE_GEN'
Loaded 1 design.
Current design is 'PULSE_GEN'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 19 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/16 |   16   |    8    |      4       | N  |
============================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.db:FIFO_MEM_CNTRL'
Loaded 1 design.
Current design is 'FIFO_MEM_CNTRL'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_RD.v

Inferred memory devices in process
	in routine FIFO_RD line 16 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_RD line 40 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/FIFO_RD.db:FIFO_RD'
Loaded 1 design.
Current design is 'FIFO_RD'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_WR.v

Inferred memory devices in process
	in routine FIFO_WR line 15 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR line 39 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/FIFO_WR.db:FIFO_WR'
Loaded 1 design.
Current design is 'FIFO_WR'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/FIFO_TOP.db:FIFO_TOP'
Loaded 1 design.
Current design is 'FIFO_TOP'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v

Inferred memory devices in process
	in routine FIFO_DF_SYNC line 11 in file
		'/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       Q1_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.db:FIFO_DF_SYNC'
Loaded 1 design.
Current design is 'FIFO_DF_SYNC'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
Loading verilog file '/home/IC/Assignments/Final_System/rtl/System_Top_dft.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Final_System/rtl/System_Top_dft.v

Statistics for case statements in always block at line 95 in file
	'/home/IC/Assignments/Final_System/rtl/System_Top_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Final_System/rtl/System_Top.db:System_Top'
Loaded 1 design.
Current design is 'System_Top'.
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'System_Top'.
{System_Top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'System_Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (28 designs)              /home/IC/Assignments/Final_System/rtl/System_Top.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 43 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_Top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PULSE_GEN'
  Processing 'UART_TX_MUX'
  Processing 'UART_TX_Parity_Calculator'
  Processing 'UART_TX_Serializer'
  Processing 'UART_TX_FSM'
  Processing 'UART_TX_TOP'
  Processing 'UART_RX_stop_checker'
  Processing 'UART_RX_start_checker'
  Processing 'UART_RX_parity_checker'
  Processing 'UART_RX_edge_bit_counter'
  Processing 'UART_RX_deserializer'
  Processing 'UART_RX_data_sampler'
  Processing 'UART_RX_FSM'
  Processing 'UART_RX_TOP'
  Processing 'FIFO_WR'
  Processing 'FIFO_RD'
  Processing 'FIFO_MEM_CNTRL'
  Processing 'FIFO_DF_SYNC_0'
  Processing 'FIFO_TOP'
  Processing 'SYS_CTRL'
  Processing 'ClkDiv_0'
  Processing 'CLK_GATE'
  Processing 'RegFile'
  Processing 'ALU'
  Processing 'DATA_SYNC'
  Processing 'RST_SYNC_0'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'System_Top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'UART_RX_edge_bit_counter_DW01_inc_0'
  Processing 'UART_RX_FSM_DW01_cmp6_0'
  Processing 'UART_RX_FSM_DW01_add_0'
  Processing 'UART_RX_FSM_DW01_cmp6_1'
  Processing 'UART_RX_FSM_DW01_dec_0'
  Processing 'UART_RX_FSM_DW01_cmp6_2'
  Processing 'SYS_CTRL_DW01_cmp2_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   46677.3      0.00       0.0       0.9                          
    0:00:05   46677.3      0.00       0.0       0.9                          
    0:00:05   46677.3      0.00       0.0       0.9                          
    0:00:05   46677.3      0.00       0.0       0.9                          
    0:00:05   46677.3      0.00       0.0       0.9                          
    0:00:06   24489.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24449.5      0.00       0.0       0.0                          
    0:00:06   24447.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   24447.1      0.00       0.0       0.0                          
    0:00:06   24447.1      0.00       0.0       0.0                          
    0:00:07   24371.8      0.00       0.0       0.0                          
    0:00:07   24360.0      0.00       0.0       0.0                          
    0:00:07   24348.3      0.00       0.0       0.0                          
    0:00:07   24337.7      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
    0:00:07   24321.2      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 353 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 352 cells are valid scan cells
         RST_SYNC_1/sync_reg_reg[0]
         RST_SYNC_1/sync_reg_reg[1]
         DATA_SYNC/enable_flop_reg
         DATA_SYNC/sync_bus_reg[7]
         DATA_SYNC/sync_reg_reg[1]
         DATA_SYNC/sync_bus_reg[3]
         DATA_SYNC/sync_bus_reg[6]
         DATA_SYNC/sync_bus_reg[5]
         DATA_SYNC/sync_bus_reg[4]
         DATA_SYNC/sync_bus_reg[2]
         DATA_SYNC/sync_bus_reg[1]
         DATA_SYNC/sync_bus_reg[0]
         DATA_SYNC/enable_pulse_d_reg
         DATA_SYNC/sync_reg_reg[0]
         ALU/OUT_VALID_reg
         ALU/ALU_OUT_reg[7]
         ALU/ALU_OUT_reg[6]
         ALU/ALU_OUT_reg[5]
         ALU/ALU_OUT_reg[4]
         ALU/ALU_OUT_reg[3]
         ALU/ALU_OUT_reg[2]
         ALU/ALU_OUT_reg[1]
         ALU/ALU_OUT_reg[0]
         ALU/ALU_OUT_reg[14]
         ALU/ALU_OUT_reg[10]
         ALU/ALU_OUT_reg[12]
         ALU/ALU_OUT_reg[15]
         ALU/ALU_OUT_reg[11]
         ALU/ALU_OUT_reg[13]
         ALU/ALU_OUT_reg[9]
         ALU/ALU_OUT_reg[8]
         RegFile/RdData_reg[7]
         RegFile/RdData_reg[6]
         RegFile/RdData_reg[5]
         RegFile/RdData_reg[4]
         RegFile/RdData_reg[3]
         RegFile/RdData_reg[2]
         RegFile/RdData_reg[1]
         RegFile/RdData_reg[0]
         RegFile/registers_reg[5][7]
         RegFile/registers_reg[5][6]
         RegFile/registers_reg[5][5]
         RegFile/registers_reg[5][4]
         RegFile/registers_reg[5][3]
         RegFile/registers_reg[5][2]
         RegFile/registers_reg[5][1]
         RegFile/registers_reg[5][0]
         RegFile/registers_reg[9][7]
         RegFile/registers_reg[9][6]
         RegFile/registers_reg[9][5]
         RegFile/registers_reg[9][4]
         RegFile/registers_reg[9][3]
         RegFile/registers_reg[9][2]
         RegFile/registers_reg[9][1]
         RegFile/registers_reg[9][0]
         RegFile/registers_reg[13][7]
         RegFile/registers_reg[13][6]
         RegFile/registers_reg[13][5]
         RegFile/registers_reg[13][4]
         RegFile/registers_reg[13][3]
         RegFile/registers_reg[13][2]
         RegFile/registers_reg[13][1]
         RegFile/registers_reg[13][0]
         RegFile/registers_reg[7][7]
         RegFile/registers_reg[7][6]
         RegFile/registers_reg[7][5]
         RegFile/registers_reg[7][4]
         RegFile/registers_reg[7][3]
         RegFile/registers_reg[7][2]
         RegFile/registers_reg[7][1]
         RegFile/registers_reg[7][0]
         RegFile/registers_reg[11][7]
         RegFile/registers_reg[11][6]
         RegFile/registers_reg[11][5]
         RegFile/registers_reg[11][4]
         RegFile/registers_reg[11][3]
         RegFile/registers_reg[11][2]
         RegFile/registers_reg[11][1]
         RegFile/registers_reg[11][0]
         RegFile/registers_reg[15][7]
         RegFile/registers_reg[15][6]
         RegFile/registers_reg[15][5]
         RegFile/registers_reg[15][4]
         RegFile/registers_reg[15][3]
         RegFile/registers_reg[15][2]
         RegFile/registers_reg[15][1]
         RegFile/registers_reg[15][0]
         RegFile/registers_reg[6][7]
         RegFile/registers_reg[6][6]
         RegFile/registers_reg[6][5]
         RegFile/registers_reg[6][4]
         RegFile/registers_reg[6][3]
         RegFile/registers_reg[6][2]
         RegFile/registers_reg[6][1]
         RegFile/registers_reg[6][0]
         RegFile/registers_reg[10][7]
         RegFile/registers_reg[10][6]
         RegFile/registers_reg[10][5]
         RegFile/registers_reg[10][4]
         RegFile/registers_reg[10][3]
         RegFile/registers_reg[10][2]
         RegFile/registers_reg[10][1]
         RegFile/registers_reg[10][0]
         RegFile/registers_reg[14][7]
         RegFile/registers_reg[14][6]
         RegFile/registers_reg[14][5]
         RegFile/registers_reg[14][4]
         RegFile/registers_reg[14][3]
         RegFile/registers_reg[14][2]
         RegFile/registers_reg[14][1]
         RegFile/registers_reg[14][0]
         RegFile/registers_reg[4][7]
         RegFile/registers_reg[4][6]
         RegFile/registers_reg[4][5]
         RegFile/registers_reg[4][4]
         RegFile/registers_reg[4][3]
         RegFile/registers_reg[4][2]
         RegFile/registers_reg[4][1]
         RegFile/registers_reg[4][0]
         RegFile/registers_reg[8][7]
         RegFile/registers_reg[8][6]
         RegFile/registers_reg[8][5]
         RegFile/registers_reg[8][4]
         RegFile/registers_reg[8][3]
         RegFile/registers_reg[8][2]
         RegFile/registers_reg[8][1]
         RegFile/registers_reg[8][0]
         RegFile/registers_reg[12][7]
         RegFile/registers_reg[12][6]
         RegFile/registers_reg[12][5]
         RegFile/registers_reg[12][4]
         RegFile/registers_reg[12][3]
         RegFile/registers_reg[12][2]
         RegFile/registers_reg[12][1]
         RegFile/registers_reg[12][0]
         RegFile/registers_reg[3][0]
         RegFile/registers_reg[2][0]
         RegFile/registers_reg[1][6]
         RegFile/registers_reg[1][1]
         RegFile/registers_reg[0][7]
         RegFile/registers_reg[0][6]
         RegFile/registers_reg[0][5]
         RegFile/registers_reg[0][4]
         RegFile/registers_reg[0][3]
         RegFile/registers_reg[0][2]
         RegFile/registers_reg[0][1]
         RegFile/registers_reg[0][0]
         RegFile/registers_reg[2][1]
         RegFile/registers_reg[1][5]
         RegFile/registers_reg[1][4]
         RegFile/registers_reg[1][7]
         RegFile/registers_reg[1][3]
         RegFile/registers_reg[1][2]
         RegFile/registers_reg[1][0]
         RegFile/RdData_Valid_reg
         RegFile/registers_reg[3][6]
         RegFile/registers_reg[3][7]
         RegFile/registers_reg[3][5]
         RegFile/registers_reg[3][4]
         RegFile/registers_reg[3][2]
         RegFile/registers_reg[3][3]
         RegFile/registers_reg[3][1]
         RegFile/registers_reg[2][7]
         RegFile/registers_reg[2][3]
         RegFile/registers_reg[2][4]
         RegFile/registers_reg[2][5]
         RegFile/registers_reg[2][6]
         RegFile/registers_reg[2][2]
         TX_CLK_DIV/div_clk_reg
         TX_CLK_DIV/odd_edge_tog_reg
         TX_CLK_DIV/count_reg[6]
         TX_CLK_DIV/count_reg[0]
         TX_CLK_DIV/count_reg[5]
         TX_CLK_DIV/count_reg[4]
         TX_CLK_DIV/count_reg[3]
         TX_CLK_DIV/count_reg[2]
         TX_CLK_DIV/count_reg[1]
         SYS_CTRL/Address_reg[2]
         SYS_CTRL/Address_reg[3]
         SYS_CTRL/Address_reg[0]
         SYS_CTRL/Address_reg[1]
         SYS_CTRL/current_state_reg[2]
         SYS_CTRL/current_state_reg[0]
         SYS_CTRL/current_state_reg[1]
         SYS_CTRL/current_state_reg[3]
         UART_TX_TOP/DATA_reg[1]
         UART_TX_TOP/DATA_reg[5]
         UART_TX_TOP/DATA_reg[0]
         UART_TX_TOP/DATA_reg[4]
         UART_TX_TOP/DATA_reg[3]
         UART_TX_TOP/DATA_reg[2]
         UART_TX_TOP/DATA_reg[6]
         UART_TX_TOP/DATA_reg[7]
         UART_TX_TOP/flag_reg
         PULSE_GEN/rcv_flop_reg
         PULSE_GEN/pls_flop_reg
         FIFO_TOP/sync_w2r/out_reg[3]
         FIFO_TOP/sync_w2r/out_reg[2]
         FIFO_TOP/sync_w2r/out_reg[1]
         FIFO_TOP/sync_w2r/out_reg[0]
         FIFO_TOP/sync_w2r/Q1_reg[3]
         FIFO_TOP/sync_w2r/Q1_reg[2]
         FIFO_TOP/sync_w2r/Q1_reg[1]
         FIFO_TOP/sync_w2r/Q1_reg[0]
         FIFO_TOP/fifomem/mem_reg[1][7]
         FIFO_TOP/fifomem/mem_reg[1][6]
         FIFO_TOP/fifomem/mem_reg[1][5]
         FIFO_TOP/fifomem/mem_reg[1][4]
         FIFO_TOP/fifomem/mem_reg[1][3]
         FIFO_TOP/fifomem/mem_reg[1][2]
         FIFO_TOP/fifomem/mem_reg[1][1]
         FIFO_TOP/fifomem/mem_reg[1][0]
         FIFO_TOP/fifomem/mem_reg[5][7]
         FIFO_TOP/fifomem/mem_reg[5][6]
         FIFO_TOP/fifomem/mem_reg[5][5]
         FIFO_TOP/fifomem/mem_reg[5][4]
         FIFO_TOP/fifomem/mem_reg[5][3]
         FIFO_TOP/fifomem/mem_reg[5][2]
         FIFO_TOP/fifomem/mem_reg[5][1]
         FIFO_TOP/fifomem/mem_reg[5][0]
         FIFO_TOP/fifomem/mem_reg[3][7]
         FIFO_TOP/fifomem/mem_reg[3][6]
         FIFO_TOP/fifomem/mem_reg[3][5]
         FIFO_TOP/fifomem/mem_reg[3][4]
         FIFO_TOP/fifomem/mem_reg[3][3]
         FIFO_TOP/fifomem/mem_reg[3][2]
         FIFO_TOP/fifomem/mem_reg[3][1]
         FIFO_TOP/fifomem/mem_reg[3][0]
         FIFO_TOP/fifomem/mem_reg[7][7]
         FIFO_TOP/fifomem/mem_reg[7][6]
         FIFO_TOP/fifomem/mem_reg[7][5]
         FIFO_TOP/fifomem/mem_reg[7][4]
         FIFO_TOP/fifomem/mem_reg[7][3]
         FIFO_TOP/fifomem/mem_reg[7][2]
         FIFO_TOP/fifomem/mem_reg[7][1]
         FIFO_TOP/fifomem/mem_reg[7][0]
         FIFO_TOP/fifomem/mem_reg[2][7]
         FIFO_TOP/fifomem/mem_reg[2][6]
         FIFO_TOP/fifomem/mem_reg[2][5]
         FIFO_TOP/fifomem/mem_reg[2][4]
         FIFO_TOP/fifomem/mem_reg[2][3]
         FIFO_TOP/fifomem/mem_reg[2][2]
         FIFO_TOP/fifomem/mem_reg[2][1]
         FIFO_TOP/fifomem/mem_reg[2][0]
         FIFO_TOP/fifomem/mem_reg[6][6]
         FIFO_TOP/fifomem/mem_reg[6][5]
         FIFO_TOP/fifomem/mem_reg[6][4]
         FIFO_TOP/fifomem/mem_reg[6][3]
         FIFO_TOP/fifomem/mem_reg[6][2]
         FIFO_TOP/fifomem/mem_reg[6][1]
         FIFO_TOP/fifomem/mem_reg[6][0]
         FIFO_TOP/fifomem/mem_reg[0][7]
         FIFO_TOP/fifomem/mem_reg[0][6]
         FIFO_TOP/fifomem/mem_reg[0][5]
         FIFO_TOP/fifomem/mem_reg[0][4]
         FIFO_TOP/fifomem/mem_reg[0][3]
         FIFO_TOP/fifomem/mem_reg[0][2]
         FIFO_TOP/fifomem/mem_reg[0][1]
         FIFO_TOP/fifomem/mem_reg[0][0]
         FIFO_TOP/fifomem/mem_reg[4][7]
         FIFO_TOP/fifomem/mem_reg[4][6]
         FIFO_TOP/fifomem/mem_reg[4][5]
         FIFO_TOP/fifomem/mem_reg[4][4]
         FIFO_TOP/fifomem/mem_reg[4][3]
         FIFO_TOP/fifomem/mem_reg[4][2]
         FIFO_TOP/fifomem/mem_reg[4][1]
         FIFO_TOP/fifomem/mem_reg[4][0]
         FIFO_TOP/fifomem/mem_reg[6][7]
         FIFO_TOP/rptr_empty/rbin_reg[3]
         FIFO_TOP/rptr_empty/rbin_reg[2]
         FIFO_TOP/rptr_empty/rempty_reg
         FIFO_TOP/rptr_empty/rbin_reg[0]
         FIFO_TOP/rptr_empty/rbin_reg[1]
         FIFO_TOP/rptr_empty/rptr_reg[3]
         FIFO_TOP/rptr_empty/rptr_reg[2]
         FIFO_TOP/rptr_empty/rptr_reg[1]
         FIFO_TOP/rptr_empty/rptr_reg[0]
         FIFO_TOP/wptr_full/wbin_reg[3]
         FIFO_TOP/wptr_full/wbin_reg[2]
         FIFO_TOP/wptr_full/wfull_reg
         FIFO_TOP/wptr_full/wbin_reg[0]
         FIFO_TOP/wptr_full/wbin_reg[1]
         FIFO_TOP/wptr_full/wptr_reg[3]
         FIFO_TOP/wptr_full/wptr_reg[2]
         FIFO_TOP/wptr_full/wptr_reg[1]
         FIFO_TOP/wptr_full/wptr_reg[0]
         UART_RX_TOP/F1/current_state_reg[0]
         UART_RX_TOP/F1/current_state_reg[2]
         UART_RX_TOP/F1/current_state_reg[3]
         UART_RX_TOP/F1/current_state_reg[1]
         UART_RX_TOP/D1/current_state_reg[2]
         UART_RX_TOP/D1/current_state_reg[0]
         UART_RX_TOP/D1/current_state_reg[1]
         UART_RX_TOP/D2/P_DATA_reg[0]
         UART_RX_TOP/D2/P_DATA_reg[1]
         UART_RX_TOP/D2/P_DATA_reg[4]
         UART_RX_TOP/D2/P_DATA_reg[7]
         UART_RX_TOP/D2/P_DATA_reg[3]
         UART_RX_TOP/D2/P_DATA_reg[2]
         UART_RX_TOP/D2/P_DATA_reg[5]
         UART_RX_TOP/D2/P_DATA_reg[6]
         UART_RX_TOP/E1/BIT_COUNT_reg[3]
         UART_RX_TOP/E1/BIT_COUNT_reg[2]
         UART_RX_TOP/E1/BIT_COUNT_reg[0]
         UART_RX_TOP/E1/BIT_COUNT_reg[1]
         UART_RX_TOP/E1/EDGE_COUNT_reg[4]
         UART_RX_TOP/E1/EDGE_COUNT_reg[0]
         UART_RX_TOP/E1/EDGE_COUNT_reg[1]
         UART_RX_TOP/E1/EDGE_COUNT_reg[2]
         UART_RX_TOP/E1/EDGE_COUNT_reg[3]
         UART_RX_TOP/P1/PARITY_ERROR_reg
         UART_RX_TOP/S1/start_glitch_reg
         UART_RX_TOP/S2/stop_error_reg
         UART_TX_TOP/F1/current_state_reg[1]
         UART_TX_TOP/F1/current_state_reg[4]
         UART_TX_TOP/F1/current_state_reg[2]
         UART_TX_TOP/F1/current_state_reg[3]
         UART_TX_TOP/F1/current_state_reg[0]
         UART_TX_TOP/S1/S_DATA_reg
         UART_TX_TOP/S1/temp_registers_reg[5]
         UART_TX_TOP/S1/temp_registers_reg[1]
         UART_TX_TOP/S1/temp_registers_reg[7]
         UART_TX_TOP/S1/temp_registers_reg[3]
         UART_TX_TOP/S1/temp_registers_reg[6]
         UART_TX_TOP/S1/temp_registers_reg[2]
         UART_TX_TOP/S1/temp_registers_reg[4]
         UART_TX_TOP/S1/temp_registers_reg[0]
         UART_TX_TOP/S1/DONE_reg
         UART_TX_TOP/S1/count_reg[3]
         UART_TX_TOP/S1/count_reg[2]
         UART_TX_TOP/S1/count_reg[1]
         UART_TX_TOP/S1/count_reg[0]
         UART_TX_TOP/P1/PARITY_BIT_reg
         RX_CLK_DIV/div_clk_reg
         RX_CLK_DIV/count_reg[6]
         RX_CLK_DIV/count_reg[0]
         RX_CLK_DIV/count_reg[5]
         RX_CLK_DIV/count_reg[4]
         RX_CLK_DIV/count_reg[3]
         RX_CLK_DIV/count_reg[2]
         RX_CLK_DIV/count_reg[1]
         RX_CLK_DIV/odd_edge_tog_reg
         RST_SYNC_2/sync_reg_reg[0]
         RST_SYNC_2/sync_reg_reg[1]
         FIFO_TOP/sync_r2w/out_reg[3]
         FIFO_TOP/sync_r2w/out_reg[2]
         FIFO_TOP/sync_r2w/out_reg[1]
         FIFO_TOP/sync_r2w/out_reg[0]
         FIFO_TOP/sync_r2w/Q1_reg[3]
         FIFO_TOP/sync_r2w/Q1_reg[2]
         FIFO_TOP/sync_r2w/Q1_reg[1]
         FIFO_TOP/sync_r2w/Q1_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:33:42 2024
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      88   ALU/ALU_OUT_reg[0]       (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      88   FIFO_TOP/fifomem/mem_reg[7][3]
                            (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      88   RegFile/registers_reg[3][1]
                            (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      88   RegFile/registers_reg[14][1]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   24338.9      0.00       0.0      16.5 SE                       
    0:00:24   24338.9      0.00       0.0      16.5 SE                       
    0:00:24   24338.9      0.00       0.0      16.5 SE                       
    0:00:24   24338.9      0.00       0.0      16.5 SE                       
    0:00:24   24335.3      0.00       0.0      11.6 net12527                 
    0:00:24   24335.3      0.00       0.0      11.6 net12527                 
    0:00:24   24345.9      0.00       0.0      11.4 net12528                 
    0:00:24   24345.9      0.00       0.0      11.4 net12528                 
    0:00:24   24345.9      0.00       0.0      11.4 net12528                 
    0:00:24   24345.9      0.00       0.0      11.4 net12528                 
    0:00:24   24355.3      0.00       0.0       9.6 net12537                 
    0:00:24   24369.5      0.00       0.0       7.4 net12530                 
    0:00:24   24369.5      0.00       0.0       7.4 net12530                 
    0:00:24   24369.5      0.00       0.0       7.4 net12530                 
    0:00:24   24383.6      0.00       0.0       6.3 net12529                 
    0:00:24   24383.6      0.00       0.0       6.3 net12529                 
    0:00:24   24383.6      0.00       0.0       6.3 net12529                 
    0:00:24   24383.6      0.00       0.0       6.3 net12529                 
    0:00:25   24393.0      0.00       0.0       6.0 net12545                 
    0:00:25   24402.4      0.00       0.0       5.9 net12546                 
    0:00:25   24402.4      0.00       0.0       5.9 UART_RX_TOP/S2/stop_error
    0:00:25   24389.5      0.00       0.0       5.4 net12542                 
    0:00:25   24427.1      0.00       0.0       1.9 RegFile/test_se          
    0:00:25   24427.1      0.00       0.0       1.9 RegFile/test_se          
    0:00:25   24427.1      0.00       0.0       1.9 RegFile/test_se          
    0:00:25   24455.4      0.00       0.0       0.5 FIFO_TOP/fifomem/test_se 
    0:00:25   24455.4      0.00       0.0       0.5 FIFO_TOP/fifomem/test_se 
    0:00:25   24455.4      0.00       0.0       0.5 FIFO_TOP/fifomem/test_se 
    0:00:25   24462.4      0.00       0.0       0.5 UART_RX_TOP/F1/STOP_ERR  
    0:00:25   24471.8      0.00       0.0       0.2 Stop_Error               
    0:00:25   24471.8      0.00       0.0       0.2 RegFile/net12565         


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 69 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_Top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   24471.8      0.00       0.0       0.2                          
    0:00:02   24471.8      0.00       0.0       0.2                          
    0:00:03   24471.8      0.00       0.0       0.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   24471.8      0.00       0.0       0.2                          
    0:00:03   24467.1      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate > reports/dft_drc_post_dft.rpt
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Assignments/Final_System/dft/netlists/System_Top.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Assignments/Final_System/dft/netlists/System_Top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Assignments/Final_System/dft/sdf/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
#############################################################################
################# reporting #######################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
gui_start
Current design is 'System_Top'.
exit

Memory usage for main task 319 Mbytes.
Memory usage for this session 319 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).

Thank you...
