---
layout: default
title: "çµŒé¨“è¦ç´„ / Career Summary"
description: "åŠå°Žä½“ãƒ»åˆ¶å¾¡ãƒ»ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆãƒ»æ•™è‚²ã®æ¨ªæ–­çµŒé¨“ã‚’ã¾ã¨ã‚ãŸã‚­ãƒ£ãƒªã‚¢ã‚µãƒžãƒª"
---

---

# ðŸ› ï¸ çµŒé¨“è¦ç´„ / Career Summary

[![Samizo-AITL ãƒãƒ¼ã‚¿ãƒ«ã‚µã‚¤ãƒˆã«æˆ»ã‚‹](https://img.shields.io/badge/Samizo--AITL%20ãƒãƒ¼ã‚¿ãƒ«ã‚µã‚¤ãƒˆã«æˆ»ã‚‹-brightgreen)](https://samizo-aitl.github.io/)

ä¸‰æºçœŸä¸€ã¯ã€**åˆ¶å¾¡ç†è«–ãƒ»é›»ç£ç•Œè§£æž** ã‹ã‚‰ **åŠå°Žä½“ãƒ‡ãƒã‚¤ã‚¹é–‹ç™º**ã€**PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿**ã€  
**PrecisionCoreãƒ—ãƒªãƒ³ãƒˆãƒ˜ãƒƒãƒ‰è£½å“åŒ–** ã«è‡³ã‚‹ã¾ã§ã€  
**ã€ŒæŠ€è¡“ â†’ ä»•çµ„ã¿ â†’ æ•™è‚²ã€ã¸ã¨é€£ç¶šçš„ã«æ·±åŒ–ã—ã¦ããŸæŠ€è¡“è€…**ã§ã™ã€‚  

*Shinichi Samizo is an engineer who has continuously deepened his expertise from **control theory & electromagnetic analysis**, through **semiconductor device development** and **PZT actuators**, to the **commercialization of PrecisionCore printheads**, evolving from **technology â†’ systems â†’ education**.*

---

## ðŸ“˜ ãƒ•ã‚§ãƒ¼ã‚ºåˆ¥ã‚­ãƒ£ãƒªã‚¢ / Career Phases

### âš¡ ç¬¬0ãƒ•ã‚§ãƒ¼ã‚ºï½œåˆ¶å¾¡è¨­è¨ˆãƒ»é›»ç£ç•Œè§£æžï¼ˆ1994ã€œ1997ï¼‰
- å­¦éƒ¨4å¹´ã§ **MATLAB / Simulink åˆ¶å¾¡è¨­è¨ˆ** ã‚’çµŒé¨“ã€‚  
  [ðŸ“˜ ãƒ‡ã‚¸ã‚¿ãƒ« Hâˆž åˆ¶å¾¡](https://samizo-aitl.github.io/EduController/part04_digital/theory/06_digital_hinf_control.html)  
  *Experienced control design with MATLAB/Simulink as an undergraduate.*

- å¤§å­¦é™¢ã§ã¯ **é›»ç£ç•Œè§£æž** ã«å¾“äº‹ã€‚  
  **ã‚¨ãƒ”ã‚½ãƒ¼ãƒ‰ï¼šè–„è†œãƒžã‚¤ã‚¯ãƒ­ãƒªã‚¢ã‚¯ãƒˆãƒ«è§£æžï¼ˆ1996â€“1997å¹´ï¼‰**  
  ãƒ•ã‚§ãƒ©ã‚¤ãƒˆç£æ€§ä½“ + Alã‚¹ãƒ‘ã‚¤ãƒ©ãƒ«ã‚³ã‚¤ãƒ«æ§‹é€ ã‚’ç”¨ã„ãŸDC-DCã‚³ãƒ³ãƒãƒ¼ã‚¿ç”¨ãƒªã‚¢ã‚¯ãƒˆãƒ«ã‚’è§£æžã€‚  
  **500kHzã€œ1MHzé ˜åŸŸã§ã®Qå€¤æå¤±ã¨Al/Cué¸å®šæŒ‡é‡** ã‚’æç¤ºã€‚  
  [ðŸ”¬ Thin-Film Microreactor 1996](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1996/thinfilm_microreactor/)  
  *Graduate research in EM field analysis, focusing on thin-film microreactors for DC-DC converters.*

---

### ðŸ’¾ ç¬¬1ãƒ•ã‚§ãƒ¼ã‚ºï½œåŠå°Žä½“ãƒ‡ãƒã‚¤ã‚¹é–‹ç™ºï¼ˆ1997ã€œ2006ï¼‰
- **1997å¹´**ï¼šã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³å…¥ç¤¾ã€‚  
  **0.35ã€œ0.18Î¼mä¸–ä»£ã®ãƒ­ã‚¸ãƒƒã‚¯ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»é«˜è€åœ§ãƒ—ãƒ­ã‚»ã‚¹çµ±åˆ** ã‚’æ‹…å½“ã€‚  
  *Joined Seiko Epson in 1997, engaged in **logic, memory, and HV process integration**.*

- **ã‚¨ãƒ”ã‚½ãƒ¼ãƒ‰ï¼š64M DRAMç«‹ã¡ä¸Šã’ï¼ˆ1998å¹´ï¼‰**  
  0.25Î¼m DRAMé‡ç”£ç«‹ä¸Šã’ã«å‚ç”»ã€‚  
  **ãƒ—ãƒ­ã‚»ã‚¹ç«‹ä¸Šã’ãƒ»ä¸è‰¯è§£æžãƒ»æ­©ç•™æ”¹å–„** ã‚’æŽ¨é€²ã€‚  
  [ðŸ’¾ DRAM Startup 1998](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1998/DRAM_Startup_64M_1998/)  
  *Participated in ramp-up of 0.25Î¼m DRAM: process setup, defect analysis, yield improvement.*

- **é«˜è€åœ§æ··è¼‰æŠ€è¡“ï¼ˆ30Vãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼‰** ã‚’é–‹ç™ºã—ã€a-TFTé§†å‹•ICã¸å®Ÿç”¨åŒ–ã€‚  
  [âš™ï¸ 0.18Î¼m CMOS Mixed-Voltage Process](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V)  
  *Developed HV embedded technology applied to a-TFT driver ICs.*
  **æ¶²æ™¶ãƒ‰ãƒ©ã‚¤ãƒãƒ¼ICä»•æ§˜æ›¸**  
  [ðŸ“‘ LCD Driver IC Specification](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter2_high_voltage_devices/lcd_driver)  
  *Specification for LCD Panel Driver IC (concept model: power rails, I/Os, gamma reference, temperature compensation, timing, pixel circuit).*
  
---

### ðŸŽ›ï¸ ç¬¬2ãƒ•ã‚§ãƒ¼ã‚ºï½œãƒ”ã‚¨ã‚¾ææ–™ãƒ»ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ï¼ˆ2007ã€œ2012ï¼‰
- FeRAMå‘ã‘ **PZTãƒ—ãƒ­ã‚»ã‚¹è©•ä¾¡** ã‚’çµŒã¦ã€è–„è†œãƒ”ã‚¨ã‚¾ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿é–‹ç™ºã¸å±•é–‹ã€‚  
  [ðŸ”§ 0.18Î¼m FeRAM Process Flow](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/0.18um_FeRAM_ProcessFlow)  
  *Started with PZT process evaluation for FeRAM, later applied to thin-film actuators.*

- **PZTè†œã®æ§‹é€ è§£æžãƒ»ä¿¡é ¼æ€§è©•ä¾¡** ã«è²¢çŒ®ã—ã€PrecisionCoreåŸºç›¤ã‚’ç¢ºç«‹ã€‚  
  *Contributed to PZT film structural analysis and reliability evaluation.*

- **æ¬ é™¥è§£æžãƒ»è¡¨é¢å‡¦ç†æœ€é©åŒ–** ã«ã‚ˆã‚Šã€è–„è†œç‰¹æœ‰ã®ä¿¡é ¼æ€§èª²é¡Œã‚’å…‹æœã€‚  
  *Addressed thin-film reliability issues via defect analysis and surface treatment optimization.*

---

### ðŸ–¨ï¸ ç¬¬3ãƒ•ã‚§ãƒ¼ã‚ºï½œPrecisionCoreè£½å“åŒ–ãƒ»æ•™è‚²æŽ¨é€²ï¼ˆ2012ã€œï¼‰
- PrecisionCoreãƒ—ãƒªãƒ³ãƒˆãƒ˜ãƒƒãƒ‰ã® **COFé§†å‹•ICå®Ÿè£…** ã‚’ä¸­å¿ƒã¨ã—ãŸã‚¨ãƒ¬ã‚­æŠ€è¡“ã‚’æŽ¨é€²ã€‚  
  [ðŸ”¥ SystemDK ç†±ãƒ»å¿œåŠ›ãƒ»ãƒŽã‚¤ã‚ºåˆ¶ç´„](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2a_systemdk/)  
  *Led electronic integration for PrecisionCore printheads (COF driver IC implementation).*
  
- é–‹ç™ºãƒ»è¨­è¨ˆãƒ»é‡ç”£åŒ–ã¾ã§ã® **ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«è²¬ä»»** ã‚’æ‹…å½“ã€‚  
  *Responsible for scheduling and execution from development to mass production.*

- **BOMæ•´å‚™ãƒ»ISOæ•™è‚²ãƒ»æŠ€è¡“ä¼æ‰¿** ã‚’æ•™æåŒ–ã—ã€çµ„ç¹”æ¨ªæ–­ã§æŽ¨é€²ã€‚  
  [ðŸ“‘ è¨­è¨ˆâ†’é‡ç”£éƒ¨å“ç™ºæ³¨ãƒ•ãƒ­ãƒ¼](https://samizo-aitl.github.io/EduMecha/08_production_process/production_process_flow.html)  
  *Promoted BOM management, ISO training, and knowledge transfer as structured content.*

---

## ðŸŽ¯ ç¾åœ¨ã®æ´»å‹• / Current Activities
- **Samizo-AITL ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯æ§‹ç¯‰ãƒ»ç™ºä¿¡**ï¼ˆæ•™è‚²ãƒ»ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆè¨­è¨ˆãƒ»AIåˆ¶å¾¡çµ±åˆï¼‰ã€‚  
  *Building and sharing the open Samizo-AITL framework (education, prompt design, AI-integrated control).*

- **åŠå°Žä½“ã€œåˆ¶å¾¡ã€œã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆçµ±åˆæ•™æç¾¤ã‚’å…¬é–‹**ã€‚  
  [ðŸ“„ FinFET / GAA ãƒŽãƒ¼ãƒ‰ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒè¡¨](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/appendixf1_05_node_params)  
  *Publishing integrated educational resources from semiconductors to control and inkjet.*  

---

### ðŸ“‘ è«–æ–‡ãƒ»ç ”ç©¶æˆæžœ / Papers & Research Works

#### ðŸ“˜ CFET æ•™æè«–æ–‡  
**æ•™è‚²çš„è¦³ç‚¹ã‹ã‚‰CFETã‚’ä½“ç³»æ•´ç†ã—ãŸãƒãƒ¥ãƒ¼ãƒˆãƒªã‚¢ãƒ«ã€‚**  
Planar â†’ FinFET â†’ GAA â†’ CFET ã¾ã§ã®é€²åŒ–ã€æ§‹é€ æ¦‚å¿µã€è¨­è¨ˆãƒ»è£½é€ èª²é¡Œã€æ•™è‚²çš„ä¾¡å€¤ã‚’ä¿¯çž°ã€‚  
[ðŸ“„ CFET Tutorial Paper (PDF)](./docs/cfet_tutorial_main.pdf)  
*Educational tutorial paper on CFET: device evolution, design impact, manufacturing challenges, and its value for semiconductor education.*

#### âš™ï¸ CFET åˆ¶å¾¡çµ±åˆæ¤œè¨¼  
**CFETé…ç·šé…å»¶ã¨ç†±çµåˆã‚’ã€PID+FSM+LLM ã§å‹•çš„è£œå„Ÿã™ã‚‹æ–°åˆ¶å¾¡æ¦‚å¿µã‚’å®Ÿè¨¼ã€‚**  
EDAã«åˆ¶å¾¡ç†è«–ã‚’å°Žå…¥ã—ã€ã‚µãƒ–2nmä¸–ä»£ã§ã®ä¿¡å·é…å»¶ãƒ»ç†±å•é¡Œã«å¯¾å‡¦ã€‚  
[ðŸ“„ CFET Control Main Paper (PDF)](./docs/cfet_ctrl2025.pdf)  
*Proof-of-concept for cross-layer control of CFET delay/thermal coupling via PID+FSM+LLM.*

#### ðŸ’¾ LPDDR+FeRAM Chiplet Integration  
**ä½Žæ¶ˆè²»é›»åŠ›LPDDRã¨ä¸æ®ç™ºFeRAMã‚’ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã§çµ±åˆã€‚**  
ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»åŠ›å‰Šæ¸›ã¨çž¬æ™‚å¾©å¸°ã‚’ä¸¡ç«‹ã™ã‚‹ãƒ¡ãƒ¢ãƒªã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã‚’ææ¡ˆã€‚  
[ðŸ“„ LPDDR+FeRAM Integration (PDF)](./docs/LPDDR_FeRAM.pdf)  
*Hybrid memory architecture combining low-power LPDDR with instant-resume FeRAM.*

#### ðŸ”‹ FeFET CMOS 0.18 Âµm Integration Study  
**æ—¢å­˜0.18Âµm CMOSã«+1ãƒžã‚¹ã‚¯ã§FeFETã‚’çµ±åˆã€‚**  
10^5ã‚µã‚¤ã‚¯ãƒ«è¶…ã®è€ä¹…æ€§ã¨10å¹´ä»¥ä¸Šï¼ˆ85â„ƒï¼‰ã®ä¿æŒã‚’å®Ÿè¨¼ã—ã€IoT/è»Šè¼‰å‘ã‘ä¸æ®ç™ºãƒ¡ãƒ¢ãƒªå¿œç”¨ã‚’ææ¡ˆã€‚  
[ðŸ“„ Main Paper](./docs/FeFET_CMOS018um_IntegrationStudy_Main.pdf) / [ðŸ“„ Supplementary](./docs/FeFET_CMOS_018um_IntegrationStudy_Supplementary.pdf)  
*Integration study showing FeFET endurance >10^5 and retention >10y at 85â„ƒ.*

#### ðŸŒŠ ScAlN MEMS è¶…éŸ³æ³¢ã‚»ãƒ³ã‚µç ”ç©¶  
**Pbãƒ•ãƒªãƒ¼ScAlN MEMSã‚’65nm SiGe CMOSã¨çµ±åˆã€‚**  
æ¬¡ä¸–ä»£åŒ»ç™‚ç”¨è¶…éŸ³æ³¢ã‚»ãƒ³ã‚µã¨ã—ã¦ç’°å¢ƒèª¿å’Œåž‹ã®ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã‚’æç¤ºã€‚  
[ðŸ“„ ScAlN Ultrasonic Paper (PDF)](./docs/scaln_ultrasonic.pdf)  
*Pb-free ScAlN MEMS ultrasonic sensor integrated with 65nm SiGe CMOS SiP.*

#### ðŸ¤– ãƒ’ãƒ¥ãƒ¼ãƒžãƒŽã‚¤ãƒ‰åˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ç ”ç©¶  
**LLM + FSM + PID + çŠ¶æ…‹ç©ºé–“åˆ¶å¾¡ã‚’çµ±åˆã€‚**  
ã‚¯ãƒ­ã‚¹ãƒŽãƒ¼ãƒ‰SoCè¨­è¨ˆã¨SystemDKæ¤œè¨¼ã«åŸºã¥ãã€æ¬¡ä¸–ä»£ãƒ­ãƒœãƒƒãƒˆåˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã‚’ææ¡ˆã€‚  
[ðŸ“„ Humanoid TCST è«–æ–‡ (PDF)](./docs/humanoid_tcst2025.pdf)  
*Humanoid control architecture integrating LLM inference, hierarchical FSM, PID/state-space control, and energy harvesting.*

#### ðŸ–¥ï¸ SystemDK with AITL è«–æ–‡å…¬é–‹  
**EDAè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«åˆ¶å¾¡ãƒ«ãƒ¼ãƒ—ï¼ˆPID+FSM+LLMï¼‰ã‚’çµ±åˆã€‚**  
RCé…å»¶ãƒ»ç†±çµåˆãƒ»EMIå¤‰å‹•ã‚’å®Ÿæ™‚é–“ã§è£œå„Ÿã—ã€ã‚µãƒ–2nmä¸–ä»£ã®ä¿¡é ¼æ€§ã‚’å‘ä¸Šã€‚  
[ðŸ“„ SystemDK+AITL Main Paper (PDF)](./docs/systemdk_aitl2025.pdf)  
*Runtime-aware DTCO framework enabling guardband reduction and reliability improvement across advanced nodes.*

---

> âš ï¸ **æ³¨è¨˜ / Note**  
> æœ¬ãƒšãƒ¼ã‚¸è¨˜è¼‰ã®ãƒ—ãƒ­ã‚»ã‚¹æƒ…å ±ã¯æ•™è‚²ãƒ»æ•™æç›®çš„ã®æ§‹æƒ³ãƒ¢ãƒ‡ãƒ«ã«åŸºã¥ãã‚‚ã®ã§ã‚ã‚Šã€å®Ÿåœ¨ã™ã‚‹è£½é€ ãƒ•ãƒ­ãƒ¼ã‚„æ©Ÿå¯†æƒ…å ±ã¨ã¯ç„¡é–¢ä¿‚ã§ã™ã€‚  
> *Process information here is based on conceptual models for educational purposes, not related to actual manufacturing flows or confidential data.*

---

**ðŸ”— [English Version â€º Career Summary](./en/)**
