Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov 29 17:20:21 2021
| Host         : DESKTOP-196RP5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevel_wrapper_timing_summary_routed.rpt -pb TopLevel_wrapper_timing_summary_routed.pb -rpx TopLevel_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  1           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.906        0.000                      0                 5233        0.023        0.000                      0                 5233        3.000        0.000                       0                  1824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_TopLevel_clk_wiz_0_0                             {0.000 16.667}     33.333          30.000          
  clkfbout_TopLevel_clk_wiz_0_0                             {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.514        0.000                      0                  222        0.023        0.000                      0                  222       15.686        0.000                       0                   233  
TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.649        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TopLevel_clk_wiz_0_0                                   3.906        0.000                      0                 4965        0.064        0.000                      0                 4965       15.417        0.000                       0                  1547  
  clkfbout_TopLevel_clk_wiz_0_0                                                                                                                                                                              47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_TopLevel_clk_wiz_0_0                               TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_TopLevel_clk_wiz_0_0                               TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                  clk_out1_TopLevel_clk_wiz_0_0                               
(none)                                                      TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_TopLevel_clk_wiz_0_0                               
(none)                                                      TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_TopLevel_clk_wiz_0_0                               
(none)                                                      clk_out1_TopLevel_clk_wiz_0_0                               clk_out1_TopLevel_clk_wiz_0_0                               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_TopLevel_clk_wiz_0_0                                 
(none)                         clkfbout_TopLevel_clk_wiz_0_0                                 
(none)                                                        clk_out1_TopLevel_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.514ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.126ns  (logic 0.707ns (22.616%)  route 2.419ns (77.384%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 36.442 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.138    21.738    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.862 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.281    23.143    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124    23.267 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.267    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.442    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.344    36.786    
                         clock uncertainty           -0.035    36.750    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031    36.781    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 13.514    

Slack (MET) :             13.594ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.012ns  (logic 0.707ns (23.469%)  route 2.305ns (76.531%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.287    23.030    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.124    23.154 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.154    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X56Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.077    36.747    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.747    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                 13.594    

Slack (MET) :             13.609ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.038ns  (logic 0.733ns (24.124%)  route 2.305ns (75.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.287    23.030    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y29         LUT4 (Prop_lut4_I2_O)        0.150    23.180 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.180    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X56Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.118    36.788    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                         -23.180    
  -------------------------------------------------------------------
                         slack                                 13.609    

Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.851ns  (logic 0.707ns (24.794%)  route 2.144ns (75.206%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.126    22.869    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124    22.993 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.993    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X56Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)        0.081    36.751    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.751    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             13.804ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.754ns  (logic 0.707ns (25.672%)  route 2.047ns (74.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.029    22.771    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y29         LUT4 (Prop_lut4_I2_O)        0.124    22.895 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.895    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X57Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    36.699    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.699    
                         arrival time                         -22.895    
  -------------------------------------------------------------------
                         slack                                 13.804    

Slack (MET) :             13.824ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.780ns  (logic 0.733ns (26.367%)  route 2.047ns (73.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.029    22.771    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.150    22.921 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.921    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X57Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.075    36.745    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.745    
                         arrival time                         -22.921    
  -------------------------------------------------------------------
                         slack                                 13.824    

Slack (MET) :             13.866ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.648ns  (logic 0.707ns (26.696%)  route 1.941ns (73.304%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.544    22.287    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.124    22.411 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379    22.790    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X56Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.377    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.330    36.707    
                         clock uncertainty           -0.035    36.671    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)       -0.016    36.655    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -22.790    
  -------------------------------------------------------------------
                         slack                                 13.866    

Slack (MET) :             14.036ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.602ns  (logic 0.707ns (27.170%)  route 1.895ns (72.829%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 36.442 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.138    21.738    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.862 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.757    22.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124    22.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.743    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.442    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.344    36.786    
                         clock uncertainty           -0.035    36.750    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.029    36.779    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                         -22.743    
  -------------------------------------------------------------------
                         slack                                 14.036    

Slack (MET) :             14.170ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.437ns  (logic 0.707ns (29.017%)  route 1.730ns (70.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.711    22.454    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124    22.578 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.578    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X56Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.330    36.706    
                         clock uncertainty           -0.035    36.670    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)        0.077    36.747    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.747    
                         arrival time                         -22.578    
  -------------------------------------------------------------------
                         slack                                 14.170    

Slack (MET) :             14.349ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.258ns  (logic 0.707ns (31.307%)  route 1.551ns (68.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 20.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754    18.421    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.624    20.141    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.459    20.600 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.018    21.619    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    21.743 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.533    22.276    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y31         LUT2 (Prop_lut2_I0_O)        0.124    22.400 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.400    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X56Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509    34.842    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.933 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.377    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.330    36.707    
                         clock uncertainty           -0.035    36.671    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)        0.077    36.748    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                 14.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.454%)  route 0.208ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.208     1.629    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X35Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.658    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.118     1.540    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.066     1.606    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.066%)  route 0.239ns (62.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.239     1.660    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X35Y26         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.656    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y26         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                         clock pessimism             -0.118     1.538    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.070     1.608    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.640%)  route 0.278ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.552     1.279    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.278     1.698    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X37Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.656    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.118     1.538    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.072     1.610    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.315    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y31         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.456 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.569    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X64Y31         SRL16E                                       r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.697    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y31         SRL16E                                       r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.369     1.328    
    SLICE_X64Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.445    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.673%)  route 0.296ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.296     1.740    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.658    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.118     1.540    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.047     1.587    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.500%)  route 0.298ns (64.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.298     1.742    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.658    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.118     1.540    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.047     1.587    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.587     1.314    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.455 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.076     1.531    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg_n_0_[1]
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.576 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.576    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism             -0.368     1.327    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.418    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.316    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y32         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.480 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.536    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X64Y32         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.858     1.698    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y32         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.382     1.316    
    SLICE_X64Y32         FDPE (Hold_fdpe_C_D)         0.060     1.376    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.284    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X53Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.425 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.535    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.667    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.368     1.299    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.070     1.369    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.224%)  route 0.359ns (71.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.552     1.279    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.359     1.779    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X36Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.660    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.118     1.542    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.070     1.612    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X64Y32   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X65Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y31   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y27   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.498ns  (logic 1.127ns (20.498%)  route 4.371ns (79.502%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.836    25.478    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437    36.226    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.540    
                         clock uncertainty           -0.035    36.504    
    SLICE_X46Y30         FDCE (Setup_fdce_C_CE)      -0.377    36.127    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -25.478    
  -------------------------------------------------------------------
                         slack                                 10.649    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.409ns  (logic 1.127ns (20.837%)  route 4.282ns (79.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.747    25.389    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X42Y30         FDCE (Setup_fdce_C_CE)      -0.377    36.126    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                         -25.389    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.258ns  (logic 1.127ns (21.436%)  route 4.131ns (78.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596    25.238    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.224    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X42Y28         FDRE (Setup_fdre_C_CE)      -0.377    36.125    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.125    
                         arrival time                         -25.238    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.258ns  (logic 1.127ns (21.436%)  route 4.131ns (78.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596    25.238    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.224    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X42Y28         FDRE (Setup_fdre_C_CE)      -0.377    36.125    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.125    
                         arrival time                         -25.238    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.258ns  (logic 1.127ns (21.436%)  route 4.131ns (78.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596    25.238    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.224    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X42Y28         FDRE (Setup_fdre_C_CE)      -0.377    36.125    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.125    
                         arrival time                         -25.238    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.910ns  (logic 1.127ns (22.951%)  route 3.783ns (77.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.248    24.891    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X44Y28         FDRE (Setup_fdre_C_CE)      -0.413    36.090    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.090    
                         arrival time                         -24.891    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.905ns  (logic 1.127ns (22.975%)  route 3.778ns (77.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.243    24.885    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437    36.226    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.540    
                         clock uncertainty           -0.035    36.504    
    SLICE_X47Y29         FDCE (Setup_fdce_C_CE)      -0.413    36.091    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.091    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.373ns  (logic 1.127ns (25.772%)  route 3.246ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119    23.642 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.711    24.353    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.229    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X51Y28         FDCE (Setup_fdce_C_CE)      -0.413    36.094    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.094    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.181ns  (logic 1.132ns (27.075%)  route 3.049ns (72.925%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.647 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514    24.161    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.229    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X49Y30         FDCE (Setup_fdce_C_CE)      -0.205    36.302    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -24.161    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.181ns  (logic 1.132ns (27.075%)  route 3.049ns (72.925%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111    23.523    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.647 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514    24.161    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.788 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.229    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X49Y30         FDCE (Setup_fdce_C_CE)      -0.205    36.302    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -24.161    
  -------------------------------------------------------------------
                         slack                                 12.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.515    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.560 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.560    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.371     1.206    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.297    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.205    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.346 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.514    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.559 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.559    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X61Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.576    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.371     1.205    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.091     1.296    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.787%)  route 0.193ns (50.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 17.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.584    17.870    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.146    18.016 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.193    18.209    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y28         LUT1 (Prop_lut1_I0_O)        0.045    18.254 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.254    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X59Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852    18.241    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.371    17.870    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.098    17.968    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.968    
                         arrival time                          18.254    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.623 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.623    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.371     1.206    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092     1.298    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.784%)  route 0.374ns (66.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.437    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.905    
    SLICE_X60Y29         FDRE (Hold_fdre_C_CE)       -0.012    17.893    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.784%)  route 0.374ns (66.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.437    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.905    
    SLICE_X60Y29         FDRE (Hold_fdre_C_CE)       -0.012    17.893    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.784%)  route 0.374ns (66.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.437    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.905    
    SLICE_X60Y29         FDRE (Hold_fdre_C_CE)       -0.012    17.893    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.648ns  (logic 0.191ns (29.483%)  route 0.457ns (70.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.268    18.519    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852    18.241    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.904    
    SLICE_X60Y28         FDRE (Hold_fdre_C_CE)       -0.012    17.892    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.519    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.648ns  (logic 0.191ns (29.483%)  route 0.457ns (70.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.268    18.519    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852    18.241    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.904    
    SLICE_X60Y28         FDRE (Hold_fdre_C_CE)       -0.012    17.892    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.519    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.648ns  (logic 0.191ns (29.483%)  route 0.457ns (70.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.189    18.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.045    18.251 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.268    18.519    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852    18.241    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.904    
    SLICE_X60Y28         FDRE (Hold_fdre_C_CE)       -0.012    17.892    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.519    
  -------------------------------------------------------------------
                         slack                                  0.627    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X59Y30   TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y29   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y28   TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TopLevel_clk_wiz_0_0
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.813ns  (logic 15.032ns (52.170%)  route 13.781ns (47.830%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 31.922 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.637    25.733    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    26.106 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31/O
                         net (fo=1, routed)           0.299    26.405    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.529 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12/O
                         net (fo=6, routed)           1.464    27.993    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12_n_0
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.540    31.922    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/CLK
                         clock pessimism              0.492    32.413    
                         clock uncertainty           -0.152    32.261    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    31.899    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2
  -------------------------------------------------------------------
                         required time                         31.899    
                         arrival time                         -27.993    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.813ns  (logic 15.032ns (52.170%)  route 13.781ns (47.830%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 31.924 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.637    25.733    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    26.106 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31/O
                         net (fo=1, routed)           0.299    26.405    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.529 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12/O
                         net (fo=6, routed)           1.464    27.993    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12_n_0
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.542    31.924    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/CLK
                         clock pessimism              0.492    32.415    
                         clock uncertainty           -0.152    32.263    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    31.901    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1
  -------------------------------------------------------------------
                         required time                         31.901    
                         arrival time                         -27.993    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.782ns  (logic 15.032ns (52.227%)  route 13.750ns (47.773%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 31.914 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.500    25.596    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    25.969 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19/O
                         net (fo=1, routed)           0.437    26.406    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.530 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4/O
                         net (fo=6, routed)           1.432    27.962    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    31.914    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                         clock pessimism              0.600    32.513    
                         clock uncertainty           -0.152    32.361    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1
  -------------------------------------------------------------------
                         required time                         31.911    
                         arrival time                         -27.962    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.843ns  (logic 15.032ns (52.116%)  route 13.811ns (47.884%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 31.911 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.495    25.591    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    25.964 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18/O
                         net (fo=1, routed)           0.443    26.408    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.532 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3/O
                         net (fo=6, routed)           1.492    28.023    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK
                         clock pessimism              0.577    32.487    
                         clock uncertainty           -0.152    32.335    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    31.973    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2
  -------------------------------------------------------------------
                         required time                         31.973    
                         arrival time                         -28.023    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.764ns  (logic 15.032ns (52.261%)  route 13.732ns (47.739%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 31.914 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.509    25.605    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I3_O)        0.373    25.978 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_28/O
                         net (fo=1, routed)           0.492    26.470    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_28_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.594 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_9/O
                         net (fo=6, routed)           1.350    27.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_9_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    31.914    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                         clock pessimism              0.600    32.513    
                         clock uncertainty           -0.152    32.361    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1
  -------------------------------------------------------------------
                         required time                         31.911    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.843ns  (logic 15.032ns (52.116%)  route 13.811ns (47.884%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 31.914 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.495    25.591    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    25.964 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18/O
                         net (fo=1, routed)           0.443    26.408    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.532 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3/O
                         net (fo=6, routed)           1.492    28.023    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    31.914    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                         clock pessimism              0.600    32.513    
                         clock uncertainty           -0.152    32.361    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    31.999    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1
  -------------------------------------------------------------------
                         required time                         31.999    
                         arrival time                         -28.023    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.811ns  (logic 15.032ns (52.174%)  route 13.779ns (47.826%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 31.911 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.542    25.639    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    26.012 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25/O
                         net (fo=1, routed)           0.488    26.500    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.624 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8/O
                         net (fo=6, routed)           1.367    27.991    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK
                         clock pessimism              0.577    32.487    
                         clock uncertainty           -0.152    32.335    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    31.973    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2
  -------------------------------------------------------------------
                         required time                         31.973    
                         arrival time                         -27.991    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.811ns  (logic 15.032ns (52.174%)  route 13.779ns (47.826%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 31.914 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.542    25.639    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    26.012 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25/O
                         net (fo=1, routed)           0.488    26.500    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.624 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8/O
                         net (fo=6, routed)           1.367    27.991    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    31.914    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                         clock pessimism              0.600    32.513    
                         clock uncertainty           -0.152    32.361    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    31.999    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1
  -------------------------------------------------------------------
                         required time                         31.999    
                         arrival time                         -27.991    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.782ns  (logic 15.032ns (52.227%)  route 13.750ns (47.773%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 31.911 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.500    25.596    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    25.969 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19/O
                         net (fo=1, routed)           0.437    26.406    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.530 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4/O
                         net (fo=6, routed)           1.432    27.962    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK
                         clock pessimism              0.577    32.487    
                         clock uncertainty           -0.152    32.335    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    31.973    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2
  -------------------------------------------------------------------
                         required time                         31.973    
                         arrival time                         -27.962    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@33.333ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.718ns  (logic 15.032ns (52.344%)  route 13.686ns (47.656%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 31.914 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.647    -0.820    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/P[0]
                         net (fo=2, routed)           1.073     5.979    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2_n_105
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.486 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.486    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_587_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.820 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584/O[1]
                         net (fo=59, routed)          1.697     8.516    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_584_n_6
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.331     8.847 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680/O
                         net (fo=2, routed)           0.666     9.513    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1680_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.326     9.839 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684/O
                         net (fo=1, routed)           0.000     9.839    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1684_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.389 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590/CO[3]
                         net (fo=1, routed)           0.000    10.389    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1590_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498/CO[3]
                         net (fo=1, routed)           0.000    10.503    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1498_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402/CO[3]
                         net (fo=1, routed)           0.000    10.617    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1402_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264/CO[3]
                         net (fo=1, routed)           0.000    10.731    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1264_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000    10.845    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820    11.905    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    12.236 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    12.943    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    13.274 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    13.274    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.650 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.650    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.889 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    15.327    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    15.628 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    16.483    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    16.635 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    17.485    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    18.229 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.229    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.346    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.463    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.778 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    19.637    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    19.973 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    20.652    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    20.983 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    20.983    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.238 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    21.853    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    22.160 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    22.160    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.387 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    22.794    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    23.097 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    23.097    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.498 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.498    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.720 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    24.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    24.732 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    24.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    25.096 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.599    25.695    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I3_O)        0.373    26.068 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30/O
                         net (fo=1, routed)           0.299    26.367    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.491 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11/O
                         net (fo=6, routed)           1.407    27.898    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    28.710 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.291    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.382 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    31.914    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK
                         clock pessimism              0.600    32.513    
                         clock uncertainty           -0.152    32.361    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    31.911    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1
  -------------------------------------------------------------------
                         required time                         31.911    
                         arrival time                         -27.898    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.461%)  route 0.232ns (55.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.558    -0.589    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Clk
    SLICE_X35Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.232    -0.216    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_mfsmsr_i_reg_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_mfsmsr_i_i_1/O
                         net (fo=1, routed)           0.000    -0.171    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Sel_SPR_MSR88_out
    SLICE_X41Y18         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.826    -0.829    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X41Y18         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                         clock pessimism              0.503    -0.326    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.091    -0.235    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.598    -0.549    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X65Y2          FDRE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.273    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X64Y3          SRL16E                                       r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.868    -0.787    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y3          SRL16E                                       r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.534    
    SLICE_X64Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.351    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMD32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMS32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMS32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_TopLevel_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns - clk_out1_TopLevel_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.554    -0.593    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.234    -0.219    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X46Y22         RAMS32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X46Y22         RAMS32                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X46Y22         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.324    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TopLevel_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y3      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y3      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X0Y4      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB36_X0Y4      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X2Y4      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB36_X2Y4      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y2      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y2      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y5      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y5      TopLevel_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X52Y22     TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TopLevel_clk_wiz_0_0
  To Clock:  clkfbout_TopLevel_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TopLevel_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   TopLevel_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 0.600ns (11.607%)  route 4.569ns (88.393%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.634     2.634    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.758 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.799     3.557    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X61Y34         LUT4 (Prop_lut4_I0_O)        0.150     3.707 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           1.136     4.843    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.326     5.169 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.169    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X60Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.248ns (5.897%)  route 3.958ns (94.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.275 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.807     4.082    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.206 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.000ns (0.000%)  route 4.162ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.162     4.162    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X65Y16         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y16         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 0.000ns (0.000%)  route 4.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.133     4.133    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.000ns (0.000%)  route 0.695ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.695     0.695    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X53Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.000ns (0.000%)  route 0.744ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.744     0.744    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.665    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.045ns (5.547%)  route 0.766ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.428     0.428    TopLevel_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X31Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.473 r  TopLevel_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.338     0.811    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDI
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.658    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.045ns (5.469%)  route 0.778ns (94.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.778     0.778    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.823 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.823    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.000ns (0.000%)  route 0.824ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.824     0.824    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.667    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.995ns  (logic 1.628ns (20.362%)  route 6.367ns (79.638%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.196    23.608    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.732 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.016    24.748    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124    24.872 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.982    25.855    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.979 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.064    27.042    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    27.166 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.685    27.851    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.975 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.975    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.628ns (20.380%)  route 6.360ns (79.620%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.196    23.608    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.732 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.016    24.748    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124    24.872 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.982    25.855    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.979 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.064    27.042    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    27.166 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.678    27.844    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124    27.968 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.968    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 1.504ns (22.043%)  route 5.319ns (77.957%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.122    21.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.152    21.778 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.302    22.080    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.332    22.412 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.196    23.608    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.732 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.016    24.748    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124    24.872 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.982    25.855    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.701    26.679    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.803 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.803    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X60Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y31         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.129ns (22.148%)  route 3.968ns (77.852%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.819    21.323    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.447 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.669    22.116    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.154    22.270 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    22.945    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.327    23.272 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.806    25.077    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X60Y14         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.114    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.129ns (22.148%)  route 3.968ns (77.852%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    3.314ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624    19.980    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.524    20.504 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.819    21.323    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.447 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.669    22.116    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.154    22.270 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    22.945    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.327    23.272 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.806    25.077    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X60Y14         SRLC16E                                      r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.114    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRLC16E                                      r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.156ns (23.029%)  route 3.864ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.623    19.979    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.524    20.503 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.173    21.676    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.800 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.851    22.651    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.153    22.804 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.349    24.153    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.355    24.508 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.490    24.999    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.156ns (23.029%)  route 3.864ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.623    19.979    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.524    20.503 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.173    21.676    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.800 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.851    22.651    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.153    22.804 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.349    24.153    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.355    24.508 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.490    24.999    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.156ns (23.029%)  route 3.864ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.623    19.979    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.524    20.503 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.173    21.676    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.800 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.851    22.651    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.153    22.804 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.349    24.153    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.355    24.508 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.490    24.999    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.156ns (23.029%)  route 3.864ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.623    19.979    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.524    20.503 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.173    21.676    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.800 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.851    22.651    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.153    22.804 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.349    24.153    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.355    24.508 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.490    24.999    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.156ns (23.029%)  route 3.864ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.356 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.623    19.979    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.524    20.503 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.173    21.676    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.800 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.851    22.651    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.153    22.804 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.349    24.153    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.355    24.508 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.490    24.999    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.113    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y34         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.143     1.490    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.535 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.535    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.854     1.694    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.191ns (67.051%)  route 0.094ns (32.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.094    18.111    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.045    18.156 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.156    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X62Y28         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.854     1.694    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y28         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.208%)  route 0.241ns (55.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.185    18.202    TopLevel_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045    18.247 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.303    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.208%)  route 0.241ns (55.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.185    18.202    TopLevel_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045    18.247 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.303    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.208%)  route 0.241ns (55.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.185    18.202    TopLevel_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045    18.247 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.303    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.208%)  route 0.241ns (55.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.185    18.202    TopLevel_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045    18.247 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.303    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     1.695    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.071ns (4.303%)  route 1.579ns (95.697%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.745    18.032    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.045    18.077 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.239    18.316    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X62Y28         FDPE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.854     1.694    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y28         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.287%)  route 0.383ns (66.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 18.360 - 16.667 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 17.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.584    17.870    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.146    18.016 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.193    18.209    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y28         LUT1 (Prop_lut1_I0_O)        0.045    18.254 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.190    18.444    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811    17.478    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    17.507 f  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.853    18.360    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.505%)  route 0.397ns (67.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.170    18.187    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.232 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.227    18.459    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.854     1.694    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.505%)  route 0.397ns (67.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.205ns = ( 17.871 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.287 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.871    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146    18.017 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.170    18.187    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.232 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.227    18.459    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.840 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.854     1.694    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TopLevel_clk_wiz_0_0
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.250ns (23.147%)  route 4.150ns (76.853%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.555    -0.912    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y26         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.161     0.767    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     0.919 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.742     1.661    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_232_in
    SLICE_X49Y25         LUT5 (Prop_lut5_I4_O)        0.332     1.993 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_2/O
                         net (fo=1, routed)           0.577     2.570    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep__1
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.694 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           1.098     3.793    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.124     3.917 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.572     4.489    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     3.041    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 0.518ns (15.636%)  route 2.795ns (84.364%))
  Logic Levels:           0  
  Clock Path Skew:        3.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.622    -0.845    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=684, routed)         2.795     2.468    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     3.042    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.592%)  route 0.901ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.633    -0.834    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y15         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.901     0.524    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.021%)  route 0.884ns (65.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.635    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y13         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.884     0.509    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.307ns  (logic 0.518ns (39.635%)  route 0.789ns (60.365%))
  Logic Levels:           0  
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.632    -0.835    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y16         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.789     0.472    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X62Y18         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509     3.110    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y18         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.498%)  route 0.829ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.635    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y13         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.829     0.453    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.045%)  route 0.775ns (62.955%))
  Logic Levels:           0  
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.628    -0.839    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X65Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.775     0.392    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504     3.105    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.226ns  (logic 0.456ns (37.196%)  route 0.770ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.628    -0.839    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X65Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.770     0.387    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504     3.105    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.207ns  (logic 0.456ns (37.783%)  route 0.751ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        3.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.633    -0.834    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y15         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.751     0.373    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.618%)  route 0.670ns (56.382%))
  Logic Levels:           0  
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.635    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y13         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.670     0.356    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.509     1.509    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.600 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.511     3.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y17         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        4.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.444    -1.507    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.140 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.272    -0.868    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X52Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.409    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        4.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.508    -1.443    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X65Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.076 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.276    -0.800    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.620     3.471    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.508    -1.443    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X65Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.076 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.278    -0.798    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.620     3.471    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.738%)  route 0.280ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.280    -0.797    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.469    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.736%)  route 0.280ns (43.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.280    -0.797    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.469    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.585%)  route 0.282ns (43.415%))
  Logic Levels:           0  
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.282    -0.796    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X63Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.469    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.481%)  route 0.283ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.283    -0.794    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.469    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.367ns (46.473%)  route 0.423ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        4.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.141 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          0.423    -0.718    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X53Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.409    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X53Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.418ns (52.310%)  route 0.381ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        4.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.441    -1.510    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.092 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.381    -0.711    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.408    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.418ns (52.118%)  route 0.384ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        4.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.439    -1.512    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X56Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.418    -1.094 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.384    -0.710    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X58Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.468    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.124ns (3.988%)  route 2.985ns (96.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     2.338 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.771     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.122 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506    19.628    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.124ns (3.988%)  route 2.985ns (96.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     2.338 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.771     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.122 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506    19.628    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.124ns (3.988%)  route 2.985ns (96.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     2.338 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.771     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.122 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506    19.628    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.124ns (3.988%)  route 2.985ns (96.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     2.338 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.771     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.122 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506    19.628    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.124ns (3.988%)  route 2.985ns (96.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     2.338 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.771     3.109    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.122 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506    19.628    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.152ns (5.046%)  route 2.860ns (94.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.366 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.646     3.012    TopLevel_i/mdm_1/U0/MDM_Core_I1/MDM_SEL
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.508     2.964    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.152ns (5.046%)  route 2.860ns (94.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.366 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.646     3.012    TopLevel_i/mdm_1/U0/MDM_Core_I1/MDM_SEL
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.508     2.964    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.152ns (5.046%)  route 2.860ns (94.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.366 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.646     3.012    TopLevel_i/mdm_1/U0/MDM_Core_I1/MDM_SEL
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.508     2.964    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.152ns (5.046%)  route 2.860ns (94.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.214     2.214    TopLevel_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.366 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.646     3.012    TopLevel_i/mdm_1/U0/MDM_Core_I1/MDM_SEL
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.508     2.964    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.124ns (4.183%)  route 2.840ns (95.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.223     2.223    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     2.347 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.617     2.964    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.506     2.962    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.045ns (4.064%)  route 1.062ns (95.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     1.107    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y28         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854    18.243    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.045ns (4.064%)  route 1.062ns (95.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     1.107    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y28         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854    18.243    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.045ns (4.064%)  route 1.062ns (95.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     1.107    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y28         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854    18.243    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.045ns (4.064%)  route 1.062ns (95.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     1.107    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y28         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854    18.243    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.821%)  route 1.133ns (96.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.947     0.947    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.992 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.178    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.821%)  route 1.133ns (96.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.947     0.947    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.992 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.178    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.821%)  route 1.133ns (96.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.947     0.947    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.992 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186     1.178    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.242    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.045ns (3.725%)  route 1.163ns (96.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     1.208    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y29         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.045ns (3.725%)  route 1.163ns (96.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     1.208    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y29         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.045ns (3.725%)  route 1.163ns (96.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.946     0.946    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.991 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     1.208    TopLevel_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X63Y29         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.539ns  (logic 0.885ns (15.978%)  route 4.654ns (84.022%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.836     9.015    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 0.885ns (16.240%)  route 4.564ns (83.760%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.747     8.925    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.892    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 0.885ns (16.703%)  route 4.413ns (83.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596     8.774    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 0.885ns (16.703%)  route 4.413ns (83.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596     8.774    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 0.885ns (16.703%)  route 4.413ns (83.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.596     8.774    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 0.885ns (17.875%)  route 4.066ns (82.125%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.248     8.427    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.892    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.946ns  (logic 0.885ns (17.893%)  route 4.061ns (82.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.243     8.422    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.885ns (20.051%)  route 3.529ns (79.949%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.119     7.179 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.711     7.889    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.222ns  (logic 0.890ns (21.082%)  route 3.332ns (78.918%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514     7.697    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.222ns  (logic 0.890ns (21.082%)  route 3.332ns (78.918%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625     3.476    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     3.994 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.848    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.124     4.972 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     5.825    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.949 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.111     7.060    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514     7.697    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.944%)  route 0.130ns (48.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.130     1.551    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.821     1.544    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.293%)  route 0.133ns (44.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.445 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.133     1.578    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.545    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.562%)  route 0.168ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.585     1.312    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y28         FDPE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.453 f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.168     1.621    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X59Y28         FDCE                                         f  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.390 f  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852    18.241    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y28         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.249%)  route 0.182ns (58.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     1.441 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.182     1.623    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.575    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.454 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.172     1.626    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[1]
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.969%)  route 0.192ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     1.441 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.192     1.633    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.575    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.924%)  route 0.180ns (56.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.454 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.180     1.634    TopLevel_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[0]
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    TopLevel_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y29         FDCE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.615%)  route 0.182ns (56.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.454 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.182     1.636    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.575    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.026%)  route 0.200ns (60.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     1.441 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.200     1.641    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.575    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.763%)  route 0.189ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.586     1.313    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.454 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.189     1.643    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.723 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.575    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y28         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TopLevel_clk_wiz_0_0
  To Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.540%)  route 0.642ns (58.460%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.557    -0.910    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.642     0.188    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_rst
    SLICE_X42Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.892    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.438%)  route 0.618ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.557    -0.910    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X47Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.618     0.165    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_rst
    SLICE_X47Y29         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.260%)  route 0.534ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.559    -0.908    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.534     0.144    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_rst
    SLICE_X51Y28         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.021ns  (logic 0.518ns (50.734%)  route 0.503ns (49.266%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.558    -0.909    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.503     0.112    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_rst
    SLICE_X46Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.117%)  route 0.492ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.559    -0.908    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.492     0.040    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_rst
    SLICE_X49Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.117%)  route 0.492ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.559    -0.908    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.492     0.040    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_rst
    SLICE_X49Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.455 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.367ns (47.131%)  route 0.412ns (52.869%))
  Logic Levels:           0  
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.141 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.412    -0.729    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_rst
    SLICE_X49Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558     3.248    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.367ns (47.131%)  route 0.412ns (52.869%))
  Logic Levels:           0  
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.141 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.412    -0.729    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_rst
    SLICE_X49Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558     3.248    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.418ns (49.644%)  route 0.424ns (50.356%))
  Logic Levels:           0  
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.441    -1.510    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.092 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.424    -0.668    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_rst
    SLICE_X46Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.555     3.245    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.418ns (48.237%)  route 0.449ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.090 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.449    -0.642    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_rst
    SLICE_X51Y28         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.247    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.352%)  route 0.520ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.440    -1.511    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X47Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.144 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.520    -0.624    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_rst
    SLICE_X47Y29         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.244    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.367ns (40.297%)  route 0.544ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.440    -1.511    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.144 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.544    -0.600    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_rst
    SLICE_X42Y30         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.244    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.539ns (19.184%)  route 6.482ns (80.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           6.482     8.021    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X63Y4          FDRE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.522    -1.429    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y4          FDRE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.638ns (36.302%)  route 2.873ns (63.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.281     3.794    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.918 r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.592     4.511    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.505    -1.446    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.326ns (22.511%)  route 1.122ns (77.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.896     1.177    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.226     1.448    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.852    -0.803    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.299ns  (logic 0.306ns (9.275%)  route 2.993ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.993     3.299    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X63Y4          FDRE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.868    -0.787    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y4          FDRE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.206ns  (logic 3.505ns (48.643%)  route 3.701ns (51.357%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.483    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.100 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.020     6.120    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.980 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.980    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.094    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.387 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           1.505     8.892    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.373     9.265 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.553     9.818    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.942 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.622    10.564    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.688 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000    10.688    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.920ns  (logic 3.505ns (50.652%)  route 3.415ns (49.348%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.483    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.100 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.020     6.120    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.980 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.980    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.094    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.387 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           1.505     8.892    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.373     9.265 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.553     9.818    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.942 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.336    10.279    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.403 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000    10.403    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 2.884ns (73.874%)  route 1.020ns (26.126%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.483    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.100 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.020     6.120    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.980 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.980    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.094    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.387 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     7.387    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X61Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.509    -1.442    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.967ns  (logic 1.155ns (29.117%)  route 2.812ns (70.883%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.403    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.456     3.859 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.988     4.847    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y18         LUT5 (Prop_lut5_I1_O)        0.150     4.997 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.823     6.821    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X39Y22         LUT3 (Prop_lut3_I2_O)        0.332     7.153 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     7.153    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I119_out
    SLICE_X39Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     7.370 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.370    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X39Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X39Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.146ns (31.327%)  route 2.512ns (68.673%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.403    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.456     3.859 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.798     4.657    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y18         LUT5 (Prop_lut5_I1_O)        0.154     4.811 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.714     6.525    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.327     6.852 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__186/O
                         net (fo=1, routed)           0.000     6.852    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I033_out
    SLICE_X42Y22         MUXF7 (Prop_muxf7_I0_O)      0.209     7.061 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.061    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X42Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.436    -1.515    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X42Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.172ns (32.640%)  route 2.419ns (67.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.403    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.456     3.859 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           1.106     4.965    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.152     5.117 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.313     6.430    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X39Y22         LUT4 (Prop_lut4_I3_O)        0.326     6.756 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__188/O
                         net (fo=1, routed)           0.000     6.756    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X39Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     6.994 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.994    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X39Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X39Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.451ns  (logic 1.316ns (38.138%)  route 2.135ns (61.862%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547     3.398    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.419     3.817 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.114     4.931    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.329     5.260 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.020     6.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[25]
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.327     6.607 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__136/O
                         net (fo=1, routed)           0.000     6.607    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I0145_out
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I0_O)      0.241     6.848 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.848    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X38Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.431    -1.520    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X38Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.150ns (33.980%)  route 2.234ns (66.020%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.403    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.456     3.859 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.988     4.847    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y18         LUT5 (Prop_lut5_I1_O)        0.150     4.997 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.246     6.243    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[5]
    SLICE_X39Y19         LUT4 (Prop_lut4_I3_O)        0.332     6.575 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__179/O
                         net (fo=1, routed)           0.000     6.575    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I0109_out
    SLICE_X39Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     6.787 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.787    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X39Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.437    -1.514    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X39Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 1.175ns (35.179%)  route 2.165ns (64.821%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.399    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.456     3.855 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.967     4.822    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.146     4.968 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.198     6.166    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[31]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.328     6.494 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__88/O
                         net (fo=1, routed)           0.000     6.494    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/I1167_out
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     6.739 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.739    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/of_instr_ii_42
    SLICE_X35Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.432    -1.519    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Clk
    SLICE_X35Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.274ns  (logic 1.173ns (35.830%)  route 2.101ns (64.170%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.754     1.754    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.850 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547     3.398    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.854 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.938     4.792    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.152     4.944 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.163     6.107    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[28]
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.348     6.455 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__85/O
                         net (fo=1, routed)           0.000     6.455    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I1155_out
    SLICE_X37Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     6.672 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.672    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X37Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.433    -1.518    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X37Y23         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.282    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.109     1.532    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X37Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.824    -0.831    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X37Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.987%)  route 0.172ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        -2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.285    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.426 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.172     1.598    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X55Y28         FDCE                                         f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.827    -0.828    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.116%)  route 0.225ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        -2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.285    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.225     1.674    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1
    SLICE_X49Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.829    -0.826    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.184ns (34.533%)  route 0.349ns (65.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y20         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.219     1.640    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.043     1.683 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.130     1.813    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[9]
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.184ns (34.515%)  route 0.349ns (65.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y20         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.220     1.641    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.043     1.684 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.129     1.813    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[24]
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.320%)  route 0.372ns (66.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.277    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.249     1.667    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.123     1.835    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X38Y23         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.819    -0.836    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y23         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.184ns (31.426%)  route 0.401ns (68.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y19         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.276     1.698    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y18         LUT5 (Prop_lut5_I1_O)        0.043     1.741 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.125     1.867    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[8]
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.823    -0.832    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y19         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][12]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.410%)  route 0.426ns (69.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.277    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.249     1.667    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.176     1.889    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[19]
    SLICE_X38Y21         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.822    -0.833    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y21         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.169%)  route 0.431ns (69.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.277    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y24         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.249     1.667    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.181     1.894    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X38Y21         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.822    -0.833    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y21         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/CLK

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.044%)  route 0.423ns (66.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.727 r  TopLevel_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.549     1.276    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.440 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.135     1.575    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.620 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.288     1.908    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X38Y22         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.821    -0.834    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y22         SRL16E                                       r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.580ns (36.070%)  route 1.028ns (63.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.624     3.314    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     3.770 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.436     4.205    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.329 r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.592     4.922    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.505    -1.446    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 2.126ns (33.969%)  route 4.133ns (66.031%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.452     5.212    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.792 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.792    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.906    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.199 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           1.505     7.704    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.373     8.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.553     8.630    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.754 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.622     9.376    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.500 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.500    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 2.126ns (35.595%)  route 3.847ns (64.405%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.452     5.212    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.792 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.792    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.906    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.199 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           1.505     7.704    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.373     8.077 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.553     8.630    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.754 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.336     9.090    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.214    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.434    -1.517    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y25         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.957ns  (logic 1.505ns (50.897%)  route 1.452ns (49.103%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.452     5.212    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.792 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.792    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.906    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.199 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.199    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X61Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.509    -1.442    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y21         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.663ns  (logic 0.766ns (28.765%)  route 1.897ns (71.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.099     4.858    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.982 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.798     5.780    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.904 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.904    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.766ns (30.124%)  route 1.777ns (69.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.099     4.858    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.982 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.678     5.660    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.784 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.784    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.155ns  (logic 0.766ns (35.538%)  route 1.389ns (64.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.099     4.858    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.982 f  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.291     5.273    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.397 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.397    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.443    -1.508    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.545ns  (logic 0.580ns (37.531%)  route 0.965ns (62.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.625     3.315    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     3.771 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.965     4.736    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.860 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.860    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.642ns (40.269%)  route 0.952ns (59.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     3.760 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.952     4.712    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.836 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.836    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.440    -1.511    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 0.580ns (37.131%)  route 0.982ns (62.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.689 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     3.699 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.982     4.681    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.805 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.805    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X44Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.437    -1.514    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y22         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.574%)  route 0.385ns (67.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.205    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y29         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.346 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.159     1.504    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.549 r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.226     1.776    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.852    -0.803    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y25         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.176    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.100     1.417    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.827    -0.828    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X52Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558     1.178    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.107     1.426    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.827    -0.828    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X49Y29         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.175    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y29         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141     1.316 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.160     1.476    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X47Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.826    -0.829    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X47Y30         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558     1.178    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.166     1.485    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X48Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.829    -0.826    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X48Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.299%)  route 0.162ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.175    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_fdce_C_Q)         0.164     1.339 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.162     1.501    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.826    -0.829    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.724%)  route 0.238ns (53.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.173    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.238     1.575    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.620 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.620    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.826    -0.829    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.119%)  route 0.339ns (61.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.173    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y28         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.339     1.676    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.721 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.826    -0.829    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.500%)  route 0.392ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.176    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y30         FDCE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.164     1.340 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.392     1.732    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X46Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.827    -0.828    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X46Y31         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.069%)  route 0.344ns (64.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.620 r  TopLevel_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y30         FDRE                                         r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  TopLevel_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.344     1.691    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.736 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.853    -0.802    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TopLevel_clk_wiz_0_0
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.774ns (53.727%)  route 0.667ns (46.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.621    -0.846    TopLevel_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X60Y26         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.667     0.299    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.296     0.595 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.507    -1.444    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.624ns (53.260%)  route 0.548ns (46.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.506    -1.445    TopLevel_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X60Y26         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.385    -1.060 r  TopLevel_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.548    -0.513    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.239    -0.274 r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.622    -0.845    TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y27         FDRE                                         r  TopLevel_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TopLevel_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.895ns  (logic 3.977ns (36.508%)  route 6.917ns (63.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.641    -0.826    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X62Y2          FDSE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.370 r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           6.917     6.548    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    10.069 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.069    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.192ns  (logic 1.363ns (32.518%)  route 2.829ns (67.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.598    -0.549    TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X62Y2          FDSE                                         r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  TopLevel_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.829     2.421    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     3.643 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.643    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_TopLevel_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TopLevel_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TopLevel_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    TopLevel_i/clk_wiz_0/inst/clkfbout_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  TopLevel_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    TopLevel_i/clk_wiz_0/inst/clkfbout_buf_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TopLevel_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clkfbout_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    TopLevel_i/clk_wiz_0/inst/clkfbout_buf_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_TopLevel_clk_wiz_0_0

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.958ns  (logic 12.397ns (47.757%)  route 13.561ns (52.243%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.495    23.526    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    23.899 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18/O
                         net (fo=1, routed)           0.443    24.343    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.467 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3/O
                         net (fo=6, routed)           1.492    25.958    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    -1.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.958ns  (logic 12.397ns (47.757%)  route 13.561ns (52.243%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.495    23.526    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    23.899 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18/O
                         net (fo=1, routed)           0.443    24.343    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_18_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.467 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3/O
                         net (fo=6, routed)           1.492    25.958    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_3_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    -1.423    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 12.397ns (47.813%)  route 13.531ns (52.187%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.637    23.668    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    24.041 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31/O
                         net (fo=1, routed)           0.299    24.340    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12/O
                         net (fo=6, routed)           1.464    25.928    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12_n_0
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.542    -1.410    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 12.397ns (47.813%)  route 13.531ns (52.187%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.637    23.668    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    24.041 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31/O
                         net (fo=1, routed)           0.299    24.340    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12/O
                         net (fo=6, routed)           1.464    25.928    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12_n_0
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.540    -1.412    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.926ns  (logic 12.397ns (47.817%)  route 13.529ns (52.183%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.542    23.574    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    23.947 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25/O
                         net (fo=1, routed)           0.488    24.435    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.559 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8/O
                         net (fo=6, routed)           1.367    25.926    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    -1.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.926ns  (logic 12.397ns (47.817%)  route 13.529ns (52.183%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.542    23.574    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y7          LUT5 (Prop_lut5_I3_O)        0.373    23.947 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25/O
                         net (fo=1, routed)           0.488    24.435    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_25_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.559 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8/O
                         net (fo=6, routed)           1.367    25.926    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_8_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    -1.423    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.897ns  (logic 12.397ns (47.871%)  route 13.500ns (52.129%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.500    23.531    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    23.904 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19/O
                         net (fo=1, routed)           0.437    24.341    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.465 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4/O
                         net (fo=6, routed)           1.432    25.897    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    -1.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.897ns  (logic 12.397ns (47.871%)  route 13.500ns (52.129%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.500    23.531    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    23.904 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19/O
                         net (fo=1, routed)           0.437    24.341    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.465 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4/O
                         net (fo=6, routed)           1.432    25.897    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    -1.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.897ns  (logic 12.397ns (47.871%)  route 13.500ns (52.129%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.500    23.531    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.373    23.904 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19/O
                         net (fo=1, routed)           0.437    24.341    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_19_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124    24.465 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4/O
                         net (fo=6, routed)           1.432    25.897    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_4_n_0
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.529    -1.423    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.878ns  (logic 12.397ns (47.905%)  route 13.481ns (52.095%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[3])
                                                      3.410     3.412 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[3]
                         net (fo=1, routed)           0.974     4.386    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_102
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.510 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200/O
                         net (fo=1, routed)           0.000     4.510    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1200_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/CO[3]
                         net (fo=1, routed)           0.000     5.060    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/CO[3]
                         net (fo=1, routed)           0.000     5.174    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.508 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[1]
                         net (fo=38, routed)          1.639     7.147    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.331     7.478 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266/O
                         net (fo=2, routed)           0.572     8.050    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1266_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.332     8.382 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270/O
                         net (fo=1, routed)           0.000     8.382    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1270_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.780 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.780    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1121_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.019 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931/O[2]
                         net (fo=2, routed)           0.820     9.840    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_931_n_5
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.331    10.171 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898/O
                         net (fo=2, routed)           0.708    10.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_898_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331    11.209 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902/O
                         net (fo=1, routed)           0.000    11.209    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_902_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.585 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621/CO[3]
                         net (fo=1, routed)           0.000    11.585    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_621_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471/O[2]
                         net (fo=3, routed)           1.437    13.262    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_471_n_5
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.301    13.563 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475/O
                         net (fo=2, routed)           0.855    14.418    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_475_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.152    14.570 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320/O
                         net (fo=2, routed)           0.850    15.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_320_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    16.164 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.164    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_187_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.398 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.398    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.713 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148/O[3]
                         net (fo=2, routed)           0.858    17.572    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_148_n_4
    SLICE_X14Y12         LUT3 (Prop_lut3_I2_O)        0.336    17.908 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131/O
                         net (fo=2, routed)           0.679    18.587    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_131_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.331    18.918 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135/O
                         net (fo=1, routed)           0.000    18.918    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_135_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.173 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99/O[3]
                         net (fo=2, routed)           0.615    19.788    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_99_n_4
    SLICE_X15Y11         LUT4 (Prop_lut4_I2_O)        0.307    20.095 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129/O
                         net (fo=1, routed)           0.000    20.095    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_129_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.322 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98/O[1]
                         net (fo=1, routed)           0.407    20.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_98_n_6
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.032 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62/O
                         net (fo=1, routed)           0.000    21.032    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_62_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.433 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.433    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.655 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100/O[0]
                         net (fo=1, routed)           0.713    22.368    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_100_n_7
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.299    22.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66/O
                         net (fo=1, routed)           0.000    22.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_66_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.031 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40/CO[0]
                         net (fo=12, routed)          0.509    23.540    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_40_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I3_O)        0.373    23.913 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_28/O
                         net (fo=1, routed)           0.492    24.405    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_28_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.529 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_9/O
                         net (fo=6, routed)           1.350    25.878    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_9_n_0
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        1.532    -1.420    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.045ns (5.776%)  route 0.734ns (94.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.734     0.734    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.779 r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.779    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X63Y26         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.853    -0.802    TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y26         FDRE                                         r  TopLevel_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.034ns  (logic 1.556ns (38.573%)  route 2.478ns (61.427%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[5])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[5]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_100
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1198/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1198_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/O[3]
                         net (fo=47, routed)          0.350     1.241    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_4
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.110     1.351 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_781/O
                         net (fo=1, routed)           0.000     1.351    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_781_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.417 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_596/O[2]
                         net (fo=2, routed)           0.182     1.599    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_596_n_5
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.108     1.707 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_441/O
                         net (fo=1, routed)           0.000     1.707    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_441_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.771 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[3]
                         net (fo=3, routed)           0.325     2.096    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_4
    SLICE_X12Y13         LUT6 (Prop_lut6_I4_O)        0.111     2.207 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_186/O
                         net (fo=1, routed)           0.000     2.207    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_186_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.277 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/O[0]
                         net (fo=6, routed)           0.266     2.542    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_7
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.105     2.647 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_78/O
                         net (fo=1, routed)           0.000     2.647    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_78_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.762 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.762    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.827 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_48/O[2]
                         net (fo=2, routed)           0.391     3.218    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_48_n_5
    SLICE_X29Y7          LUT5 (Prop_lut5_I2_O)        0.108     3.326 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_23/O
                         net (fo=1, routed)           0.163     3.489    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_23_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.534 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_6/O
                         net (fo=6, routed)           0.500     4.034    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_6_n_0
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.926    -0.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.034ns  (logic 1.556ns (38.573%)  route 2.478ns (61.427%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[5])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[5]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_100
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1198/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1198_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071/O[3]
                         net (fo=47, routed)          0.350     1.241    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1071_n_4
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.110     1.351 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_781/O
                         net (fo=1, routed)           0.000     1.351    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_781_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.417 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_596/O[2]
                         net (fo=2, routed)           0.182     1.599    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_596_n_5
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.108     1.707 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_441/O
                         net (fo=1, routed)           0.000     1.707    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_441_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.771 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[3]
                         net (fo=3, routed)           0.325     2.096    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_4
    SLICE_X12Y13         LUT6 (Prop_lut6_I4_O)        0.111     2.207 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_186/O
                         net (fo=1, routed)           0.000     2.207    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_186_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.277 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123/O[0]
                         net (fo=6, routed)           0.266     2.542    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_123_n_7
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.105     2.647 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_78/O
                         net (fo=1, routed)           0.000     2.647    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_78_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.762 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.762    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.827 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_48/O[2]
                         net (fo=2, routed)           0.391     3.218    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_48_n_5
    SLICE_X29Y7          LUT5 (Prop_lut5_I2_O)        0.108     3.326 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_23/O
                         net (fo=1, routed)           0.163     3.489    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_23_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.534 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_6/O
                         net (fo=6, routed)           0.500     4.034    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_6_n_0
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.923    -0.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.036ns  (logic 1.440ns (35.679%)  route 2.596ns (64.321%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[13])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[13]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_92
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[3]
                         net (fo=36, routed)          0.313     1.204    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_4
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.110     1.314 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786/O
                         net (fo=1, routed)           0.000     1.314    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.380 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597/O[1]
                         net (fo=2, routed)           0.285     1.665    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597_n_6
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.108     1.773 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442/O
                         net (fo=1, routed)           0.000     1.773    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.838 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[2]
                         net (fo=3, routed)           0.298     2.136    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.244 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192/O
                         net (fo=1, routed)           0.000     2.244    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.308 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[3]
                         net (fo=6, routed)           0.248     2.556    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_4
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.111     2.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79/O
                         net (fo=1, routed)           0.000     2.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.733 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[2]
                         net (fo=2, routed)           0.440     3.173    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_5
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.108     3.281 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29/O
                         net (fo=1, routed)           0.112     3.392    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.437 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10/O
                         net (fo=6, routed)           0.598     4.036    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10_n_0
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.920    -0.735    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.039ns  (logic 1.486ns (36.787%)  route 2.553ns (63.213%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[10])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[10]
                         net (fo=1, routed)           0.304     0.787    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_95
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1075/O
                         net (fo=1, routed)           0.000     0.832    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1075_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.902 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[0]
                         net (fo=40, routed)          0.348     1.250    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_7
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.107     1.357 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_850/O
                         net (fo=1, routed)           0.000     1.357    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_850_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.422 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606/O[2]
                         net (fo=2, routed)           0.143     1.565    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.108     1.673 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_506/O
                         net (fo=1, routed)           0.000     1.673    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_506_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.737 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_332/O[3]
                         net (fo=3, routed)           0.433     2.170    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_332_n_4
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.111     2.281 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_195/O
                         net (fo=1, routed)           0.000     2.281    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_195_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.386 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[1]
                         net (fo=8, routed)           0.268     2.654    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_6
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.108     2.762 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_81/O
                         net (fo=1, routed)           0.000     2.762    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_81_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.832 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[0]
                         net (fo=2, routed)           0.422     3.254    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_7
    SLICE_X29Y7          LUT5 (Prop_lut5_I2_O)        0.107     3.361 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31/O
                         net (fo=1, routed)           0.108     3.469    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_31_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.045     3.514 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12/O
                         net (fo=6, routed)           0.526     4.039    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_12_n_0
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.920    -0.735    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.045ns  (logic 1.440ns (35.595%)  route 2.605ns (64.405%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[13])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[13]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_92
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[3]
                         net (fo=36, routed)          0.313     1.204    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_4
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.110     1.314 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786/O
                         net (fo=1, routed)           0.000     1.314    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.380 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597/O[1]
                         net (fo=2, routed)           0.285     1.665    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597_n_6
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.108     1.773 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442/O
                         net (fo=1, routed)           0.000     1.773    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.838 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[2]
                         net (fo=3, routed)           0.298     2.136    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.244 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192/O
                         net (fo=1, routed)           0.000     2.244    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.308 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[3]
                         net (fo=6, routed)           0.248     2.556    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_4
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.111     2.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79/O
                         net (fo=1, routed)           0.000     2.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.733 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[2]
                         net (fo=2, routed)           0.440     3.173    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_5
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.108     3.281 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29/O
                         net (fo=1, routed)           0.112     3.392    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.437 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10/O
                         net (fo=6, routed)           0.608     4.045    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10_n_0
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.926    -0.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.045ns  (logic 1.440ns (35.595%)  route 2.605ns (64.405%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[13])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[13]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_92
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1072_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836/O[3]
                         net (fo=36, routed)          0.313     1.204    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_836_n_4
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.110     1.314 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786/O
                         net (fo=1, routed)           0.000     1.314    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_786_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.380 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597/O[1]
                         net (fo=2, routed)           0.285     1.665    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_597_n_6
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.108     1.773 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442/O
                         net (fo=1, routed)           0.000     1.773    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_442_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.838 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[2]
                         net (fo=3, routed)           0.298     2.136    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.244 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192/O
                         net (fo=1, routed)           0.000     2.244    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_192_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.308 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[3]
                         net (fo=6, routed)           0.248     2.556    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_4
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.111     2.667 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79/O
                         net (fo=1, routed)           0.000     2.667    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.733 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[2]
                         net (fo=2, routed)           0.440     3.173    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_5
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.108     3.281 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29/O
                         net (fo=1, routed)           0.112     3.392    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_29_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.437 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10/O
                         net (fo=6, routed)           0.608     4.045    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_10_n_0
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.923    -0.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.053ns  (logic 1.477ns (36.443%)  route 2.576ns (63.557%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[9])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[9]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_96
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/O[3]
                         net (fo=41, routed)          0.325     1.216    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_4
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.110     1.326 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849/O
                         net (fo=1, routed)           0.000     1.326    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.390 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606/O[3]
                         net (fo=2, routed)           0.210     1.600    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606_n_4
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.111     1.711 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444/O
                         net (fo=1, routed)           0.000     1.711    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.816 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[1]
                         net (fo=3, routed)           0.299     2.115    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_6
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.223 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193/O
                         net (fo=1, routed)           0.000     2.223    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.288 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[2]
                         net (fo=7, routed)           0.354     2.642    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_5
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.108     2.750 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80/O
                         net (fo=1, routed)           0.000     2.750    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.815 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[1]
                         net (fo=2, routed)           0.379     3.194    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_6
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.107     3.301 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30/O
                         net (fo=1, routed)           0.112     3.413    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.458 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11/O
                         net (fo=6, routed)           0.595     4.053    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11_n_0
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.926    -0.729    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y4           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__1/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.053ns  (logic 1.477ns (36.443%)  route 2.576ns (63.557%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[9])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[9]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_96
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/O[3]
                         net (fo=41, routed)          0.325     1.216    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_4
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.110     1.326 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849/O
                         net (fo=1, routed)           0.000     1.326    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.390 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606/O[3]
                         net (fo=2, routed)           0.210     1.600    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606_n_4
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.111     1.711 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444/O
                         net (fo=1, routed)           0.000     1.711    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.816 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[1]
                         net (fo=3, routed)           0.299     2.115    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_6
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.223 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193/O
                         net (fo=1, routed)           0.000     2.223    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.288 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[2]
                         net (fo=7, routed)           0.354     2.642    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_5
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.108     2.750 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80/O
                         net (fo=1, routed)           0.000     2.750    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.815 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[1]
                         net (fo=2, routed)           0.379     3.194    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_6
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.107     3.301 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30/O
                         net (fo=1, routed)           0.112     3.413    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.458 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11/O
                         net (fo=6, routed)           0.595     4.053    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11_n_0
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.923    -0.732    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/result1__2/CLK

Slack:                    inf
  Source:                 TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                            (internal pin)
  Destination:            TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopLevel_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.054ns  (logic 1.477ns (36.430%)  route 2.577ns (63.570%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_BCIN[17]_P[9])
                                                      0.481     0.483 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0/P[9]
                         net (fo=1, routed)           0.300     0.783    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1__0_n_96
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180/O
                         net (fo=1, routed)           0.000     0.828    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_1180_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.891 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978/O[3]
                         net (fo=41, routed)          0.325     1.216    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_978_n_4
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.110     1.326 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849/O
                         net (fo=1, routed)           0.000     1.326    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_849_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.390 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606/O[3]
                         net (fo=2, routed)           0.210     1.600    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_606_n_4
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.111     1.711 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444/O
                         net (fo=1, routed)           0.000     1.711    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_444_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.816 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312/O[1]
                         net (fo=3, routed)           0.299     2.115    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_312_n_6
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.108     2.223 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193/O
                         net (fo=1, routed)           0.000     2.223    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.288 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124/O[2]
                         net (fo=7, routed)           0.354     2.642    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_124_n_5
    SLICE_X15Y7          LUT2 (Prop_lut2_I1_O)        0.108     2.750 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80/O
                         net (fo=1, routed)           0.000     2.750    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_80_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.815 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57/O[1]
                         net (fo=2, routed)           0.379     3.194    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_57_n_6
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.107     3.301 f  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30/O
                         net (fo=1, routed)           0.112     3.413    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_30_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.458 r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11/O
                         net (fo=6, routed)           0.597     4.054    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1_i_11_n_0
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopLevel_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TopLevel_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TopLevel_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    TopLevel_i/clk_wiz_0/inst/clk_in1_TopLevel_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  TopLevel_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    TopLevel_i/clk_wiz_0/inst/clk_out1_TopLevel_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  TopLevel_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1550, routed)        0.920    -0.735    TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  TopLevel_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/modExp0/base1/CLK





