Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 13:36:47 2020
| Host         : DESKTOP-SLCE3IL running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/adc_0/inst/clock is a gated clock net sourced by a combinational pin design_1_i/adc_0/inst/data_ready_i_3/O, cell design_1_i/adc_0/inst/data_ready_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/adc_0/inst/data_ready_i_3 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/adc_0/inst/FSM_sequential_state_reg[0], design_1_i/adc_0/inst/FSM_sequential_state_reg[1], design_1_i/adc_0/inst/FSM_sequential_state_reg[2], design_1_i/adc_0/inst/FSM_sequential_state_reg[3], design_1_i/adc_0/inst/FSM_sequential_state_reg[4], design_1_i/adc_0/inst/cs_reg, design_1_i/adc_0/inst/data_ready_reg, design_1_i/adc_0/inst/data_reg[0], design_1_i/adc_0/inst/data_reg[10], design_1_i/adc_0/inst/data_reg[11], design_1_i/adc_0/inst/data_reg[1], design_1_i/adc_0/inst/data_reg[2], design_1_i/adc_0/inst/data_reg[3], design_1_i/adc_0/inst/data_reg[4], design_1_i/adc_0/inst/data_reg[5] (the first 15 of 19 listed)
Related violations: <none>


