{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633740585600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633740585601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 19:49:45 2021 " "Processing started: Fri Oct 08 19:49:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633740585601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633740585601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnidadControl -c UnidadControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633740585601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1633740586046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 0 " "Found 2 design units, including 0 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM " "Found design unit 1: MemoriaRAM" {  } { { "MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/MemoriaRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586525 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MemoriaRAM-body " "Found design unit 2: MemoriaRAM-body" {  } { { "MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/MemoriaRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadaritmeticalogica.vhd 2 0 " "Found 2 design units, including 0 entities, in source file unidadaritmeticalogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadAritmeticaLogica " "Found design unit 1: UnidadAritmeticaLogica" {  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UnidadAritmeticaLogica-body " "Found design unit 2: UnidadAritmeticaLogica-body" {  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Util " "Found design unit 1: Util" {  } { { "Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/Util.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Util-body " "Found design unit 2: Util-body" {  } { { "Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/Util.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-control " "Found design unit 1: UnidadControl-control" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586538 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740586538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd_revd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVD " "Found design unit 1: COMANDOS_LCD_REVD" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/COMANDOS_LCD_REVD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586541 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVD-body " "Found design unit 2: COMANDOS_LCD_REVD-body" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/COMANDOS_LCD_REVD.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVD-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVD-Behavioral" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/PROCESADOR_LCD_REVD.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586544 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVD " "Found entity 1: PROCESADOR_LCD_REVD" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/PROCESADOR_LCD_REVD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740586544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVD-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVD-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/CARACTERES_ESPECIALES_REVD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633740586547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVD " "Found entity 1: CARACTERES_ESPECIALES_REVD" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/CARACTERES_ESPECIALES_REVD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740586547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740586547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadControl " "Elaborating entity \"UnidadControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1633740586621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blcd UnidadControl.vhd(129) " "Verilog HDL or VHDL warning at UnidadControl.vhd(129): object \"blcd\" assigned a value but never read" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1633740586625 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Acumulador UnidadControl.vhd(207) " "VHDL Process Statement warning at UnidadControl.vhd(207): signal \"Acumulador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586637 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Contador UnidadControl.vhd(207) " "VHDL Process Statement warning at UnidadControl.vhd(207): signal \"Contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586637 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Nombre_Instruccion UnidadControl.vhd(207) " "VHDL Process Statement warning at UnidadControl.vhd(207): signal \"Nombre_Instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586637 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Numero_Instruccion UnidadControl.vhd(207) " "VHDL Process Statement warning at UnidadControl.vhd(207): signal \"Numero_Instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586638 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Auxiliar UnidadControl.vhd(207) " "VHDL Process Statement warning at UnidadControl.vhd(207): signal \"Auxiliar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586638 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BanderaDefault UnidadControl.vhd(208) " "VHDL Process Statement warning at UnidadControl.vhd(208): signal \"BanderaDefault\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1633740586641 "|UnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BanderaDefault UnidadControl.vhd(196) " "VHDL Process Statement warning at UnidadControl.vhd(196): inferring latch(es) for signal or variable \"BanderaDefault\", which holds its previous value in one or more paths through the process" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 196 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1633740586642 "|UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BanderaDefault UnidadControl.vhd(196) " "Inferred latch for \"BanderaDefault\" at UnidadControl.vhd(196)" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633740586651 "|UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVD PROCESADOR_LCD_REVD:u1 " "Elaborating entity \"PROCESADOR_LCD_REVD\" for hierarchy \"PROCESADOR_LCD_REVD:u1\"" {  } { { "UnidadControl.vhd" "u1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1633740586679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVD CARACTERES_ESPECIALES_REVD:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVD\" for hierarchy \"CARACTERES_ESPECIALES_REVD:U2\"" {  } { { "UnidadControl.vhd" "U2" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1633740586691 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "INST " "RAM logic \"INST\" is uninferred due to inappropriate RAM size" {  } { { "UnidadControl.vhd" "INST" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 127 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1633740587382 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1633740587382 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 32 0 1 1 " "3 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/UnidadControl.ram0_UnidadControl_b4997491.hdl.mif" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/UnidadControl.ram0_UnidadControl_b4997491.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1 1633740587383 ""}  } { { "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/UnidadControl.ram0_UnidadControl_b4997491.hdl.mif" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/UnidadControl.ram0_UnidadControl_b4997491.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1 1633740587383 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "UnidadAritmeticaLogica.vhd" "Mult0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1633740587884 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "UnidadAritmeticaLogica.vhd" "Div0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1633740587884 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1633740587884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1633740587966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740587966 ""}  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1633740587966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1633740588086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633740588086 ""}  } { { "UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadAritmeticaLogica.vhd" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1633740588086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fvo " "Found entity 1: lpm_divide_fvo" {  } { { "db/lpm_divide_fvo.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/lpm_divide_fvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633740588368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633740588368 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[0\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[0\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[1\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[1\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[2\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[2\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[3\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[3\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[4\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[4\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[5\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[5\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[6\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[6\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[7\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[7\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[8\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[8\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[9\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[9\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[10\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[10\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[11\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[11\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[12\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[12\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[13\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[13\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[14\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[14\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDRAM_Datos\[15\] " "Inserted always-enabled tri-state buffer between \"SDRAM_Datos\[15\]\" and its non-tri-state driver." {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633740588805 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1633740588805 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[16\] " "Bidir \"SDRAM_Datos\[16\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[17\] " "Bidir \"SDRAM_Datos\[17\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[18\] " "Bidir \"SDRAM_Datos\[18\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[19\] " "Bidir \"SDRAM_Datos\[19\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[20\] " "Bidir \"SDRAM_Datos\[20\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[21\] " "Bidir \"SDRAM_Datos\[21\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[22\] " "Bidir \"SDRAM_Datos\[22\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[23\] " "Bidir \"SDRAM_Datos\[23\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[24\] " "Bidir \"SDRAM_Datos\[24\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[25\] " "Bidir \"SDRAM_Datos\[25\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[26\] " "Bidir \"SDRAM_Datos\[26\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[27\] " "Bidir \"SDRAM_Datos\[27\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[28\] " "Bidir \"SDRAM_Datos\[28\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[29\] " "Bidir \"SDRAM_Datos\[29\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[30\] " "Bidir \"SDRAM_Datos\[30\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[31\] " "Bidir \"SDRAM_Datos\[31\]\" has no driver" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1633740588806 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1633740588806 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[0\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[1\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[2\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[3\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[4\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[5\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[6\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[7\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[8\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[9\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[10\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[11\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[12\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[13\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[14\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDRAM_Datos\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDRAM_Datos\[15\]\" is moved to its source" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633740588818 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1633740588818 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[0\]~synth " "Node \"SDRAM_Datos\[0\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[1\]~synth " "Node \"SDRAM_Datos\[1\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[2\]~synth " "Node \"SDRAM_Datos\[2\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[3\]~synth " "Node \"SDRAM_Datos\[3\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[4\]~synth " "Node \"SDRAM_Datos\[4\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[5\]~synth " "Node \"SDRAM_Datos\[5\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[6\]~synth " "Node \"SDRAM_Datos\[6\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[7\]~synth " "Node \"SDRAM_Datos\[7\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[8\]~synth " "Node \"SDRAM_Datos\[8\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[9\]~synth " "Node \"SDRAM_Datos\[9\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[10\]~synth " "Node \"SDRAM_Datos\[10\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[11\]~synth " "Node \"SDRAM_Datos\[11\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[12\]~synth " "Node \"SDRAM_Datos\[12\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[13\]~synth " "Node \"SDRAM_Datos\[13\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[14\]~synth " "Node \"SDRAM_Datos\[14\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDRAM_Datos\[15\]~synth " "Node \"SDRAM_Datos\[15\]~synth\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740589226 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1633740589226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[8\] GND " "Pin \"SDRAM_Direcciones\[8\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Direcciones[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[9\] GND " "Pin \"SDRAM_Direcciones\[9\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Direcciones[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[10\] GND " "Pin \"SDRAM_Direcciones\[10\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Direcciones[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[11\] GND " "Pin \"SDRAM_Direcciones\[11\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Direcciones[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[12\] GND " "Pin \"SDRAM_Direcciones\[12\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Direcciones[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[0\] VCC " "Pin \"SDRAM_Control\[0\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[1\] GND " "Pin \"SDRAM_Control\[1\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[2\] VCC " "Pin \"SDRAM_Control\[2\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[3\] GND " "Pin \"SDRAM_Control\[3\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[4\] GND " "Pin \"SDRAM_Control\[4\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[5\] GND " "Pin \"SDRAM_Control\[5\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[6\] VCC " "Pin \"SDRAM_Control\[6\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[7\] VCC " "Pin \"SDRAM_Control\[7\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[8\] VCC " "Pin \"SDRAM_Control\[8\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[10\] GND " "Pin \"SDRAM_Control\[10\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[11\] VCC " "Pin \"SDRAM_Control\[11\]\" is stuck at VCC" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633740589227 "|UnidadControl|SDRAM_Control[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1633740589227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1633740589370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1633740590578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1633740590798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1633740590798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "730 " "Implemented 730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1633740590879 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1633740590879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1633740590879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "588 " "Implemented 588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1633740590879 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1633740590879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1633740590879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633740590919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 19:49:50 2021 " "Processing ended: Fri Oct 08 19:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633740590919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633740590919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633740590919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740590919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633740592142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633740592142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 19:49:51 2021 " "Processing started: Fri Oct 08 19:49:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633740592142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633740592142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633740592142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1633740592286 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UnidadControl EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"UnidadControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1633740592311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633740592374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633740592374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1633740592639 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1633740592654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633740593172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1633740593172 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1394 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633740593176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1396 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633740593176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1398 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633740593176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1400 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633740593176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1402 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633740593176 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1633740593176 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1633740593179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UnidadControl.sdc " "Synopsys Design Constraints File file not found: 'UnidadControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1633740595175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1633740595175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740595178 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datac " "Node \"BanderaDefault~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740595178 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1633740595178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1633740595181 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1633740595181 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1633740595182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1633740595224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Control\[9\]~reg0 " "Destination node SDRAM_Control\[9\]~reg0" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[9]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1633740595224 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 42 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1373 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1633740595224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BanderaDefault~0  " "Automatically promoted node BanderaDefault~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux109~1 " "Destination node Mux109~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux109~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux108~1 " "Destination node Mux108~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux108~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux107~1 " "Destination node Mux107~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux107~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux106~1 " "Destination node Mux106~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux106~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux105~1 " "Destination node Mux105~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux105~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux104~1 " "Destination node Mux104~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux104~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux103~1 " "Destination node Mux103~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux103~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux102~1 " "Destination node Mux102~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux102~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux101~1 " "Destination node Mux101~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux101~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux100~1 " "Destination node Mux100~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux100~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633740595225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1633740595225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1633740595225 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 72 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BanderaDefault~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 702 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1633740595225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1633740595768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633740595769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633740595769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633740595770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633740595771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1633740595772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1633740595796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1633740595797 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1633740595797 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633740595936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1633740598170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633740598313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1633740598320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1633740600806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633740600806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1633740601655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1633740604350 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1633740604350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633740605532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1633740605534 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1633740605534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633740605617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633740606008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633740606062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633740606454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633740606995 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[16\] a permanently disabled " "Pin SDRAM_Datos\[16\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[16\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[17\] a permanently disabled " "Pin SDRAM_Datos\[17\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[17\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[18\] a permanently disabled " "Pin SDRAM_Datos\[18\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[18\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[19\] a permanently disabled " "Pin SDRAM_Datos\[19\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[19\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[20\] a permanently disabled " "Pin SDRAM_Datos\[20\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[20\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[21\] a permanently disabled " "Pin SDRAM_Datos\[21\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[21\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[22\] a permanently disabled " "Pin SDRAM_Datos\[22\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[22\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[23\] a permanently disabled " "Pin SDRAM_Datos\[23\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[23\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[24\] a permanently disabled " "Pin SDRAM_Datos\[24\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[24\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[25\] a permanently disabled " "Pin SDRAM_Datos\[25\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[25\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[26\] a permanently disabled " "Pin SDRAM_Datos\[26\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[26\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[27\] a permanently disabled " "Pin SDRAM_Datos\[27\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[27\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[28\] a permanently disabled " "Pin SDRAM_Datos\[28\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[28\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[29\] a permanently disabled " "Pin SDRAM_Datos\[29\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[29\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[30\] a permanently disabled " "Pin SDRAM_Datos\[30\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[30\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[31\] a permanently disabled " "Pin SDRAM_Datos\[31\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[31\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[0\] a permanently enabled " "Pin SDRAM_Datos\[0\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[0\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[1\] a permanently enabled " "Pin SDRAM_Datos\[1\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[1\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[2\] a permanently enabled " "Pin SDRAM_Datos\[2\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[2\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[3\] a permanently enabled " "Pin SDRAM_Datos\[3\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[3\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[4\] a permanently enabled " "Pin SDRAM_Datos\[4\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[4\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[5\] a permanently enabled " "Pin SDRAM_Datos\[5\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[5\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[6\] a permanently enabled " "Pin SDRAM_Datos\[6\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[6\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[7\] a permanently enabled " "Pin SDRAM_Datos\[7\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[7\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[8\] a permanently enabled " "Pin SDRAM_Datos\[8\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[8\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[9\] a permanently enabled " "Pin SDRAM_Datos\[9\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[9\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[10\] a permanently enabled " "Pin SDRAM_Datos\[10\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[10\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[11\] a permanently enabled " "Pin SDRAM_Datos\[11\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[11\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[12\] a permanently enabled " "Pin SDRAM_Datos\[12\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[12\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[13\] a permanently enabled " "Pin SDRAM_Datos\[13\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[13\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[14\] a permanently enabled " "Pin SDRAM_Datos\[14\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[14\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[15\] a permanently enabled " "Pin SDRAM_Datos\[15\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[15\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633740608187 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1633740608187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/output_files/UnidadControl.fit.smsg " "Generated suppressed messages file C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/output_files/UnidadControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1633740608357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5322 " "Peak virtual memory: 5322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633740608801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 19:50:08 2021 " "Processing ended: Fri Oct 08 19:50:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633740608801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633740608801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633740608801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740608801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633740610057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633740610057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 19:50:09 2021 " "Processing started: Fri Oct 08 19:50:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633740610057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633740610057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633740610057 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1633740613297 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1633740613388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633740614475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 19:50:14 2021 " "Processing ended: Fri Oct 08 19:50:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633740614475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633740614475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633740614475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740614475 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1633740615054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633740615809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633740615810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 19:50:15 2021 " "Processing started: Fri Oct 08 19:50:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633740615810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633740615810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UnidadControl -c UnidadControl " "Command: quartus_sta UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633740615810 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1633740615905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1633740616216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633740616275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633740616275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UnidadControl.sdc " "Synopsys Design Constraints File file not found: 'UnidadControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1633740616628 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1633740616628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1633740616630 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1633740616630 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740616632 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datad " "Node \"BanderaDefault~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633740616632 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1633740616632 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1633740616945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633740616945 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1633740616947 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1633740616958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633740616965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633740616965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.917 " "Worst-case setup slack is -19.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.917      -419.216 CLK  " "  -19.917      -419.216 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740616968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.270 " "Worst-case hold slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.270 CLK  " "   -0.270        -0.270 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740616972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740616977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740616979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -150.775 CLK  " "   -3.000      -150.775 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740616984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740616984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1633740617075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633740617094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633740617601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633740617670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633740617679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633740617679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.951 " "Worst-case setup slack is -17.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.951      -374.325 CLK  " "  -17.951      -374.325 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740617684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.221 " "Worst-case hold slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221        -0.221 CLK  " "   -0.221        -0.221 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740617690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740617696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740617700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -150.775 CLK  " "   -3.000      -150.775 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740617705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740617705 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1633740617798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633740618007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633740618009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633740618009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.185 " "Worst-case setup slack is -9.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.185      -156.746 CLK  " "   -9.185      -156.746 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740618013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.128 " "Worst-case hold slack is -0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -0.128 CLK  " "   -0.128        -0.128 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740618020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740618025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633740618035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -125.267 CLK  " "   -3.000      -125.267 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633740618040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633740618040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1633740618700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1633740618701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633740618829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 19:50:18 2021 " "Processing ended: Fri Oct 08 19:50:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633740618829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633740618829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633740618829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740618829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633740620151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633740620152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 19:50:20 2021 " "Processing started: Fri Oct 08 19:50:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633740620152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633740620152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633740620152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_7_1200mv_85c_slow.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_7_1200mv_85c_slow.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740620874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_7_1200mv_0c_slow.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_7_1200mv_0c_slow.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_min_1200mv_0c_fast.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_min_1200mv_0c_fast.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_7_1200mv_85c_vhd_slow.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_7_1200mv_0c_vhd_slow.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_min_1200mv_0c_vhd_fast.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UnidadControl_vhd.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/ simulation " "Generated file UnidadControl_vhd.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633740621605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633740621680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 19:50:21 2021 " "Processing ended: Fri Oct 08 19:50:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633740621680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633740621680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633740621680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740621680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633740622302 ""}
