##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Blink_Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyILO
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.15 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.15 MHz    | 
Clock: Blink_Clock                  | Frequency: 42.90 MHz  | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 85.15 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | Frequency: 52.14 MHz  | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Blink_Clock   Blink_Clock    1e+009           999976692   N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          29922       N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+007           9980820     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
EEPROM_LED(0)_PAD  24137         Blink_Clock:R     
FLASH_LED(0)_PAD   24014         Blink_Clock:R     
USB_LED(0)_PAD     23418         Blink_Clock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Blink_Clock
*****************************************
Clock: Blink_Clock
Frequency: 42.90 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3228   8508  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18218  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 85.15 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vbus(0)/fb
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vbus(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Vbus(0)/fb                                    iocell9       1648   1648  29922  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0  macrocell36   6586   8234  29922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 52.14 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9980820p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                       0
+ Clock path delay                       6709
+ Data path delay                       14742
-------------------------------------   ----- 
End-of-path arrival time (ps)           21451
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q                                 macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell17   4650  12609  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  15959  9980820  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   5491  21451  9980820  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9980820p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                       0
+ Clock path delay                       6709
+ Data path delay                       14742
-------------------------------------   ----- 
End-of-path arrival time (ps)           21451
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q                                 macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell17   4650  12609  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  15959  9980820  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   5491  21451  9980820  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1


5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3228   8508  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18218  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vbus(0)/fb
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vbus(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Vbus(0)/fb                                    iocell9       1648   1648  29922  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0  macrocell36   6586   8234  29922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vbus(0)/fb
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 29922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vbus(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Vbus(0)/fb                                    iocell9       1648   1648  29922  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0  macrocell36   6586   8234  29922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StartCollection_B(0)/fb
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 31837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StartCollection_B(0)/in_clock                               iocell5             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
StartCollection_B(0)/fb                            iocell5       1646   1646  31837  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell29   4674   6320  31837  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StopCollection_B(0)/fb
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 32061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StopCollection_B(0)/in_clock                                iocell6             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
StopCollection_B(0)/fb                            iocell6       1392   1392  32061  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell31   4704   6096  32061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TakeSample_B(0)/fb
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TakeSample_B(0)/in_clock                                    iocell7             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
TakeSample_B(0)/fb                            iocell7       1134   1134  32338  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell33   4684   5818  32338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hibernate_B(0)/fb
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hibernate_B(0)/in_clock                                     iocell3             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Hibernate_B(0)/fb                            iocell3       1026   1026  32455  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell15   4676   5702  32455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_408/main_1
Capture Clock  : Net_408/clock_0
Path slack     : 34585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell37   1250   1250  34585  RISE       1
Net_408/main_1                           macrocell7    2321   3571  34585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_820/main_1
Capture Clock  : Net_820/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell32   1250   1250  34597  RISE       1
Net_820/main_1                               macrocell9    2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_849/main_1
Capture Clock  : Net_849/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell30   1250   1250  34603  RISE       1
Net_849/main_1                                macrocell11   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_818/main_1
Capture Clock  : Net_818/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell16   1250   1250  34605  RISE       1
Net_818/main_1                          macrocell8    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_818/main_0
Capture Clock  : Net_818/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell15   1250   1250  34607  RISE       1
Net_818/main_0                          macrocell8    2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell15   1250   1250  34607  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell16   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_820/main_0
Capture Clock  : Net_820/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell31   1250   1250  34610  RISE       1
Net_820/main_0                               macrocell9    2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell31   1250   1250  34610  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell32   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_865/main_1
Capture Clock  : Net_865/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell34   1250   1250  34611  RISE       1
Net_865/main_1                           macrocell12   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_849/main_0
Capture Clock  : Net_849/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell29   1250   1250  34612  RISE       1
Net_849/main_0                                macrocell11   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell29   1250   1250  34612  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell30   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_865/main_0
Capture Clock  : Net_865/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell33   1250   1250  34613  RISE       1
Net_865/main_0                           macrocell12   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell33   1250   1250  34613  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell34   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_408/main_0
Capture Clock  : Net_408/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q  macrocell36   1250   1250  34620  RISE       1
Net_408/main_0                           macrocell7    2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q       macrocell36   1250   1250  34620  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0  macrocell37   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : Net_849/clk_en
Capture Clock  : Net_849/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out  synccell      1480   1480  35795  RISE       1
Net_849/clk_en        macrocell11   2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : Net_408/clk_en
Capture Clock  : Net_408/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out  synccell      1480   1480  35795  RISE       1
Net_408/clk_en        macrocell7    2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480  35795  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell29   2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480  35795  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell30   2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480  35795  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell36   2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480  35795  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell37   2292   3772  35795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : Net_865/clk_en
Capture Clock  : Net_865/clock_0
Path slack     : 35797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out  synccell      1480   1480  35797  RISE       1
Net_865/clk_en        macrocell12   2289   3769  35797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480  35797  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell33   2289   3769  35797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480  35797  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell34   2289   3769  35797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : Net_818/clk_en
Capture Clock  : Net_818/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out  synccell      1480   1480  35799  RISE       1
Net_818/clk_en      macrocell8    2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480  35799  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell15   2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480  35799  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell16   2288   3768  35799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : Net_820/clk_en
Capture Clock  : Net_820/clock_0
Path slack     : 35800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out  synccell      1480   1480  35800  RISE       1
Net_820/clk_en        macrocell9    2286   3766  35800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 35800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480  35800  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell31   2286   3766  35800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 35800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480  35800  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell32   2286   3766  35800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9980820p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                       0
+ Clock path delay                       6709
+ Data path delay                       14742
-------------------------------------   ----- 
End-of-path arrival time (ps)           21451
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q                                 macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell17   4650  12609  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  15959  9980820  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   5491  21451  9980820  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_9\/main_11
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9980820p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                       0
+ Clock path delay                       6709
+ Data path delay                       14742
-------------------------------------   ----- 
End-of-path arrival time (ps)           21451
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q                                 macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell17   4650  12609  9980820  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  15959  9980820  RISE       1
\LowFreq_DV:count_9\/main_11                           macrocell27   5491  21451  9980820  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : Net_1047/main_6
Capture Clock  : Net_1047/clock_0
Path slack     : 9988454p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           14745
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q  macrocell23   1250   7959  9981632  RISE       1
Net_1047/main_6         macrocell1    6786  14745  9988454  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_5\/main_5
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9988454p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           14745
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_5\/main_5  macrocell23   6786  14745  9988454  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_3\/main_5
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9989007p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           14192
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_3\/main_5  macrocell21   6233  14192  9989007  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_6\/main_5
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989007p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           14192
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_6\/main_5  macrocell24   6233  14192  9989007  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_7\/main_5
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989007p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           14192
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_7\/main_5  macrocell25   6233  14192  9989007  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_3
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9989105p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_8\/main_3  macrocell26   5207  13166  9989105  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_9\/main_3
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989105p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_9\/main_3  macrocell27   5207  13166  9989105  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_8\/main_4
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9989118p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           13153
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_8\/main_4  macrocell26   5194  13153  9989118  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_9\/main_4
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989118p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           13153
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_9\/main_4  macrocell27   5194  13153  9989118  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_4\/main_1
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9989299p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           12973
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_4\/main_1  macrocell22   5014  12973  9989299  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_7
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9989299p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           12973
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_8\/main_7  macrocell26   5014  12973  9989299  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_9\/main_7
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989299p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           12973
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_9\/main_7  macrocell27   5014  12973  9989299  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : Net_1047/main_0
Capture Clock  : Net_1047/clock_0
Path slack     : 9989508p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
Net_1047/main_0                macrocell1    6661  13691  9989508  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_5\/main_0
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989508p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_5\/main_0    macrocell23   6661  13691  9989508  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_1\/main_0
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9989523p

Capture Clock Arrival Time                        0
+ Clock path delay                             6708
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003198

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_1\/main_0    macrocell19   6645  13675  9989523  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_3\/main_2
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9989589p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_3\/main_2  macrocell21   6578  13610  9989589  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_6\/main_2
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989589p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_6\/main_2  macrocell24   6578  13610  9989589  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_7\/main_2
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989589p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_7\/main_2  macrocell25   6578  13610  9989589  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_2\/main_2
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9989781p

Capture Clock Arrival Time                        0
+ Clock path delay                             6708
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003198

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           13417
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_2\/main_2  macrocell20   6387  13417  9989781  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_1\/main_1
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9989799p

Capture Clock Arrival Time                        0
+ Clock path delay                             6708
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003198

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           13399
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_1\/main_1  macrocell19   6368  13399  9989799  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_8\/main_5
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9989893p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_8\/main_5  macrocell26   4419  12378  9989893  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_5
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989893p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7959  9981632  RISE       1
\LowFreq_DV:count_9\/main_5  macrocell27   4419  12378  9989893  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : Net_1047/main_11
Capture Clock  : Net_1047/clock_0
Path slack     : 9989938p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q  macrocell18   1250   7030  9983475  RISE       1
Net_1047/main_11        macrocell1    6231  13262  9989938  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_5\/main_10
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989938p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_5\/main_10  macrocell23   6231  13262  9989938  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : Net_1047/main_3
Capture Clock  : Net_1047/clock_0
Path slack     : 9990140p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q  macrocell26   1250   7031  9989589  RISE       1
Net_1047/main_3         macrocell1    6027  13059  9990140  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_5\/main_2
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990140p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_5\/main_2  macrocell23   6027  13059  9990140  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_3\/main_0
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990206p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_3\/main_0    macrocell21   5963  12994  9990206  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_6\/main_0
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990206p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_6\/main_0    macrocell24   5963  12994  9990206  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_7\/main_0
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990206p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_7\/main_0    macrocell25   5963  12994  9990206  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_4\/main_3
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9990326p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_4\/main_3  macrocell22   3988  11946  9990326  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_8\/main_9
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990326p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_8\/main_9  macrocell26   3988  11946  9990326  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_9\/main_9
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990326p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_9\/main_9  macrocell27   3988  11946  9990326  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_4\/main_2
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9990420p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_4\/main_2  macrocell22   3894  11851  9990420  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_8\/main_8
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990420p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_8\/main_8  macrocell26   3894  11851  9990420  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_9\/main_8
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990420p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_9\/main_8  macrocell27   3894  11851  9990420  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_3\/main_10
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_3\/main_10  macrocell21   5654  12685  9990514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_6\/main_10
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_6\/main_10  macrocell24   5654  12685  9990514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_7\/main_10
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_7\/main_10  macrocell25   5654  12685  9990514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_4\/main_0
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9990577p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_4\/main_0    macrocell22   4664  11694  9990577  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_8\/main_0
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9990577p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_8\/main_0    macrocell26   4664  11694  9990577  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_9\/main_0
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9990577p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_9\/main_0    macrocell27   4664  11694  9990577  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_2\/main_0
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9990745p

Capture Clock Arrival Time                        0
+ Clock path delay                             6708
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003198

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_2\/main_0    macrocell20   5422  12452  9990745  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_8\/main_2
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991018p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_8\/main_2  macrocell26   4222  11253  9991018  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_9\/main_2
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9991018p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   7031  9989589  RISE       1
\LowFreq_DV:count_9\/main_2  macrocell27   4222  11253  9991018  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_3\/main_6
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9991127p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_3\/main_6  macrocell21   5040  12072  9991127  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_6\/main_6
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9991127p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_6\/main_6  macrocell24   5040  12072  9991127  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_7\/main_6
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9991127p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_7\/main_6  macrocell25   5040  12072  9991127  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : Net_1047/main_7
Capture Clock  : Net_1047/clock_0
Path slack     : 9991684p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q  macrocell22   1250   7031  9983776  RISE       1
Net_1047/main_7         macrocell1    4484  11515  9991684  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_5\/main_6
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9991684p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_5\/main_6  macrocell23   4484  11515  9991684  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_0\/main_0
Capture Clock  : \LowFreq_DV:count_0\/clock_0
Path slack     : 9991994p

Capture Clock Arrival Time                        0
+ Clock path delay                             5780
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002270

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           10277
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      5780   5780  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   7030  9989508  RISE       1
\LowFreq_DV:count_0\/main_0    macrocell18   3246  10277  9991994  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_4\/main_4
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9992315p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_4\/main_4  macrocell22   2926   9956  9992315  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_8\/main_10
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992315p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_8\/main_10  macrocell26   2926   9956  9992315  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_9\/main_10
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992315p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5780
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      5780   5780  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7030  9983475  RISE       1
\LowFreq_DV:count_9\/main_10  macrocell27   2926   9956  9992315  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : Net_1047/main_10
Capture Clock  : Net_1047/clock_0
Path slack     : 9992345p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           10854
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q  macrocell19   1250   7958  9981496  RISE       1
Net_1047/main_10        macrocell1    2896  10854  9992345  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_5\/main_9
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992345p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           10854
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_5\/main_9  macrocell23   2896  10854  9992345  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_2\/main_1
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9992349p

Capture Clock Arrival Time                        0
+ Clock path delay                             6708
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003198

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_2\/main_1  macrocell20   2891  10849  9992349  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_3\/main_9
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992356p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           10844
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_3\/main_9  macrocell21   2886  10844  9992356  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_6\/main_9
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992356p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           10844
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_6\/main_9  macrocell24   2886  10844  9992356  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_7\/main_9
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992356p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           10844
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7958  9981496  RISE       1
\LowFreq_DV:count_7\/main_9  macrocell25   2886  10844  9992356  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : Net_1047/main_4
Capture Clock  : Net_1047/clock_0
Path slack     : 9992424p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q  macrocell25   1250   7959  9980820  RISE       1
Net_1047/main_4         macrocell1    2816  10775  9992424  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_5\/main_3
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992424p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_5\/main_3  macrocell23   2816  10775  9992424  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : Net_1047/main_9
Capture Clock  : Net_1047/clock_0
Path slack     : 9992442p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q  macrocell20   1250   7958  9981592  RISE       1
Net_1047/main_9         macrocell1    2799  10757  9992442  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_5\/main_8
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992442p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_5\/main_8  macrocell23   2799  10757  9992442  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_3\/main_3
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992449p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_3\/main_3  macrocell21   2791  10750  9992449  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_6\/main_3
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992449p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_6\/main_3  macrocell24   2791  10750  9992449  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_7\/main_3
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992449p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7959  9980820  RISE       1
\LowFreq_DV:count_7\/main_3  macrocell25   2791  10750  9992449  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_3\/main_4
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_3\/main_4  macrocell21   2785  10744  9992455  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_6\/main_4
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_6\/main_4  macrocell24   2785  10744  9992455  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_7\/main_4
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_7\/main_4  macrocell25   2785  10744  9992455  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_3\/main_8
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992462p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_3\/main_8  macrocell21   2780  10738  9992462  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_6\/main_8
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992462p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_6\/main_8  macrocell24   2780  10738  9992462  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_7\/main_8
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992462p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6708
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6708   6708  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   7958  9981592  RISE       1
\LowFreq_DV:count_7\/main_8  macrocell25   2780  10738  9992462  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : Net_1047/main_5
Capture Clock  : Net_1047/clock_0
Path slack     : 9992473p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q  macrocell24   1250   7959  9980855  RISE       1
Net_1047/main_5         macrocell1    2767  10726  9992473  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_5\/main_4
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992473p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7959  9980855  RISE       1
\LowFreq_DV:count_5\/main_4  macrocell23   2767  10726  9992473  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : Net_1047/main_2
Capture Clock  : Net_1047/clock_0
Path slack     : 9992597p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q  macrocell27   1250   7031  9992597  RISE       1
Net_1047/main_2         macrocell1    3571  10602  9992597  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_5\/main_1
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992597p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_5\/main_1  macrocell23   3571  10602  9992597  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_8\/main_1
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992613p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_8\/main_1  macrocell26   2627   9658  9992613  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_9\/main_1
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992613p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_9\/main_1  macrocell27   2627   9658  9992613  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_3\/main_1
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992615p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_3\/main_1  macrocell21   3553  10584  9992615  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_6\/main_1
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992615p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_6\/main_1  macrocell24   3553  10584  9992615  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_7\/main_1
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992615p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   7031  9992597  RISE       1
\LowFreq_DV:count_7\/main_1  macrocell25   3553  10584  9992615  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_8\/main_6
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992625p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_8\/main_6  macrocell26   2615   9646  9992625  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      5781   5781  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_9\/main_6
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992625p

Capture Clock Arrival Time                        0
+ Clock path delay                             5781
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002271

Launch Clock Arrival Time                      0
+ Clock path delay                      5781
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      5781   5781  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   7031  9983776  RISE       1
\LowFreq_DV:count_9\/main_6  macrocell27   2615   9646  9992625  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      5781   5781  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : Net_1047/main_8
Capture Clock  : Net_1047/clock_0
Path slack     : 9992629p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           10570
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q  macrocell21   1250   7959  9981018  RISE       1
Net_1047/main_8         macrocell1    2611  10570  9992629  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_5\/main_7
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992629p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           10570
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_5\/main_7  macrocell23   2611  10570  9992629  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6709   6709  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_3\/main_7
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_3\/main_7  macrocell21   2607  10566  9992633  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_6\/main_7
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_6\/main_7  macrocell24   2607  10566  9992633  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6709   6709  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_7\/main_7
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6709   6709  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7959  9981018  RISE       1
\LowFreq_DV:count_7\/main_7  macrocell25   2607  10566  9992633  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6709   6709  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047/q
Path End       : Net_1047/main_1
Capture Clock  : Net_1047/clock_0
Path slack     : 9992954p

Capture Clock Arrival Time                        0
+ Clock path delay                             6709
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003199

Launch Clock Arrival Time                      0
+ Clock path delay                      6709
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           10245
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1047/q       macrocell1    1250   7959  9992954  RISE       1
Net_1047/main_1  macrocell1    2286  10245  9992954  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6709   6709  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3228   8508  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18218  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18218
-------------------------------------   ----- 
End-of-path arrival time (ps)           18218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3228   8508  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   9710  18218  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  18218  999976692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976798p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18112
-------------------------------------   ----- 
End-of-path arrival time (ps)           18112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3122   8402  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18112  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18112  999976798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979787p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3413   8693  999979787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979962p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3238   8518  999979962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979962p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3238   8518  999979962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979972p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3228   8508  999979972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979972p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3228   8508  999979972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980078p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3122   8402  999980078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982651p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979373  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3249   5829  999982651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982652p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979383  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   3248   5828  999982652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979373  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3247   5827  999982653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982663p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979383  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3237   5817  999982663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979408  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   3212   5792  999982688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982692p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979408  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   3208   5788  999982692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984041p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14389
-------------------------------------   ----- 
End-of-path arrival time (ps)           14389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/main_1         macrocell14     3434   8714  999984041  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/q              macrocell14     3350  12064  999984041  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2326  14389  999984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999976692  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/main_1         macrocell35     3252   8532  999984237  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/q              macrocell35     3350  11882  999984237  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2311  14193  999984237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/main_1         macrocell13     3233   8513  999984272  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/q              macrocell13     3350  11863  999984272  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2296  14158  999984272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1186/main_1
Capture Clock  : Net_1186/clock_0
Path slack     : 999987789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976798  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976798  RISE       1
Net_1186/main_1                                    macrocell5      3421   8701  999987789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 999987957p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976692  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976692  RISE       1
Net_146/main_1                                      macrocell6      3253   8533  999987957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1117/main_1
Capture Clock  : Net_1117/clock_0
Path slack     : 999987977p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999976692  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999976692  RISE       1
Net_1117/main_1                                  macrocell3      3233   8513  999987977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1186/main_0
Capture Clock  : Net_1186/clock_0
Path slack     : 999990653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999979383  RISE       1
Net_1186/main_0                                               macrocell5     3257   5837  999990653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 999990654p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999979373  RISE       1
Net_146/main_0                                                 macrocell6     3256   5836  999990654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1117/main_0
Capture Clock  : Net_1117/clock_0
Path slack     : 999990690p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  999979408  RISE       1
Net_1117/main_0                                             macrocell3     3220   5800  999990690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1186/q
Path End       : Net_1178/main_0
Capture Clock  : Net_1178/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1186/q       macrocell5    1250   1250  999992940  RISE       1
Net_1178/main_0  macrocell4    2300   3550  999992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1178/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1117/q
Path End       : Net_1103/main_0
Capture Clock  : Net_1103/clock_0
Path slack     : 999992949p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1117/q       macrocell3    1250   1250  999992949  RISE       1
Net_1103/main_0  macrocell2    2291   3541  999992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1103/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_146/q
Path End       : Net_843/main_0
Capture Clock  : Net_843/clock_0
Path slack     : 999992952p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_146/q       macrocell6    1250   1250  999992952  RISE       1
Net_843/main_0  macrocell10   2288   3538  999992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_843/clock_0                                            macrocell10         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

