read -sv run_verilog_mid/adder_32b_8_88_7a0b7f7e75478cc644ece2d73fb4d6e0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_7a0b7f7e75478cc644ece2d73fb4d6e0_yosys.v
