	component nios is
		port (
			clk_clk                            : in    std_logic                     := 'X';             -- clk
			pio_0_external_connection_export   : out   std_logic_vector(16 downto 0);                    -- export
			lcd_16207_0_external_RS            : out   std_logic;                                        -- RS
			lcd_16207_0_external_RW            : out   std_logic;                                        -- RW
			lcd_16207_0_external_data          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_16207_0_external_E             : out   std_logic;                                        -- E
			reset_controller_0_reset_in0_reset : in    std_logic                     := 'X'              -- reset
		);
	end component nios;

