[{"commit":{"message":"A few more touch-ups"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/gc\/shenandoah\/shenandoahBarrierSetAssembler_x86.cpp"}],"sha":"f031885d22b5b1f990c4ebd84c81570cf7cdc72c"},{"commit":{"message":"A few touch-ups"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/gc\/shenandoah\/shenandoahBarrierSetAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/gc\/shenandoah\/shenandoahBarrierSetAssembler_x86.cpp"}],"sha":"12382e6ca2cd8d027561c79030c55e9487b87568"},{"commit":{"message":"Improve register shuffling in interpreter LRB\/aarch64"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/gc\/shenandoah\/shenandoahBarrierSetAssembler_aarch64.cpp"}],"sha":"6573511d4e12f44d5471e5a8396e76e00dde1a8e"},{"commit":{"message":"Consolidate\/streamline interpreter LRBs\/aarch64 part"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/gc\/shenandoah\/shenandoahBarrierSetAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/gc\/shenandoah\/shenandoahBarrierSetAssembler_aarch64.hpp"}],"sha":"dda396a31d46d83e6589f2bde64d82be7056b1f3"},{"commit":{"message":"Fix x86_32 build"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/gc\/shenandoah\/shenandoahBarrierSetAssembler_x86.cpp"}],"sha":"7f111b7dfd7b55b147e10d0c5a52360ba5ed4cdd"},{"commit":{"message":"8255762: Shenandoah: Consolidate\/streamline interpreter LRBs"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/gc\/shenandoah\/shenandoahBarrierSetAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/gc\/shenandoah\/shenandoahBarrierSetAssembler_x86.hpp"}],"sha":"533efeb688b960b34a83c9f4e1bbb3b5063f260e"}]