ncsim: 06.11-s008: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
ncsim> run 560 ns
---PC--- --inst--  loadmem process input .abs file
00000000 8C010074 	lw   $1,w2($0)    -- Icache stall, Dcache will stall
00000004 8C020078 	lw   $2,w3($0)    -- Dcache stall on access w2
00000008 00221820 	add  $3,$1,$2     -- pipeline stall
0000000C 00222022 	sub  $4,$1,$2
00000010 00012BC2 	sll  $5,$1,15     -- Icache stall
00000014 00023403 	srl  $6,$2,16
00000018 0005380B 	cmpl $7,$5
0000001C AC010080 	sw   $1,w5($0)    -- Dcache will stall
00000020 1CA80070 	addi $8,w1($5)    -- Icache stall
00000024 8C0F0070 	lw   $15,w1($0)
00000028 8C100074 	lw   $16,w2($0)  
0000002C 01F08820 	add  $17,$15,$16  -- $16 forwarded, stall 
00000030 02319020 	add  $18,$17,$17  -- $17 forwarded on both
00000034 9E320005 	beq  $17,$18,lab1 -- one stall, no br
00000038 8C090080 	lw   $9,w5($0)    -- always execute
0000003C 8C0C0070 	lw   $12,w1($0)   -- executed
00000040 08000013 	j    lab1
00000044 8C010078 	lw   $1,w3($0)   -- branch slot, always
00000048 8C0E0070 	lw   $14,w1($0)  -- not executed
0000004C 9C410002 lab1:	beq  $2,$1,lab2  -- forward, does branch 
00000050 0181580A 	and  $11,$12,$1  -- always execute
00000054 8C0E0074 	lw   $14,w2($0)  -- not executed
00000058 8C0A0084 lab2:	lw   $10,w6($0)  -- run long enough to load
0000005C 08000017 lab3:	j    lab3:	 -- loop until time runs out
00000060 8C0D0080 	lw   $13,w5($0)  -- branch slot, always
00000064 8C0E0078 	lw   $14,w3($0)  -- not executed
00000068 00000000 	nop
0000006C 00000000 	nop
00000070 11111111 w1:	word 0x11111111
00000074 22222222 w2:	word 0x22222222
00000078 33333333 w3:	word 0x33333333
0000007C 44444444 w4:	word 0x44444444
00000080 55555555 w5:	word 0x55555555
00000084 66666666 w6:	word 0x66666666
loadmem finish. memory loaded
clock 0  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 1  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 2  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 3  inst=8C010074  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 4  inst=8C020078  PC   =00000004 PCnext=00000008
ID  stage  IR=8C010074                                                 rd=00001
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 5  inst=00221820  PC   =00000008 PCnext=0000000C
ID  stage  IR=8C020078                                                 rd=00010
EX  stage  IR=8C010074  EX_A =00000000  EX_B =00000000  EX_C =00000074 rd=00001
EX  stage             EX_aluB=00000074 EX_res=00000074
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 6  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 7  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 8  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 9  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 10  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 11  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 12  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 13  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 14  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 15  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 16  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 17  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 18  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 19  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 20  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 21  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 22  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 23  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 24  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 25  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 26  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 27  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 28  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 29  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 30  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 31  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 32  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 33  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 34  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 35  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 36  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 37  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 38  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 39  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 40  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 41  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 42  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 43  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 44  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 45  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 46  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 47  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 48  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 49  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 50  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 51  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 52  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 53  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 54  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 55  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

Ran until 560 NS + 0
ncsim> exit
