<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel-hda-defs.h source code [codebrowser/hw/audio/intel-hda-defs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/audio/intel-hda-defs.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>audio</a>/<a href='intel-hda-defs.h.html'>intel-hda-defs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#<span data-ppcond="1">ifndef</span> <span class="macro" data-ref="_M/HW_INTEL_HDA_DEFS_H">HW_INTEL_HDA_DEFS_H</span></u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/HW_INTEL_HDA_DEFS_H" data-ref="_M/HW_INTEL_HDA_DEFS_H">HW_INTEL_HDA_DEFS_H</dfn></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/* qemu */</i></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/HDA_BUFFER_SIZE" data-ref="_M/HDA_BUFFER_SIZE">HDA_BUFFER_SIZE</dfn> 256</u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/* --------------------------------------------------------------------- */</i></td></tr>
<tr><th id="8">8</th><td><i>/* from linux/sound/pci/hda/hda_intel.c                                  */</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/*</i></td></tr>
<tr><th id="11">11</th><td><i> * registers</i></td></tr>
<tr><th id="12">12</th><td><i> */</i></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_GCAP" data-ref="_M/ICH6_REG_GCAP">ICH6_REG_GCAP</dfn>			0x00</u></td></tr>
<tr><th id="14">14</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCAP_64OK" data-ref="_M/ICH6_GCAP_64OK">ICH6_GCAP_64OK</dfn>	(1 &lt;&lt; 0)   /* 64bit address support */</u></td></tr>
<tr><th id="15">15</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCAP_NSDO" data-ref="_M/ICH6_GCAP_NSDO">ICH6_GCAP_NSDO</dfn>	(3 &lt;&lt; 1)   /* # of serial data out signals */</u></td></tr>
<tr><th id="16">16</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCAP_BSS" data-ref="_M/ICH6_GCAP_BSS">ICH6_GCAP_BSS</dfn>		(31 &lt;&lt; 3)  /* # of bidirectional streams */</u></td></tr>
<tr><th id="17">17</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCAP_ISS" data-ref="_M/ICH6_GCAP_ISS">ICH6_GCAP_ISS</dfn>		(15 &lt;&lt; 8)  /* # of input streams */</u></td></tr>
<tr><th id="18">18</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCAP_OSS" data-ref="_M/ICH6_GCAP_OSS">ICH6_GCAP_OSS</dfn>		(15 &lt;&lt; 12) /* # of output streams */</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_VMIN" data-ref="_M/ICH6_REG_VMIN">ICH6_REG_VMIN</dfn>			0x02</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_VMAJ" data-ref="_M/ICH6_REG_VMAJ">ICH6_REG_VMAJ</dfn>			0x03</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_OUTPAY" data-ref="_M/ICH6_REG_OUTPAY">ICH6_REG_OUTPAY</dfn>			0x04</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_INPAY" data-ref="_M/ICH6_REG_INPAY">ICH6_REG_INPAY</dfn>			0x06</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_GCTL" data-ref="_M/ICH6_REG_GCTL">ICH6_REG_GCTL</dfn>			0x08</u></td></tr>
<tr><th id="24">24</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCTL_RESET" data-ref="_M/ICH6_GCTL_RESET">ICH6_GCTL_RESET</dfn>	(1 &lt;&lt; 0)   /* controller reset */</u></td></tr>
<tr><th id="25">25</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCTL_FCNTRL" data-ref="_M/ICH6_GCTL_FCNTRL">ICH6_GCTL_FCNTRL</dfn>	(1 &lt;&lt; 1)   /* flush control */</u></td></tr>
<tr><th id="26">26</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GCTL_UNSOL" data-ref="_M/ICH6_GCTL_UNSOL">ICH6_GCTL_UNSOL</dfn>	(1 &lt;&lt; 8)   /* accept unsol. response enable */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_WAKEEN" data-ref="_M/ICH6_REG_WAKEEN">ICH6_REG_WAKEEN</dfn>			0x0c</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_STATESTS" data-ref="_M/ICH6_REG_STATESTS">ICH6_REG_STATESTS</dfn>		0x0e</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_GSTS" data-ref="_M/ICH6_REG_GSTS">ICH6_REG_GSTS</dfn>			0x10</u></td></tr>
<tr><th id="30">30</th><td><u>#define   <dfn class="macro" id="_M/ICH6_GSTS_FSTS" data-ref="_M/ICH6_GSTS_FSTS">ICH6_GSTS_FSTS</dfn>	(1 &lt;&lt; 1)   /* flush status */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_INTCTL" data-ref="_M/ICH6_REG_INTCTL">ICH6_REG_INTCTL</dfn>			0x20</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_INTSTS" data-ref="_M/ICH6_REG_INTSTS">ICH6_REG_INTSTS</dfn>			0x24</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_WALLCLK" data-ref="_M/ICH6_REG_WALLCLK">ICH6_REG_WALLCLK</dfn>		0x30	/* 24Mhz source */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SYNC" data-ref="_M/ICH6_REG_SYNC">ICH6_REG_SYNC</dfn>			0x34</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBLBASE" data-ref="_M/ICH6_REG_CORBLBASE">ICH6_REG_CORBLBASE</dfn>		0x40</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBUBASE" data-ref="_M/ICH6_REG_CORBUBASE">ICH6_REG_CORBUBASE</dfn>		0x44</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBWP" data-ref="_M/ICH6_REG_CORBWP">ICH6_REG_CORBWP</dfn>			0x48</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBRP" data-ref="_M/ICH6_REG_CORBRP">ICH6_REG_CORBRP</dfn>			0x4a</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/ICH6_CORBRP_RST" data-ref="_M/ICH6_CORBRP_RST">ICH6_CORBRP_RST</dfn>	(1 &lt;&lt; 15)  /* read pointer reset */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBCTL" data-ref="_M/ICH6_REG_CORBCTL">ICH6_REG_CORBCTL</dfn>		0x4c</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/ICH6_CORBCTL_RUN" data-ref="_M/ICH6_CORBCTL_RUN">ICH6_CORBCTL_RUN</dfn>	(1 &lt;&lt; 1)   /* enable DMA */</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/ICH6_CORBCTL_CMEIE" data-ref="_M/ICH6_CORBCTL_CMEIE">ICH6_CORBCTL_CMEIE</dfn>	(1 &lt;&lt; 0)   /* enable memory error irq */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBSTS" data-ref="_M/ICH6_REG_CORBSTS">ICH6_REG_CORBSTS</dfn>		0x4d</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/ICH6_CORBSTS_CMEI" data-ref="_M/ICH6_CORBSTS_CMEI">ICH6_CORBSTS_CMEI</dfn>	(1 &lt;&lt; 0)   /* memory error indication */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_CORBSIZE" data-ref="_M/ICH6_REG_CORBSIZE">ICH6_REG_CORBSIZE</dfn>		0x4e</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBLBASE" data-ref="_M/ICH6_REG_RIRBLBASE">ICH6_REG_RIRBLBASE</dfn>		0x50</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBUBASE" data-ref="_M/ICH6_REG_RIRBUBASE">ICH6_REG_RIRBUBASE</dfn>		0x54</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBWP" data-ref="_M/ICH6_REG_RIRBWP">ICH6_REG_RIRBWP</dfn>			0x58</u></td></tr>
<tr><th id="50">50</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RIRBWP_RST" data-ref="_M/ICH6_RIRBWP_RST">ICH6_RIRBWP_RST</dfn>	(1 &lt;&lt; 15)  /* write pointer reset */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RINTCNT" data-ref="_M/ICH6_REG_RINTCNT">ICH6_REG_RINTCNT</dfn>		0x5a</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBCTL" data-ref="_M/ICH6_REG_RIRBCTL">ICH6_REG_RIRBCTL</dfn>		0x5c</u></td></tr>
<tr><th id="53">53</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RBCTL_IRQ_EN" data-ref="_M/ICH6_RBCTL_IRQ_EN">ICH6_RBCTL_IRQ_EN</dfn>	(1 &lt;&lt; 0)   /* enable IRQ */</u></td></tr>
<tr><th id="54">54</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RBCTL_DMA_EN" data-ref="_M/ICH6_RBCTL_DMA_EN">ICH6_RBCTL_DMA_EN</dfn>	(1 &lt;&lt; 1)   /* enable DMA */</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RBCTL_OVERRUN_EN" data-ref="_M/ICH6_RBCTL_OVERRUN_EN">ICH6_RBCTL_OVERRUN_EN</dfn>	(1 &lt;&lt; 2)   /* enable overrun irq */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBSTS" data-ref="_M/ICH6_REG_RIRBSTS">ICH6_REG_RIRBSTS</dfn>		0x5d</u></td></tr>
<tr><th id="57">57</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RBSTS_IRQ" data-ref="_M/ICH6_RBSTS_IRQ">ICH6_RBSTS_IRQ</dfn>	(1 &lt;&lt; 0)   /* response irq */</u></td></tr>
<tr><th id="58">58</th><td><u>#define   <dfn class="macro" id="_M/ICH6_RBSTS_OVERRUN" data-ref="_M/ICH6_RBSTS_OVERRUN">ICH6_RBSTS_OVERRUN</dfn>	(1 &lt;&lt; 2)   /* overrun irq */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_RIRBSIZE" data-ref="_M/ICH6_REG_RIRBSIZE">ICH6_REG_RIRBSIZE</dfn>		0x5e</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_IC" data-ref="_M/ICH6_REG_IC">ICH6_REG_IC</dfn>			0x60</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_IR" data-ref="_M/ICH6_REG_IR">ICH6_REG_IR</dfn>			0x64</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_IRS" data-ref="_M/ICH6_REG_IRS">ICH6_REG_IRS</dfn>			0x68</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/ICH6_IRS_VALID" data-ref="_M/ICH6_IRS_VALID">ICH6_IRS_VALID</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/ICH6_IRS_BUSY" data-ref="_M/ICH6_IRS_BUSY">ICH6_IRS_BUSY</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_DPLBASE" data-ref="_M/ICH6_REG_DPLBASE">ICH6_REG_DPLBASE</dfn>		0x70</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_DPUBASE" data-ref="_M/ICH6_REG_DPUBASE">ICH6_REG_DPUBASE</dfn>		0x74</u></td></tr>
<tr><th id="69">69</th><td><u>#define   <dfn class="macro" id="_M/ICH6_DPLBASE_ENABLE" data-ref="_M/ICH6_DPLBASE_ENABLE">ICH6_DPLBASE_ENABLE</dfn>	0x1	/* Enable position buffer */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */</i></td></tr>
<tr><th id="72">72</th><td><b>enum</b> { <dfn class="enum" id="SDI0" title='SDI0' data-ref="SDI0">SDI0</dfn>, <dfn class="enum" id="SDI1" title='SDI1' data-ref="SDI1">SDI1</dfn>, <dfn class="enum" id="SDI2" title='SDI2' data-ref="SDI2">SDI2</dfn>, <dfn class="enum" id="SDI3" title='SDI3' data-ref="SDI3">SDI3</dfn>, <dfn class="enum" id="SDO0" title='SDO0' data-ref="SDO0">SDO0</dfn>, <dfn class="enum" id="SDO1" title='SDO1' data-ref="SDO1">SDO1</dfn>, <dfn class="enum" id="SDO2" title='SDO2' data-ref="SDO2">SDO2</dfn>, <dfn class="enum" id="SDO3" title='SDO3' data-ref="SDO3">SDO3</dfn> };</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* stream register offsets from stream base */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_CTL" data-ref="_M/ICH6_REG_SD_CTL">ICH6_REG_SD_CTL</dfn>			0x00</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_STS" data-ref="_M/ICH6_REG_SD_STS">ICH6_REG_SD_STS</dfn>			0x03</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_LPIB" data-ref="_M/ICH6_REG_SD_LPIB">ICH6_REG_SD_LPIB</dfn>		0x04</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_CBL" data-ref="_M/ICH6_REG_SD_CBL">ICH6_REG_SD_CBL</dfn>			0x08</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_LVI" data-ref="_M/ICH6_REG_SD_LVI">ICH6_REG_SD_LVI</dfn>			0x0c</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_FIFOW" data-ref="_M/ICH6_REG_SD_FIFOW">ICH6_REG_SD_FIFOW</dfn>		0x0e</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_FIFOSIZE" data-ref="_M/ICH6_REG_SD_FIFOSIZE">ICH6_REG_SD_FIFOSIZE</dfn>		0x10</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_FORMAT" data-ref="_M/ICH6_REG_SD_FORMAT">ICH6_REG_SD_FORMAT</dfn>		0x12</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_BDLPL" data-ref="_M/ICH6_REG_SD_BDLPL">ICH6_REG_SD_BDLPL</dfn>		0x18</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ICH6_REG_SD_BDLPU" data-ref="_M/ICH6_REG_SD_BDLPU">ICH6_REG_SD_BDLPU</dfn>		0x1c</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* PCI space */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ICH6_PCIREG_TCSEL" data-ref="_M/ICH6_PCIREG_TCSEL">ICH6_PCIREG_TCSEL</dfn>	0x44</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/*</i></td></tr>
<tr><th id="90">90</th><td><i> * other constants</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* max number of SDs */</i></td></tr>
<tr><th id="94">94</th><td><i>/* ICH, ATI and VIA have 4 playback and 4 capture */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ICH6_NUM_CAPTURE" data-ref="_M/ICH6_NUM_CAPTURE">ICH6_NUM_CAPTURE</dfn>	4</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ICH6_NUM_PLAYBACK" data-ref="_M/ICH6_NUM_PLAYBACK">ICH6_NUM_PLAYBACK</dfn>	4</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* ULI has 6 playback and 5 capture */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ULI_NUM_CAPTURE" data-ref="_M/ULI_NUM_CAPTURE">ULI_NUM_CAPTURE</dfn>		5</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ULI_NUM_PLAYBACK" data-ref="_M/ULI_NUM_PLAYBACK">ULI_NUM_PLAYBACK</dfn>	6</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* ATI HDMI has 1 playback and 0 capture */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ATIHDMI_NUM_CAPTURE" data-ref="_M/ATIHDMI_NUM_CAPTURE">ATIHDMI_NUM_CAPTURE</dfn>	0</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ATIHDMI_NUM_PLAYBACK" data-ref="_M/ATIHDMI_NUM_PLAYBACK">ATIHDMI_NUM_PLAYBACK</dfn>	1</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* TERA has 4 playback and 3 capture */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/TERA_NUM_CAPTURE" data-ref="_M/TERA_NUM_CAPTURE">TERA_NUM_CAPTURE</dfn>	3</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/TERA_NUM_PLAYBACK" data-ref="_M/TERA_NUM_PLAYBACK">TERA_NUM_PLAYBACK</dfn>	4</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* this number is statically defined for simplicity */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MAX_AZX_DEV" data-ref="_M/MAX_AZX_DEV">MAX_AZX_DEV</dfn>		16</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* max number of fragments - we may use more if allocating more pages for BDL */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BDL_SIZE" data-ref="_M/BDL_SIZE">BDL_SIZE</dfn>		4096</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_BDL_ENTRIES" data-ref="_M/AZX_MAX_BDL_ENTRIES">AZX_MAX_BDL_ENTRIES</dfn>	(BDL_SIZE / 16)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_FRAG" data-ref="_M/AZX_MAX_FRAG">AZX_MAX_FRAG</dfn>		32</u></td></tr>
<tr><th id="117">117</th><td><i>/* max buffer size - no h/w limit, you can increase as you like */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_BUF_SIZE" data-ref="_M/AZX_MAX_BUF_SIZE">AZX_MAX_BUF_SIZE</dfn>	(1024*1024*1024)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* RIRB int mask: overrun[2], response[0] */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_RESPONSE" data-ref="_M/RIRB_INT_RESPONSE">RIRB_INT_RESPONSE</dfn>	0x01</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_OVERRUN" data-ref="_M/RIRB_INT_OVERRUN">RIRB_INT_OVERRUN</dfn>	0x04</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RIRB_INT_MASK" data-ref="_M/RIRB_INT_MASK">RIRB_INT_MASK</dfn>		0x05</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* STATESTS int mask: S3,SD2,SD1,SD0 */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AZX_MAX_CODECS" data-ref="_M/AZX_MAX_CODECS">AZX_MAX_CODECS</dfn>		8</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AZX_DEFAULT_CODECS" data-ref="_M/AZX_DEFAULT_CODECS">AZX_DEFAULT_CODECS</dfn>	4</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/STATESTS_INT_MASK" data-ref="_M/STATESTS_INT_MASK">STATESTS_INT_MASK</dfn>	((1 &lt;&lt; AZX_MAX_CODECS) - 1)</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>/* SD_CTL bits */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_RESET" data-ref="_M/SD_CTL_STREAM_RESET">SD_CTL_STREAM_RESET</dfn>	0x01	/* stream reset bit */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_DMA_START" data-ref="_M/SD_CTL_DMA_START">SD_CTL_DMA_START</dfn>	0x02	/* stream DMA start bit */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STRIPE" data-ref="_M/SD_CTL_STRIPE">SD_CTL_STRIPE</dfn>		(3 &lt;&lt; 16)	/* stripe control */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_TRAFFIC_PRIO" data-ref="_M/SD_CTL_TRAFFIC_PRIO">SD_CTL_TRAFFIC_PRIO</dfn>	(1 &lt;&lt; 18)	/* traffic priority */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_DIR" data-ref="_M/SD_CTL_DIR">SD_CTL_DIR</dfn>		(1 &lt;&lt; 19)	/* bi-directional stream */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_TAG_MASK" data-ref="_M/SD_CTL_STREAM_TAG_MASK">SD_CTL_STREAM_TAG_MASK</dfn>	(0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SD_CTL_STREAM_TAG_SHIFT" data-ref="_M/SD_CTL_STREAM_TAG_SHIFT">SD_CTL_STREAM_TAG_SHIFT</dfn>	20</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* SD_CTL and SD_STS */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SD_INT_DESC_ERR" data-ref="_M/SD_INT_DESC_ERR">SD_INT_DESC_ERR</dfn>		0x10	/* descriptor error interrupt */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SD_INT_FIFO_ERR" data-ref="_M/SD_INT_FIFO_ERR">SD_INT_FIFO_ERR</dfn>		0x08	/* FIFO error interrupt */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SD_INT_COMPLETE" data-ref="_M/SD_INT_COMPLETE">SD_INT_COMPLETE</dfn>		0x04	/* completion interrupt */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SD_INT_MASK" data-ref="_M/SD_INT_MASK">SD_INT_MASK</dfn>		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\</u></td></tr>
<tr><th id="144">144</th><td><u>				 SD_INT_COMPLETE)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* SD_STS */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SD_STS_FIFO_READY" data-ref="_M/SD_STS_FIFO_READY">SD_STS_FIFO_READY</dfn>	0x20	/* FIFO ready */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* INTCTL and INTSTS */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ICH6_INT_ALL_STREAM" data-ref="_M/ICH6_INT_ALL_STREAM">ICH6_INT_ALL_STREAM</dfn>	0xff	   /* all stream interrupts */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ICH6_INT_CTRL_EN" data-ref="_M/ICH6_INT_CTRL_EN">ICH6_INT_CTRL_EN</dfn>	0x40000000 /* controller interrupt enable bit */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ICH6_INT_GLOBAL_EN" data-ref="_M/ICH6_INT_GLOBAL_EN">ICH6_INT_GLOBAL_EN</dfn>	0x80000000 /* global interrupt enable bit */</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/* below are so far hardcoded - should read registers in future */</i></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ICH6_MAX_CORB_ENTRIES" data-ref="_M/ICH6_MAX_CORB_ENTRIES">ICH6_MAX_CORB_ENTRIES</dfn>	256</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ICH6_MAX_RIRB_ENTRIES" data-ref="_M/ICH6_MAX_RIRB_ENTRIES">ICH6_MAX_RIRB_ENTRIES</dfn>	256</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* position fix mode */</i></td></tr>
<tr><th id="159">159</th><td><b>enum</b> {</td></tr>
<tr><th id="160">160</th><td>	<dfn class="enum" id="POS_FIX_AUTO" title='POS_FIX_AUTO' data-ref="POS_FIX_AUTO">POS_FIX_AUTO</dfn>,</td></tr>
<tr><th id="161">161</th><td>	<dfn class="enum" id="POS_FIX_LPIB" title='POS_FIX_LPIB' data-ref="POS_FIX_LPIB">POS_FIX_LPIB</dfn>,</td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="POS_FIX_POSBUF" title='POS_FIX_POSBUF' data-ref="POS_FIX_POSBUF">POS_FIX_POSBUF</dfn>,</td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* Defines for ATI HD Audio support in SB450 south bridge */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR" data-ref="_M/ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR">ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR</dfn>   0x42</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ATI_SB450_HDAUDIO_ENABLE_SNOOP" data-ref="_M/ATI_SB450_HDAUDIO_ENABLE_SNOOP">ATI_SB450_HDAUDIO_ENABLE_SNOOP</dfn>      0x02</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* Defines for Nvidia HDA support */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/NVIDIA_HDA_TRANSREG_ADDR" data-ref="_M/NVIDIA_HDA_TRANSREG_ADDR">NVIDIA_HDA_TRANSREG_ADDR</dfn>      0x4e</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/NVIDIA_HDA_ENABLE_COHBITS" data-ref="_M/NVIDIA_HDA_ENABLE_COHBITS">NVIDIA_HDA_ENABLE_COHBITS</dfn>     0x0f</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/NVIDIA_HDA_ISTRM_COH" data-ref="_M/NVIDIA_HDA_ISTRM_COH">NVIDIA_HDA_ISTRM_COH</dfn>          0x4d</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/NVIDIA_HDA_OSTRM_COH" data-ref="_M/NVIDIA_HDA_OSTRM_COH">NVIDIA_HDA_OSTRM_COH</dfn>          0x4c</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/NVIDIA_HDA_ENABLE_COHBIT" data-ref="_M/NVIDIA_HDA_ENABLE_COHBIT">NVIDIA_HDA_ENABLE_COHBIT</dfn>      0x01</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* Defines for Intel SCH HDA snoop control */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/INTEL_SCH_HDA_DEVC" data-ref="_M/INTEL_SCH_HDA_DEVC">INTEL_SCH_HDA_DEVC</dfn>      0x78</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/INTEL_SCH_HDA_DEVC_NOSNOOP" data-ref="_M/INTEL_SCH_HDA_DEVC_NOSNOOP">INTEL_SCH_HDA_DEVC_NOSNOOP</dfn>       (0x1&lt;&lt;11)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* Define IN stream 0 FIFO size offset in VIA controller */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/VIA_IN_STREAM0_FIFO_SIZE_OFFSET" data-ref="_M/VIA_IN_STREAM0_FIFO_SIZE_OFFSET">VIA_IN_STREAM0_FIFO_SIZE_OFFSET</dfn>	0x90</u></td></tr>
<tr><th id="182">182</th><td><i>/* Define VIA HD Audio Device ID*/</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/VIA_HDAC_DEVICE_ID" data-ref="_M/VIA_HDAC_DEVICE_ID">VIA_HDAC_DEVICE_ID</dfn>		0x3288</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* HD Audio class code */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_MULTIMEDIA_HD_AUDIO" data-ref="_M/PCI_CLASS_MULTIMEDIA_HD_AUDIO">PCI_CLASS_MULTIMEDIA_HD_AUDIO</dfn>	0x0403</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* --------------------------------------------------------------------- */</i></td></tr>
<tr><th id="189">189</th><td><i>/* from linux/sound/pci/hda/hda_codec.h                                  */</i></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/*</i></td></tr>
<tr><th id="192">192</th><td><i> * nodes</i></td></tr>
<tr><th id="193">193</th><td><i> */</i></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AC_NODE_ROOT" data-ref="_M/AC_NODE_ROOT">AC_NODE_ROOT</dfn>		0x00</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/*</i></td></tr>
<tr><th id="197">197</th><td><i> * function group types</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td><b>enum</b> {</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="AC_GRP_AUDIO_FUNCTION" title='AC_GRP_AUDIO_FUNCTION' data-ref="AC_GRP_AUDIO_FUNCTION">AC_GRP_AUDIO_FUNCTION</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="AC_GRP_MODEM_FUNCTION" title='AC_GRP_MODEM_FUNCTION' data-ref="AC_GRP_MODEM_FUNCTION">AC_GRP_MODEM_FUNCTION</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="202">202</th><td>};</td></tr>
<tr><th id="203">203</th><td>	</td></tr>
<tr><th id="204">204</th><td><i>/*</i></td></tr>
<tr><th id="205">205</th><td><i> * widget types</i></td></tr>
<tr><th id="206">206</th><td><i> */</i></td></tr>
<tr><th id="207">207</th><td><b>enum</b> {</td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="AC_WID_AUD_OUT" title='AC_WID_AUD_OUT' data-ref="AC_WID_AUD_OUT">AC_WID_AUD_OUT</dfn>,		<i>/* Audio Out */</i></td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="AC_WID_AUD_IN" title='AC_WID_AUD_IN' data-ref="AC_WID_AUD_IN">AC_WID_AUD_IN</dfn>,		<i>/* Audio In */</i></td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="AC_WID_AUD_MIX" title='AC_WID_AUD_MIX' data-ref="AC_WID_AUD_MIX">AC_WID_AUD_MIX</dfn>,		<i>/* Audio Mixer */</i></td></tr>
<tr><th id="211">211</th><td>	<dfn class="enum" id="AC_WID_AUD_SEL" title='AC_WID_AUD_SEL' data-ref="AC_WID_AUD_SEL">AC_WID_AUD_SEL</dfn>,		<i>/* Audio Selector */</i></td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="AC_WID_PIN" title='AC_WID_PIN' data-ref="AC_WID_PIN">AC_WID_PIN</dfn>,		<i>/* Pin Complex */</i></td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="AC_WID_POWER" title='AC_WID_POWER' data-ref="AC_WID_POWER">AC_WID_POWER</dfn>,		<i>/* Power */</i></td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="AC_WID_VOL_KNB" title='AC_WID_VOL_KNB' data-ref="AC_WID_VOL_KNB">AC_WID_VOL_KNB</dfn>,		<i>/* Volume Knob */</i></td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="AC_WID_BEEP" title='AC_WID_BEEP' data-ref="AC_WID_BEEP">AC_WID_BEEP</dfn>,		<i>/* Beep Generator */</i></td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="AC_WID_VENDOR" title='AC_WID_VENDOR' data-ref="AC_WID_VENDOR">AC_WID_VENDOR</dfn> = <var>0x0f</var>	<i>/* Vendor specific */</i></td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/*</i></td></tr>
<tr><th id="220">220</th><td><i> * GET verbs</i></td></tr>
<tr><th id="221">221</th><td><i> */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_STREAM_FORMAT" data-ref="_M/AC_VERB_GET_STREAM_FORMAT">AC_VERB_GET_STREAM_FORMAT</dfn>		0x0a00</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_AMP_GAIN_MUTE" data-ref="_M/AC_VERB_GET_AMP_GAIN_MUTE">AC_VERB_GET_AMP_GAIN_MUTE</dfn>		0x0b00</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_PROC_COEF" data-ref="_M/AC_VERB_GET_PROC_COEF">AC_VERB_GET_PROC_COEF</dfn>			0x0c00</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_COEF_INDEX" data-ref="_M/AC_VERB_GET_COEF_INDEX">AC_VERB_GET_COEF_INDEX</dfn>			0x0d00</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_PARAMETERS" data-ref="_M/AC_VERB_PARAMETERS">AC_VERB_PARAMETERS</dfn>			0x0f00</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_CONNECT_SEL" data-ref="_M/AC_VERB_GET_CONNECT_SEL">AC_VERB_GET_CONNECT_SEL</dfn>			0x0f01</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_CONNECT_LIST" data-ref="_M/AC_VERB_GET_CONNECT_LIST">AC_VERB_GET_CONNECT_LIST</dfn>		0x0f02</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_PROC_STATE" data-ref="_M/AC_VERB_GET_PROC_STATE">AC_VERB_GET_PROC_STATE</dfn>			0x0f03</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_SDI_SELECT" data-ref="_M/AC_VERB_GET_SDI_SELECT">AC_VERB_GET_SDI_SELECT</dfn>			0x0f04</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_POWER_STATE" data-ref="_M/AC_VERB_GET_POWER_STATE">AC_VERB_GET_POWER_STATE</dfn>			0x0f05</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_CONV" data-ref="_M/AC_VERB_GET_CONV">AC_VERB_GET_CONV</dfn>			0x0f06</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_PIN_WIDGET_CONTROL" data-ref="_M/AC_VERB_GET_PIN_WIDGET_CONTROL">AC_VERB_GET_PIN_WIDGET_CONTROL</dfn>		0x0f07</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_UNSOLICITED_RESPONSE" data-ref="_M/AC_VERB_GET_UNSOLICITED_RESPONSE">AC_VERB_GET_UNSOLICITED_RESPONSE</dfn>	0x0f08</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_PIN_SENSE" data-ref="_M/AC_VERB_GET_PIN_SENSE">AC_VERB_GET_PIN_SENSE</dfn>			0x0f09</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_BEEP_CONTROL" data-ref="_M/AC_VERB_GET_BEEP_CONTROL">AC_VERB_GET_BEEP_CONTROL</dfn>		0x0f0a</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_EAPD_BTLENABLE" data-ref="_M/AC_VERB_GET_EAPD_BTLENABLE">AC_VERB_GET_EAPD_BTLENABLE</dfn>		0x0f0c</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_DIGI_CONVERT_1" data-ref="_M/AC_VERB_GET_DIGI_CONVERT_1">AC_VERB_GET_DIGI_CONVERT_1</dfn>		0x0f0d</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_DIGI_CONVERT_2" data-ref="_M/AC_VERB_GET_DIGI_CONVERT_2">AC_VERB_GET_DIGI_CONVERT_2</dfn>		0x0f0e /* unused */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_VOLUME_KNOB_CONTROL" data-ref="_M/AC_VERB_GET_VOLUME_KNOB_CONTROL">AC_VERB_GET_VOLUME_KNOB_CONTROL</dfn>		0x0f0f</u></td></tr>
<tr><th id="241">241</th><td><i>/* f10-f1a: GPIO */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_DATA" data-ref="_M/AC_VERB_GET_GPIO_DATA">AC_VERB_GET_GPIO_DATA</dfn>			0x0f15</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_MASK" data-ref="_M/AC_VERB_GET_GPIO_MASK">AC_VERB_GET_GPIO_MASK</dfn>			0x0f16</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_DIRECTION" data-ref="_M/AC_VERB_GET_GPIO_DIRECTION">AC_VERB_GET_GPIO_DIRECTION</dfn>		0x0f17</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_WAKE_MASK" data-ref="_M/AC_VERB_GET_GPIO_WAKE_MASK">AC_VERB_GET_GPIO_WAKE_MASK</dfn>		0x0f18</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_UNSOLICITED_RSP_MASK" data-ref="_M/AC_VERB_GET_GPIO_UNSOLICITED_RSP_MASK">AC_VERB_GET_GPIO_UNSOLICITED_RSP_MASK</dfn>	0x0f19</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_GPIO_STICKY_MASK" data-ref="_M/AC_VERB_GET_GPIO_STICKY_MASK">AC_VERB_GET_GPIO_STICKY_MASK</dfn>		0x0f1a</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_CONFIG_DEFAULT" data-ref="_M/AC_VERB_GET_CONFIG_DEFAULT">AC_VERB_GET_CONFIG_DEFAULT</dfn>		0x0f1c</u></td></tr>
<tr><th id="249">249</th><td><i>/* f20: AFG/MFG */</i></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_SUBSYSTEM_ID" data-ref="_M/AC_VERB_GET_SUBSYSTEM_ID">AC_VERB_GET_SUBSYSTEM_ID</dfn>		0x0f20</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_CVT_CHAN_COUNT" data-ref="_M/AC_VERB_GET_CVT_CHAN_COUNT">AC_VERB_GET_CVT_CHAN_COUNT</dfn>		0x0f2d</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_DIP_SIZE" data-ref="_M/AC_VERB_GET_HDMI_DIP_SIZE">AC_VERB_GET_HDMI_DIP_SIZE</dfn>		0x0f2e</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_ELDD" data-ref="_M/AC_VERB_GET_HDMI_ELDD">AC_VERB_GET_HDMI_ELDD</dfn>			0x0f2f</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_DIP_INDEX" data-ref="_M/AC_VERB_GET_HDMI_DIP_INDEX">AC_VERB_GET_HDMI_DIP_INDEX</dfn>		0x0f30</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_DIP_DATA" data-ref="_M/AC_VERB_GET_HDMI_DIP_DATA">AC_VERB_GET_HDMI_DIP_DATA</dfn>		0x0f31</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_DIP_XMIT" data-ref="_M/AC_VERB_GET_HDMI_DIP_XMIT">AC_VERB_GET_HDMI_DIP_XMIT</dfn>		0x0f32</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_CP_CTRL" data-ref="_M/AC_VERB_GET_HDMI_CP_CTRL">AC_VERB_GET_HDMI_CP_CTRL</dfn>		0x0f33</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_GET_HDMI_CHAN_SLOT" data-ref="_M/AC_VERB_GET_HDMI_CHAN_SLOT">AC_VERB_GET_HDMI_CHAN_SLOT</dfn>		0x0f34</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/*</i></td></tr>
<tr><th id="261">261</th><td><i> * SET verbs</i></td></tr>
<tr><th id="262">262</th><td><i> */</i></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_STREAM_FORMAT" data-ref="_M/AC_VERB_SET_STREAM_FORMAT">AC_VERB_SET_STREAM_FORMAT</dfn>		0x200</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_AMP_GAIN_MUTE" data-ref="_M/AC_VERB_SET_AMP_GAIN_MUTE">AC_VERB_SET_AMP_GAIN_MUTE</dfn>		0x300</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_PROC_COEF" data-ref="_M/AC_VERB_SET_PROC_COEF">AC_VERB_SET_PROC_COEF</dfn>			0x400</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_COEF_INDEX" data-ref="_M/AC_VERB_SET_COEF_INDEX">AC_VERB_SET_COEF_INDEX</dfn>			0x500</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CONNECT_SEL" data-ref="_M/AC_VERB_SET_CONNECT_SEL">AC_VERB_SET_CONNECT_SEL</dfn>			0x701</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_PROC_STATE" data-ref="_M/AC_VERB_SET_PROC_STATE">AC_VERB_SET_PROC_STATE</dfn>			0x703</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_SDI_SELECT" data-ref="_M/AC_VERB_SET_SDI_SELECT">AC_VERB_SET_SDI_SELECT</dfn>			0x704</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_POWER_STATE" data-ref="_M/AC_VERB_SET_POWER_STATE">AC_VERB_SET_POWER_STATE</dfn>			0x705</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CHANNEL_STREAMID" data-ref="_M/AC_VERB_SET_CHANNEL_STREAMID">AC_VERB_SET_CHANNEL_STREAMID</dfn>		0x706</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_PIN_WIDGET_CONTROL" data-ref="_M/AC_VERB_SET_PIN_WIDGET_CONTROL">AC_VERB_SET_PIN_WIDGET_CONTROL</dfn>		0x707</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_UNSOLICITED_ENABLE" data-ref="_M/AC_VERB_SET_UNSOLICITED_ENABLE">AC_VERB_SET_UNSOLICITED_ENABLE</dfn>		0x708</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_PIN_SENSE" data-ref="_M/AC_VERB_SET_PIN_SENSE">AC_VERB_SET_PIN_SENSE</dfn>			0x709</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_BEEP_CONTROL" data-ref="_M/AC_VERB_SET_BEEP_CONTROL">AC_VERB_SET_BEEP_CONTROL</dfn>		0x70a</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_EAPD_BTLENABLE" data-ref="_M/AC_VERB_SET_EAPD_BTLENABLE">AC_VERB_SET_EAPD_BTLENABLE</dfn>		0x70c</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_DIGI_CONVERT_1" data-ref="_M/AC_VERB_SET_DIGI_CONVERT_1">AC_VERB_SET_DIGI_CONVERT_1</dfn>		0x70d</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_DIGI_CONVERT_2" data-ref="_M/AC_VERB_SET_DIGI_CONVERT_2">AC_VERB_SET_DIGI_CONVERT_2</dfn>		0x70e</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_VOLUME_KNOB_CONTROL" data-ref="_M/AC_VERB_SET_VOLUME_KNOB_CONTROL">AC_VERB_SET_VOLUME_KNOB_CONTROL</dfn>		0x70f</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_DATA" data-ref="_M/AC_VERB_SET_GPIO_DATA">AC_VERB_SET_GPIO_DATA</dfn>			0x715</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_MASK" data-ref="_M/AC_VERB_SET_GPIO_MASK">AC_VERB_SET_GPIO_MASK</dfn>			0x716</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_DIRECTION" data-ref="_M/AC_VERB_SET_GPIO_DIRECTION">AC_VERB_SET_GPIO_DIRECTION</dfn>		0x717</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_WAKE_MASK" data-ref="_M/AC_VERB_SET_GPIO_WAKE_MASK">AC_VERB_SET_GPIO_WAKE_MASK</dfn>		0x718</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK" data-ref="_M/AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK">AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK</dfn>	0x719</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_GPIO_STICKY_MASK" data-ref="_M/AC_VERB_SET_GPIO_STICKY_MASK">AC_VERB_SET_GPIO_STICKY_MASK</dfn>		0x71a</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_0" data-ref="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_0">AC_VERB_SET_CONFIG_DEFAULT_BYTES_0</dfn>	0x71c</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_1" data-ref="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_1">AC_VERB_SET_CONFIG_DEFAULT_BYTES_1</dfn>	0x71d</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_2" data-ref="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_2">AC_VERB_SET_CONFIG_DEFAULT_BYTES_2</dfn>	0x71e</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_3" data-ref="_M/AC_VERB_SET_CONFIG_DEFAULT_BYTES_3">AC_VERB_SET_CONFIG_DEFAULT_BYTES_3</dfn>	0x71f</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_EAPD" data-ref="_M/AC_VERB_SET_EAPD">AC_VERB_SET_EAPD</dfn>				0x788</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CODEC_RESET" data-ref="_M/AC_VERB_SET_CODEC_RESET">AC_VERB_SET_CODEC_RESET</dfn>			0x7ff</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_CVT_CHAN_COUNT" data-ref="_M/AC_VERB_SET_CVT_CHAN_COUNT">AC_VERB_SET_CVT_CHAN_COUNT</dfn>		0x72d</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_HDMI_DIP_INDEX" data-ref="_M/AC_VERB_SET_HDMI_DIP_INDEX">AC_VERB_SET_HDMI_DIP_INDEX</dfn>		0x730</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_HDMI_DIP_DATA" data-ref="_M/AC_VERB_SET_HDMI_DIP_DATA">AC_VERB_SET_HDMI_DIP_DATA</dfn>		0x731</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_HDMI_DIP_XMIT" data-ref="_M/AC_VERB_SET_HDMI_DIP_XMIT">AC_VERB_SET_HDMI_DIP_XMIT</dfn>		0x732</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_HDMI_CP_CTRL" data-ref="_M/AC_VERB_SET_HDMI_CP_CTRL">AC_VERB_SET_HDMI_CP_CTRL</dfn>		0x733</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AC_VERB_SET_HDMI_CHAN_SLOT" data-ref="_M/AC_VERB_SET_HDMI_CHAN_SLOT">AC_VERB_SET_HDMI_CHAN_SLOT</dfn>		0x734</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * Parameter IDs</i></td></tr>
<tr><th id="301">301</th><td><i> */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_VENDOR_ID" data-ref="_M/AC_PAR_VENDOR_ID">AC_PAR_VENDOR_ID</dfn>		0x00</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_SUBSYSTEM_ID" data-ref="_M/AC_PAR_SUBSYSTEM_ID">AC_PAR_SUBSYSTEM_ID</dfn>		0x01</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_REV_ID" data-ref="_M/AC_PAR_REV_ID">AC_PAR_REV_ID</dfn>			0x02</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_NODE_COUNT" data-ref="_M/AC_PAR_NODE_COUNT">AC_PAR_NODE_COUNT</dfn>		0x04</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_FUNCTION_TYPE" data-ref="_M/AC_PAR_FUNCTION_TYPE">AC_PAR_FUNCTION_TYPE</dfn>		0x05</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_AUDIO_FG_CAP" data-ref="_M/AC_PAR_AUDIO_FG_CAP">AC_PAR_AUDIO_FG_CAP</dfn>		0x08</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_AUDIO_WIDGET_CAP" data-ref="_M/AC_PAR_AUDIO_WIDGET_CAP">AC_PAR_AUDIO_WIDGET_CAP</dfn>		0x09</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_PCM" data-ref="_M/AC_PAR_PCM">AC_PAR_PCM</dfn>			0x0a</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_STREAM" data-ref="_M/AC_PAR_STREAM">AC_PAR_STREAM</dfn>			0x0b</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_PIN_CAP" data-ref="_M/AC_PAR_PIN_CAP">AC_PAR_PIN_CAP</dfn>			0x0c</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_AMP_IN_CAP" data-ref="_M/AC_PAR_AMP_IN_CAP">AC_PAR_AMP_IN_CAP</dfn>		0x0d</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_CONNLIST_LEN" data-ref="_M/AC_PAR_CONNLIST_LEN">AC_PAR_CONNLIST_LEN</dfn>		0x0e</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_POWER_STATE" data-ref="_M/AC_PAR_POWER_STATE">AC_PAR_POWER_STATE</dfn>		0x0f</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_PROC_CAP" data-ref="_M/AC_PAR_PROC_CAP">AC_PAR_PROC_CAP</dfn>			0x10</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_GPIO_CAP" data-ref="_M/AC_PAR_GPIO_CAP">AC_PAR_GPIO_CAP</dfn>			0x11</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_AMP_OUT_CAP" data-ref="_M/AC_PAR_AMP_OUT_CAP">AC_PAR_AMP_OUT_CAP</dfn>		0x12</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_VOL_KNB_CAP" data-ref="_M/AC_PAR_VOL_KNB_CAP">AC_PAR_VOL_KNB_CAP</dfn>		0x13</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AC_PAR_HDMI_LPCM_CAP" data-ref="_M/AC_PAR_HDMI_LPCM_CAP">AC_PAR_HDMI_LPCM_CAP</dfn>		0x20</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/*</i></td></tr>
<tr><th id="322">322</th><td><i> * AC_VERB_PARAMETERS results (32bit)</i></td></tr>
<tr><th id="323">323</th><td><i> */</i></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* Function Group Type */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AC_FGT_TYPE" data-ref="_M/AC_FGT_TYPE">AC_FGT_TYPE</dfn>			(0xff&lt;&lt;0)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AC_FGT_TYPE_SHIFT" data-ref="_M/AC_FGT_TYPE_SHIFT">AC_FGT_TYPE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AC_FGT_UNSOL_CAP" data-ref="_M/AC_FGT_UNSOL_CAP">AC_FGT_UNSOL_CAP</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/* Audio Function Group Capabilities */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AC_AFG_OUT_DELAY" data-ref="_M/AC_AFG_OUT_DELAY">AC_AFG_OUT_DELAY</dfn>		(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/AC_AFG_IN_DELAY" data-ref="_M/AC_AFG_IN_DELAY">AC_AFG_IN_DELAY</dfn>			(0xf&lt;&lt;8)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AC_AFG_BEEP_GEN" data-ref="_M/AC_AFG_BEEP_GEN">AC_AFG_BEEP_GEN</dfn>			(1&lt;&lt;16)</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* Audio Widget Capabilities */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_STEREO" data-ref="_M/AC_WCAP_STEREO">AC_WCAP_STEREO</dfn>			(1&lt;&lt;0)	/* stereo I/O */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_IN_AMP" data-ref="_M/AC_WCAP_IN_AMP">AC_WCAP_IN_AMP</dfn>			(1&lt;&lt;1)	/* AMP-in present */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_OUT_AMP" data-ref="_M/AC_WCAP_OUT_AMP">AC_WCAP_OUT_AMP</dfn>			(1&lt;&lt;2)	/* AMP-out present */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_AMP_OVRD" data-ref="_M/AC_WCAP_AMP_OVRD">AC_WCAP_AMP_OVRD</dfn>		(1&lt;&lt;3)	/* AMP-parameter override */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_FORMAT_OVRD" data-ref="_M/AC_WCAP_FORMAT_OVRD">AC_WCAP_FORMAT_OVRD</dfn>		(1&lt;&lt;4)	/* format override */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_STRIPE" data-ref="_M/AC_WCAP_STRIPE">AC_WCAP_STRIPE</dfn>			(1&lt;&lt;5)	/* stripe */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_PROC_WID" data-ref="_M/AC_WCAP_PROC_WID">AC_WCAP_PROC_WID</dfn>		(1&lt;&lt;6)	/* Proc Widget */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_UNSOL_CAP" data-ref="_M/AC_WCAP_UNSOL_CAP">AC_WCAP_UNSOL_CAP</dfn>		(1&lt;&lt;7)	/* Unsol capable */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_CONN_LIST" data-ref="_M/AC_WCAP_CONN_LIST">AC_WCAP_CONN_LIST</dfn>		(1&lt;&lt;8)	/* connection list */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_DIGITAL" data-ref="_M/AC_WCAP_DIGITAL">AC_WCAP_DIGITAL</dfn>			(1&lt;&lt;9)	/* digital I/O */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_POWER" data-ref="_M/AC_WCAP_POWER">AC_WCAP_POWER</dfn>			(1&lt;&lt;10)	/* power control */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_LR_SWAP" data-ref="_M/AC_WCAP_LR_SWAP">AC_WCAP_LR_SWAP</dfn>			(1&lt;&lt;11)	/* L/R swap */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_CP_CAPS" data-ref="_M/AC_WCAP_CP_CAPS">AC_WCAP_CP_CAPS</dfn>			(1&lt;&lt;12) /* content protection */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_CHAN_CNT_EXT" data-ref="_M/AC_WCAP_CHAN_CNT_EXT">AC_WCAP_CHAN_CNT_EXT</dfn>		(7&lt;&lt;13)	/* channel count ext */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_DELAY" data-ref="_M/AC_WCAP_DELAY">AC_WCAP_DELAY</dfn>			(0xf&lt;&lt;16)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_DELAY_SHIFT" data-ref="_M/AC_WCAP_DELAY_SHIFT">AC_WCAP_DELAY_SHIFT</dfn>		16</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_TYPE" data-ref="_M/AC_WCAP_TYPE">AC_WCAP_TYPE</dfn>			(0xf&lt;&lt;20)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AC_WCAP_TYPE_SHIFT" data-ref="_M/AC_WCAP_TYPE_SHIFT">AC_WCAP_TYPE_SHIFT</dfn>		20</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* supported PCM rates and bits */</i></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_RATES" data-ref="_M/AC_SUPPCM_RATES">AC_SUPPCM_RATES</dfn>			(0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_BITS_8" data-ref="_M/AC_SUPPCM_BITS_8">AC_SUPPCM_BITS_8</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_BITS_16" data-ref="_M/AC_SUPPCM_BITS_16">AC_SUPPCM_BITS_16</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_BITS_20" data-ref="_M/AC_SUPPCM_BITS_20">AC_SUPPCM_BITS_20</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_BITS_24" data-ref="_M/AC_SUPPCM_BITS_24">AC_SUPPCM_BITS_24</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AC_SUPPCM_BITS_32" data-ref="_M/AC_SUPPCM_BITS_32">AC_SUPPCM_BITS_32</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* supported PCM stream format */</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AC_SUPFMT_PCM" data-ref="_M/AC_SUPFMT_PCM">AC_SUPFMT_PCM</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/AC_SUPFMT_FLOAT32" data-ref="_M/AC_SUPFMT_FLOAT32">AC_SUPFMT_FLOAT32</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/AC_SUPFMT_AC3" data-ref="_M/AC_SUPFMT_AC3">AC_SUPFMT_AC3</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/* GP I/O count */</i></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_IO_COUNT" data-ref="_M/AC_GPIO_IO_COUNT">AC_GPIO_IO_COUNT</dfn>		(0xff&lt;&lt;0)</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_O_COUNT" data-ref="_M/AC_GPIO_O_COUNT">AC_GPIO_O_COUNT</dfn>			(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_O_COUNT_SHIFT" data-ref="_M/AC_GPIO_O_COUNT_SHIFT">AC_GPIO_O_COUNT_SHIFT</dfn>		8</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_I_COUNT" data-ref="_M/AC_GPIO_I_COUNT">AC_GPIO_I_COUNT</dfn>			(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_I_COUNT_SHIFT" data-ref="_M/AC_GPIO_I_COUNT_SHIFT">AC_GPIO_I_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_UNSOLICITED" data-ref="_M/AC_GPIO_UNSOLICITED">AC_GPIO_UNSOLICITED</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AC_GPIO_WAKE" data-ref="_M/AC_GPIO_WAKE">AC_GPIO_WAKE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* Converter stream, channel */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AC_CONV_CHANNEL" data-ref="_M/AC_CONV_CHANNEL">AC_CONV_CHANNEL</dfn>			(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AC_CONV_STREAM" data-ref="_M/AC_CONV_STREAM">AC_CONV_STREAM</dfn>			(0xf&lt;&lt;4)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/AC_CONV_STREAM_SHIFT" data-ref="_M/AC_CONV_STREAM_SHIFT">AC_CONV_STREAM_SHIFT</dfn>		4</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><i>/* Input converter SDI select */</i></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/AC_SDI_SELECT" data-ref="_M/AC_SDI_SELECT">AC_SDI_SELECT</dfn>			(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* stream format id */</i></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_CHAN_SHIFT" data-ref="_M/AC_FMT_CHAN_SHIFT">AC_FMT_CHAN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_CHAN_MASK" data-ref="_M/AC_FMT_CHAN_MASK">AC_FMT_CHAN_MASK</dfn>		(0x0f &lt;&lt; 0)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_SHIFT" data-ref="_M/AC_FMT_BITS_SHIFT">AC_FMT_BITS_SHIFT</dfn>		4</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_MASK" data-ref="_M/AC_FMT_BITS_MASK">AC_FMT_BITS_MASK</dfn>		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_8" data-ref="_M/AC_FMT_BITS_8">AC_FMT_BITS_8</dfn>			(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_16" data-ref="_M/AC_FMT_BITS_16">AC_FMT_BITS_16</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_20" data-ref="_M/AC_FMT_BITS_20">AC_FMT_BITS_20</dfn>			(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_24" data-ref="_M/AC_FMT_BITS_24">AC_FMT_BITS_24</dfn>			(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BITS_32" data-ref="_M/AC_FMT_BITS_32">AC_FMT_BITS_32</dfn>			(4 &lt;&lt; 4)</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_DIV_SHIFT" data-ref="_M/AC_FMT_DIV_SHIFT">AC_FMT_DIV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_DIV_MASK" data-ref="_M/AC_FMT_DIV_MASK">AC_FMT_DIV_MASK</dfn>			(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_MULT_SHIFT" data-ref="_M/AC_FMT_MULT_SHIFT">AC_FMT_MULT_SHIFT</dfn>		11</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_MULT_MASK" data-ref="_M/AC_FMT_MULT_MASK">AC_FMT_MULT_MASK</dfn>		(7 &lt;&lt; 11)</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BASE_SHIFT" data-ref="_M/AC_FMT_BASE_SHIFT">AC_FMT_BASE_SHIFT</dfn>		14</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BASE_48K" data-ref="_M/AC_FMT_BASE_48K">AC_FMT_BASE_48K</dfn>			(0 &lt;&lt; 14)</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_BASE_44K" data-ref="_M/AC_FMT_BASE_44K">AC_FMT_BASE_44K</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_TYPE_SHIFT" data-ref="_M/AC_FMT_TYPE_SHIFT">AC_FMT_TYPE_SHIFT</dfn>		15</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_TYPE_PCM" data-ref="_M/AC_FMT_TYPE_PCM">AC_FMT_TYPE_PCM</dfn>			(0 &lt;&lt; 15)</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/AC_FMT_TYPE_NON_PCM" data-ref="_M/AC_FMT_TYPE_NON_PCM">AC_FMT_TYPE_NON_PCM</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* Unsolicited response control */</i></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_TAG" data-ref="_M/AC_UNSOL_TAG">AC_UNSOL_TAG</dfn>			(0x3f&lt;&lt;0)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_ENABLED" data-ref="_M/AC_UNSOL_ENABLED">AC_UNSOL_ENABLED</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/AC_USRSP_EN" data-ref="_M/AC_USRSP_EN">AC_USRSP_EN</dfn>			AC_UNSOL_ENABLED</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i>/* Unsolicited responses */</i></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_TAG" data-ref="_M/AC_UNSOL_RES_TAG">AC_UNSOL_RES_TAG</dfn>		(0x3f&lt;&lt;26)</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_TAG_SHIFT" data-ref="_M/AC_UNSOL_RES_TAG_SHIFT">AC_UNSOL_RES_TAG_SHIFT</dfn>		26</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_SUBTAG" data-ref="_M/AC_UNSOL_RES_SUBTAG">AC_UNSOL_RES_SUBTAG</dfn>		(0x1f&lt;&lt;21)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_SUBTAG_SHIFT" data-ref="_M/AC_UNSOL_RES_SUBTAG_SHIFT">AC_UNSOL_RES_SUBTAG_SHIFT</dfn>	21</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_ELDV" data-ref="_M/AC_UNSOL_RES_ELDV">AC_UNSOL_RES_ELDV</dfn>		(1&lt;&lt;1)	/* ELD Data valid (for HDMI) */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_PD" data-ref="_M/AC_UNSOL_RES_PD">AC_UNSOL_RES_PD</dfn>			(1&lt;&lt;0)	/* pinsense detect */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_CP_STATE" data-ref="_M/AC_UNSOL_RES_CP_STATE">AC_UNSOL_RES_CP_STATE</dfn>		(1&lt;&lt;1)	/* content protection */</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/AC_UNSOL_RES_CP_READY" data-ref="_M/AC_UNSOL_RES_CP_READY">AC_UNSOL_RES_CP_READY</dfn>		(1&lt;&lt;0)	/* content protection */</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/* Pin widget capabilies */</i></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_IMP_SENSE" data-ref="_M/AC_PINCAP_IMP_SENSE">AC_PINCAP_IMP_SENSE</dfn>		(1&lt;&lt;0)	/* impedance sense capable */</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_TRIG_REQ" data-ref="_M/AC_PINCAP_TRIG_REQ">AC_PINCAP_TRIG_REQ</dfn>		(1&lt;&lt;1)	/* trigger required */</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_PRES_DETECT" data-ref="_M/AC_PINCAP_PRES_DETECT">AC_PINCAP_PRES_DETECT</dfn>		(1&lt;&lt;2)	/* presence detect capable */</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_HP_DRV" data-ref="_M/AC_PINCAP_HP_DRV">AC_PINCAP_HP_DRV</dfn>		(1&lt;&lt;3)	/* headphone drive capable */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_OUT" data-ref="_M/AC_PINCAP_OUT">AC_PINCAP_OUT</dfn>			(1&lt;&lt;4)	/* output capable */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_IN" data-ref="_M/AC_PINCAP_IN">AC_PINCAP_IN</dfn>			(1&lt;&lt;5)	/* input capable */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_BALANCE" data-ref="_M/AC_PINCAP_BALANCE">AC_PINCAP_BALANCE</dfn>		(1&lt;&lt;6)	/* balanced I/O capable */</u></td></tr>
<tr><th id="429">429</th><td><i>/* Note: This LR_SWAP pincap is defined in the Realtek ALC883 specification,</i></td></tr>
<tr><th id="430">430</th><td><i> *       but is marked reserved in the Intel HDA specification.</i></td></tr>
<tr><th id="431">431</th><td><i> */</i></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_LR_SWAP" data-ref="_M/AC_PINCAP_LR_SWAP">AC_PINCAP_LR_SWAP</dfn>		(1&lt;&lt;7)	/* L/R swap */</u></td></tr>
<tr><th id="433">433</th><td><i>/* Note: The same bit as LR_SWAP is newly defined as HDMI capability</i></td></tr>
<tr><th id="434">434</th><td><i> *       in HD-audio specification</i></td></tr>
<tr><th id="435">435</th><td><i> */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_HDMI" data-ref="_M/AC_PINCAP_HDMI">AC_PINCAP_HDMI</dfn>			(1&lt;&lt;7)	/* HDMI pin */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_DP" data-ref="_M/AC_PINCAP_DP">AC_PINCAP_DP</dfn>			(1&lt;&lt;24)	/* DisplayPort pin, can</u></td></tr>
<tr><th id="438">438</th><td><u>						 * coexist with AC_PINCAP_HDMI</u></td></tr>
<tr><th id="439">439</th><td><u>						 */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF" data-ref="_M/AC_PINCAP_VREF">AC_PINCAP_VREF</dfn>			(0x37&lt;&lt;8)</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_SHIFT" data-ref="_M/AC_PINCAP_VREF_SHIFT">AC_PINCAP_VREF_SHIFT</dfn>		8</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_EAPD" data-ref="_M/AC_PINCAP_EAPD">AC_PINCAP_EAPD</dfn>			(1&lt;&lt;16)	/* EAPD capable */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_HBR" data-ref="_M/AC_PINCAP_HBR">AC_PINCAP_HBR</dfn>			(1&lt;&lt;27)	/* High Bit Rate */</u></td></tr>
<tr><th id="444">444</th><td><i>/* Vref status (used in pin cap) */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_HIZ" data-ref="_M/AC_PINCAP_VREF_HIZ">AC_PINCAP_VREF_HIZ</dfn>		(1&lt;&lt;0)	/* Hi-Z */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_50" data-ref="_M/AC_PINCAP_VREF_50">AC_PINCAP_VREF_50</dfn>		(1&lt;&lt;1)	/* 50% */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_GRD" data-ref="_M/AC_PINCAP_VREF_GRD">AC_PINCAP_VREF_GRD</dfn>		(1&lt;&lt;2)	/* ground */</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_80" data-ref="_M/AC_PINCAP_VREF_80">AC_PINCAP_VREF_80</dfn>		(1&lt;&lt;4)	/* 80% */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/AC_PINCAP_VREF_100" data-ref="_M/AC_PINCAP_VREF_100">AC_PINCAP_VREF_100</dfn>		(1&lt;&lt;5)	/* 100% */</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* Amplifier capabilities */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_OFFSET" data-ref="_M/AC_AMPCAP_OFFSET">AC_AMPCAP_OFFSET</dfn>		(0x7f&lt;&lt;0)  /* 0dB offset */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_OFFSET_SHIFT" data-ref="_M/AC_AMPCAP_OFFSET_SHIFT">AC_AMPCAP_OFFSET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_NUM_STEPS" data-ref="_M/AC_AMPCAP_NUM_STEPS">AC_AMPCAP_NUM_STEPS</dfn>		(0x7f&lt;&lt;8)  /* number of steps */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_NUM_STEPS_SHIFT" data-ref="_M/AC_AMPCAP_NUM_STEPS_SHIFT">AC_AMPCAP_NUM_STEPS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_STEP_SIZE" data-ref="_M/AC_AMPCAP_STEP_SIZE">AC_AMPCAP_STEP_SIZE</dfn>		(0x7f&lt;&lt;16) /* step size 0-32dB</u></td></tr>
<tr><th id="457">457</th><td><u>						    * in 0.25dB</u></td></tr>
<tr><th id="458">458</th><td><u>						    */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_STEP_SIZE_SHIFT" data-ref="_M/AC_AMPCAP_STEP_SIZE_SHIFT">AC_AMPCAP_STEP_SIZE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_MUTE" data-ref="_M/AC_AMPCAP_MUTE">AC_AMPCAP_MUTE</dfn>			(1&lt;&lt;31)    /* mute capable */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/AC_AMPCAP_MUTE_SHIFT" data-ref="_M/AC_AMPCAP_MUTE_SHIFT">AC_AMPCAP_MUTE_SHIFT</dfn>		31</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* Connection list */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/AC_CLIST_LENGTH" data-ref="_M/AC_CLIST_LENGTH">AC_CLIST_LENGTH</dfn>			(0x7f&lt;&lt;0)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/AC_CLIST_LONG" data-ref="_M/AC_CLIST_LONG">AC_CLIST_LONG</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/* Supported power status */</i></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D0SUP" data-ref="_M/AC_PWRST_D0SUP">AC_PWRST_D0SUP</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D1SUP" data-ref="_M/AC_PWRST_D1SUP">AC_PWRST_D1SUP</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D2SUP" data-ref="_M/AC_PWRST_D2SUP">AC_PWRST_D2SUP</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D3SUP" data-ref="_M/AC_PWRST_D3SUP">AC_PWRST_D3SUP</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D3COLDSUP" data-ref="_M/AC_PWRST_D3COLDSUP">AC_PWRST_D3COLDSUP</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_S3D3COLDSUP" data-ref="_M/AC_PWRST_S3D3COLDSUP">AC_PWRST_S3D3COLDSUP</dfn>		(1&lt;&lt;29)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_CLKSTOP" data-ref="_M/AC_PWRST_CLKSTOP">AC_PWRST_CLKSTOP</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_EPSS" data-ref="_M/AC_PWRST_EPSS">AC_PWRST_EPSS</dfn>			(1U&lt;&lt;31)</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/* Power state values */</i></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_SETTING" data-ref="_M/AC_PWRST_SETTING">AC_PWRST_SETTING</dfn>		(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_ACTUAL" data-ref="_M/AC_PWRST_ACTUAL">AC_PWRST_ACTUAL</dfn>			(0xf&lt;&lt;4)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_ACTUAL_SHIFT" data-ref="_M/AC_PWRST_ACTUAL_SHIFT">AC_PWRST_ACTUAL_SHIFT</dfn>		4</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D0" data-ref="_M/AC_PWRST_D0">AC_PWRST_D0</dfn>			0x00</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D1" data-ref="_M/AC_PWRST_D1">AC_PWRST_D1</dfn>			0x01</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D2" data-ref="_M/AC_PWRST_D2">AC_PWRST_D2</dfn>			0x02</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/AC_PWRST_D3" data-ref="_M/AC_PWRST_D3">AC_PWRST_D3</dfn>			0x03</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/* Processing capabilies */</i></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/AC_PCAP_BENIGN" data-ref="_M/AC_PCAP_BENIGN">AC_PCAP_BENIGN</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/AC_PCAP_NUM_COEF" data-ref="_M/AC_PCAP_NUM_COEF">AC_PCAP_NUM_COEF</dfn>		(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/AC_PCAP_NUM_COEF_SHIFT" data-ref="_M/AC_PCAP_NUM_COEF_SHIFT">AC_PCAP_NUM_COEF_SHIFT</dfn>		8</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* Volume knobs capabilities */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/AC_KNBCAP_NUM_STEPS" data-ref="_M/AC_KNBCAP_NUM_STEPS">AC_KNBCAP_NUM_STEPS</dfn>		(0x7f&lt;&lt;0)</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/AC_KNBCAP_DELTA" data-ref="_M/AC_KNBCAP_DELTA">AC_KNBCAP_DELTA</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><i>/* HDMI LPCM capabilities */</i></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_48K_CP_CHNS" data-ref="_M/AC_LPCMCAP_48K_CP_CHNS">AC_LPCMCAP_48K_CP_CHNS</dfn>		(0x0f&lt;&lt;0) /* max channels w/ CP-on */</u>	</td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_48K_NO_CHNS" data-ref="_M/AC_LPCMCAP_48K_NO_CHNS">AC_LPCMCAP_48K_NO_CHNS</dfn>		(0x0f&lt;&lt;4) /* max channels w/o CP-on */</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_48K_20BIT" data-ref="_M/AC_LPCMCAP_48K_20BIT">AC_LPCMCAP_48K_20BIT</dfn>		(1&lt;&lt;8)	/* 20b bitrate supported */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_48K_24BIT" data-ref="_M/AC_LPCMCAP_48K_24BIT">AC_LPCMCAP_48K_24BIT</dfn>		(1&lt;&lt;9)	/* 24b bitrate supported */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_96K_CP_CHNS" data-ref="_M/AC_LPCMCAP_96K_CP_CHNS">AC_LPCMCAP_96K_CP_CHNS</dfn>		(0x0f&lt;&lt;10) /* max channels w/ CP-on */</u>	</td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_96K_NO_CHNS" data-ref="_M/AC_LPCMCAP_96K_NO_CHNS">AC_LPCMCAP_96K_NO_CHNS</dfn>		(0x0f&lt;&lt;14) /* max channels w/o CP-on */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_96K_20BIT" data-ref="_M/AC_LPCMCAP_96K_20BIT">AC_LPCMCAP_96K_20BIT</dfn>		(1&lt;&lt;18)	/* 20b bitrate supported */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_96K_24BIT" data-ref="_M/AC_LPCMCAP_96K_24BIT">AC_LPCMCAP_96K_24BIT</dfn>		(1&lt;&lt;19)	/* 24b bitrate supported */</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_192K_CP_CHNS" data-ref="_M/AC_LPCMCAP_192K_CP_CHNS">AC_LPCMCAP_192K_CP_CHNS</dfn>		(0x0f&lt;&lt;20) /* max channels w/ CP-on */</u>	</td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_192K_NO_CHNS" data-ref="_M/AC_LPCMCAP_192K_NO_CHNS">AC_LPCMCAP_192K_NO_CHNS</dfn>		(0x0f&lt;&lt;24) /* max channels w/o CP-on */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_192K_20BIT" data-ref="_M/AC_LPCMCAP_192K_20BIT">AC_LPCMCAP_192K_20BIT</dfn>		(1&lt;&lt;28)	/* 20b bitrate supported */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_192K_24BIT" data-ref="_M/AC_LPCMCAP_192K_24BIT">AC_LPCMCAP_192K_24BIT</dfn>		(1&lt;&lt;29)	/* 24b bitrate supported */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_44K" data-ref="_M/AC_LPCMCAP_44K">AC_LPCMCAP_44K</dfn>			(1&lt;&lt;30)	/* 44.1kHz support */</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/AC_LPCMCAP_44K_MS" data-ref="_M/AC_LPCMCAP_44K_MS">AC_LPCMCAP_44K_MS</dfn>		(1&lt;&lt;31)	/* 44.1kHz-multiplies support */</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/*</i></td></tr>
<tr><th id="512">512</th><td><i> * Control Parameters</i></td></tr>
<tr><th id="513">513</th><td><i> */</i></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i>/* Amp gain/mute */</i></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_MUTE" data-ref="_M/AC_AMP_MUTE">AC_AMP_MUTE</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GAIN" data-ref="_M/AC_AMP_GAIN">AC_AMP_GAIN</dfn>			(0x7f)</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GET_INDEX" data-ref="_M/AC_AMP_GET_INDEX">AC_AMP_GET_INDEX</dfn>		(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GET_LEFT" data-ref="_M/AC_AMP_GET_LEFT">AC_AMP_GET_LEFT</dfn>			(1&lt;&lt;13)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GET_RIGHT" data-ref="_M/AC_AMP_GET_RIGHT">AC_AMP_GET_RIGHT</dfn>		(0&lt;&lt;13)</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GET_OUTPUT" data-ref="_M/AC_AMP_GET_OUTPUT">AC_AMP_GET_OUTPUT</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_GET_INPUT" data-ref="_M/AC_AMP_GET_INPUT">AC_AMP_GET_INPUT</dfn>		(0&lt;&lt;15)</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_INDEX" data-ref="_M/AC_AMP_SET_INDEX">AC_AMP_SET_INDEX</dfn>		(0xf&lt;&lt;8)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_INDEX_SHIFT" data-ref="_M/AC_AMP_SET_INDEX_SHIFT">AC_AMP_SET_INDEX_SHIFT</dfn>		8</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_RIGHT" data-ref="_M/AC_AMP_SET_RIGHT">AC_AMP_SET_RIGHT</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_LEFT" data-ref="_M/AC_AMP_SET_LEFT">AC_AMP_SET_LEFT</dfn>			(1&lt;&lt;13)</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_INPUT" data-ref="_M/AC_AMP_SET_INPUT">AC_AMP_SET_INPUT</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/AC_AMP_SET_OUTPUT" data-ref="_M/AC_AMP_SET_OUTPUT">AC_AMP_SET_OUTPUT</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><i>/* DIGITAL1 bits */</i></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_ENABLE" data-ref="_M/AC_DIG1_ENABLE">AC_DIG1_ENABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_V" data-ref="_M/AC_DIG1_V">AC_DIG1_V</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_VCFG" data-ref="_M/AC_DIG1_VCFG">AC_DIG1_VCFG</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_EMPHASIS" data-ref="_M/AC_DIG1_EMPHASIS">AC_DIG1_EMPHASIS</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_COPYRIGHT" data-ref="_M/AC_DIG1_COPYRIGHT">AC_DIG1_COPYRIGHT</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_NONAUDIO" data-ref="_M/AC_DIG1_NONAUDIO">AC_DIG1_NONAUDIO</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_PROFESSIONAL" data-ref="_M/AC_DIG1_PROFESSIONAL">AC_DIG1_PROFESSIONAL</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/AC_DIG1_LEVEL" data-ref="_M/AC_DIG1_LEVEL">AC_DIG1_LEVEL</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><i>/* DIGITAL2 bits */</i></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/AC_DIG2_CC" data-ref="_M/AC_DIG2_CC">AC_DIG2_CC</dfn>			(0x7f&lt;&lt;0)</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i>/* Pin widget control - 8bit */</i></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_EPT" data-ref="_M/AC_PINCTL_EPT">AC_PINCTL_EPT</dfn>			(0x3&lt;&lt;0)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_EPT_NATIVE" data-ref="_M/AC_PINCTL_EPT_NATIVE">AC_PINCTL_EPT_NATIVE</dfn>		0</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_EPT_HBR" data-ref="_M/AC_PINCTL_EPT_HBR">AC_PINCTL_EPT_HBR</dfn>		3</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREFEN" data-ref="_M/AC_PINCTL_VREFEN">AC_PINCTL_VREFEN</dfn>		(0x7&lt;&lt;0)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREF_HIZ" data-ref="_M/AC_PINCTL_VREF_HIZ">AC_PINCTL_VREF_HIZ</dfn>		0	/* Hi-Z */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREF_50" data-ref="_M/AC_PINCTL_VREF_50">AC_PINCTL_VREF_50</dfn>		1	/* 50% */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREF_GRD" data-ref="_M/AC_PINCTL_VREF_GRD">AC_PINCTL_VREF_GRD</dfn>		2	/* ground */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREF_80" data-ref="_M/AC_PINCTL_VREF_80">AC_PINCTL_VREF_80</dfn>		4	/* 80% */</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_VREF_100" data-ref="_M/AC_PINCTL_VREF_100">AC_PINCTL_VREF_100</dfn>		5	/* 100% */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_IN_EN" data-ref="_M/AC_PINCTL_IN_EN">AC_PINCTL_IN_EN</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_OUT_EN" data-ref="_M/AC_PINCTL_OUT_EN">AC_PINCTL_OUT_EN</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/AC_PINCTL_HP_EN" data-ref="_M/AC_PINCTL_HP_EN">AC_PINCTL_HP_EN</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/* Pin sense - 32bit */</i></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/AC_PINSENSE_IMPEDANCE_MASK" data-ref="_M/AC_PINSENSE_IMPEDANCE_MASK">AC_PINSENSE_IMPEDANCE_MASK</dfn>	(0x7fffffff)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/AC_PINSENSE_PRESENCE" data-ref="_M/AC_PINSENSE_PRESENCE">AC_PINSENSE_PRESENCE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/AC_PINSENSE_ELDV" data-ref="_M/AC_PINSENSE_ELDV">AC_PINSENSE_ELDV</dfn>		(1&lt;&lt;30)	/* ELD valid (HDMI) */</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><i>/* EAPD/BTL enable - 32bit */</i></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/AC_EAPDBTL_BALANCED" data-ref="_M/AC_EAPDBTL_BALANCED">AC_EAPDBTL_BALANCED</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/AC_EAPDBTL_EAPD" data-ref="_M/AC_EAPDBTL_EAPD">AC_EAPDBTL_EAPD</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AC_EAPDBTL_LR_SWAP" data-ref="_M/AC_EAPDBTL_LR_SWAP">AC_EAPDBTL_LR_SWAP</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>/* HDMI ELD data */</i></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/AC_ELDD_ELD_VALID" data-ref="_M/AC_ELDD_ELD_VALID">AC_ELDD_ELD_VALID</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/AC_ELDD_ELD_DATA" data-ref="_M/AC_ELDD_ELD_DATA">AC_ELDD_ELD_DATA</dfn>		0xff</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/* HDMI DIP size */</i></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/AC_DIPSIZE_ELD_BUF" data-ref="_M/AC_DIPSIZE_ELD_BUF">AC_DIPSIZE_ELD_BUF</dfn>		(1&lt;&lt;3) /* ELD buf size of packet size */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/AC_DIPSIZE_PACK_IDX" data-ref="_M/AC_DIPSIZE_PACK_IDX">AC_DIPSIZE_PACK_IDX</dfn>		(0x07&lt;&lt;0) /* packet index */</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/* HDMI DIP index */</i></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/AC_DIPIDX_PACK_IDX" data-ref="_M/AC_DIPIDX_PACK_IDX">AC_DIPIDX_PACK_IDX</dfn>		(0x07&lt;&lt;5) /* packet idnex */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/AC_DIPIDX_BYTE_IDX" data-ref="_M/AC_DIPIDX_BYTE_IDX">AC_DIPIDX_BYTE_IDX</dfn>		(0x1f&lt;&lt;0) /* byte index */</u></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><i>/* HDMI DIP xmit (transmit) control */</i></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/AC_DIPXMIT_MASK" data-ref="_M/AC_DIPXMIT_MASK">AC_DIPXMIT_MASK</dfn>			(0x3&lt;&lt;6)</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/AC_DIPXMIT_DISABLE" data-ref="_M/AC_DIPXMIT_DISABLE">AC_DIPXMIT_DISABLE</dfn>		(0x0&lt;&lt;6) /* disable xmit */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/AC_DIPXMIT_ONCE" data-ref="_M/AC_DIPXMIT_ONCE">AC_DIPXMIT_ONCE</dfn>			(0x2&lt;&lt;6) /* xmit once then disable */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/AC_DIPXMIT_BEST" data-ref="_M/AC_DIPXMIT_BEST">AC_DIPXMIT_BEST</dfn>			(0x3&lt;&lt;6) /* best effort */</u></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* HDMI content protection (CP) control */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/AC_CPCTRL_CES" data-ref="_M/AC_CPCTRL_CES">AC_CPCTRL_CES</dfn>			(1&lt;&lt;9) /* current encryption state */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/AC_CPCTRL_READY" data-ref="_M/AC_CPCTRL_READY">AC_CPCTRL_READY</dfn>			(1&lt;&lt;8) /* ready bit */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/AC_CPCTRL_SUBTAG" data-ref="_M/AC_CPCTRL_SUBTAG">AC_CPCTRL_SUBTAG</dfn>		(0x1f&lt;&lt;3) /* subtag for unsol-resp */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AC_CPCTRL_STATE" data-ref="_M/AC_CPCTRL_STATE">AC_CPCTRL_STATE</dfn>			(3&lt;&lt;0) /* current CP request state */</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i>/* Converter channel &lt;-&gt; HDMI slot mapping */</i></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/AC_CVTMAP_HDMI_SLOT" data-ref="_M/AC_CVTMAP_HDMI_SLOT">AC_CVTMAP_HDMI_SLOT</dfn>		(0xf&lt;&lt;0) /* HDMI slot number */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/AC_CVTMAP_CHAN" data-ref="_M/AC_CVTMAP_CHAN">AC_CVTMAP_CHAN</dfn>			(0xf&lt;&lt;4) /* converter channel number */</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><i>/* configuration default - 32bit */</i></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_SEQUENCE" data-ref="_M/AC_DEFCFG_SEQUENCE">AC_DEFCFG_SEQUENCE</dfn>		(0xf&lt;&lt;0)</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_DEF_ASSOC" data-ref="_M/AC_DEFCFG_DEF_ASSOC">AC_DEFCFG_DEF_ASSOC</dfn>		(0xf&lt;&lt;4)</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_ASSOC_SHIFT" data-ref="_M/AC_DEFCFG_ASSOC_SHIFT">AC_DEFCFG_ASSOC_SHIFT</dfn>		4</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_MISC" data-ref="_M/AC_DEFCFG_MISC">AC_DEFCFG_MISC</dfn>			(0xf&lt;&lt;8)</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_MISC_SHIFT" data-ref="_M/AC_DEFCFG_MISC_SHIFT">AC_DEFCFG_MISC_SHIFT</dfn>		8</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_MISC_NO_PRESENCE" data-ref="_M/AC_DEFCFG_MISC_NO_PRESENCE">AC_DEFCFG_MISC_NO_PRESENCE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_COLOR" data-ref="_M/AC_DEFCFG_COLOR">AC_DEFCFG_COLOR</dfn>			(0xf&lt;&lt;12)</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_COLOR_SHIFT" data-ref="_M/AC_DEFCFG_COLOR_SHIFT">AC_DEFCFG_COLOR_SHIFT</dfn>		12</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_CONN_TYPE" data-ref="_M/AC_DEFCFG_CONN_TYPE">AC_DEFCFG_CONN_TYPE</dfn>		(0xf&lt;&lt;16)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_CONN_TYPE_SHIFT" data-ref="_M/AC_DEFCFG_CONN_TYPE_SHIFT">AC_DEFCFG_CONN_TYPE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_DEVICE" data-ref="_M/AC_DEFCFG_DEVICE">AC_DEFCFG_DEVICE</dfn>		(0xf&lt;&lt;20)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_DEVICE_SHIFT" data-ref="_M/AC_DEFCFG_DEVICE_SHIFT">AC_DEFCFG_DEVICE_SHIFT</dfn>		20</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_LOCATION" data-ref="_M/AC_DEFCFG_LOCATION">AC_DEFCFG_LOCATION</dfn>		(0x3f&lt;&lt;24)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_LOCATION_SHIFT" data-ref="_M/AC_DEFCFG_LOCATION_SHIFT">AC_DEFCFG_LOCATION_SHIFT</dfn>	24</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_PORT_CONN" data-ref="_M/AC_DEFCFG_PORT_CONN">AC_DEFCFG_PORT_CONN</dfn>		(0x3&lt;&lt;30)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AC_DEFCFG_PORT_CONN_SHIFT" data-ref="_M/AC_DEFCFG_PORT_CONN_SHIFT">AC_DEFCFG_PORT_CONN_SHIFT</dfn>	30</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>/* device device types (0x0-0xf) */</i></td></tr>
<tr><th id="616">616</th><td><b>enum</b> {</td></tr>
<tr><th id="617">617</th><td>	<dfn class="enum" id="AC_JACK_LINE_OUT" title='AC_JACK_LINE_OUT' data-ref="AC_JACK_LINE_OUT">AC_JACK_LINE_OUT</dfn>,</td></tr>
<tr><th id="618">618</th><td>	<dfn class="enum" id="AC_JACK_SPEAKER" title='AC_JACK_SPEAKER' data-ref="AC_JACK_SPEAKER">AC_JACK_SPEAKER</dfn>,</td></tr>
<tr><th id="619">619</th><td>	<dfn class="enum" id="AC_JACK_HP_OUT" title='AC_JACK_HP_OUT' data-ref="AC_JACK_HP_OUT">AC_JACK_HP_OUT</dfn>,</td></tr>
<tr><th id="620">620</th><td>	<dfn class="enum" id="AC_JACK_CD" title='AC_JACK_CD' data-ref="AC_JACK_CD">AC_JACK_CD</dfn>,</td></tr>
<tr><th id="621">621</th><td>	<dfn class="enum" id="AC_JACK_SPDIF_OUT" title='AC_JACK_SPDIF_OUT' data-ref="AC_JACK_SPDIF_OUT">AC_JACK_SPDIF_OUT</dfn>,</td></tr>
<tr><th id="622">622</th><td>	<dfn class="enum" id="AC_JACK_DIG_OTHER_OUT" title='AC_JACK_DIG_OTHER_OUT' data-ref="AC_JACK_DIG_OTHER_OUT">AC_JACK_DIG_OTHER_OUT</dfn>,</td></tr>
<tr><th id="623">623</th><td>	<dfn class="enum" id="AC_JACK_MODEM_LINE_SIDE" title='AC_JACK_MODEM_LINE_SIDE' data-ref="AC_JACK_MODEM_LINE_SIDE">AC_JACK_MODEM_LINE_SIDE</dfn>,</td></tr>
<tr><th id="624">624</th><td>	<dfn class="enum" id="AC_JACK_MODEM_HAND_SIDE" title='AC_JACK_MODEM_HAND_SIDE' data-ref="AC_JACK_MODEM_HAND_SIDE">AC_JACK_MODEM_HAND_SIDE</dfn>,</td></tr>
<tr><th id="625">625</th><td>	<dfn class="enum" id="AC_JACK_LINE_IN" title='AC_JACK_LINE_IN' data-ref="AC_JACK_LINE_IN">AC_JACK_LINE_IN</dfn>,</td></tr>
<tr><th id="626">626</th><td>	<dfn class="enum" id="AC_JACK_AUX" title='AC_JACK_AUX' data-ref="AC_JACK_AUX">AC_JACK_AUX</dfn>,</td></tr>
<tr><th id="627">627</th><td>	<dfn class="enum" id="AC_JACK_MIC_IN" title='AC_JACK_MIC_IN' data-ref="AC_JACK_MIC_IN">AC_JACK_MIC_IN</dfn>,</td></tr>
<tr><th id="628">628</th><td>	<dfn class="enum" id="AC_JACK_TELEPHONY" title='AC_JACK_TELEPHONY' data-ref="AC_JACK_TELEPHONY">AC_JACK_TELEPHONY</dfn>,</td></tr>
<tr><th id="629">629</th><td>	<dfn class="enum" id="AC_JACK_SPDIF_IN" title='AC_JACK_SPDIF_IN' data-ref="AC_JACK_SPDIF_IN">AC_JACK_SPDIF_IN</dfn>,</td></tr>
<tr><th id="630">630</th><td>	<dfn class="enum" id="AC_JACK_DIG_OTHER_IN" title='AC_JACK_DIG_OTHER_IN' data-ref="AC_JACK_DIG_OTHER_IN">AC_JACK_DIG_OTHER_IN</dfn>,</td></tr>
<tr><th id="631">631</th><td>	<dfn class="enum" id="AC_JACK_OTHER" title='AC_JACK_OTHER' data-ref="AC_JACK_OTHER">AC_JACK_OTHER</dfn> = <var>0xf</var>,</td></tr>
<tr><th id="632">632</th><td>};</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><i>/* jack connection types (0x0-0xf) */</i></td></tr>
<tr><th id="635">635</th><td><b>enum</b> {</td></tr>
<tr><th id="636">636</th><td>	<dfn class="enum" id="AC_JACK_CONN_UNKNOWN" title='AC_JACK_CONN_UNKNOWN' data-ref="AC_JACK_CONN_UNKNOWN">AC_JACK_CONN_UNKNOWN</dfn>,</td></tr>
<tr><th id="637">637</th><td>	<dfn class="enum" id="AC_JACK_CONN_1_8" title='AC_JACK_CONN_1_8' data-ref="AC_JACK_CONN_1_8">AC_JACK_CONN_1_8</dfn>,</td></tr>
<tr><th id="638">638</th><td>	<dfn class="enum" id="AC_JACK_CONN_1_4" title='AC_JACK_CONN_1_4' data-ref="AC_JACK_CONN_1_4">AC_JACK_CONN_1_4</dfn>,</td></tr>
<tr><th id="639">639</th><td>	<dfn class="enum" id="AC_JACK_CONN_ATAPI" title='AC_JACK_CONN_ATAPI' data-ref="AC_JACK_CONN_ATAPI">AC_JACK_CONN_ATAPI</dfn>,</td></tr>
<tr><th id="640">640</th><td>	<dfn class="enum" id="AC_JACK_CONN_RCA" title='AC_JACK_CONN_RCA' data-ref="AC_JACK_CONN_RCA">AC_JACK_CONN_RCA</dfn>,</td></tr>
<tr><th id="641">641</th><td>	<dfn class="enum" id="AC_JACK_CONN_OPTICAL" title='AC_JACK_CONN_OPTICAL' data-ref="AC_JACK_CONN_OPTICAL">AC_JACK_CONN_OPTICAL</dfn>,</td></tr>
<tr><th id="642">642</th><td>	<dfn class="enum" id="AC_JACK_CONN_OTHER_DIGITAL" title='AC_JACK_CONN_OTHER_DIGITAL' data-ref="AC_JACK_CONN_OTHER_DIGITAL">AC_JACK_CONN_OTHER_DIGITAL</dfn>,</td></tr>
<tr><th id="643">643</th><td>	<dfn class="enum" id="AC_JACK_CONN_OTHER_ANALOG" title='AC_JACK_CONN_OTHER_ANALOG' data-ref="AC_JACK_CONN_OTHER_ANALOG">AC_JACK_CONN_OTHER_ANALOG</dfn>,</td></tr>
<tr><th id="644">644</th><td>	<dfn class="enum" id="AC_JACK_CONN_DIN" title='AC_JACK_CONN_DIN' data-ref="AC_JACK_CONN_DIN">AC_JACK_CONN_DIN</dfn>,</td></tr>
<tr><th id="645">645</th><td>	<dfn class="enum" id="AC_JACK_CONN_XLR" title='AC_JACK_CONN_XLR' data-ref="AC_JACK_CONN_XLR">AC_JACK_CONN_XLR</dfn>,</td></tr>
<tr><th id="646">646</th><td>	<dfn class="enum" id="AC_JACK_CONN_RJ11" title='AC_JACK_CONN_RJ11' data-ref="AC_JACK_CONN_RJ11">AC_JACK_CONN_RJ11</dfn>,</td></tr>
<tr><th id="647">647</th><td>	<dfn class="enum" id="AC_JACK_CONN_COMB" title='AC_JACK_CONN_COMB' data-ref="AC_JACK_CONN_COMB">AC_JACK_CONN_COMB</dfn>,</td></tr>
<tr><th id="648">648</th><td>	<dfn class="enum" id="AC_JACK_CONN_OTHER" title='AC_JACK_CONN_OTHER' data-ref="AC_JACK_CONN_OTHER">AC_JACK_CONN_OTHER</dfn> = <var>0xf</var>,</td></tr>
<tr><th id="649">649</th><td>};</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* jack colors (0x0-0xf) */</i></td></tr>
<tr><th id="652">652</th><td><b>enum</b> {</td></tr>
<tr><th id="653">653</th><td>	<dfn class="enum" id="AC_JACK_COLOR_UNKNOWN" title='AC_JACK_COLOR_UNKNOWN' data-ref="AC_JACK_COLOR_UNKNOWN">AC_JACK_COLOR_UNKNOWN</dfn>,</td></tr>
<tr><th id="654">654</th><td>	<dfn class="enum" id="AC_JACK_COLOR_BLACK" title='AC_JACK_COLOR_BLACK' data-ref="AC_JACK_COLOR_BLACK">AC_JACK_COLOR_BLACK</dfn>,</td></tr>
<tr><th id="655">655</th><td>	<dfn class="enum" id="AC_JACK_COLOR_GREY" title='AC_JACK_COLOR_GREY' data-ref="AC_JACK_COLOR_GREY">AC_JACK_COLOR_GREY</dfn>,</td></tr>
<tr><th id="656">656</th><td>	<dfn class="enum" id="AC_JACK_COLOR_BLUE" title='AC_JACK_COLOR_BLUE' data-ref="AC_JACK_COLOR_BLUE">AC_JACK_COLOR_BLUE</dfn>,</td></tr>
<tr><th id="657">657</th><td>	<dfn class="enum" id="AC_JACK_COLOR_GREEN" title='AC_JACK_COLOR_GREEN' data-ref="AC_JACK_COLOR_GREEN">AC_JACK_COLOR_GREEN</dfn>,</td></tr>
<tr><th id="658">658</th><td>	<dfn class="enum" id="AC_JACK_COLOR_RED" title='AC_JACK_COLOR_RED' data-ref="AC_JACK_COLOR_RED">AC_JACK_COLOR_RED</dfn>,</td></tr>
<tr><th id="659">659</th><td>	<dfn class="enum" id="AC_JACK_COLOR_ORANGE" title='AC_JACK_COLOR_ORANGE' data-ref="AC_JACK_COLOR_ORANGE">AC_JACK_COLOR_ORANGE</dfn>,</td></tr>
<tr><th id="660">660</th><td>	<dfn class="enum" id="AC_JACK_COLOR_YELLOW" title='AC_JACK_COLOR_YELLOW' data-ref="AC_JACK_COLOR_YELLOW">AC_JACK_COLOR_YELLOW</dfn>,</td></tr>
<tr><th id="661">661</th><td>	<dfn class="enum" id="AC_JACK_COLOR_PURPLE" title='AC_JACK_COLOR_PURPLE' data-ref="AC_JACK_COLOR_PURPLE">AC_JACK_COLOR_PURPLE</dfn>,</td></tr>
<tr><th id="662">662</th><td>	<dfn class="enum" id="AC_JACK_COLOR_PINK" title='AC_JACK_COLOR_PINK' data-ref="AC_JACK_COLOR_PINK">AC_JACK_COLOR_PINK</dfn>,</td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="AC_JACK_COLOR_WHITE" title='AC_JACK_COLOR_WHITE' data-ref="AC_JACK_COLOR_WHITE">AC_JACK_COLOR_WHITE</dfn> = <var>0xe</var>,</td></tr>
<tr><th id="664">664</th><td>	<dfn class="enum" id="AC_JACK_COLOR_OTHER" title='AC_JACK_COLOR_OTHER' data-ref="AC_JACK_COLOR_OTHER">AC_JACK_COLOR_OTHER</dfn>,</td></tr>
<tr><th id="665">665</th><td>};</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><i>/* Jack location (0x0-0x3f) */</i></td></tr>
<tr><th id="668">668</th><td><i>/* common case */</i></td></tr>
<tr><th id="669">669</th><td><b>enum</b> {</td></tr>
<tr><th id="670">670</th><td>	<dfn class="enum" id="AC_JACK_LOC_NONE" title='AC_JACK_LOC_NONE' data-ref="AC_JACK_LOC_NONE">AC_JACK_LOC_NONE</dfn>,</td></tr>
<tr><th id="671">671</th><td>	<dfn class="enum" id="AC_JACK_LOC_REAR" title='AC_JACK_LOC_REAR' data-ref="AC_JACK_LOC_REAR">AC_JACK_LOC_REAR</dfn>,</td></tr>
<tr><th id="672">672</th><td>	<dfn class="enum" id="AC_JACK_LOC_FRONT" title='AC_JACK_LOC_FRONT' data-ref="AC_JACK_LOC_FRONT">AC_JACK_LOC_FRONT</dfn>,</td></tr>
<tr><th id="673">673</th><td>	<dfn class="enum" id="AC_JACK_LOC_LEFT" title='AC_JACK_LOC_LEFT' data-ref="AC_JACK_LOC_LEFT">AC_JACK_LOC_LEFT</dfn>,</td></tr>
<tr><th id="674">674</th><td>	<dfn class="enum" id="AC_JACK_LOC_RIGHT" title='AC_JACK_LOC_RIGHT' data-ref="AC_JACK_LOC_RIGHT">AC_JACK_LOC_RIGHT</dfn>,</td></tr>
<tr><th id="675">675</th><td>	<dfn class="enum" id="AC_JACK_LOC_TOP" title='AC_JACK_LOC_TOP' data-ref="AC_JACK_LOC_TOP">AC_JACK_LOC_TOP</dfn>,</td></tr>
<tr><th id="676">676</th><td>	<dfn class="enum" id="AC_JACK_LOC_BOTTOM" title='AC_JACK_LOC_BOTTOM' data-ref="AC_JACK_LOC_BOTTOM">AC_JACK_LOC_BOTTOM</dfn>,</td></tr>
<tr><th id="677">677</th><td>};</td></tr>
<tr><th id="678">678</th><td><i>/* bits 4-5 */</i></td></tr>
<tr><th id="679">679</th><td><b>enum</b> {</td></tr>
<tr><th id="680">680</th><td>	<dfn class="enum" id="AC_JACK_LOC_EXTERNAL" title='AC_JACK_LOC_EXTERNAL' data-ref="AC_JACK_LOC_EXTERNAL">AC_JACK_LOC_EXTERNAL</dfn> = <var>0x00</var>,</td></tr>
<tr><th id="681">681</th><td>	<dfn class="enum" id="AC_JACK_LOC_INTERNAL" title='AC_JACK_LOC_INTERNAL' data-ref="AC_JACK_LOC_INTERNAL">AC_JACK_LOC_INTERNAL</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="682">682</th><td>	<dfn class="enum" id="AC_JACK_LOC_SEPARATE" title='AC_JACK_LOC_SEPARATE' data-ref="AC_JACK_LOC_SEPARATE">AC_JACK_LOC_SEPARATE</dfn> = <var>0x20</var>,</td></tr>
<tr><th id="683">683</th><td>	<dfn class="enum" id="AC_JACK_LOC_OTHER" title='AC_JACK_LOC_OTHER' data-ref="AC_JACK_LOC_OTHER">AC_JACK_LOC_OTHER</dfn>    = <var>0x30</var>,</td></tr>
<tr><th id="684">684</th><td>};</td></tr>
<tr><th id="685">685</th><td><b>enum</b> {</td></tr>
<tr><th id="686">686</th><td>	<i>/* external on primary chasis */</i></td></tr>
<tr><th id="687">687</th><td>	<dfn class="enum" id="AC_JACK_LOC_REAR_PANEL" title='AC_JACK_LOC_REAR_PANEL' data-ref="AC_JACK_LOC_REAR_PANEL">AC_JACK_LOC_REAR_PANEL</dfn> = <var>0x07</var>,</td></tr>
<tr><th id="688">688</th><td>	<dfn class="enum" id="AC_JACK_LOC_DRIVE_BAY" title='AC_JACK_LOC_DRIVE_BAY' data-ref="AC_JACK_LOC_DRIVE_BAY">AC_JACK_LOC_DRIVE_BAY</dfn>,</td></tr>
<tr><th id="689">689</th><td>	<i>/* internal */</i></td></tr>
<tr><th id="690">690</th><td>	<dfn class="enum" id="AC_JACK_LOC_RISER" title='AC_JACK_LOC_RISER' data-ref="AC_JACK_LOC_RISER">AC_JACK_LOC_RISER</dfn> = <var>0x17</var>,</td></tr>
<tr><th id="691">691</th><td>	<dfn class="enum" id="AC_JACK_LOC_HDMI" title='AC_JACK_LOC_HDMI' data-ref="AC_JACK_LOC_HDMI">AC_JACK_LOC_HDMI</dfn>,</td></tr>
<tr><th id="692">692</th><td>	<dfn class="enum" id="AC_JACK_LOC_ATAPI" title='AC_JACK_LOC_ATAPI' data-ref="AC_JACK_LOC_ATAPI">AC_JACK_LOC_ATAPI</dfn>,</td></tr>
<tr><th id="693">693</th><td>	<i>/* others */</i></td></tr>
<tr><th id="694">694</th><td>	<dfn class="enum" id="AC_JACK_LOC_MOBILE_IN" title='AC_JACK_LOC_MOBILE_IN' data-ref="AC_JACK_LOC_MOBILE_IN">AC_JACK_LOC_MOBILE_IN</dfn> = <var>0x37</var>,</td></tr>
<tr><th id="695">695</th><td>	<dfn class="enum" id="AC_JACK_LOC_MOBILE_OUT" title='AC_JACK_LOC_MOBILE_OUT' data-ref="AC_JACK_LOC_MOBILE_OUT">AC_JACK_LOC_MOBILE_OUT</dfn>,</td></tr>
<tr><th id="696">696</th><td>};</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i>/* Port connectivity (0-3) */</i></td></tr>
<tr><th id="699">699</th><td><b>enum</b> {</td></tr>
<tr><th id="700">700</th><td>	<dfn class="enum" id="AC_JACK_PORT_COMPLEX" title='AC_JACK_PORT_COMPLEX' data-ref="AC_JACK_PORT_COMPLEX">AC_JACK_PORT_COMPLEX</dfn>,</td></tr>
<tr><th id="701">701</th><td>	<dfn class="enum" id="AC_JACK_PORT_NONE" title='AC_JACK_PORT_NONE' data-ref="AC_JACK_PORT_NONE">AC_JACK_PORT_NONE</dfn>,</td></tr>
<tr><th id="702">702</th><td>	<dfn class="enum" id="AC_JACK_PORT_FIXED" title='AC_JACK_PORT_FIXED' data-ref="AC_JACK_PORT_FIXED">AC_JACK_PORT_FIXED</dfn>,</td></tr>
<tr><th id="703">703</th><td>	<dfn class="enum" id="AC_JACK_PORT_BOTH" title='AC_JACK_PORT_BOTH' data-ref="AC_JACK_PORT_BOTH">AC_JACK_PORT_BOTH</dfn>,</td></tr>
<tr><th id="704">704</th><td>};</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><i>/* max. connections to a widget */</i></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_CONNECTIONS" data-ref="_M/HDA_MAX_CONNECTIONS">HDA_MAX_CONNECTIONS</dfn>	32</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i>/* max. codec address */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_CODEC_ADDRESS" data-ref="_M/HDA_MAX_CODEC_ADDRESS">HDA_MAX_CODEC_ADDRESS</dfn>	0x0f</u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><i>/* max number of PCM devics per card */</i></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/HDA_MAX_PCMS" data-ref="_M/HDA_MAX_PCMS">HDA_MAX_PCMS</dfn>		10</u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><i>/* --------------------------------------------------------------------- */</i></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><u>#<span data-ppcond="1">endif</span></u></td></tr>
<tr><th id="718">718</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='hda-codec.c.html'>codebrowser/hw/audio/hda-codec.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
