0.7
2020.2
May 22 2024
18:54:44
/home/filip/src/dsd-project-ba5/lab05_vga/src/dsd_prj_pkg.vhdl,1698751223,vhdl,/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller.vhdl;/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl,,,dsd_prj_pkg,,,,,,,,
/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller.vhdl,1730890525,vhdl2008,,,,vga_controller,,,,,,,,
/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl,1730846994,vhdl,,,,vga_controller_tb,,,,,,,,
/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v,1727199698,verilog,,,,glbl,,,,,,,,
