design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu,alu,RUN_2025.04.29_09.06.46,flow completed,0h1m3s0ms,0h0m41s0ms,93125.56032731508,0.0152482304,18625.112065463018,-1,19.764499999999998,516.17,256,0,0,0,0,0,0,0,0,0,0,0,6626,2002,0.0,0.0,0.0,0.0,-0.41,0.0,0.0,0.0,0.0,-0.66,4878790.0,0.0,15.19,16.15,0.1,0.0,0.0,337,360,4,27,0,0,0,341,20,0,30,12,53,66,15,15,19,8,12,800,164,0,222,284,1470,11369.654400000001,5.18e-05,6.79e-05,1.27e-06,6.3e-05,8.64e-05,2.19e-09,6.88e-05,0.000102,2.97e-09,1.98,10.41,96.06147934678194,10.0,1.0,20,26.520,26.795,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
