# AXI4LITE_UVM_AHB
Executed a Bus Functional Model using RTL design for the AXI4 LITE to AHB Bridge using System Verilog. Implemented verification for protocol based serial transaction from both ends of bridge using UVM methodology.  Developed test plans for testing specific cases.
