<?xml version="1.0" encoding="utf-8"?>
<RelativeLayout xmlns:android="http://schemas.android.com/apk/res/android"
    xmlns:app="http://schemas.android.com/apk/res-auto"
    xmlns:tools="http://schemas.android.com/tools"
    android:layout_width="match_parent"
    android:layout_height="match_parent"
    android:paddingBottom="@dimen/activity_vertical_margin"
    android:paddingLeft="@dimen/activity_horizontal_margin"
    android:paddingRight="@dimen/activity_horizontal_margin"
    android:paddingTop="@dimen/activity_vertical_margin"
    app:layout_behavior="@string/appbar_scrolling_view_behavior"
    tools:context="com.example.siddharth.christmas.dic4"
    tools:showIn="@layout/activity_dic4">
    <ScrollView
        android:layout_width="match_parent"
        android:layout_height="match_parent">
        <TextView
            android:id="@+id/hello_sid"
            android:layout_width="wrap_content"
            android:layout_height="wrap_content"
            android:text="Unit-I

\n\nData representation and Computer arithmetic: Introduction to Computer Systems, Organization and architecture, evolution and computer generations; Fixed point representation of numbers, digital arithmetic algorithms for Addition, Subtraction, Multiplication using Booth’s algorithm and Division using restoring and non restoring algorithms. Floating point representation with IEEE standards and its arithmetic operations.

\n\nUnit-II

\n\nBasic Computer organization and Design: Instruction codes, stored program organization, computer registers and common bus system, computer instructions, timing and control, instruction cycle: Fetch and Decode, Register reference instructions; Memory reference instructions. Input, output and Interrupt: configuration, instructions, Program interrupt, Interrupt cycle, Micro programmed Control organization, address sequencing, micro instruction format and microprogram sequencer.

\n\nUnit-III

\n\nCentral Processing Unit: General register organization, stack organization, instruction formats, addressing modes, Data transfer and manipulation, Program control. CISC and RISC: features and comparison. Pipeline and vector Processing , Parallel Processing, Pipelining, Instruction Pipeline, Basics of vector processing and Array Processors.

\n\nUnit-IV

\n\nInput-output organization: I/O interface. I/O Bus and interface modules, I/O versus Memory Bus. Asynchronous data transfer: Strobe control, Handshaking, Asynchronous serial transfer. Modes of Transfer: Programmed I/O, Interrupt driven I/O, Priority interrupt; Daisy chaining,


\n\nParallel Priority interrupt. Direct memory Access, DMA controller and transfer. Input output Processor , CPU-IOP communication, I/O channel.

\n\nUnit-V

\n\nMemory organization: Memory hierarchy, Primary memory, Auxiliary memory, Associative memory, Cache memory: mapping functions, Virtual memory: address mapping using pages, Memory management.

\n\nSuggested Reading:

\n\n1.Morris Mano, M., “Computer System Architecture,” 3/e, Pearson Education, 2005.

\n\n2.Hamacher, Vranesic, Zaky, “Computer Organization,” 5/e, McGraw Hill, 2007.

\n\n3.William Stallings, “Computer Organization and Architecture: Designing for performance,” 7/e, Pearson Education, 2006.

\n\n4.John P. Hayes, “Computer Architecture and Organization,” 3/e, TMH, 1998.

\n\n5.Govindarajulu, B., “Computer Architecture and Organization,” 2/e, TMH, 2010. "
            android:textAppearance="?android:attr/textAppearanceLarge"

            />
    </ScrollView>
</RelativeLayout>
