Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:44:52 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_driver_control_sets_placed.rpt
| Design       : vga_driver
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           45 |
| Yes          | No                    | No                     |              38 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk10Hz_BUFG  | Q[7]_i_1_n_0                 | white_y[8]_i_1_n_0                |                1 |              1 |         1.00 |
|  clk50MHz_BUFG | vcount                       |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                              |                                   |                2 |              2 |         1.00 |
|  clk10Hz_BUFG  | collision_detected           | Q_reg0__0                         |                1 |              2 |         2.00 |
|  clk10Hz_BUFG  | Q[6]_i_2_n_0                 | Q[6]_i_1_n_0                      |                1 |              2 |         2.00 |
|  clk10Hz_BUFG  |                              | updated_ball2_x0                  |                1 |              4 |         4.00 |
|  clk10Hz_BUFG  |                              | updated_ball2_y0                  |                1 |              4 |         4.00 |
|  clk10Hz_BUFG  | white_x[10]_i_2_n_0          | white_x[10]_i_1_n_0               |                1 |              4 |         4.00 |
|  clk10Hz_BUFG  | white_y[8]_i_2_n_0           | white_y[8]_i_1_n_0                |                1 |              4 |         4.00 |
|  clk10Hz_BUFG  | updated_white_vx[5]_i_1_n_0  |                                   |                3 |              5 |         1.67 |
|  clk10Hz_BUFG  | updated_white_vx[5]_i_1_n_0  | updated_white_vx[31]_i_1_n_0      |                9 |             27 |         3.00 |
|  clk10Hz_BUFG  |                              | updated_ball2_x[31]_i_1_n_0       |                8 |             28 |         3.50 |
|  clk10Hz_BUFG  |                              | updated_ball2_y[31]_i_1_n_0       |                8 |             28 |         3.50 |
|  clk10Hz_BUFG  | white_y[31]_i_2_n_0          | white_x[31]_i_1_n_0               |                8 |             28 |         3.50 |
|  clk10Hz_BUFG  | white_y[31]_i_2_n_0          | white_y[31]_i_1_n_0               |                8 |             28 |         3.50 |
|  clk50MHz_BUFG | vcount                       | vcount[31]_i_1_n_0                |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                              | comp_clk50MHz/pulse               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                              | comp_clk10Hz/count[31]_i_1__0_n_0 |                9 |             32 |         3.56 |
|  clk10Hz_BUFG  | updated_white_vy[31]_i_1_n_0 |                                   |               15 |             32 |         2.13 |
|  clk50MHz_BUFG |                              | hcount[31]_i_1_n_0                |                9 |             32 |         3.56 |
|  clk10Hz_BUFG  |                              |                                   |               74 |            196 |         2.65 |
+----------------+------------------------------+-----------------------------------+------------------+----------------+--------------+


